# Active SVF file /mnt/hgfs/Test_GP/Synthesis/cv32e40p_top.svf
#-----------------------------------------------------------------------------
# This file is automatically generated by Design Compiler
# Filename  : /mnt/hgfs/Test_GP/Synthesis/cv32e40p_top.svf
# Timestamp : Thu Jun 26 14:20:05 2025
# DC Version: O-2018.06-SP1 (built Jul 19, 2018)
#-----------------------------------------------------------------------------

guide


guide_environment \
  { { dc_product_version O-2018.06-SP1 } \
    { dc_product_build_date { Jul 19, 2018 } } \
    { bus_dimension_separator_style ][ } \
    { bus_extraction_style %s\[%d:%d\] } \
    { bus_multiple_separator_style , } \
    { bus_naming_style %s[%d] } \
    { bus_range_separator_style : } \
    { dc_allow_rtl_pg false } \
    { hdlin_allow_4state_parameters TRUE } \
    { hdlin_enable_hier_naming FALSE } \
    { hdlin_enable_upf_compatible_naming FALSE } \
    { hdlin_generate_naming_style %s_%d } \
    { hdlin_generate_separator_style _ } \
    { hdlin_infer_enumerated_types FALSE } \
    { hdlin_optimize_enum_types FALSE } \
    { hdlin_preserve_sequential none } \
    { hdlin_sverilog_std 2012 } \
    { hdlin_sv_packages enable } \
    { hdlin_sv_union_member_naming FALSE } \
    { hdlin_vhdl_std 2008 } \
    { hdlin_vrlg_std 2005 } \
    { hdlin_while_loop_iterations 4096 } \
    { link_portname_allow_period_to_match_underscore false } \
    { link_portname_allow_square_bracket_to_match_underscore false } \
    { port_complement_naming_style %s_BAR } \
    { simplified_verification_mode FALSE } \
    { template_naming_style %s_%p } \
    { template_parameter_style %s%d } \
    { template_separator_style _ } \
    { upf_iso_filter_elements_with_applies_to ENABLE } \
    { upf_isols_allow_instances_in_elements true } \
    { link_library { * saed14rvt_ss0p6v125c.db saed14rvt_tt0p6v25c.db saed14rvt_ff0p88v125c.db } } \
    { target_library { saed14rvt_ss0p6v125c.db saed14rvt_tt0p6v25c.db saed14rvt_ff0p88v125c.db } } \
    { search_path { . /home/synopsys/syn/O-2018.06-SP1/libraries/syn /home/synopsys/syn/O-2018.06-SP1/minpower/syn /home/synopsys/syn/O-2018.06-SP1/dw/syn_ver /home/synopsys/syn/O-2018.06-SP1/dw/sim_ver /mnt/hgfs/saed14_pdk/stdcell_rvt/db_ccs /mnt/hgfs/GP/rtl /mnt/hgfs/GP/rtl/include /mnt/hgfs/GP/rtl/vendor/pulp_platform_fpnew/src } } \
    { synopsys_root /home/synopsys/syn/O-2018.06-SP1 } \
    { cwd /mnt/hgfs/Test_GP/Synthesis } \
    { analyze { -format sverilog -library WORK cv32e40p_pkg.sv } } \
    { analyze { -format sverilog -library WORK cv32e40p_fpu_pkg.sv } } \
    { analyze { -format sverilog -library WORK cv32e40p_apu_core_pkg.sv } } \
    { analyze { -format sverilog -library WORK fpnew_pkg.sv } } \
    { analyze { -format sverilog -library WORK cv32e40p_aligner.sv } } \
    { analyze { -format sverilog -library WORK cv32e40p_alu.sv } } \
    { analyze { -format sverilog -library WORK cv32e40p_alu_div.sv } } \
    { analyze { -format sverilog -library WORK cv32e40p_apu_disp.sv } } \
    { analyze { -format sverilog -library WORK cv32e40p_compressed_decoder.sv } } \
    { analyze { -format sverilog -library WORK cv32e40p_controller.sv } } \
    { analyze { -format sverilog -library WORK cv32e40p_core.sv } } \
    { analyze { -format sverilog -library WORK cv32e40p_cs_registers.sv } } \
    { analyze { -format sverilog -library WORK cv32e40p_decoder.sv } } \
    { analyze { -format sverilog -library WORK cv32e40p_ex_stage.sv } } \
    { analyze { -format sverilog -library WORK cv32e40p_ff_one.sv } } \
    { analyze { -format sverilog -library WORK cv32e40p_fifo.sv } } \
    { analyze { -format sverilog -library WORK cv32e40p_fp_wrapper.sv } } \
    { analyze { -format sverilog -library WORK cv32e40p_hwloop_regs.sv } } \
    { analyze { -format sverilog -library WORK cv32e40p_id_stage.sv } } \
    { analyze { -format sverilog -library WORK cv32e40p_if_stage.sv } } \
    { analyze { -format sverilog -library WORK cv32e40p_int_controller.sv } } \
    { analyze { -format sverilog -library WORK cv32e40p_load_store_unit.sv } } \
    { analyze { -format sverilog -library WORK cv32e40p_mult.sv } } \
    { analyze { -format sverilog -library WORK cv32e40p_obi_interface.sv } } \
    { analyze { -format sverilog -library WORK cv32e40p_popcnt.sv } } \
    { analyze { -format sverilog -library WORK cv32e40p_prefetch_buffer.sv } } \
    { analyze { -format sverilog -library WORK cv32e40p_prefetch_controller.sv } } \
    { analyze { -format sverilog -library WORK cv32e40p_register_file_ff.sv } } \
    { analyze { -format sverilog -library WORK cv32e40p_clock_gate.sv } } \
    { analyze { -format sverilog -library WORK cv32e40p_sleep_unit.sv } } \
    { analyze { -format sverilog -library WORK cv32e40p_top.sv } } } 

guide_instance_map \
  -design { cv32e40p_top } \
  -instance { core_i } \
  -linked { cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1 } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /mnt/hgfs/GP/rtl/cv32e40p_core.sv 15.078 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1 } \
  -instance { sleep_unit_i } \
  -linked { cv32e40p_sleep_unit_COREV_CLUSTER0 } 

guide_instance_map \
  -design { cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1 } \
  -instance { if_stage_i } \
  -linked { cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0 } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /mnt/hgfs/GP/rtl/cv32e40p_if_stage.sv 15.078 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1 } \
  -instance { id_stage_i } \
  -linked { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /mnt/hgfs/GP/rtl/cv32e40p_id_stage.sv 15.078 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1 } \
  -instance { ex_stage_i } \
  -linked { cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5 } 

guide_instance_map \
  -design { cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1 } \
  -instance { load_store_unit_i } \
  -linked { cv32e40p_load_store_unit_PULP_OBI0 } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /mnt/hgfs/GP/rtl/cv32e40p_load_store_unit.sv 15.078 } 

guide_replace \
  -origin { Presto_aco } \
  -type { svfReplacePrestoConditionalAccumulation } \
  -design { cv32e40p_load_store_unit_PULP_OBI0 } \
  -input { 1 src_1 } \
  -input { 1 src_2 } \
  -input { 32 src_3 } \
  -input { 32 src_4 } \
  -output { 32 aco_out } \
  -pre_resource { { 32 } add_346 = ADD { { src_3 ZERO 32 } { src_4 ZERO 32 } } } \
  -pre_resource { { 32 }  C1067 = SELECT { { src_1 } { src_2 } { add_346 ZERO 32 } { src_3 ZERO 32 } } } \
  -pre_assign { aco_out = {  C1067 ZERO 32 } } \
  -post_resource { { 32 } mult_add_346_aco = MULT { { src_4 ZERO 32 } { src_1 ZERO 32 } } } \
  -post_resource { { 32 } add_346_aco = ADD { { src_3 ZERO 32 } { mult_add_346_aco ZERO 32 } } } \
  -post_assign { aco_out = { add_346_aco ZERO 32 } } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1 } \
  -instance { cs_registers_i } \
  -linked { cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1 } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /mnt/hgfs/GP/rtl/cv32e40p_cs_registers.sv 15.078 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { cv32e40p_sleep_unit_COREV_CLUSTER0 } \
  -instance { core_clock_gate_i } \
  -linked { cv32e40p_clock_gate } 

guide_instance_map \
  -design { cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0 } \
  -instance { prefetch_buffer_i } \
  -linked { cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0 } 

guide_instance_map \
  -design { cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0 } \
  -instance { aligner_i } \
  -linked { cv32e40p_aligner } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /mnt/hgfs/GP/rtl/cv32e40p_aligner.sv 15.078 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0 } \
  -instance { compressed_decoder_i } \
  -linked { cv32e40p_compressed_decoder_FPU0_ZFINX0 } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /mnt/hgfs/GP/rtl/cv32e40p_compressed_decoder.sv 15.078 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  -instance { register_file_i } \
  -linked { cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0 } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /mnt/hgfs/GP/rtl/cv32e40p_register_file_ff.sv 15.078 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  -instance { decoder_i } \
  -linked { cv32e40p_decoder_COREV_PULP0_COREV_CLUSTER0_A_EXTENSION0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_PULP_SECURE0_USE_PMP0_APU_WOP_CPU6_DEBUG_TRIGGER_EN1 } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /mnt/hgfs/GP/rtl/cv32e40p_decoder.sv 15.078 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  -instance { controller_i } \
  -linked { cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0 } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /mnt/hgfs/GP/rtl/cv32e40p_controller.sv 15.078 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  -instance { int_controller_i } \
  -linked { cv32e40p_int_controller_PULP_SECURE0 } 

guide_instance_map \
  -design { cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5 } \
  -instance { alu_i } \
  -linked { cv32e40p_alu } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /mnt/hgfs/GP/rtl/cv32e40p_alu.sv 15.078 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5 } \
  -instance { mult_i } \
  -linked { cv32e40p_mult } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /mnt/hgfs/GP/rtl/cv32e40p_mult.sv 15.078 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { cv32e40p_load_store_unit_PULP_OBI0 } \
  -instance { data_obi_i } \
  -linked { cv32e40p_obi_interface_TRANS_STABLE1 } 

guide_instance_map \
  -design { cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0 } \
  -instance { prefetch_controller_i } \
  -linked { cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2 } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /mnt/hgfs/GP/rtl/cv32e40p_prefetch_controller.sv 15.078 } 

guide_replace \
  -origin { Presto_aco } \
  -type { svfReplacePrestoConditionalAccumulation } \
  -design { cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2 } \
  -input { 1 src_1 } \
  -input { 1 src_2 } \
  -input { 2 src_3 } \
  -output { 2 aco_out } \
  -pre_resource { { 2 } sub_331 = SUB { { src_3 ZERO 2 } { U`b01 } } } \
  -pre_resource { { 2 }  C369 = SELECT { { src_1 } { src_2 } { sub_331 ZERO 2 } { src_3 ZERO 2 } } } \
  -pre_assign { aco_out = {  C369 ZERO 2 } } \
  -post_resource { { 2 } sub_331_aco = SUB { { src_3 ZERO 2 } { src_1 ZERO 2 } } } \
  -post_assign { aco_out = { sub_331_aco ZERO 2 } } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0 } \
  -instance { fifo_i } \
  -linked { cv32e40p_fifo_0_32_2 } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /mnt/hgfs/GP/rtl/cv32e40p_fifo.sv 15.078 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0 } \
  -instance { instruction_obi_i } \
  -linked { cv32e40p_obi_interface_TRANS_STABLE0 } 

guide_instance_map \
  -design { cv32e40p_alu } \
  -instance { popcnt_i } \
  -linked { cv32e40p_popcnt } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /mnt/hgfs/GP/rtl/cv32e40p_popcnt.sv 15.078 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { cv32e40p_alu } \
  -instance { ff_one_i } \
  -linked { cv32e40p_ff_one } 

guide_instance_map \
  -design { cv32e40p_alu } \
  -instance { alu_div_i } \
  -linked { cv32e40p_alu_div } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /mnt/hgfs/GP/rtl/cv32e40p_alu_div.sv 15.078 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_environment \
  { { elaborate { -library work cv32e40p_top } } \
    { current_design cv32e40p_top } } 

guide_transformation \
  -design { cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1 } \
  -type { map } \
  -input { 32 src1 } \
  -input { 32 src2 } \
  -output { 1 src3 } \
  -pre_resource { { 1 } eq_1307 = EQ { { src1 } { src2 } } } \
  -pre_assign { src3 = { eq_1307.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_1307 = CMP6 { { src1 } { src2 } { 0 } } } \
  -post_assign { src3 = { eq_1307.out.5 } } 

guide_transformation \
  -design { cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1 } \
  -type { map } \
  -input { 64 src9 } \
  -output { 64 src10 } \
  -pre_resource { { 64 } add_1387 = UADD { { src9 } { `b0000000000000000000000000000000000000000000000000000000000000001 } } } \
  -pre_assign { src10 = { add_1387.out.1 } } \
  -post_resource { { 64 } add_1387 = ADD { { src9 } { `b0000000000000000000000000000000000000000000000000000000000000001 } } } \
  -post_assign { src10 = { add_1387.out.1 } } 

guide_transformation \
  -design { cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1 } \
  -type { map } \
  -input { 64 src7 } \
  -output { 64 src8 } \
  -pre_resource { { 64 } add_1387_G3 = UADD { { src7 } { `b0000000000000000000000000000000000000000000000000000000000000001 } } } \
  -pre_assign { src8 = { add_1387_G3.out.1 } } \
  -post_resource { { 64 } add_1387_G3 = ADD { { src7 } { `b0000000000000000000000000000000000000000000000000000000000000001 } } } \
  -post_assign { src8 = { add_1387_G3.out.1 } } 

guide_transformation \
  -design { cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1 } \
  -type { map } \
  -input { 64 src4 } \
  -output { 64 src6 } \
  -pre_resource { { 64 } add_1387_G4 = UADD { { src4 } { `b0000000000000000000000000000000000000000000000000000000000000001 } } } \
  -pre_assign { src6 = { add_1387_G4.out.1 } } \
  -post_resource { { 64 } add_1387_G4 = ADD { { src4 } { `b0000000000000000000000000000000000000000000000000000000000000001 } } } \
  -post_assign { src6 = { add_1387_G4.out.1 } } 

guide_reg_constant \
  -design { cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1 } \
  { mtvec_mode_q_reg[1] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1 } \
  { mstatus_q_reg[uie] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1 } \
  { mstatus_q_reg[upie] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1 } \
  { mstatus_q_reg[mpp][1] } \
  { 1 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1 } \
  { mstatus_q_reg[mpp][0] } \
  { 1 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1 } \
  { mstatus_q_reg[mprv] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1 } \
  { dcsr_q_reg[xdebugver][31] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1 } \
  { dcsr_q_reg[xdebugver][30] } \
  { 1 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1 } \
  { dcsr_q_reg[xdebugver][29] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1 } \
  { dcsr_q_reg[xdebugver][28] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1 } \
  { dcsr_q_reg[zero2][27] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1 } \
  { dcsr_q_reg[zero2][26] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1 } \
  { dcsr_q_reg[zero2][25] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1 } \
  { dcsr_q_reg[zero2][24] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1 } \
  { dcsr_q_reg[zero2][23] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1 } \
  { dcsr_q_reg[zero2][22] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1 } \
  { dcsr_q_reg[zero2][21] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1 } \
  { dcsr_q_reg[zero2][20] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1 } \
  { dcsr_q_reg[zero2][19] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1 } \
  { dcsr_q_reg[zero2][18] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1 } \
  { dcsr_q_reg[zero2][17] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1 } \
  { dcsr_q_reg[zero2][16] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1 } \
  { dcsr_q_reg[zero1] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1 } \
  { dcsr_q_reg[ebreaks] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1 } \
  { dcsr_q_reg[ebreaku] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1 } \
  { dcsr_q_reg[stopcount] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1 } \
  { dcsr_q_reg[stoptime] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1 } \
  { dcsr_q_reg[zero0] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1 } \
  { dcsr_q_reg[mprven] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1 } \
  { dcsr_q_reg[nmip] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1 } \
  { dcsr_q_reg[prv][1] } \
  { 1 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1 } \
  { dcsr_q_reg[prv][0] } \
  { 1 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1 } \
  { mie_q_reg[15] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1 } \
  { mie_q_reg[14] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1 } \
  { mie_q_reg[13] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1 } \
  { mie_q_reg[12] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1 } \
  { mie_q_reg[10] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1 } \
  { mie_q_reg[9] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1 } \
  { mie_q_reg[8] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1 } \
  { mie_q_reg[6] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1 } \
  { mie_q_reg[5] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1 } \
  { mie_q_reg[4] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1 } \
  { mie_q_reg[2] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1 } \
  { mie_q_reg[1] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1 } \
  { mie_q_reg[0] } \
  { 0 } \
  -replaced { svfTrue } 

guide_transformation \
  -design { cv32e40p_load_store_unit_PULP_OBI0 } \
  -type { map } \
  -input { 2 src133 } \
  -input { 2 src134 } \
  -output { 2 src135 } \
  -pre_resource { { 2 } sub_171 = USUB { { src133 } { src134 } } } \
  -pre_assign { src135 = { sub_171.out.1 } } \
  -post_resource { { 2 } sub_171 = SUB { { src133 } { src134 } } } \
  -post_assign { src135 = { sub_171.out.1 } } 

guide_transformation \
  -design { cv32e40p_load_store_unit_PULP_OBI0 } \
  -type { map } \
  -input { 32 src131 } \
  -input { 32 src130 } \
  -output { 32 src132 } \
  -pre_resource { { 32 } add_346_aco = UADD { { src131 } { src130 } } } \
  -pre_assign { src132 = { add_346_aco.out.1 } } \
  -post_resource { { 32 } add_346_aco = ADD { { src131 } { src130 } } } \
  -post_assign { src132 = { add_346_aco.out.1 } } 

guide_transformation \
  -design { cv32e40p_load_store_unit_PULP_OBI0 } \
  -type { map } \
  -input { 2 src136 } \
  -output { 2 src138 } \
  -pre_resource { { 2 } sub_426 = USUB { { src136 } { `b01 } } } \
  -pre_assign { src138 = { sub_426.out.1 } } \
  -post_resource { { 2 } sub_426 = SUB { { src136 } { `b01 } } } \
  -post_assign { src138 = { sub_426.out.1 } } 

guide_transformation \
  -design { cv32e40p_load_store_unit_PULP_OBI0 } \
  -type { map } \
  -input { 2 src136 } \
  -output { 2 src139 } \
  -pre_resource { { 2 } add_429 = UADD { { src136 } { `b01 } } } \
  -pre_assign { src139 = { add_429.out.1 } } \
  -post_resource { { 2 } add_429 = ADD { { src136 } { `b01 } } } \
  -post_assign { src139 = { add_429.out.1 } } 

guide_transformation \
  -design { cv32e40p_load_store_unit_PULP_OBI0 } \
  -type { map } \
  -input { 32 src128 } \
  -input { 1 src129 } \
  -output { 33 src130 } \
  -pre_resource { { 33 } mult_add_346_aco = MULT_TC { { src128 } { src129 } { 0 } } } \
  -pre_assign { src130 = { mult_add_346_aco.out.1 } } \
  -post_resource { { 33 } mult_add_346_aco = MULT_TC { { src128 } { src129 } { 0 } } } \
  -post_assign { src130 = { mult_add_346_aco.out.1 } } 

guide_transformation \
  -design { cv32e40p_mult } \
  -type { tree } \
  -input { 32 src249 } \
  -input { 32 src250 } \
  -input { 32 src254 } \
  -output { 32 O1 } \
  -pre_resource { { 32 } add_224 = ADD { { src249 } { src250 } } } \
  -pre_resource { { 32 } add_224_2 = ADD { { add_224.out.1 } { src254 } } } \
  -pre_assign { O1 = { add_224_2 } } \
  -post_resource { { 32 } add_1_root_add_224_2 = ADD { { src249 } { src250 } } } \
  -post_resource { { 32 } add_0_root_add_224_2 = ADD { { src254 } { add_1_root_add_224_2.out.1 } } } \
  -post_assign { O1 = { add_0_root_add_224_2 } } 

guide_transformation \
  -design { cv32e40p_mult } \
  -type { tree } \
  -input { 18 src240 } \
  -input { 18 src237 } \
  -input { 18 src234 } \
  -input { 18 src231 } \
  -input { 32 src258 } \
  -output { 32 O1 } \
  -pre_resource { { 19 } add_271 = ADD { { src240 SIGN 19 } { src237 SIGN 19 } } } \
  -pre_resource { { 20 } add_271_2 = ADD { { add_271.out.1 SIGN 20 } { src234 SIGN 20 } } } \
  -pre_resource { { 21 } add_271_3 = ADD { { add_271_2.out.1 SIGN 21 } { src231 SIGN 21 } } } \
  -pre_resource { { 32 } add_271_4 = ADD { { add_271_3.out.1 SIGN 32 } { src258 } } } \
  -pre_assign { O1 = { add_271_4 } } \
  -post_resource { { 19 } add_3_root_add_271_4 = ADD { { src240 SIGN 19 } { src237 SIGN 19 } } } \
  -post_resource { { 20 } add_2_root_add_271_4 = ADD { { src234 SIGN 20 } { src231 SIGN 20 } } } \
  -post_resource { { 32 } add_1_root_add_271_4 = ADD { { src258 } { add_3_root_add_271_4.out.1 SIGN 32 } } } \
  -post_resource { { 32 } add_0_root_add_271_4 = ADD { { add_2_root_add_271_4.out.1 SIGN 32 } { add_1_root_add_271_4.out.1 } } } \
  -post_assign { O1 = { add_0_root_add_271_4 } } 

guide_transformation \
  -design { cv32e40p_mult } \
  -type { tree } \
  -input { 32 src248 } \
  -input { 32 src245 } \
  -input { 32 src260 } \
  -output { 32 O1 } \
  -pre_resource { { 32 } add_305 = ADD { { src248 } { src245 } } } \
  -pre_resource { { 32 } add_305_2 = ADD { { add_305.out.1 } { src260 } } } \
  -pre_assign { O1 = { add_305_2 } } \
  -post_resource { { 32 } add_1_root_add_305_2 = ADD { { src248 } { src245 } } } \
  -post_resource { { 32 } add_0_root_add_305_2 = ADD { { src260 } { add_1_root_add_305_2.out.1 } } } \
  -post_assign { O1 = { add_0_root_add_305_2 } } 

guide_transformation \
  -design { cv32e40p_mult } \
  -type { tree } \
  -input { 33 src268 } \
  -input { 34 src267 } \
  -input { 32 src270 } \
  -output { 34 O1 } \
  -pre_resource { { 34 } add_111 = ADD { { src268 SIGN 34 } { src267 } } } \
  -pre_resource { { 34 } add_111_2 = ADD { { add_111.out.1 } { src270 SIGN 34 } } } \
  -pre_assign { O1 = { add_111_2 } } \
  -post_resource { { 34 } add_1_root_add_111_2 = ADD { { src268 SIGN 34 } { src267 } } } \
  -post_resource { { 34 } add_0_root_add_111_2 = ADD { { src270 SIGN 34 } { add_1_root_add_111_2.out.1 } } } \
  -post_assign { O1 = { add_0_root_add_111_2 } } 

guide_transformation \
  -design { cv32e40p_mult } \
  -type { map } \
  -input { 5 src227 } \
  -output { 32 src228 } \
  -pre_resource { { 32 } sll_98 = SHIFT { { 0 } { 0 } { 0 } { `b00000000000000000000000000000001 } { src227 } } } \
  -pre_assign { src228 = { sll_98.out.1 } } \
  -post_resource { { 32 } sll_98 = SHIFT { { 0 } { 0 } { 0 } { `b00000000000000000000000000000001 } { src227 } } } \
  -post_assign { src228 = { sll_98.out.1 } } 

guide_transformation \
  -design { cv32e40p_mult } \
  -type { map } \
  -input { 17 src265 } \
  -input { 17 src266 } \
  -output { 34 src267 } \
  -pre_resource { { 34 } mult_110 = MULT_TC { { src265 } { src266 } { 1 } } } \
  -pre_assign { src267 = { mult_110.out.1 } } \
  -post_resource { { 34 } mult_110 = MULT_TC { { src265 } { src266 } { 1 } } } \
  -post_assign { src267 = { mult_110.out.1 } } 

guide_transformation \
  -design { cv32e40p_mult } \
  -type { map } \
  -input { 33 src268 } \
  -input { 34 src267 } \
  -output { 34 src269 } \
  -pre_resource { { 34 } add_1_root_add_111_2 = ADD { { src268 SIGN 34 } { src267 } } } \
  -pre_assign { src269 = { add_1_root_add_111_2.out.1 } } \
  -post_resource { { 34 } add_1_root_add_111_2 = ADD { { src268 SIGN 34 } { src267 } } } \
  -post_assign { src269 = { add_1_root_add_111_2.out.1 } } 

guide_transformation \
  -design { cv32e40p_mult } \
  -type { map } \
  -input { 32 src270 } \
  -input { 34 src269 } \
  -output { 34 src271 } \
  -pre_resource { { 34 } add_0_root_add_111_2 = ADD { { src270 SIGN 34 } { src269 } } } \
  -pre_assign { src271 = { add_0_root_add_111_2.out.1 } } \
  -post_resource { { 34 } add_0_root_add_111_2 = ADD { { src270 SIGN 34 } { src269 } } } \
  -post_assign { src271 = { add_0_root_add_111_2.out.1 } } 

guide_transformation \
  -design { cv32e40p_mult } \
  -type { map } \
  -input { 34 src272 } \
  -input { 5 src273 } \
  -output { 34 src274 } \
  -pre_resource { { 34 } sra_114 = SHIFT { { 1 } { 0 } { 1 } { src272 } { src273 } } } \
  -pre_assign { src274 = { sra_114.out.1 } } \
  -post_resource { { 34 } sra_114 = SHIFT { { 1 } { 0 } { 1 } { src272 } { src273 } } } \
  -post_assign { src274 = { sra_114.out.1 } } 

guide_transformation \
  -design { cv32e40p_mult } \
  -type { map } \
  -input { 32 src249 } \
  -input { 32 src250 } \
  -output { 32 src251 } \
  -pre_resource { { 32 } add_1_root_add_224_2 = ADD { { src249 } { src250 } } } \
  -pre_assign { src251 = { add_1_root_add_224_2.out.1 } } \
  -post_resource { { 32 } add_1_root_add_224_2 = ADD { { src249 } { src250 } } } \
  -post_assign { src251 = { add_1_root_add_224_2.out.1 } } 

guide_transformation \
  -design { cv32e40p_mult } \
  -type { map } \
  -input { 32 src252 } \
  -input { 32 src253 } \
  -output { 64 src254 } \
  -pre_resource { { 64 } mult_224 = MULT_TC { { src252 } { src253 } { 1 } } } \
  -pre_assign { src254 = { mult_224.out.1 } } \
  -post_resource { { 64 } mult_224 = MULT_TC { { src252 } { src253 } { 1 } } } \
  -post_assign { src254 = { mult_224.out.1 } } 

guide_transformation \
  -design { cv32e40p_mult } \
  -type { map } \
  -input { 32 src254 } \
  -input { 32 src251 } \
  -output { 32 src257 } \
  -pre_resource { { 32 } add_0_root_add_224_2 = ADD { { src254 } { src251 } } } \
  -pre_assign { src257 = { add_0_root_add_224_2.out.1 } } \
  -post_resource { { 32 } add_0_root_add_224_2 = ADD { { src254 } { src251 } } } \
  -post_assign { src257 = { add_0_root_add_224_2.out.1 } } 

guide_transformation \
  -design { cv32e40p_mult } \
  -type { map } \
  -input { 9 src238 } \
  -input { 9 src239 } \
  -output { 18 src240 } \
  -pre_resource { { 18 } mult_266 = MULT_TC { { src238 } { src239 } { 1 } } } \
  -pre_assign { src240 = { mult_266.out.1 } } \
  -post_resource { { 18 } mult_266 = MULT_TC { { src238 } { src239 } { 1 } } } \
  -post_assign { src240 = { mult_266.out.1 } } 

guide_transformation \
  -design { cv32e40p_mult } \
  -type { map } \
  -input { 9 src235 } \
  -input { 9 src236 } \
  -output { 18 src237 } \
  -pre_resource { { 18 } mult_267 = MULT_TC { { src235 } { src236 } { 1 } } } \
  -pre_assign { src237 = { mult_267.out.1 } } \
  -post_resource { { 18 } mult_267 = MULT_TC { { src235 } { src236 } { 1 } } } \
  -post_assign { src237 = { mult_267.out.1 } } 

guide_transformation \
  -design { cv32e40p_mult } \
  -type { map } \
  -input { 9 src232 } \
  -input { 9 src233 } \
  -output { 18 src234 } \
  -pre_resource { { 18 } mult_268 = MULT_TC { { src232 } { src233 } { 1 } } } \
  -pre_assign { src234 = { mult_268.out.1 } } \
  -post_resource { { 18 } mult_268 = MULT_TC { { src232 } { src233 } { 1 } } } \
  -post_assign { src234 = { mult_268.out.1 } } 

guide_transformation \
  -design { cv32e40p_mult } \
  -type { map } \
  -input { 9 src229 } \
  -input { 9 src230 } \
  -output { 18 src231 } \
  -pre_resource { { 18 } mult_269 = MULT_TC { { src229 } { src230 } { 1 } } } \
  -pre_assign { src231 = { mult_269.out.1 } } \
  -post_resource { { 18 } mult_269 = MULT_TC { { src229 } { src230 } { 1 } } } \
  -post_assign { src231 = { mult_269.out.1 } } 

guide_transformation \
  -design { cv32e40p_mult } \
  -type { map } \
  -input { 18 src240 } \
  -input { 18 src237 } \
  -output { 19 src241 } \
  -pre_resource { { 19 } add_3_root_add_271_4 = ADD { { src240 SIGN 19 } { src237 SIGN 19 } } } \
  -pre_assign { src241 = { add_3_root_add_271_4.out.1 } } \
  -post_resource { { 19 } add_3_root_add_271_4 = ADD { { src240 SIGN 19 } { src237 SIGN 19 } } } \
  -post_assign { src241 = { add_3_root_add_271_4.out.1 } } 

guide_transformation \
  -design { cv32e40p_mult } \
  -type { map } \
  -input { 18 src234 } \
  -input { 18 src231 } \
  -output { 20 src242 } \
  -pre_resource { { 20 } add_2_root_add_271_4 = ADD { { src234 SIGN 20 } { src231 SIGN 20 } } } \
  -pre_assign { src242 = { add_2_root_add_271_4.out.1 } } \
  -post_resource { { 20 } add_2_root_add_271_4 = ADD { { src234 SIGN 20 } { src231 SIGN 20 } } } \
  -post_assign { src242 = { add_2_root_add_271_4.out.1 } } 

guide_transformation \
  -design { cv32e40p_mult } \
  -type { map } \
  -input { 32 src258 } \
  -input { 19 src241 } \
  -output { 32 src338 } \
  -pre_resource { { 32 } add_1_root_add_271_4 = ADD { { src258 } { src241 SIGN 32 } } } \
  -pre_assign { src338 = { add_1_root_add_271_4.out.1 } } \
  -post_resource { { 32 } add_1_root_add_271_4 = ADD { { src258 } { src241 SIGN 32 } } } \
  -post_assign { src338 = { add_1_root_add_271_4.out.1 } } 

guide_transformation \
  -design { cv32e40p_mult } \
  -type { map } \
  -input { 20 src242 } \
  -input { 32 src338 } \
  -output { 32 src259 } \
  -pre_resource { { 32 } add_0_root_add_271_4 = ADD { { src242 SIGN 32 } { src338 } } } \
  -pre_assign { src259 = { add_0_root_add_271_4.out.1 } } \
  -post_resource { { 32 } add_0_root_add_271_4 = ADD { { src242 SIGN 32 } { src338 } } } \
  -post_assign { src259 = { add_0_root_add_271_4.out.1 } } 

guide_transformation \
  -design { cv32e40p_mult } \
  -type { map } \
  -input { 17 src246 } \
  -input { 17 src247 } \
  -output { 34 src248 } \
  -pre_resource { { 34 } mult_299 = MULT_TC { { src246 } { src247 } { 1 } } } \
  -pre_assign { src248 = { mult_299.out.1 } } \
  -post_resource { { 34 } mult_299 = MULT_TC { { src246 } { src247 } { 1 } } } \
  -post_assign { src248 = { mult_299.out.1 } } 

guide_transformation \
  -design { cv32e40p_mult } \
  -type { map } \
  -input { 17 src243 } \
  -input { 17 src244 } \
  -output { 34 src245 } \
  -pre_resource { { 34 } mult_300 = MULT_TC { { src243 } { src244 } { 1 } } } \
  -pre_assign { src245 = { mult_300.out.1 } } \
  -post_resource { { 34 } mult_300 = MULT_TC { { src243 } { src244 } { 1 } } } \
  -post_assign { src245 = { mult_300.out.1 } } 

guide_transformation \
  -design { cv32e40p_mult } \
  -type { map } \
  -input { 32 src248 } \
  -input { 32 src245 } \
  -output { 32 src256 } \
  -pre_resource { { 32 } add_1_root_add_305_2 = ADD { { src248 } { src245 } } } \
  -pre_assign { src256 = { add_1_root_add_305_2.out.1 } } \
  -post_resource { { 32 } add_1_root_add_305_2 = ADD { { src248 } { src245 } } } \
  -post_assign { src256 = { add_1_root_add_305_2.out.1 } } 

guide_transformation \
  -design { cv32e40p_mult } \
  -type { map } \
  -input { 32 src260 } \
  -input { 32 src256 } \
  -output { 32 src261 } \
  -pre_resource { { 32 } add_0_root_add_305_2 = ADD { { src260 } { src256 } } } \
  -pre_assign { src261 = { add_0_root_add_305_2.out.1 } } \
  -post_resource { { 32 } add_0_root_add_305_2 = ADD { { src260 } { src256 } } } \
  -post_assign { src261 = { add_0_root_add_305_2.out.1 } } 

guide_transformation \
  -design { cv32e40p_mult } \
  -type { map } \
  -input { 17 src262 } \
  -input { 2 src263 } \
  -output { 17 src264 } \
  -pre_resource { { 17 } sra_312 = SHIFT { { 1 } { 0 } { 1 } { src262 } { src263 } } } \
  -pre_assign { src264 = { sra_312.out.1 } } \
  -post_resource { { 17 } sra_312 = SHIFT { { 1 } { 0 } { 1 } { src262 } { src263 } } } \
  -post_assign { src264 = { sra_312.out.1 } } 

guide_transformation \
  -design { cv32e40p_alu_div } \
  -type { share } \
  -input { 32 src388 } \
  -input { 32 src389 } \
  -output { 1 src391 } \
  -output { 1 src390 } \
  -pre_resource { { 1 } eq_105 = EQ { { src388 } { src389 } } } \
  -pre_resource { { 1 } gt_105 = UGT { { src388 } { src389 } } } \
  -pre_assign { src391 = { eq_105.out.1 } } \
  -pre_assign { src390 = { gt_105.out.1 } } \
  -post_resource { { 0 0 1 0 1 0 } r76 = CMP6 { { src388 } { src389 } { 0 } } } \
  -post_assign { src391 = { r76.out.5 } } \
  -post_assign { src390 = { r76.out.3 } } 

guide_transformation \
  -design { cv32e40p_alu_div } \
  -type { map } \
  -input { 32 src393 } \
  -output { 32 src394 } \
  -pre_resource { { 32 } sub_102 = USUB { { `b00000000000000000000000000000000 } { src393 } } } \
  -pre_assign { src394 = { sub_102.out.1 } } \
  -post_resource { { 32 } sub_102 = SUB { { `b00000000000000000000000000000000 } { src393 } } } \
  -post_assign { src394 = { sub_102.out.1 } } 

guide_transformation \
  -design { cv32e40p_alu_div } \
  -type { map } \
  -input { 32 src395 } \
  -input { 32 src396 } \
  -output { 32 src398 } \
  -pre_resource { { 32 } add_109 = UADD { { src395 } { src396 } } } \
  -pre_assign { src398 = { add_109.out.1 } } \
  -post_resource { { 32 } add_109 = ADD { { src395 } { src396 } } } \
  -post_assign { src398 = { add_109.out.1 } } 

guide_transformation \
  -design { cv32e40p_alu_div } \
  -type { map } \
  -input { 32 src395 } \
  -input { 32 src396 } \
  -output { 32 src397 } \
  -pre_resource { { 32 } sub_109 = USUB { { src395 } { src396 } } } \
  -pre_assign { src397 = { sub_109.out.1 } } \
  -post_resource { { 32 } sub_109 = SUB { { src395 } { src396 } } } \
  -post_assign { src397 = { sub_109.out.1 } } 

guide_transformation \
  -design { cv32e40p_alu_div } \
  -type { map } \
  -input { 6 src399 } \
  -output { 6 src401 } \
  -pre_resource { { 6 } sub_115 = USUB { { src399 } { `b000001 } } } \
  -pre_assign { src401 = { sub_115.out.1 } } \
  -post_resource { { 6 } sub_115 = SUB { { src399 } { `b000001 } } } \
  -post_assign { src401 = { sub_115.out.1 } } 

guide_transformation \
  -design { cv32e40p_popcnt } \
  -type { tree } \
  -input { 1 src517 } \
  -input { 1 src518 } \
  -input { 1 src514 } \
  -input { 1 src515 } \
  -input { 1 src511 } \
  -input { 1 src512 } \
  -input { 1 src508 } \
  -input { 1 src509 } \
  -input { 1 src505 } \
  -input { 1 src506 } \
  -input { 1 src502 } \
  -input { 1 src503 } \
  -input { 1 src499 } \
  -input { 1 src500 } \
  -input { 1 src496 } \
  -input { 1 src497 } \
  -input { 1 src493 } \
  -input { 1 src494 } \
  -input { 1 src490 } \
  -input { 1 src491 } \
  -input { 1 src487 } \
  -input { 1 src488 } \
  -input { 1 src484 } \
  -input { 1 src485 } \
  -input { 1 src481 } \
  -input { 1 src482 } \
  -input { 1 src478 } \
  -input { 1 src479 } \
  -input { 1 src475 } \
  -input { 1 src476 } \
  -input { 1 src472 } \
  -input { 1 src473 } \
  -output { 6 O1 } \
  -pre_resource { { 2 } add_38_G16 = UADD { { src472 ZERO 2 } { src473 ZERO 2 } } } \
  -pre_resource { { 2 } add_38_G15 = UADD { { src475 ZERO 2 } { src476 ZERO 2 } } } \
  -pre_resource { { 3 } add_44_G8 = UADD { { add_38_G15.out.1 ZERO 3 } { add_38_G16.out.1 ZERO 3 } } } \
  -pre_resource { { 2 } add_38_G14 = UADD { { src478 ZERO 2 } { src479 ZERO 2 } } } \
  -pre_resource { { 2 } add_38_G13 = UADD { { src481 ZERO 2 } { src482 ZERO 2 } } } \
  -pre_resource { { 3 } add_44_G7 = UADD { { add_38_G13.out.1 ZERO 3 } { add_38_G14.out.1 ZERO 3 } } } \
  -pre_resource { { 4 } add_50_G4 = UADD { { add_44_G7.out.1 ZERO 4 } { add_44_G8.out.1 ZERO 4 } } } \
  -pre_resource { { 2 } add_38_G12 = UADD { { src484 ZERO 2 } { src485 ZERO 2 } } } \
  -pre_resource { { 2 } add_38_G11 = UADD { { src487 ZERO 2 } { src488 ZERO 2 } } } \
  -pre_resource { { 3 } add_44_G6 = UADD { { add_38_G11.out.1 ZERO 3 } { add_38_G12.out.1 ZERO 3 } } } \
  -pre_resource { { 2 } add_38_G10 = UADD { { src490 ZERO 2 } { src491 ZERO 2 } } } \
  -pre_resource { { 2 } add_38_G9 = UADD { { src493 ZERO 2 } { src494 ZERO 2 } } } \
  -pre_resource { { 3 } add_44_G5 = UADD { { add_38_G9.out.1 ZERO 3 } { add_38_G10.out.1 ZERO 3 } } } \
  -pre_resource { { 4 } add_50_G3 = UADD { { add_44_G5.out.1 ZERO 4 } { add_44_G6.out.1 ZERO 4 } } } \
  -pre_resource { { 5 } add_56_G2 = UADD { { add_50_G3.out.1 ZERO 5 } { add_50_G4.out.1 ZERO 5 } } } \
  -pre_resource { { 2 } add_38_G8 = UADD { { src496 ZERO 2 } { src497 ZERO 2 } } } \
  -pre_resource { { 2 } add_38_G7 = UADD { { src499 ZERO 2 } { src500 ZERO 2 } } } \
  -pre_resource { { 3 } add_44_G4 = UADD { { add_38_G7.out.1 ZERO 3 } { add_38_G8.out.1 ZERO 3 } } } \
  -pre_resource { { 2 } add_38_G6 = UADD { { src502 ZERO 2 } { src503 ZERO 2 } } } \
  -pre_resource { { 2 } add_38_G5 = UADD { { src505 ZERO 2 } { src506 ZERO 2 } } } \
  -pre_resource { { 3 } add_44_G3 = UADD { { add_38_G5.out.1 ZERO 3 } { add_38_G6.out.1 ZERO 3 } } } \
  -pre_resource { { 4 } add_50_G2 = UADD { { add_44_G3.out.1 ZERO 4 } { add_44_G4.out.1 ZERO 4 } } } \
  -pre_resource { { 2 } add_38_G4 = UADD { { src508 ZERO 2 } { src509 ZERO 2 } } } \
  -pre_resource { { 2 } add_38_G3 = UADD { { src511 ZERO 2 } { src512 ZERO 2 } } } \
  -pre_resource { { 3 } add_44_G2 = UADD { { add_38_G3.out.1 ZERO 3 } { add_38_G4.out.1 ZERO 3 } } } \
  -pre_resource { { 2 } add_38_G2 = UADD { { src514 ZERO 2 } { src515 ZERO 2 } } } \
  -pre_resource { { 2 } add_38 = UADD { { src517 ZERO 2 } { src518 ZERO 2 } } } \
  -pre_resource { { 3 } add_44 = UADD { { add_38.out.1 ZERO 3 } { add_38_G2.out.1 ZERO 3 } } } \
  -pre_resource { { 4 } add_50 = UADD { { add_44.out.1 ZERO 4 } { add_44_G2.out.1 ZERO 4 } } } \
  -pre_resource { { 5 } add_56 = UADD { { add_50.out.1 ZERO 5 } { add_50_G2.out.1 ZERO 5 } } } \
  -pre_resource { { 6 } add_60 = UADD { { add_56.out.1 ZERO 6 } { add_56_G2.out.1 ZERO 6 } } } \
  -pre_assign { O1 = { add_60 } } \
  -post_resource { { 2 } add_30_root_add_60 = UADD { { src518 ZERO 2 } { src514 ZERO 2 } { src517 } } } \
  -post_resource { { 2 } add_29_root_add_60 = UADD { { src511 ZERO 2 } { src512 ZERO 2 } { src515 } } } \
  -post_resource { { 3 } add_28_root_add_60 = UADD { { src509 ZERO 3 } { src505 ZERO 3 } { src508 } } } \
  -post_resource { { 2 } add_27_root_add_60 = UADD { { src502 ZERO 2 } { src503 ZERO 2 } { src506 } } } \
  -post_resource { { 2 } add_26_root_add_60 = UADD { { src500 ZERO 2 } { src496 ZERO 2 } { src499 } } } \
  -post_resource { { 3 } add_25_root_add_60 = UADD { { src493 ZERO 3 } { src494 ZERO 3 } { src497 } } } \
  -post_resource { { 4 } add_24_root_add_60 = UADD { { src491 ZERO 4 } { src487 ZERO 4 } { src490 } } } \
  -post_resource { { 2 } add_23_root_add_60 = UADD { { src484 ZERO 2 } { src485 ZERO 2 } { src488 } } } \
  -post_resource { { 2 } add_22_root_add_60 = UADD { { src482 ZERO 2 } { src478 ZERO 2 } { src481 } } } \
  -post_resource { { 3 } add_21_root_add_60 = UADD { { src475 ZERO 3 } { src476 ZERO 3 } { src479 } } } \
  -post_resource { { 3 } add_20_root_add_60 = UADD { { src473 ZERO 3 } { add_30_root_add_60.out.1 ZERO 3 } { src472 } } } \
  -post_resource { { 4 } add_19_root_add_60 = UADD { { add_29_root_add_60.out.1 ZERO 4 } { add_28_root_add_60.out.1 ZERO 4 } } } \
  -post_resource { { 3 } add_18_root_add_60 = UADD { { add_27_root_add_60.out.1 ZERO 3 } { add_26_root_add_60.out.1 ZERO 3 } } } \
  -post_resource { { 5 } add_17_root_add_60 = UADD { { add_25_root_add_60.out.1 ZERO 5 } { add_24_root_add_60.out.1 ZERO 5 } } } \
  -post_resource { { 5 } add_16_root_add_60 = UADD { { add_23_root_add_60.out.1 ZERO 5 } { add_22_root_add_60.out.1 ZERO 5 } } } \
  -post_resource { { 4 } add_15_root_add_60 = UADD { { add_21_root_add_60.out.1 ZERO 4 } { add_20_root_add_60.out.1 ZERO 4 } } } \
  -post_resource { { 5 } add_14_root_add_60 = UADD { { add_19_root_add_60.out.1 ZERO 5 } { add_18_root_add_60.out.1 ZERO 5 } } } \
  -post_resource { { 6 } add_13_root_add_60 = UADD { { add_17_root_add_60.out.1 ZERO 6 } { add_16_root_add_60.out.1 ZERO 6 } } } \
  -post_resource { { 6 } add_12_root_add_60 = UADD { { add_15_root_add_60.out.1 ZERO 6 } { add_14_root_add_60.out.1 ZERO 6 } } } \
  -post_resource { { 6 } add_11_root_add_60 = UADD { { add_13_root_add_60.out.1 } { add_12_root_add_60.out.1 } } } \
  -post_assign { O1 = { add_11_root_add_60 } } 

guide_transformation \
  -design { cv32e40p_popcnt } \
  -type { map } \
  -input { 4 src538 } \
  -input { 5 src539 } \
  -output { 6 src541 } \
  -pre_resource { { 6 } add_12_root_add_60 = UADD { { src538 ZERO 6 } { src539 ZERO 6 } } } \
  -pre_assign { src541 = { add_12_root_add_60.out.1 } } \
  -post_resource { { 6 } add_12_root_add_60 = ADD { { src538 ZERO 6 } { src539 ZERO 6 } } } \
  -post_assign { src541 = { add_12_root_add_60.out.1 } } 

guide_transformation \
  -design { cv32e40p_popcnt } \
  -type { map } \
  -input { 4 src536 } \
  -input { 3 src523 } \
  -output { 5 src539 } \
  -pre_resource { { 5 } add_14_root_add_60 = UADD { { src536 ZERO 5 } { src523 ZERO 5 } } } \
  -pre_assign { src539 = { add_14_root_add_60.out.1 } } \
  -post_resource { { 5 } add_14_root_add_60 = ADD { { src536 ZERO 5 } { src523 ZERO 5 } } } \
  -post_assign { src539 = { add_14_root_add_60.out.1 } } 

guide_transformation \
  -design { cv32e40p_popcnt } \
  -type { map } \
  -input { 3 src522 } \
  -input { 3 src535 } \
  -output { 4 src538 } \
  -pre_resource { { 4 } add_15_root_add_60 = UADD { { src522 ZERO 4 } { src535 ZERO 4 } } } \
  -pre_assign { src538 = { add_15_root_add_60.out.1 } } \
  -post_resource { { 4 } add_15_root_add_60 = ADD { { src522 ZERO 4 } { src535 ZERO 4 } } } \
  -post_assign { src538 = { add_15_root_add_60.out.1 } } 

guide_transformation \
  -design { cv32e40p_popcnt } \
  -type { map } \
  -input { 2 src477 } \
  -input { 3 src520 } \
  -output { 4 src536 } \
  -pre_resource { { 4 } add_19_root_add_60 = UADD { { src477 ZERO 4 } { src520 ZERO 4 } } } \
  -pre_assign { src536 = { add_19_root_add_60.out.1 } } \
  -post_resource { { 4 } add_19_root_add_60 = ADD { { src477 ZERO 4 } { src520 ZERO 4 } } } \
  -post_assign { src536 = { add_19_root_add_60.out.1 } } 

guide_transformation \
  -design { cv32e40p_popcnt } \
  -type { map } \
  -input { 1 src473 } \
  -input { 2 src474 } \
  -input { 1 src472 } \
  -output { 3 src535 } \
  -pre_resource { { 3 } add_20_root_add_60 = UADD { { src473 ZERO 3 } { src474 ZERO 3 } { src472 } } } \
  -pre_assign { src535 = { add_20_root_add_60.out.1 } } \
  -post_resource { { 3 } add_20_root_add_60 = ADD { { src473 ZERO 3 } { src474 ZERO 3 } { src472 } } } \
  -post_assign { src535 = { add_20_root_add_60.out.1 } } 

guide_transformation \
  -design { cv32e40p_popcnt } \
  -type { map } \
  -input { 1 src482 } \
  -input { 1 src478 } \
  -input { 1 src481 } \
  -output { 2 src489 } \
  -pre_resource { { 2 } add_22_root_add_60 = UADD { { src482 ZERO 2 } { src478 ZERO 2 } { src481 } } } \
  -pre_assign { src489 = { add_22_root_add_60.out.1 } } \
  -post_resource { { 2 } add_22_root_add_60 = ADD { { src482 ZERO 2 } { src478 ZERO 2 } { src481 } } } \
  -post_assign { src489 = { add_22_root_add_60.out.1 } } 

guide_transformation \
  -design { cv32e40p_popcnt } \
  -type { map } \
  -input { 1 src484 } \
  -input { 1 src485 } \
  -input { 1 src488 } \
  -output { 2 src486 } \
  -pre_resource { { 2 } add_23_root_add_60 = UADD { { src484 ZERO 2 } { src485 ZERO 2 } { src488 } } } \
  -pre_assign { src486 = { add_23_root_add_60.out.1 } } \
  -post_resource { { 2 } add_23_root_add_60 = ADD { { src484 ZERO 2 } { src485 ZERO 2 } { src488 } } } \
  -post_assign { src486 = { add_23_root_add_60.out.1 } } 

guide_transformation \
  -design { cv32e40p_popcnt } \
  -type { map } \
  -input { 1 src500 } \
  -input { 1 src496 } \
  -input { 1 src499 } \
  -output { 2 src483 } \
  -pre_resource { { 2 } add_26_root_add_60 = UADD { { src500 ZERO 2 } { src496 ZERO 2 } { src499 } } } \
  -pre_assign { src483 = { add_26_root_add_60.out.1 } } \
  -post_resource { { 2 } add_26_root_add_60 = ADD { { src500 ZERO 2 } { src496 ZERO 2 } { src499 } } } \
  -post_assign { src483 = { add_26_root_add_60.out.1 } } 

guide_transformation \
  -design { cv32e40p_popcnt } \
  -type { map } \
  -input { 1 src502 } \
  -input { 1 src503 } \
  -input { 1 src506 } \
  -output { 2 src480 } \
  -pre_resource { { 2 } add_27_root_add_60 = UADD { { src502 ZERO 2 } { src503 ZERO 2 } { src506 } } } \
  -pre_assign { src480 = { add_27_root_add_60.out.1 } } \
  -post_resource { { 2 } add_27_root_add_60 = ADD { { src502 ZERO 2 } { src503 ZERO 2 } { src506 } } } \
  -post_assign { src480 = { add_27_root_add_60.out.1 } } 

guide_transformation \
  -design { cv32e40p_popcnt } \
  -type { map } \
  -input { 1 src511 } \
  -input { 1 src512 } \
  -input { 1 src515 } \
  -output { 2 src477 } \
  -pre_resource { { 2 } add_29_root_add_60 = UADD { { src511 ZERO 2 } { src512 ZERO 2 } { src515 } } } \
  -pre_assign { src477 = { add_29_root_add_60.out.1 } } \
  -post_resource { { 2 } add_29_root_add_60 = ADD { { src511 ZERO 2 } { src512 ZERO 2 } { src515 } } } \
  -post_assign { src477 = { add_29_root_add_60.out.1 } } 

guide_transformation \
  -design { cv32e40p_popcnt } \
  -type { map } \
  -input { 1 src518 } \
  -input { 1 src514 } \
  -input { 1 src517 } \
  -output { 2 src474 } \
  -pre_resource { { 2 } add_30_root_add_60 = UADD { { src518 ZERO 2 } { src514 ZERO 2 } { src517 } } } \
  -pre_assign { src474 = { add_30_root_add_60.out.1 } } \
  -post_resource { { 2 } add_30_root_add_60 = ADD { { src518 ZERO 2 } { src514 ZERO 2 } { src517 } } } \
  -post_assign { src474 = { add_30_root_add_60.out.1 } } 

guide_transformation \
  -design { cv32e40p_popcnt } \
  -type { map } \
  -input { 5 src537 } \
  -input { 5 src532 } \
  -output { 6 src540 } \
  -pre_resource { { 6 } add_13_root_add_60 = UADD { { src537 ZERO 6 } { src532 ZERO 6 } } } \
  -pre_assign { src540 = { add_13_root_add_60.out.1 } } \
  -post_resource { { 6 } add_13_root_add_60 = ADD { { src537 ZERO 6 } { src532 ZERO 6 } } } \
  -post_assign { src540 = { add_13_root_add_60.out.1 } } 

guide_transformation \
  -design { cv32e40p_popcnt } \
  -type { map } \
  -input { 2 src480 } \
  -input { 2 src483 } \
  -output { 3 src523 } \
  -pre_resource { { 3 } add_18_root_add_60 = UADD { { src480 ZERO 3 } { src483 ZERO 3 } } } \
  -pre_assign { src523 = { add_18_root_add_60.out.1 } } \
  -post_resource { { 3 } add_18_root_add_60 = ADD { { src480 ZERO 3 } { src483 ZERO 3 } } } \
  -post_assign { src523 = { add_18_root_add_60.out.1 } } 

guide_transformation \
  -design { cv32e40p_popcnt } \
  -type { map } \
  -input { 1 src475 } \
  -input { 1 src476 } \
  -input { 1 src479 } \
  -output { 3 src522 } \
  -pre_resource { { 3 } add_21_root_add_60 = UADD { { src475 ZERO 3 } { src476 ZERO 3 } { src479 } } } \
  -pre_assign { src522 = { add_21_root_add_60.out.1 } } \
  -post_resource { { 3 } add_21_root_add_60 = ADD { { src475 ZERO 3 } { src476 ZERO 3 } { src479 } } } \
  -post_assign { src522 = { add_21_root_add_60.out.1 } } 

guide_transformation \
  -design { cv32e40p_popcnt } \
  -type { map } \
  -input { 1 src493 } \
  -input { 1 src494 } \
  -input { 1 src497 } \
  -output { 3 src521 } \
  -pre_resource { { 3 } add_25_root_add_60 = UADD { { src493 ZERO 3 } { src494 ZERO 3 } { src497 } } } \
  -pre_assign { src521 = { add_25_root_add_60.out.1 } } \
  -post_resource { { 3 } add_25_root_add_60 = ADD { { src493 ZERO 3 } { src494 ZERO 3 } { src497 } } } \
  -post_assign { src521 = { add_25_root_add_60.out.1 } } 

guide_transformation \
  -design { cv32e40p_popcnt } \
  -type { map } \
  -input { 1 src509 } \
  -input { 1 src505 } \
  -input { 1 src508 } \
  -output { 3 src520 } \
  -pre_resource { { 3 } add_28_root_add_60 = UADD { { src509 ZERO 3 } { src505 ZERO 3 } { src508 } } } \
  -pre_assign { src520 = { add_28_root_add_60.out.1 } } \
  -post_resource { { 3 } add_28_root_add_60 = ADD { { src509 ZERO 3 } { src505 ZERO 3 } { src508 } } } \
  -post_assign { src520 = { add_28_root_add_60.out.1 } } 

guide_transformation \
  -design { cv32e40p_popcnt } \
  -type { map } \
  -input { 3 src521 } \
  -input { 4 src528 } \
  -output { 5 src537 } \
  -pre_resource { { 5 } add_17_root_add_60 = UADD { { src521 ZERO 5 } { src528 ZERO 5 } } } \
  -pre_assign { src537 = { add_17_root_add_60.out.1 } } \
  -post_resource { { 5 } add_17_root_add_60 = ADD { { src521 ZERO 5 } { src528 ZERO 5 } } } \
  -post_assign { src537 = { add_17_root_add_60.out.1 } } 

guide_transformation \
  -design { cv32e40p_popcnt } \
  -type { map } \
  -input { 1 src491 } \
  -input { 1 src487 } \
  -input { 1 src490 } \
  -output { 4 src528 } \
  -pre_resource { { 4 } add_24_root_add_60 = UADD { { src491 ZERO 4 } { src487 ZERO 4 } { src490 } } } \
  -pre_assign { src528 = { add_24_root_add_60.out.1 } } \
  -post_resource { { 4 } add_24_root_add_60 = ADD { { src491 ZERO 4 } { src487 ZERO 4 } { src490 } } } \
  -post_assign { src528 = { add_24_root_add_60.out.1 } } 

guide_transformation \
  -design { cv32e40p_popcnt } \
  -type { map } \
  -input { 2 src486 } \
  -input { 2 src489 } \
  -output { 5 src532 } \
  -pre_resource { { 5 } add_16_root_add_60 = UADD { { src486 ZERO 5 } { src489 ZERO 5 } } } \
  -pre_assign { src532 = { add_16_root_add_60.out.1 } } \
  -post_resource { { 5 } add_16_root_add_60 = ADD { { src486 ZERO 5 } { src489 ZERO 5 } } } \
  -post_assign { src532 = { add_16_root_add_60.out.1 } } 

guide_transformation \
  -design { cv32e40p_popcnt } \
  -type { map } \
  -input { 6 src540 } \
  -input { 6 src541 } \
  -output { 6 src534 } \
  -pre_resource { { 6 } add_11_root_add_60 = UADD { { src540 } { src541 } } } \
  -pre_assign { src534 = { add_11_root_add_60.out.1 } } \
  -post_resource { { 6 } add_11_root_add_60 = ADD { { src540 } { src541 } } } \
  -post_assign { src534 = { add_11_root_add_60.out.1 } } 

guide_transformation \
  -design { cv32e40p_alu } \
  -type { map } \
  -input { 36 src637 } \
  -input { 36 src638 } \
  -output { 37 src639 } \
  -pre_resource { { 37 } add_168 = ADD { { src637 SIGN 37 } { src638 SIGN 37 } } } \
  -pre_assign { src639 = { add_168.out.1 } } \
  -post_resource { { 37 } add_168 = ADD { { src637 SIGN 37 } { src638 SIGN 37 } } } \
  -post_assign { src639 = { add_168.out.1 } } 

guide_transformation \
  -design { cv32e40p_alu } \
  -type { map } \
  -input { 32 src643 } \
  -input { 31 src644 } \
  -output { 32 src645 } \
  -pre_resource { { 32 } add_186 = UADD { { src643 } { src644 ZERO 32 } } } \
  -pre_assign { src645 = { add_186.out.1 } } \
  -post_resource { { 32 } add_186 = ADD { { src643 } { src644 ZERO 32 } } } \
  -post_assign { src645 = { add_186.out.1 } } 

guide_transformation \
  -design { cv32e40p_alu } \
  -type { map } \
  -input { 17 src661 } \
  -input { 4 src662 } \
  -output { 17 src663 } \
  -pre_resource { { 17 } sra_275 = SHIFT { { 1 } { 0 } { 1 } { src661 } { src662 } } } \
  -pre_assign { src663 = { sra_275.out.1 } } \
  -post_resource { { 17 } sra_275 = SHIFT { { 1 } { 0 } { 1 } { src661 } { src662 } } } \
  -post_assign { src663 = { sra_275.out.1 } } 

guide_transformation \
  -design { cv32e40p_alu } \
  -type { map } \
  -input { 17 src670 } \
  -input { 4 src671 } \
  -output { 17 src672 } \
  -pre_resource { { 17 } sra_278 = SHIFT { { 1 } { 0 } { 1 } { src670 } { src671 } } } \
  -pre_assign { src672 = { sra_278.out.1 } } \
  -post_resource { { 17 } sra_278 = SHIFT { { 1 } { 0 } { 1 } { src670 } { src671 } } } \
  -post_assign { src672 = { sra_278.out.1 } } 

guide_transformation \
  -design { cv32e40p_alu } \
  -type { map } \
  -input { 9 src658 } \
  -input { 3 src659 } \
  -output { 9 src660 } \
  -pre_resource { { 9 } sra_284 = SHIFT { { 1 } { 0 } { 1 } { src658 } { src659 } } } \
  -pre_assign { src660 = { sra_284.out.1 } } \
  -post_resource { { 9 } sra_284 = SHIFT { { 1 } { 0 } { 1 } { src658 } { src659 } } } \
  -post_assign { src660 = { sra_284.out.1 } } 

guide_transformation \
  -design { cv32e40p_alu } \
  -type { map } \
  -input { 9 src664 } \
  -input { 3 src665 } \
  -output { 9 src666 } \
  -pre_resource { { 9 } sra_287 = SHIFT { { 1 } { 0 } { 1 } { src664 } { src665 } } } \
  -pre_assign { src666 = { sra_287.out.1 } } \
  -post_resource { { 9 } sra_287 = SHIFT { { 1 } { 0 } { 1 } { src664 } { src665 } } } \
  -post_assign { src666 = { sra_287.out.1 } } 

guide_transformation \
  -design { cv32e40p_alu } \
  -type { map } \
  -input { 9 src667 } \
  -input { 3 src668 } \
  -output { 9 src669 } \
  -pre_resource { { 9 } sra_290 = SHIFT { { 1 } { 0 } { 1 } { src667 } { src668 } } } \
  -pre_assign { src669 = { sra_290.out.1 } } \
  -post_resource { { 9 } sra_290 = SHIFT { { 1 } { 0 } { 1 } { src667 } { src668 } } } \
  -post_assign { src669 = { sra_290.out.1 } } 

guide_transformation \
  -design { cv32e40p_alu } \
  -type { map } \
  -input { 9 src673 } \
  -input { 3 src674 } \
  -output { 9 src675 } \
  -pre_resource { { 9 } sra_293 = SHIFT { { 1 } { 0 } { 1 } { src673 } { src674 } } } \
  -pre_assign { src675 = { sra_293.out.1 } } \
  -post_resource { { 9 } sra_293 = SHIFT { { 1 } { 0 } { 1 } { src673 } { src674 } } } \
  -post_assign { src675 = { sra_293.out.1 } } 

guide_transformation \
  -design { cv32e40p_alu } \
  -type { map } \
  -input { 63 src676 } \
  -input { 5 src677 } \
  -output { 63 src678 } \
  -pre_resource { { 63 } srl_300 = SHIFT { { 0 } { 0 } { 1 } { src676 } { src677 } } } \
  -pre_assign { src678 = { srl_300.out.1 } } \
  -post_resource { { 63 } srl_300 = SHIFT { { 0 } { 0 } { 1 } { src676 } { src677 } } } \
  -post_assign { src678 = { srl_300.out.1 } } 

guide_transformation \
  -design { cv32e40p_alu } \
  -type { map } \
  -input { 32 src629 } \
  -input { 32 src630 } \
  -output { 1 src631 } \
  -pre_resource { { 1 } eq_343 = EQ { { src629 } { src630 } } } \
  -pre_assign { src631 = { eq_343.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_343 = CMP6 { { src629 } { src630 } { 0 } } } \
  -post_assign { src631 = { eq_343.out.5 } } 

guide_transformation \
  -design { cv32e40p_alu } \
  -type { map } \
  -input { 8 src620 } \
  -input { 8 src621 } \
  -output { 1 src622 } \
  -pre_resource { { 1 } eq_376 = EQ { { src620 } { src621 } } } \
  -pre_assign { src622 = { eq_376.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_376 = CMP6 { { src620 } { src621 } { 0 } } } \
  -post_assign { src622 = { eq_376.out.5 } } 

guide_transformation \
  -design { cv32e40p_alu } \
  -type { map } \
  -input { 9 src655 } \
  -input { 9 src656 } \
  -output { 1 src657 } \
  -pre_resource { { 1 } gt_377 = GT { { src655 } { src656 } } } \
  -pre_assign { src657 = { gt_377.out.1 } } \
  -post_resource { { 1 0 } gt_377 = CMP2A { { src656 } { src655 } { 1 } { 0 } } } \
  -post_assign { src657 = { gt_377.out.1 } } 

guide_transformation \
  -design { cv32e40p_alu } \
  -type { map } \
  -input { 8 src617 } \
  -input { 8 src618 } \
  -output { 1 src619 } \
  -pre_resource { { 1 } eq_376_G2 = EQ { { src617 } { src618 } } } \
  -pre_assign { src619 = { eq_376_G2.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_376_G2 = CMP6 { { src617 } { src618 } { 0 } } } \
  -post_assign { src619 = { eq_376_G2.out.5 } } 

guide_transformation \
  -design { cv32e40p_alu } \
  -type { map } \
  -input { 9 src652 } \
  -input { 9 src653 } \
  -output { 1 src654 } \
  -pre_resource { { 1 } gt_377_G2 = GT { { src652 } { src653 } } } \
  -pre_assign { src654 = { gt_377_G2.out.1 } } \
  -post_resource { { 1 0 } gt_377_G2 = CMP2A { { src653 } { src652 } { 1 } { 0 } } } \
  -post_assign { src654 = { gt_377_G2.out.1 } } 

guide_transformation \
  -design { cv32e40p_alu } \
  -type { map } \
  -input { 8 src614 } \
  -input { 8 src615 } \
  -output { 1 src616 } \
  -pre_resource { { 1 } eq_376_G3 = EQ { { src614 } { src615 } } } \
  -pre_assign { src616 = { eq_376_G3.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_376_G3 = CMP6 { { src614 } { src615 } { 0 } } } \
  -post_assign { src616 = { eq_376_G3.out.5 } } 

guide_transformation \
  -design { cv32e40p_alu } \
  -type { map } \
  -input { 9 src649 } \
  -input { 9 src650 } \
  -output { 1 src651 } \
  -pre_resource { { 1 } gt_377_G3 = GT { { src649 } { src650 } } } \
  -pre_assign { src651 = { gt_377_G3.out.1 } } \
  -post_resource { { 1 0 } gt_377_G3 = CMP2A { { src650 } { src649 } { 1 } { 0 } } } \
  -post_assign { src651 = { gt_377_G3.out.1 } } 

guide_transformation \
  -design { cv32e40p_alu } \
  -type { map } \
  -input { 8 src611 } \
  -input { 8 src612 } \
  -output { 1 src613 } \
  -pre_resource { { 1 } eq_376_G4 = EQ { { src611 } { src612 } } } \
  -pre_assign { src613 = { eq_376_G4.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_376_G4 = CMP6 { { src611 } { src612 } { 0 } } } \
  -post_assign { src613 = { eq_376_G4.out.5 } } 

guide_transformation \
  -design { cv32e40p_alu } \
  -type { map } \
  -input { 9 src646 } \
  -input { 9 src647 } \
  -output { 1 src648 } \
  -pre_resource { { 1 } gt_377_G4 = GT { { src646 } { src647 } } } \
  -pre_assign { src648 = { gt_377_G4.out.1 } } \
  -post_resource { { 1 0 } gt_377_G4 = CMP2A { { src647 } { src646 } { 1 } { 0 } } } \
  -post_assign { src648 = { gt_377_G4.out.1 } } 

guide_transformation \
  -design { cv32e40p_alu } \
  -type { map } \
  -input { 5 src632 } \
  -output { 5 src636 } \
  -pre_resource { { 5 } sub_772 = USUB { { `b11111 } { src632 } } } \
  -pre_assign { src636 = { sub_772.out.1 } } \
  -post_resource { { 5 } sub_772 = SUB { { `b11111 } { src632 } } } \
  -post_assign { src636 = { sub_772.out.1 } } 

guide_transformation \
  -design { cv32e40p_alu } \
  -type { map } \
  -input { 5 src632 } \
  -output { 6 src634 } \
  -pre_resource { { 6 } sub_773 = USUB { { src632 ZERO 6 } { `b000001 } } } \
  -pre_assign { src634 = { sub_773.out.1 } } \
  -post_resource { { 6 } sub_773 = SUB { { src632 ZERO 6 } { `b000001 } } } \
  -post_assign { src634 = { sub_773.out.1 } } 

guide_transformation \
  -design { cv32e40p_alu } \
  -type { map } \
  -input { 5 src624 } \
  -output { 32 src625 } \
  -pre_resource { { 32 } sll_812 = SHIFT { { 0 } { 0 } { 0 } { `b11111111111111111111111111111110 } { src624 } } } \
  -pre_assign { src625 = { sll_812.out.1 } } \
  -post_resource { { 32 } sll_812 = SHIFT { { 0 } { 0 } { 0 } { `b11111111111111111111111111111110 } { src624 } } } \
  -post_assign { src625 = { sll_812.out.1 } } 

guide_transformation \
  -design { cv32e40p_alu } \
  -type { map } \
  -input { 32 src626 } \
  -input { 5 src627 } \
  -output { 32 src628 } \
  -pre_resource { { 32 } sll_813 = SHIFT { { 0 } { 0 } { 0 } { src626 } { src627 } } } \
  -pre_assign { src628 = { sll_813.out.1 } } \
  -post_resource { { 32 } sll_813 = SHIFT { { 0 } { 0 } { 0 } { src626 } { src627 } } } \
  -post_assign { src628 = { sll_813.out.1 } } 

guide_transformation \
  -design { cv32e40p_alu } \
  -type { map } \
  -input { 6 src640 } \
  -input { 1 src641 } \
  -output { 6 src642 } \
  -pre_resource { { 6 } add_892 = UADD { { src640 } { src641 ZERO 6 } } } \
  -pre_assign { src642 = { add_892.out.1 } } \
  -post_resource { { 6 } add_892 = ADD { { src640 } { src641 ZERO 6 } } } \
  -post_assign { src642 = { add_892.out.1 } } 

guide_reg_constant \
  -design { cv32e40p_int_controller_PULP_SECURE0 } \
  { irq_q_reg[15] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_int_controller_PULP_SECURE0 } \
  { irq_q_reg[14] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_int_controller_PULP_SECURE0 } \
  { irq_q_reg[13] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_int_controller_PULP_SECURE0 } \
  { irq_q_reg[12] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_int_controller_PULP_SECURE0 } \
  { irq_q_reg[10] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_int_controller_PULP_SECURE0 } \
  { irq_q_reg[9] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_int_controller_PULP_SECURE0 } \
  { irq_q_reg[8] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_int_controller_PULP_SECURE0 } \
  { irq_q_reg[6] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_int_controller_PULP_SECURE0 } \
  { irq_q_reg[5] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_int_controller_PULP_SECURE0 } \
  { irq_q_reg[4] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_int_controller_PULP_SECURE0 } \
  { irq_q_reg[2] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_int_controller_PULP_SECURE0 } \
  { irq_q_reg[1] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_int_controller_PULP_SECURE0 } \
  { irq_q_reg[0] } \
  { 0 } \
  -replaced { svfTrue } 

guide_transformation \
  -design { cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0 } \
  -type { map } \
  -input { 6 src928 } \
  -input { 6 src929 } \
  -output { 1 src930 } \
  -pre_resource { { 1 } eq_1352_8 = EQ { { src928 } { src929 } } } \
  -pre_assign { src930 = { eq_1352_8.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_1352_8 = CMP6 { { src928 } { src929 } { 0 } } } \
  -post_assign { src930 = { eq_1352_8.out.5 } } 

guide_transformation \
  -design { cv32e40p_decoder_COREV_PULP0_COREV_CLUSTER0_A_EXTENSION0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_PULP_SECURE0_USE_PMP0_APU_WOP_CPU6_DEBUG_TRIGGER_EN1 } \
  -type { map } \
  -input { 2 src1229 } \
  -input { 2 src1230 } \
  -output { 1 src1231 } \
  -pre_resource { { 1 } gt_2782 = UGT { { src1229 } { src1230 } } } \
  -pre_assign { src1231 = { gt_2782.out.1 } } \
  -post_resource { { 1 0 } gt_2782 = CMP2A { { src1230 } { src1229 } { 0 } { 0 } } } \
  -post_assign { src1231 = { gt_2782.out.1 } } 

guide_reg_constant \
  -design { cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0 } \
  { mem_reg[0][31] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0 } \
  { mem_reg[0][30] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0 } \
  { mem_reg[0][29] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0 } \
  { mem_reg[0][28] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0 } \
  { mem_reg[0][27] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0 } \
  { mem_reg[0][26] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0 } \
  { mem_reg[0][25] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0 } \
  { mem_reg[0][24] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0 } \
  { mem_reg[0][23] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0 } \
  { mem_reg[0][22] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0 } \
  { mem_reg[0][21] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0 } \
  { mem_reg[0][20] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0 } \
  { mem_reg[0][19] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0 } \
  { mem_reg[0][18] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0 } \
  { mem_reg[0][17] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0 } \
  { mem_reg[0][16] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0 } \
  { mem_reg[0][15] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0 } \
  { mem_reg[0][14] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0 } \
  { mem_reg[0][13] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0 } \
  { mem_reg[0][12] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0 } \
  { mem_reg[0][11] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0 } \
  { mem_reg[0][10] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0 } \
  { mem_reg[0][9] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0 } \
  { mem_reg[0][8] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0 } \
  { mem_reg[0][7] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0 } \
  { mem_reg[0][6] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0 } \
  { mem_reg[0][5] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0 } \
  { mem_reg[0][4] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0 } \
  { mem_reg[0][3] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0 } \
  { mem_reg[0][2] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0 } \
  { mem_reg[0][1] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0 } \
  { mem_reg[0][0] } \
  { 0 } \
  -replaced { svfTrue } 

guide_transformation \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  -type { share } \
  -input { 32 src1616 } \
  -input { 32 src1617 } \
  -output { 32 src1618 } \
  -output { 32 src1619 } \
  -pre_resource { { 32 } add_579 = UADD { { src1616 } { src1617 } } } \
  -pre_resource { { 32 } add_580 = UADD { { src1616 } { src1617 } } } \
  -pre_assign { src1618 = { add_579.out.1 } } \
  -pre_assign { src1619 = { add_580.out.1 } } \
  -post_resource { { 32 } r153 = ADD { { src1616 } { src1617 } } } \
  -post_assign { src1618 = { r153.out.1 } } \
  -post_assign { src1619 = { r153.out.1 } } 

guide_transformation \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  -type { map } \
  -input { 5 src1599 } \
  -output { 32 src1600 } \
  -pre_resource { { 32 } sll_515 = SHIFT { { 0 } { 0 } { 0 } { `b00000000000000000000000000000001 } { src1599 } } } \
  -pre_assign { src1600 = { sll_515.out.1 } } \
  -post_resource { { 32 } sll_515 = SHIFT { { 0 } { 0 } { 0 } { `b00000000000000000000000000000001 } { src1599 } } } \
  -post_assign { src1600 = { sll_515.out.1 } } 

guide_transformation \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  -type { map } \
  -input { 32 src1600 } \
  -output { 32 src1606 } \
  -pre_resource { { 32 } sub_515 = USUB { { src1600 } { `b00000000000000000000000000000001 } } } \
  -pre_assign { src1606 = { sub_515.out.1 } } \
  -post_resource { { 32 } sub_515 = SUB { { src1600 } { `b00000000000000000000000000000001 } } } \
  -post_assign { src1606 = { sub_515.out.1 } } 

guide_transformation \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  -type { map } \
  -input { 6 src1596 } \
  -input { 6 src1601 } \
  -output { 1 src1604 } \
  -pre_resource { { 1 } eq_543 = EQ { { src1596 } { src1601 } } } \
  -pre_assign { src1604 = { eq_543.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_543 = CMP6 { { src1596 } { src1601 } { 0 } } } \
  -post_assign { src1604 = { eq_543.out.5 } } 

guide_transformation \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  -type { map } \
  -input { 6 src1596 } \
  -input { 6 src1592 } \
  -output { 1 src1597 } \
  -pre_resource { { 1 } eq_544 = EQ { { src1596 } { src1592 } } } \
  -pre_assign { src1597 = { eq_544.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_544 = CMP6 { { src1596 } { src1592 } { 0 } } } \
  -post_assign { src1597 = { eq_544.out.5 } } 

guide_transformation \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  -type { map } \
  -input { 6 src1596 } \
  -input { 6 src1612 } \
  -output { 1 src1615 } \
  -pre_resource { { 1 } eq_545 = EQ { { src1596 } { src1612 } } } \
  -pre_assign { src1615 = { eq_545.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_545 = CMP6 { { src1596 } { src1612 } { 0 } } } \
  -post_assign { src1615 = { eq_545.out.5 } } 

guide_transformation \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  -type { map } \
  -input { 6 src1594 } \
  -input { 6 src1601 } \
  -output { 1 src1603 } \
  -pre_resource { { 1 } eq_546 = EQ { { src1594 } { src1601 } } } \
  -pre_assign { src1603 = { eq_546.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_546 = CMP6 { { src1594 } { src1601 } { 0 } } } \
  -post_assign { src1603 = { eq_546.out.5 } } 

guide_transformation \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  -type { map } \
  -input { 6 src1594 } \
  -input { 6 src1592 } \
  -output { 1 src1595 } \
  -pre_resource { { 1 } eq_547 = EQ { { src1594 } { src1592 } } } \
  -pre_assign { src1595 = { eq_547.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_547 = CMP6 { { src1594 } { src1592 } { 0 } } } \
  -post_assign { src1595 = { eq_547.out.5 } } 

guide_transformation \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  -type { map } \
  -input { 6 src1594 } \
  -input { 6 src1612 } \
  -output { 1 src1614 } \
  -pre_resource { { 1 } eq_548 = EQ { { src1594 } { src1612 } } } \
  -pre_assign { src1614 = { eq_548.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_548 = CMP6 { { src1594 } { src1612 } { 0 } } } \
  -post_assign { src1614 = { eq_548.out.5 } } 

guide_transformation \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  -type { map } \
  -input { 6 src1591 } \
  -input { 6 src1601 } \
  -output { 1 src1602 } \
  -pre_resource { { 1 } eq_549 = EQ { { src1591 } { src1601 } } } \
  -pre_assign { src1602 = { eq_549.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_549 = CMP6 { { src1591 } { src1601 } { 0 } } } \
  -post_assign { src1602 = { eq_549.out.5 } } 

guide_transformation \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  -type { map } \
  -input { 6 src1591 } \
  -input { 6 src1592 } \
  -output { 1 src1593 } \
  -pre_resource { { 1 } eq_550 = EQ { { src1591 } { src1592 } } } \
  -pre_assign { src1593 = { eq_550.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_550 = CMP6 { { src1591 } { src1592 } { 0 } } } \
  -post_assign { src1593 = { eq_550.out.5 } } 

guide_transformation \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  -type { map } \
  -input { 6 src1591 } \
  -input { 6 src1612 } \
  -output { 1 src1613 } \
  -pre_resource { { 1 } eq_551 = EQ { { src1591 } { src1612 } } } \
  -pre_assign { src1613 = { eq_551.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_551 = CMP6 { { src1591 } { src1612 } { 0 } } } \
  -post_assign { src1613 = { eq_551.out.5 } } 

guide_transformation \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  -type { map } \
  -input { 32 src1607 } \
  -input { 32 src1610 } \
  -output { 32 src1611 } \
  -pre_resource { { 32 } add_575 = UADD { { src1607 } { src1610 } } } \
  -pre_assign { src1611 = { add_575.out.1 } } \
  -post_resource { { 32 } add_575 = ADD { { src1607 } { src1610 } } } \
  -post_assign { src1611 = { add_575.out.1 } } 

guide_transformation \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  -type { map } \
  -input { 32 src1607 } \
  -input { 32 src1608 } \
  -output { 32 src1609 } \
  -pre_resource { { 32 } add_576 = UADD { { src1607 } { src1608 } } } \
  -pre_assign { src1609 = { add_576.out.1 } } \
  -post_resource { { 32 } add_576 = ADD { { src1607 } { src1608 } } } \
  -post_assign { src1609 = { add_576.out.1 } } 

guide_reg_constant \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  { apu_operands_ex_o_reg[0][0] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  { apu_operands_ex_o_reg[0][1] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  { apu_operands_ex_o_reg[0][2] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  { apu_operands_ex_o_reg[0][3] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  { apu_operands_ex_o_reg[0][4] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  { apu_operands_ex_o_reg[0][5] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  { apu_operands_ex_o_reg[0][6] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  { apu_operands_ex_o_reg[0][7] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  { apu_operands_ex_o_reg[0][8] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  { apu_operands_ex_o_reg[0][9] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  { apu_operands_ex_o_reg[0][10] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  { apu_operands_ex_o_reg[0][11] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  { apu_operands_ex_o_reg[0][12] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  { apu_operands_ex_o_reg[0][13] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  { apu_operands_ex_o_reg[0][14] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  { apu_operands_ex_o_reg[0][15] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  { apu_operands_ex_o_reg[0][16] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  { apu_operands_ex_o_reg[0][17] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  { apu_waddr_ex_o_reg[5] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  { apu_waddr_ex_o_reg[4] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  { apu_waddr_ex_o_reg[3] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  { apu_waddr_ex_o_reg[2] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  { apu_waddr_ex_o_reg[1] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  { apu_flags_ex_o_reg[14] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  { apu_flags_ex_o_reg[13] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  { apu_flags_ex_o_reg[12] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  { apu_flags_ex_o_reg[11] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  { apu_flags_ex_o_reg[10] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  { apu_flags_ex_o_reg[9] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  { apu_flags_ex_o_reg[8] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  { apu_flags_ex_o_reg[7] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  { apu_flags_ex_o_reg[6] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  { apu_flags_ex_o_reg[5] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  { apu_flags_ex_o_reg[4] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  { apu_flags_ex_o_reg[3] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  { apu_flags_ex_o_reg[2] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  { apu_flags_ex_o_reg[1] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  { apu_flags_ex_o_reg[0] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  { apu_operands_ex_o_reg[2][31] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  { apu_operands_ex_o_reg[2][30] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  { apu_operands_ex_o_reg[2][29] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  { apu_operands_ex_o_reg[2][28] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  { apu_operands_ex_o_reg[2][27] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  { apu_operands_ex_o_reg[2][26] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  { apu_operands_ex_o_reg[2][25] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  { apu_operands_ex_o_reg[2][24] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  { apu_operands_ex_o_reg[2][23] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  { apu_operands_ex_o_reg[2][22] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  { apu_operands_ex_o_reg[2][21] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  { apu_operands_ex_o_reg[2][20] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  { apu_operands_ex_o_reg[2][19] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  { apu_operands_ex_o_reg[2][18] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  { apu_operands_ex_o_reg[2][17] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  { apu_operands_ex_o_reg[2][16] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  { apu_operands_ex_o_reg[2][15] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  { apu_operands_ex_o_reg[2][14] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  { apu_operands_ex_o_reg[2][13] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  { apu_operands_ex_o_reg[2][12] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  { apu_operands_ex_o_reg[2][11] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  { apu_operands_ex_o_reg[2][10] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  { apu_operands_ex_o_reg[2][9] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  { apu_operands_ex_o_reg[2][8] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  { apu_operands_ex_o_reg[2][7] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  { apu_operands_ex_o_reg[2][6] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  { apu_operands_ex_o_reg[2][5] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  { apu_operands_ex_o_reg[2][4] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  { apu_operands_ex_o_reg[2][3] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  { apu_operands_ex_o_reg[2][2] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  { apu_operands_ex_o_reg[2][1] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  { apu_operands_ex_o_reg[2][0] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  { apu_operands_ex_o_reg[1][31] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  { apu_operands_ex_o_reg[1][30] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  { apu_operands_ex_o_reg[1][29] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  { apu_operands_ex_o_reg[1][28] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  { apu_operands_ex_o_reg[1][27] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  { apu_operands_ex_o_reg[1][26] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  { apu_operands_ex_o_reg[1][25] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  { apu_operands_ex_o_reg[1][24] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  { apu_operands_ex_o_reg[1][23] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  { apu_operands_ex_o_reg[1][22] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  { apu_operands_ex_o_reg[1][21] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  { apu_operands_ex_o_reg[1][20] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  { apu_operands_ex_o_reg[1][19] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  { apu_operands_ex_o_reg[1][18] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  { apu_operands_ex_o_reg[1][17] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  { apu_operands_ex_o_reg[1][16] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  { apu_operands_ex_o_reg[1][15] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  { apu_operands_ex_o_reg[1][14] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  { apu_operands_ex_o_reg[1][13] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  { apu_operands_ex_o_reg[1][12] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  { apu_operands_ex_o_reg[1][11] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  { apu_operands_ex_o_reg[1][10] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  { apu_operands_ex_o_reg[1][9] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  { apu_operands_ex_o_reg[1][8] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  { apu_operands_ex_o_reg[1][7] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  { apu_operands_ex_o_reg[1][6] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  { apu_operands_ex_o_reg[1][5] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  { apu_operands_ex_o_reg[1][4] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  { apu_operands_ex_o_reg[1][3] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  { apu_operands_ex_o_reg[1][2] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  { apu_operands_ex_o_reg[1][1] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  { apu_operands_ex_o_reg[1][0] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  { apu_operands_ex_o_reg[0][31] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  { apu_operands_ex_o_reg[0][30] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  { apu_operands_ex_o_reg[0][29] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  { apu_operands_ex_o_reg[0][28] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  { apu_operands_ex_o_reg[0][27] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  { apu_operands_ex_o_reg[0][26] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  { apu_operands_ex_o_reg[0][25] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  { apu_operands_ex_o_reg[0][24] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  { apu_operands_ex_o_reg[0][23] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  { apu_operands_ex_o_reg[0][22] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  { apu_operands_ex_o_reg[0][21] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  { apu_operands_ex_o_reg[0][20] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  { apu_operands_ex_o_reg[0][19] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  { apu_operands_ex_o_reg[0][18] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1 } \
  { apu_waddr_ex_o_reg[0] } \
  { 0 } \
  -replaced { svfTrue } 

guide_transformation \
  -design { cv32e40p_aligner } \
  -type { map } \
  -input { 32 src1820 } \
  -output { 32 src1824 } \
  -pre_resource { { 32 } add_63 = UADD { { src1820 } { `b00000000000000000000000000000010 } } } \
  -pre_assign { src1824 = { add_63.out.1 } } \
  -post_resource { { 32 } add_63 = ADD { { src1820 } { `b00000000000000000000000000000010 } } } \
  -post_assign { src1824 = { add_63.out.1 } } 

guide_transformation \
  -design { cv32e40p_aligner } \
  -type { map } \
  -input { 32 src1820 } \
  -output { 32 src1822 } \
  -pre_resource { { 32 } add_64 = UADD { { src1820 } { `b00000000000000000000000000000100 } } } \
  -pre_assign { src1822 = { add_64.out.1 } } \
  -post_resource { { 32 } add_64 = ADD { { src1820 } { `b00000000000000000000000000000100 } } } \
  -post_assign { src1822 = { add_64.out.1 } } 

guide_reg_constant \
  -design { cv32e40p_aligner } \
  { state_reg[2] } \
  { 0 } \
  -replaced { svfTrue } 

guide_transformation \
  -design { cv32e40p_fifo_0_32_2 } \
  -type { share } \
  -input { 2 src1903 } \
  -output { 1 src1905 } \
  -output { 1 src1906 } \
  -output { 1 src1907 } \
  -pre_resource { { 1 } gt_126 = UGT { { src1903 } { `b00 } } } \
  -pre_resource { { 1 } gt_127 = UGT { { src1903 } { `b00 } } } \
  -pre_resource { { 1 } gt_128 = UGT { { src1903 } { `b00 } } } \
  -pre_assign { src1905 = { gt_126.out.1 } } \
  -pre_assign { src1906 = { gt_127.out.1 } } \
  -pre_assign { src1907 = { gt_128.out.1 } } \
  -post_resource { { 1 0 } r98 = CMP2A { { `b00 } { src1903 } { 0 } { 0 } } } \
  -post_assign { src1905 = { r98.out.1 } } \
  -post_assign { src1906 = { r98.out.1 } } \
  -post_assign { src1907 = { r98.out.1 } } 

guide_transformation \
  -design { cv32e40p_fifo_0_32_2 } \
  -type { map } \
  -input { 2 src1903 } \
  -output { 2 src1910 } \
  -pre_resource { { 2 } add_84 = UADD { { src1903 } { `b01 } } } \
  -pre_assign { src1910 = { add_84.out.1 } } \
  -post_resource { { 2 } add_84 = ADD { { src1903 } { `b01 } } } \
  -post_assign { src1910 = { add_84.out.1 } } 

guide_transformation \
  -design { cv32e40p_fifo_0_32_2 } \
  -type { map } \
  -input { 2 src1903 } \
  -output { 2 src1909 } \
  -pre_resource { { 2 } sub_93 = USUB { { src1903 } { `b01 } } } \
  -pre_assign { src1909 = { sub_93.out.1 } } \
  -post_resource { { 2 } sub_93 = SUB { { src1903 } { `b01 } } } \
  -post_assign { src1909 = { sub_93.out.1 } } 

guide_transformation \
  -design { cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2 } \
  -type { share } \
  -input { 2 src2020 } \
  -output { 1 src2024 } \
  -output { 1 src2023 } \
  -output { 1 src2022 } \
  -pre_resource { { 1 } gt_123 = UGT { { src2020 } { `b00 } } } \
  -pre_resource { { 1 } gt_211 = UGT { { src2020 } { `b00 } } } \
  -pre_resource { { 1 } gt_338 = UGT { { src2020 } { `b00 } } } \
  -pre_assign { src2024 = { gt_123.out.1 } } \
  -pre_assign { src2023 = { gt_211.out.1 } } \
  -pre_assign { src2022 = { gt_338.out.1 } } \
  -post_resource { { 1 0 } r78 = CMP2A { { `b00 } { src2020 } { 0 } { 0 } } } \
  -post_assign { src2024 = { r78.out.1 } } \
  -post_assign { src2023 = { r78.out.1 } } \
  -post_assign { src2022 = { r78.out.1 } } 

guide_transformation \
  -design { cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2 } \
  -type { map } \
  -input { 32 src2017 } \
  -output { 32 src2019 } \
  -pre_resource { { 32 } add_138 = UADD { { src2017 } { `b00000000000000000000000000000100 } } } \
  -pre_assign { src2019 = { add_138.out.1 } } \
  -post_resource { { 32 } add_138 = ADD { { src2017 } { `b00000000000000000000000000000100 } } } \
  -post_assign { src2019 = { add_138.out.1 } } 

guide_transformation \
  -design { cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2 } \
  -type { map } \
  -input { 2 src2027 } \
  -input { 2 src2025 } \
  -output { 3 src2028 } \
  -pre_resource { { 3 } add_146 = UADD { { src2027 ZERO 3 } { src2025 ZERO 3 } } } \
  -pre_assign { src2028 = { add_146.out.1 } } \
  -post_resource { { 3 } add_146 = ADD { { src2027 ZERO 3 } { src2025 ZERO 3 } } } \
  -post_assign { src2028 = { add_146.out.1 } } 

guide_transformation \
  -design { cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2 } \
  -type { map } \
  -input { 2 src2025 } \
  -output { 2 src2033 } \
  -pre_resource { { 2 } sub_234 = USUB { { src2025 } { `b01 } } } \
  -pre_assign { src2033 = { sub_234.out.1 } } \
  -post_resource { { 2 } sub_234 = SUB { { src2025 } { `b01 } } } \
  -post_assign { src2033 = { sub_234.out.1 } } 

guide_transformation \
  -design { cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2 } \
  -type { map } \
  -input { 2 src2025 } \
  -output { 2 src2034 } \
  -pre_resource { { 2 } add_237 = UADD { { src2025 } { `b01 } } } \
  -pre_assign { src2034 = { add_237.out.1 } } \
  -post_resource { { 2 } add_237 = ADD { { src2025 } { `b01 } } } \
  -post_assign { src2034 = { add_237.out.1 } } 

guide_transformation \
  -design { cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2 } \
  -type { map } \
  -input { 2 src2025 } \
  -output { 1 src2026 } \
  -pre_resource { { 1 } gt_330 = UGT { { src2025 } { `b00 } } } \
  -pre_assign { src2026 = { gt_330.out.1 } } \
  -post_resource { { 1 0 } gt_330 = CMP2A { { `b00 } { src2025 } { 0 } { 0 } } } \
  -post_assign { src2026 = { gt_330.out.1 } } 

guide_transformation \
  -design { cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2 } \
  -type { map } \
  -input { 2 src2025 } \
  -input { 1 src2031 } \
  -output { 2 src2032 } \
  -pre_resource { { 2 } sub_331_aco = USUB { { src2025 } { src2031 ZERO 2 } } } \
  -pre_assign { src2032 = { sub_331_aco.out.1 } } \
  -post_resource { { 2 } sub_331_aco = SUB { { src2025 } { src2031 ZERO 2 } } } \
  -post_assign { src2032 = { sub_331_aco.out.1 } } 

guide_transformation \
  -design { cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2 } \
  -type { map } \
  -input { 2 src2020 } \
  -output { 2 src2030 } \
  -pre_resource { { 2 } sub_339 = USUB { { src2020 } { `b01 } } } \
  -pre_assign { src2030 = { sub_339.out.1 } } \
  -post_resource { { 2 } sub_339 = SUB { { src2020 } { `b01 } } } \
  -post_assign { src2030 = { sub_339.out.1 } } 

guide_transformation \
  -design { cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0 } \
  -type { map } \
  -input { 32 src2052 } \
  -output { 32 src2054 } \
  -pre_resource { { 32 } add_167 = UADD { { src2052 } { `b00000000000000000000000000000100 } } } \
  -pre_assign { src2054 = { add_167.out.1 } } \
  -post_resource { { 32 } add_167 = ADD { { src2052 } { `b00000000000000000000000000000100 } } } \
  -post_assign { src2054 = { add_167.out.1 } } 

guide_reg_constant \
  -design { cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0 } \
  { is_fetch_failed_o_reg } \
  { 0 } \
  -replaced { svfTrue } 

guide_transformation \
  -design { cv32e40p_load_store_unit_PULP_OBI0 } \
  -type { map } \
  -input { 32 src223 } \
  -input { 1 src224 } \
  -output { 33 src225 } \
  -pre_resource { { 33 } mult_add_346_aco = MULT_TC { { src223 } { src224 } { 0 } } } \
  -pre_assign { src225 = { mult_add_346_aco.out.1 } } \
  -post_resource { { 33 } mult_add_346_aco = MULT_TC { { src223 } { src224 } { 0 } } } \
  -post_assign { src225 = { mult_add_346_aco.out.1 } } 

guide_transformation \
  -design { cv32e40p_load_store_unit_PULP_OBI0 } \
  -type { map } \
  -input { 32 src220 } \
  -input { 32 src221 } \
  -output { 32 src222 } \
  -pre_resource { { 32 } add_346_aco = UADD { { src220 } { src221 } } } \
  -pre_assign { src222 = { add_346_aco.out.1 } } \
  -post_resource { { 32 } add_346_aco = ADD { { src220 } { src221 } } } \
  -post_assign { src222 = { add_346_aco.out.1 } } 

guide_transformation \
  -design { cv32e40p_popcnt } \
  -type { tree } \
  -input { 4 src549 } \
  -input { 5 src550 } \
  -input { 3 src552 } \
  -input { 3 src553 } \
  -input { 4 src555 } \
  -input { 4 src556 } \
  -input { 3 src585 } \
  -input { 4 src586 } \
  -input { 3 src588 } \
  -input { 3 src589 } \
  -output { 6 O1 } \
  -pre_resource { { 3 } add_18_root_add_60 = UADD { { src588 } { src589 } } } \
  -pre_resource { { 4 } add_19_root_add_60 = UADD { { src585 ZERO 4 } { src586 } } } \
  -pre_resource { { 5 } add_14_root_add_60 = UADD { { add_19_root_add_60.out.1 ZERO 5 } { add_18_root_add_60.out.1 ZERO 5 } } } \
  -pre_resource { { 4 } add_15_root_add_60 = UADD { { src555 } { src556 } } } \
  -pre_resource { { 6 } add_12_root_add_60 = UADD { { add_15_root_add_60.out.1 ZERO 6 } { add_14_root_add_60.out.1 ZERO 6 } } } \
  -pre_resource { { 5 } add_16_root_add_60 = UADD { { src552 ZERO 5 } { src553 ZERO 5 } } } \
  -pre_resource { { 5 } add_17_root_add_60 = UADD { { src549 ZERO 5 } { src550 } } } \
  -pre_resource { { 6 } add_13_root_add_60 = UADD { { add_17_root_add_60.out.1 ZERO 6 } { add_16_root_add_60.out.1 ZERO 6 } } } \
  -pre_resource { { 6 } add_11_root_add_60 = UADD { { add_13_root_add_60.out.1 } { add_12_root_add_60.out.1 } } } \
  -pre_assign { O1 = { add_11_root_add_60 } } \
  -post_resource { { 4 } add_8_root_add_11_root_add_60 = UADD { { src588 ZERO 4 } { src589 ZERO 4 } } } \
  -post_resource { { 4 } add_7_root_add_11_root_add_60 = UADD { { src552 ZERO 4 } { src553 ZERO 4 } } } \
  -post_resource { { 5 } add_6_root_add_11_root_add_60 = UADD { { src585 ZERO 5 } { src555 ZERO 5 } } } \
  -post_resource { { 5 } add_5_root_add_11_root_add_60 = UADD { { src549 ZERO 5 } { src586 ZERO 5 } } } \
  -post_resource { { 6 } add_4_root_add_11_root_add_60 = UADD { { add_7_root_add_11_root_add_60.out.1 ZERO 6 } { add_8_root_add_11_root_add_60.out.1 ZERO 6 } } } \
  -post_resource { { 6 } add_3_root_add_11_root_add_60 = UADD { { src556 ZERO 6 } { src550 ZERO 6 } } } \
  -post_resource { { 6 } add_2_root_add_11_root_add_60 = UADD { { add_6_root_add_11_root_add_60.out.1 ZERO 6 } { add_5_root_add_11_root_add_60.out.1 ZERO 6 } } } \
  -post_resource { { 6 } add_1_root_add_11_root_add_60 = UADD { { add_4_root_add_11_root_add_60.out.1 } { add_2_root_add_11_root_add_60.out.1 } } } \
  -post_resource { { 6 } add_0_root_add_11_root_add_60 = UADD { { add_3_root_add_11_root_add_60.out.1 } { add_1_root_add_11_root_add_60.out.1 } } } \
  -post_assign { O1 = { add_0_root_add_11_root_add_60 } } 

guide_transformation \
  -design { cv32e40p_popcnt } \
  -type { map } \
  -input { 3 src577 } \
  -input { 3 src578 } \
  -input { 1 src579 } \
  -output { 3 src580 } \
  -pre_resource { { 3 } add_21_root_add_60 = UADD { { src577 } { src578 } { src579 } } } \
  -pre_assign { src580 = { add_21_root_add_60.out.1 } } \
  -post_resource { { 3 } add_21_root_add_60 = ADD { { src577 } { src578 } { src579 } } } \
  -post_assign { src580 = { add_21_root_add_60.out.1 } } 

guide_transformation \
  -design { cv32e40p_popcnt } \
  -type { map } \
  -input { 2 src573 } \
  -input { 2 src574 } \
  -input { 1 src575 } \
  -output { 2 src576 } \
  -pre_resource { { 2 } add_22_root_add_60 = UADD { { src573 } { src574 } { src575 } } } \
  -pre_assign { src576 = { add_22_root_add_60.out.1 } } \
  -post_resource { { 2 } add_22_root_add_60 = ADD { { src573 } { src574 } { src575 } } } \
  -post_assign { src576 = { add_22_root_add_60.out.1 } } 

guide_transformation \
  -design { cv32e40p_popcnt } \
  -type { map } \
  -input { 2 src569 } \
  -input { 2 src570 } \
  -input { 1 src571 } \
  -output { 2 src572 } \
  -pre_resource { { 2 } add_23_root_add_60 = UADD { { src569 } { src570 } { src571 } } } \
  -pre_assign { src572 = { add_23_root_add_60.out.1 } } \
  -post_resource { { 2 } add_23_root_add_60 = ADD { { src569 } { src570 } { src571 } } } \
  -post_assign { src572 = { add_23_root_add_60.out.1 } } 

guide_transformation \
  -design { cv32e40p_popcnt } \
  -type { map } \
  -input { 4 src565 } \
  -input { 4 src566 } \
  -input { 1 src567 } \
  -output { 4 src568 } \
  -pre_resource { { 4 } add_24_root_add_60 = UADD { { src565 } { src566 } { src567 } } } \
  -pre_assign { src568 = { add_24_root_add_60.out.1 } } \
  -post_resource { { 4 } add_24_root_add_60 = ADD { { src565 } { src566 } { src567 } } } \
  -post_assign { src568 = { add_24_root_add_60.out.1 } } 

guide_transformation \
  -design { cv32e40p_popcnt } \
  -type { map } \
  -input { 3 src561 } \
  -input { 3 src562 } \
  -input { 1 src563 } \
  -output { 3 src564 } \
  -pre_resource { { 3 } add_25_root_add_60 = UADD { { src561 } { src562 } { src563 } } } \
  -pre_assign { src564 = { add_25_root_add_60.out.1 } } \
  -post_resource { { 3 } add_25_root_add_60 = ADD { { src561 } { src562 } { src563 } } } \
  -post_assign { src564 = { add_25_root_add_60.out.1 } } 

guide_transformation \
  -design { cv32e40p_popcnt } \
  -type { map } \
  -input { 2 src607 } \
  -input { 2 src608 } \
  -input { 1 src609 } \
  -output { 2 src610 } \
  -pre_resource { { 2 } add_26_root_add_60 = UADD { { src607 } { src608 } { src609 } } } \
  -pre_assign { src610 = { add_26_root_add_60.out.1 } } \
  -post_resource { { 2 } add_26_root_add_60 = ADD { { src607 } { src608 } { src609 } } } \
  -post_assign { src610 = { add_26_root_add_60.out.1 } } 

guide_transformation \
  -design { cv32e40p_popcnt } \
  -type { map } \
  -input { 2 src603 } \
  -input { 2 src604 } \
  -input { 1 src605 } \
  -output { 2 src606 } \
  -pre_resource { { 2 } add_27_root_add_60 = UADD { { src603 } { src604 } { src605 } } } \
  -pre_assign { src606 = { add_27_root_add_60.out.1 } } \
  -post_resource { { 2 } add_27_root_add_60 = ADD { { src603 } { src604 } { src605 } } } \
  -post_assign { src606 = { add_27_root_add_60.out.1 } } 

guide_transformation \
  -design { cv32e40p_popcnt } \
  -type { map } \
  -input { 3 src599 } \
  -input { 3 src600 } \
  -input { 1 src601 } \
  -output { 3 src602 } \
  -pre_resource { { 3 } add_28_root_add_60 = UADD { { src599 } { src600 } { src601 } } } \
  -pre_assign { src602 = { add_28_root_add_60.out.1 } } \
  -post_resource { { 3 } add_28_root_add_60 = ADD { { src599 } { src600 } { src601 } } } \
  -post_assign { src602 = { add_28_root_add_60.out.1 } } 

guide_transformation \
  -design { cv32e40p_popcnt } \
  -type { map } \
  -input { 2 src595 } \
  -input { 2 src596 } \
  -input { 1 src597 } \
  -output { 2 src598 } \
  -pre_resource { { 2 } add_29_root_add_60 = UADD { { src595 } { src596 } { src597 } } } \
  -pre_assign { src598 = { add_29_root_add_60.out.1 } } \
  -post_resource { { 2 } add_29_root_add_60 = ADD { { src595 } { src596 } { src597 } } } \
  -post_assign { src598 = { add_29_root_add_60.out.1 } } 

guide_transformation \
  -design { cv32e40p_popcnt } \
  -type { map } \
  -input { 2 src591 } \
  -input { 2 src592 } \
  -input { 1 src593 } \
  -output { 2 src594 } \
  -pre_resource { { 2 } add_30_root_add_60 = UADD { { src591 } { src592 } { src593 } } } \
  -pre_assign { src594 = { add_30_root_add_60.out.1 } } \
  -post_resource { { 2 } add_30_root_add_60 = ADD { { src591 } { src592 } { src593 } } } \
  -post_assign { src594 = { add_30_root_add_60.out.1 } } 

guide_transformation \
  -design { cv32e40p_popcnt } \
  -type { map } \
  -input { 4 src556 } \
  -input { 5 src550 } \
  -output { 6 src2171 } \
  -pre_resource { { 6 } add_3_root_add_11_root_add_60 = UADD { { src556 ZERO 6 } { src550 ZERO 6 } } } \
  -pre_assign { src2171 = { add_3_root_add_11_root_add_60.out.1 } } \
  -post_resource { { 6 } add_3_root_add_11_root_add_60 = ADD { { src556 ZERO 6 } { src550 ZERO 6 } } } \
  -post_assign { src2171 = { add_3_root_add_11_root_add_60.out.1 } } 

guide_transformation \
  -design { cv32e40p_popcnt } \
  -type { map } \
  -input { 5 src560 } \
  -input { 5 src2170 } \
  -output { 6 src2172 } \
  -pre_resource { { 6 } add_2_root_add_11_root_add_60 = UADD { { src560 ZERO 6 } { src2170 ZERO 6 } } } \
  -pre_assign { src2172 = { add_2_root_add_11_root_add_60.out.1 } } \
  -post_resource { { 6 } add_2_root_add_11_root_add_60 = ADD { { src560 ZERO 6 } { src2170 ZERO 6 } } } \
  -post_assign { src2172 = { add_2_root_add_11_root_add_60.out.1 } } 

guide_transformation \
  -design { cv32e40p_popcnt } \
  -type { map } \
  -input { 3 src588 } \
  -input { 3 src589 } \
  -output { 4 src2169 } \
  -pre_resource { { 4 } add_8_root_add_11_root_add_60 = UADD { { src588 ZERO 4 } { src589 ZERO 4 } } } \
  -pre_assign { src2169 = { add_8_root_add_11_root_add_60.out.1 } } \
  -post_resource { { 4 } add_8_root_add_11_root_add_60 = ADD { { src588 ZERO 4 } { src589 ZERO 4 } } } \
  -post_assign { src2169 = { add_8_root_add_11_root_add_60.out.1 } } 

guide_transformation \
  -design { cv32e40p_popcnt } \
  -type { map } \
  -input { 3 src552 } \
  -input { 3 src553 } \
  -output { 4 src587 } \
  -pre_resource { { 4 } add_7_root_add_11_root_add_60 = UADD { { src552 ZERO 4 } { src553 ZERO 4 } } } \
  -pre_assign { src587 = { add_7_root_add_11_root_add_60.out.1 } } \
  -post_resource { { 4 } add_7_root_add_11_root_add_60 = ADD { { src552 ZERO 4 } { src553 ZERO 4 } } } \
  -post_assign { src587 = { add_7_root_add_11_root_add_60.out.1 } } 

guide_transformation \
  -design { cv32e40p_popcnt } \
  -type { map } \
  -input { 3 src581 } \
  -input { 3 src582 } \
  -input { 1 src583 } \
  -output { 3 src584 } \
  -pre_resource { { 3 } add_20_root_add_60 = UADD { { src581 } { src582 } { src583 } } } \
  -pre_assign { src584 = { add_20_root_add_60.out.1 } } \
  -post_resource { { 3 } add_20_root_add_60 = ADD { { src581 } { src582 } { src583 } } } \
  -post_assign { src584 = { add_20_root_add_60.out.1 } } 

guide_transformation \
  -design { cv32e40p_popcnt } \
  -type { map } \
  -input { 6 src543 } \
  -input { 6 src2172 } \
  -output { 6 src542 } \
  -pre_resource { { 6 } add_1_root_add_11_root_add_60 = UADD { { src543 } { src2172 } } } \
  -pre_assign { src542 = { add_1_root_add_11_root_add_60.out.1 } } \
  -post_resource { { 6 } add_1_root_add_11_root_add_60 = ADD { { src543 } { src2172 } } } \
  -post_assign { src542 = { add_1_root_add_11_root_add_60.out.1 } } 

guide_transformation \
  -design { cv32e40p_popcnt } \
  -type { map } \
  -input { 3 src585 } \
  -input { 4 src555 } \
  -output { 5 src560 } \
  -pre_resource { { 5 } add_6_root_add_11_root_add_60 = UADD { { src585 ZERO 5 } { src555 ZERO 5 } } } \
  -pre_assign { src560 = { add_6_root_add_11_root_add_60.out.1 } } \
  -post_resource { { 5 } add_6_root_add_11_root_add_60 = ADD { { src585 ZERO 5 } { src555 ZERO 5 } } } \
  -post_assign { src560 = { add_6_root_add_11_root_add_60.out.1 } } 

guide_transformation \
  -design { cv32e40p_popcnt } \
  -type { map } \
  -input { 4 src549 } \
  -input { 4 src586 } \
  -output { 5 src2170 } \
  -pre_resource { { 5 } add_5_root_add_11_root_add_60 = UADD { { src549 ZERO 5 } { src586 ZERO 5 } } } \
  -pre_assign { src2170 = { add_5_root_add_11_root_add_60.out.1 } } \
  -post_resource { { 5 } add_5_root_add_11_root_add_60 = ADD { { src549 ZERO 5 } { src586 ZERO 5 } } } \
  -post_assign { src2170 = { add_5_root_add_11_root_add_60.out.1 } } 

guide_transformation \
  -design { cv32e40p_popcnt } \
  -type { map } \
  -input { 4 src587 } \
  -input { 4 src2169 } \
  -output { 6 src543 } \
  -pre_resource { { 6 } add_4_root_add_11_root_add_60 = UADD { { src587 ZERO 6 } { src2169 ZERO 6 } } } \
  -pre_assign { src543 = { add_4_root_add_11_root_add_60.out.1 } } \
  -post_resource { { 6 } add_4_root_add_11_root_add_60 = ADD { { src587 ZERO 6 } { src2169 ZERO 6 } } } \
  -post_assign { src543 = { add_4_root_add_11_root_add_60.out.1 } } 

guide_transformation \
  -design { cv32e40p_popcnt } \
  -type { map } \
  -input { 6 src2171 } \
  -input { 6 src542 } \
  -output { 6 src544 } \
  -pre_resource { { 6 } add_0_root_add_11_root_add_60 = UADD { { src2171 } { src542 } } } \
  -pre_assign { src544 = { add_0_root_add_11_root_add_60.out.1 } } \
  -post_resource { { 6 } add_0_root_add_11_root_add_60 = ADD { { src2171 } { src542 } } } \
  -post_assign { src544 = { add_0_root_add_11_root_add_60.out.1 } } 

guide_transformation \
  -design { cv32e40p_mult } \
  -type { tree } \
  -input { 32 src365 } \
  -input { 32 src371 } \
  -input { 32 src372 } \
  -output { 32 O1 } \
  -pre_resource { { 32 } add_1_root_add_271_4 = ADD { { src371 } { src372 } } } \
  -pre_resource { { 32 } add_0_root_add_271_4 = ADD { { src365 } { add_1_root_add_271_4.out.1 } } } \
  -pre_assign { O1 = { add_0_root_add_271_4 } } \
  -post_resource { { 32 } add_1_root_add_0_root_add_271_4 = ADD { { src371 } { src372 } } } \
  -post_resource { { 32 } add_0_root_add_0_root_add_271_4 = ADD { { src365 } { add_1_root_add_0_root_add_271_4.out.1 } } } \
  -post_assign { O1 = { add_0_root_add_0_root_add_271_4 } } 

guide_transformation \
  -design { cv32e40p_mult } \
  -type { map } \
  -input { 9 src376 } \
  -input { 9 src377 } \
  -output { 18 src378 } \
  -pre_resource { { 18 } mult_269 = MULT_TC { { src376 } { src377 } { 1 } } } \
  -pre_assign { src378 = { mult_269.out.1 } } \
  -post_resource { { 18 } mult_269 = MULT_TC { { src376 } { src377 } { 1 } } } \
  -post_assign { src378 = { mult_269.out.1 } } 

guide_transformation \
  -design { cv32e40p_mult } \
  -type { map } \
  -input { 9 src373 } \
  -input { 9 src374 } \
  -output { 18 src375 } \
  -pre_resource { { 18 } mult_268 = MULT_TC { { src373 } { src374 } { 1 } } } \
  -pre_assign { src375 = { mult_268.out.1 } } \
  -post_resource { { 18 } mult_268 = MULT_TC { { src373 } { src374 } { 1 } } } \
  -post_assign { src375 = { mult_268.out.1 } } 

guide_transformation \
  -design { cv32e40p_mult } \
  -type { map } \
  -input { 9 src385 } \
  -input { 9 src386 } \
  -output { 18 src387 } \
  -pre_resource { { 18 } mult_267 = MULT_TC { { src385 } { src386 } { 1 } } } \
  -pre_assign { src387 = { mult_267.out.1 } } \
  -post_resource { { 18 } mult_267 = MULT_TC { { src385 } { src386 } { 1 } } } \
  -post_assign { src387 = { mult_267.out.1 } } 

guide_transformation \
  -design { cv32e40p_mult } \
  -type { map } \
  -input { 9 src382 } \
  -input { 9 src383 } \
  -output { 18 src384 } \
  -pre_resource { { 18 } mult_266 = MULT_TC { { src382 } { src383 } { 1 } } } \
  -pre_assign { src384 = { mult_266.out.1 } } \
  -post_resource { { 18 } mult_266 = MULT_TC { { src382 } { src383 } { 1 } } } \
  -post_assign { src384 = { mult_266.out.1 } } 

guide_transformation \
  -design { cv32e40p_mult } \
  -type { map } \
  -input { 20 src368 } \
  -input { 20 src369 } \
  -output { 20 src370 } \
  -pre_resource { { 20 } add_2_root_add_271_4 = ADD { { src368 } { src369 } } } \
  -pre_assign { src370 = { add_2_root_add_271_4.out.1 } } \
  -post_resource { { 20 } add_2_root_add_271_4 = ADD { { src368 } { src369 } } } \
  -post_assign { src370 = { add_2_root_add_271_4.out.1 } } 

guide_transformation \
  -design { cv32e40p_mult } \
  -type { map } \
  -input { 19 src379 } \
  -input { 19 src380 } \
  -output { 19 src381 } \
  -pre_resource { { 19 } add_3_root_add_271_4 = ADD { { src379 } { src380 } } } \
  -pre_assign { src381 = { add_3_root_add_271_4.out.1 } } \
  -post_resource { { 19 } add_3_root_add_271_4 = ADD { { src379 } { src380 } } } \
  -post_assign { src381 = { add_3_root_add_271_4.out.1 } } 

guide_transformation \
  -design { cv32e40p_mult } \
  -type { map } \
  -input { 32 src371 } \
  -input { 32 src372 } \
  -output { 32 src366 } \
  -pre_resource { { 32 } add_1_root_add_0_root_add_271_4 = ADD { { src371 } { src372 } } } \
  -pre_assign { src366 = { add_1_root_add_0_root_add_271_4.out.1 } } \
  -post_resource { { 32 } add_1_root_add_0_root_add_271_4 = ADD { { src371 } { src372 } } } \
  -post_assign { src366 = { add_1_root_add_0_root_add_271_4.out.1 } } 

guide_transformation \
  -design { cv32e40p_mult } \
  -type { map } \
  -input { 32 src365 } \
  -input { 32 src366 } \
  -output { 32 src367 } \
  -pre_resource { { 32 } add_0_root_add_0_root_add_271_4 = ADD { { src365 } { src366 } } } \
  -pre_assign { src367 = { add_0_root_add_0_root_add_271_4.out.1 } } \
  -post_resource { { 32 } add_0_root_add_0_root_add_271_4 = ADD { { src365 } { src366 } } } \
  -post_assign { src367 = { add_0_root_add_0_root_add_271_4.out.1 } } 

guide_transformation \
  -design { cv32e40p_mult } \
  -type { tree } \
  -input { 32 src357 } \
  -input { 32 src363 } \
  -input { 32 src364 } \
  -output { 32 O1 } \
  -pre_resource { { 32 } add_1_root_add_224_2 = ADD { { src363 } { src364 } } } \
  -pre_resource { { 32 } add_0_root_add_224_2 = ADD { { src357 } { add_1_root_add_224_2.out.1 } } } \
  -pre_assign { O1 = { add_0_root_add_224_2 } } \
  -post_resource { { 32 } add_1_root_add_0_root_add_224_2 = ADD { { src363 } { src364 } } } \
  -post_resource { { 32 } add_0_root_add_0_root_add_224_2 = ADD { { add_1_root_add_0_root_add_224_2.out.1 } { src357 } } } \
  -post_assign { O1 = { add_0_root_add_0_root_add_224_2 } } 

guide_transformation \
  -design { cv32e40p_mult } \
  -type { map } \
  -input { 32 src363 } \
  -input { 32 src364 } \
  -output { 32 src358 } \
  -pre_resource { { 32 } add_1_root_add_0_root_add_224_2 = ADD { { src363 } { src364 } } } \
  -pre_assign { src358 = { add_1_root_add_0_root_add_224_2.out.1 } } \
  -post_resource { { 32 } add_1_root_add_0_root_add_224_2 = ADD { { src363 } { src364 } } } \
  -post_assign { src358 = { add_1_root_add_0_root_add_224_2.out.1 } } 

guide_transformation \
  -design { cv32e40p_mult } \
  -type { map } \
  -input { 32 src360 } \
  -input { 32 src361 } \
  -output { 64 src362 } \
  -pre_resource { { 64 } mult_224 = MULT_TC { { src360 } { src361 } { 1 } } } \
  -pre_assign { src362 = { mult_224.out.1 } } \
  -post_resource { { 64 } mult_224 = MULT_TC { { src360 } { src361 } { 1 } } } \
  -post_assign { src362 = { mult_224.out.1 } } 

guide_transformation \
  -design { cv32e40p_mult } \
  -type { map } \
  -input { 32 src358 } \
  -input { 32 src357 } \
  -output { 32 src359 } \
  -pre_resource { { 32 } add_0_root_add_0_root_add_224_2 = ADD { { src358 } { src357 } } } \
  -pre_assign { src359 = { add_0_root_add_0_root_add_224_2.out.1 } } \
  -post_resource { { 32 } add_0_root_add_0_root_add_224_2 = ADD { { src358 } { src357 } } } \
  -post_assign { src359 = { add_0_root_add_0_root_add_224_2.out.1 } } 

guide_transformation \
  -design { cv32e40p_mult } \
  -type { tree } \
  -input { 32 src346 } \
  -input { 32 src349 } \
  -input { 32 src350 } \
  -output { 32 O1 } \
  -pre_resource { { 32 } add_1_root_add_305_2 = ADD { { src349 } { src350 } } } \
  -pre_resource { { 32 } add_0_root_add_305_2 = ADD { { src346 } { add_1_root_add_305_2.out.1 } } } \
  -pre_assign { O1 = { add_0_root_add_305_2 } } \
  -post_resource { { 32 } add_1_root_add_0_root_add_305_2 = ADD { { src346 } { src349 } } } \
  -post_resource { { 32 } add_0_root_add_0_root_add_305_2 = ADD { { src350 } { add_1_root_add_0_root_add_305_2.out.1 } } } \
  -post_assign { O1 = { add_0_root_add_0_root_add_305_2 } } 

guide_transformation \
  -design { cv32e40p_mult } \
  -type { map } \
  -input { 17 src354 } \
  -input { 17 src355 } \
  -output { 34 src356 } \
  -pre_resource { { 34 } mult_300 = MULT_TC { { src354 } { src355 } { 1 } } } \
  -pre_assign { src356 = { mult_300.out.1 } } \
  -post_resource { { 34 } mult_300 = MULT_TC { { src354 } { src355 } { 1 } } } \
  -post_assign { src356 = { mult_300.out.1 } } 

guide_transformation \
  -design { cv32e40p_mult } \
  -type { map } \
  -input { 17 src351 } \
  -input { 17 src352 } \
  -output { 34 src353 } \
  -pre_resource { { 34 } mult_299 = MULT_TC { { src351 } { src352 } { 1 } } } \
  -pre_assign { src353 = { mult_299.out.1 } } \
  -post_resource { { 34 } mult_299 = MULT_TC { { src351 } { src352 } { 1 } } } \
  -post_assign { src353 = { mult_299.out.1 } } 

guide_transformation \
  -design { cv32e40p_mult } \
  -type { map } \
  -input { 32 src346 } \
  -input { 32 src349 } \
  -output { 32 src347 } \
  -pre_resource { { 32 } add_1_root_add_0_root_add_305_2 = ADD { { src346 } { src349 } } } \
  -pre_assign { src347 = { add_1_root_add_0_root_add_305_2.out.1 } } \
  -post_resource { { 32 } add_1_root_add_0_root_add_305_2 = ADD { { src346 } { src349 } } } \
  -post_assign { src347 = { add_1_root_add_0_root_add_305_2.out.1 } } 

guide_transformation \
  -design { cv32e40p_mult } \
  -type { map } \
  -input { 32 src350 } \
  -input { 32 src347 } \
  -output { 32 src348 } \
  -pre_resource { { 32 } add_0_root_add_0_root_add_305_2 = ADD { { src350 } { src347 } } } \
  -pre_assign { src348 = { add_0_root_add_0_root_add_305_2.out.1 } } \
  -post_resource { { 32 } add_0_root_add_0_root_add_305_2 = ADD { { src350 } { src347 } } } \
  -post_assign { src348 = { add_0_root_add_0_root_add_305_2.out.1 } } 

guide_transformation \
  -design { cv32e40p_mult } \
  -type { tree } \
  -input { 32 src339 } \
  -input { 34 src342 } \
  -input { 34 src343 } \
  -output { 34 O1 } \
  -pre_resource { { 34 } add_1_root_add_111_2 = ADD { { src342 } { src343 } } } \
  -pre_resource { { 34 } add_0_root_add_111_2 = ADD { { src339 SIGN 34 } { add_1_root_add_111_2.out.1 } } } \
  -pre_assign { O1 = { add_0_root_add_111_2 } } \
  -post_resource { { 34 } add_1_root_add_0_root_add_111_2 = ADD { { src339 SIGN 34 } { src342 } } } \
  -post_resource { { 34 } add_0_root_add_0_root_add_111_2 = ADD { { add_1_root_add_0_root_add_111_2.out.1 } { src343 } } } \
  -post_assign { O1 = { add_0_root_add_0_root_add_111_2 } } 

guide_transformation \
  -design { cv32e40p_mult } \
  -type { map } \
  -input { 17 src344 } \
  -input { 17 src345 } \
  -output { 34 src343 } \
  -pre_resource { { 34 } mult_110 = MULT_TC { { src344 } { src345 } { 1 } } } \
  -pre_assign { src343 = { mult_110.out.1 } } \
  -post_resource { { 34 } mult_110 = MULT_TC { { src344 } { src345 } { 1 } } } \
  -post_assign { src343 = { mult_110.out.1 } } 

guide_transformation \
  -design { cv32e40p_mult } \
  -type { map } \
  -input { 32 src339 } \
  -input { 34 src342 } \
  -output { 34 src340 } \
  -pre_resource { { 34 } add_1_root_add_0_root_add_111_2 = ADD { { src339 SIGN 34 } { src342 } } } \
  -pre_assign { src340 = { add_1_root_add_0_root_add_111_2.out.1 } } \
  -post_resource { { 34 } add_1_root_add_0_root_add_111_2 = ADD { { src339 SIGN 34 } { src342 } } } \
  -post_assign { src340 = { add_1_root_add_0_root_add_111_2.out.1 } } 

guide_transformation \
  -design { cv32e40p_mult } \
  -type { map } \
  -input { 34 src340 } \
  -input { 34 src343 } \
  -output { 34 src341 } \
  -pre_resource { { 34 } add_0_root_add_0_root_add_111_2 = ADD { { src340 } { src343 } } } \
  -pre_assign { src341 = { add_0_root_add_0_root_add_111_2.out.1 } } \
  -post_resource { { 34 } add_0_root_add_0_root_add_111_2 = ADD { { src340 } { src343 } } } \
  -post_assign { src341 = { add_0_root_add_0_root_add_111_2.out.1 } } 

guide_uniquify \
  -design { cv32e40p_top } \
  { { core_i/load_store_unit_i/dp_cluster_0/mult_add_346_aco cv32e40p_load_store_unit_PULP_OBI0_DW02_mult_0 } } 

guide_uniquify \
  -design { cv32e40p_top } \
  { { core_i/ex_stage_i/mult_i/dp_cluster_3/mult_266 cv32e40p_mult_DW02_mult_0 } } 

guide_uniquify \
  -design { cv32e40p_top } \
  { { core_i/ex_stage_i/mult_i/dp_cluster_3/mult_267 cv32e40p_mult_DW02_mult_1 } } 

guide_uniquify \
  -design { cv32e40p_top } \
  { { core_i/ex_stage_i/mult_i/dp_cluster_3/mult_268 cv32e40p_mult_DW02_mult_2 } } 

guide_uniquify \
  -design { cv32e40p_top } \
  { { core_i/ex_stage_i/mult_i/dp_cluster_3/mult_269 cv32e40p_mult_DW02_mult_3 } } 

guide_uniquify \
  -design { cv32e40p_top } \
  { { core_i/ex_stage_i/mult_i/dp_cluster_2/mult_224 cv32e40p_mult_DW02_mult_4 } } 

guide_uniquify \
  -design { cv32e40p_top } \
  { { core_i/ex_stage_i/mult_i/dp_cluster_1/mult_299 cv32e40p_mult_DW02_mult_5 } } 

guide_uniquify \
  -design { cv32e40p_top } \
  { { core_i/ex_stage_i/mult_i/dp_cluster_1/mult_300 cv32e40p_mult_DW02_mult_6 } } 

guide_uniquify \
  -design { cv32e40p_top } \
  { { core_i/ex_stage_i/mult_i/dp_cluster_0/mult_110 cv32e40p_mult_DW02_mult_7 } } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/apu_op_ex_o_reg[0] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/apu_lat_ex_o_reg[1] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/apu_lat_ex_o_reg[0] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/apu_op_ex_o_reg[5] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/apu_op_ex_o_reg[4] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/apu_op_ex_o_reg[3] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/apu_op_ex_o_reg[2] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/apu_op_ex_o_reg[1] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/mult_dot_signed_ex_o_reg[1] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/mult_dot_signed_ex_o_reg[0] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/mult_clpx_shift_ex_o_reg[1] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/mult_clpx_shift_ex_o_reg[0] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/mult_dot_op_b_ex_o_reg[7] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/mult_dot_op_b_ex_o_reg[6] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/mult_dot_op_b_ex_o_reg[5] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/mult_dot_op_b_ex_o_reg[4] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/mult_dot_op_b_ex_o_reg[3] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/mult_dot_op_b_ex_o_reg[2] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/mult_dot_op_b_ex_o_reg[1] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/mult_dot_op_b_ex_o_reg[0] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/mult_clpx_img_ex_o_reg } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/mult_is_clpx_ex_o_reg } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/mult_dot_op_b_ex_o_reg[23] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/mult_dot_op_b_ex_o_reg[22] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/mult_dot_op_b_ex_o_reg[21] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/mult_dot_op_b_ex_o_reg[20] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/mult_dot_op_b_ex_o_reg[19] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/mult_dot_op_b_ex_o_reg[18] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/mult_dot_op_b_ex_o_reg[17] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/mult_dot_op_b_ex_o_reg[16] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/mult_dot_op_b_ex_o_reg[31] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/mult_dot_op_b_ex_o_reg[30] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/mult_dot_op_b_ex_o_reg[29] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/mult_dot_op_b_ex_o_reg[28] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/mult_dot_op_b_ex_o_reg[27] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/mult_dot_op_b_ex_o_reg[26] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/mult_dot_op_b_ex_o_reg[25] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/mult_dot_op_b_ex_o_reg[24] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/mult_dot_op_b_ex_o_reg[15] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/mult_dot_op_b_ex_o_reg[14] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/mult_dot_op_b_ex_o_reg[13] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/mult_dot_op_b_ex_o_reg[12] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/mult_dot_op_b_ex_o_reg[11] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/mult_dot_op_b_ex_o_reg[10] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/mult_dot_op_b_ex_o_reg[9] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/mult_dot_op_b_ex_o_reg[8] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/mult_dot_op_a_ex_o_reg[0] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/mult_dot_op_a_ex_o_reg[1] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/mult_dot_op_a_ex_o_reg[2] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/mult_dot_op_a_ex_o_reg[3] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/mult_dot_op_a_ex_o_reg[4] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/mult_dot_op_a_ex_o_reg[5] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/mult_dot_op_a_ex_o_reg[6] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/mult_dot_op_a_ex_o_reg[7] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/mult_dot_op_a_ex_o_reg[8] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/mult_dot_op_a_ex_o_reg[9] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/mult_dot_op_a_ex_o_reg[10] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/mult_dot_op_a_ex_o_reg[11] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/mult_dot_op_a_ex_o_reg[12] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/mult_dot_op_a_ex_o_reg[13] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/mult_dot_op_a_ex_o_reg[14] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/mult_dot_op_a_ex_o_reg[15] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/mult_dot_op_a_ex_o_reg[16] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/mult_dot_op_a_ex_o_reg[17] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/mult_dot_op_a_ex_o_reg[18] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/mult_dot_op_a_ex_o_reg[19] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/mult_dot_op_a_ex_o_reg[20] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/mult_dot_op_a_ex_o_reg[21] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/mult_dot_op_a_ex_o_reg[22] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/mult_dot_op_a_ex_o_reg[23] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/mult_dot_op_a_ex_o_reg[24] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/mult_dot_op_a_ex_o_reg[25] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/mult_dot_op_a_ex_o_reg[26] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/mult_dot_op_a_ex_o_reg[27] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/mult_dot_op_a_ex_o_reg[28] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/mult_dot_op_a_ex_o_reg[29] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/mult_dot_op_a_ex_o_reg[30] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/mult_dot_op_c_ex_o_reg[0] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/mult_dot_op_c_ex_o_reg[1] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/mult_dot_op_c_ex_o_reg[2] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/mult_dot_op_c_ex_o_reg[3] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/mult_dot_op_c_ex_o_reg[4] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/mult_dot_op_c_ex_o_reg[5] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/mult_dot_op_c_ex_o_reg[6] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/mult_dot_op_c_ex_o_reg[7] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/mult_dot_op_c_ex_o_reg[8] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/mult_dot_op_c_ex_o_reg[9] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/mult_dot_op_c_ex_o_reg[10] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/mult_dot_op_c_ex_o_reg[11] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/mult_dot_op_c_ex_o_reg[12] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/mult_dot_op_c_ex_o_reg[13] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/mult_dot_op_c_ex_o_reg[14] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/mult_dot_op_c_ex_o_reg[15] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/mult_dot_op_c_ex_o_reg[16] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/mult_dot_op_c_ex_o_reg[17] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/mult_dot_op_c_ex_o_reg[18] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/mult_dot_op_c_ex_o_reg[19] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/mult_dot_op_c_ex_o_reg[20] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/mult_dot_op_c_ex_o_reg[21] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/mult_dot_op_c_ex_o_reg[22] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/mult_dot_op_c_ex_o_reg[23] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/mult_dot_op_c_ex_o_reg[24] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/mult_dot_op_c_ex_o_reg[25] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/mult_dot_op_c_ex_o_reg[26] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/mult_dot_op_c_ex_o_reg[27] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/mult_dot_op_c_ex_o_reg[28] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/mult_dot_op_c_ex_o_reg[29] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/mult_dot_op_c_ex_o_reg[30] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/mult_dot_op_c_ex_o_reg[31] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/mult_dot_op_a_ex_o_reg[31] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/mult_sel_subword_ex_o_reg } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/mult_imm_ex_o_reg[4] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/mult_imm_ex_o_reg[1] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/mult_operator_ex_o_reg[0] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/mult_imm_ex_o_reg[3] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/mult_imm_ex_o_reg[2] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/mult_imm_ex_o_reg[0] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/apu_en_ex_o_reg } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/data_load_event_ex_o_reg } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/regfile_alu_waddr_ex_o_reg[5] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/regfile_waddr_ex_o_reg[5] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/data_sign_ext_ex_o_reg[1] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/data_reg_offset_ex_o_reg[1] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/data_reg_offset_ex_o_reg[0] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/atop_ex_o_reg[5] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/atop_ex_o_reg[4] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/atop_ex_o_reg[3] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/atop_ex_o_reg[2] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/atop_ex_o_reg[1] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/atop_ex_o_reg[0] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/alu_operator_ex_o_reg[6] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/bmask_b_ex_o_reg[3] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/alu_is_clpx_ex_o_reg } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/alu_is_subrot_ex_o_reg } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/alu_vec_mode_ex_o_reg[1] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/alu_vec_mode_ex_o_reg[0] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/bmask_a_ex_o_reg[2] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/bmask_b_ex_o_reg[4] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/bmask_b_ex_o_reg[1] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/bmask_b_ex_o_reg[2] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/bmask_a_ex_o_reg[0] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/bmask_b_ex_o_reg[0] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/bmask_a_ex_o_reg[4] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/bmask_a_ex_o_reg[1] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_constant \
  -design { cv32e40p_top } \
  { core_i/id_stage_i/bmask_a_ex_o_reg[3] } \
  { 0 } \
  -replaced { svfTrue } 

guide_multiplier \
  -design { cv32e40p_top } \
  -instance { core_i/load_store_unit_i/mult_add_346_aco } \
  -arch { csa } 

guide_multiplier \
  -design { cv32e40p_top } \
  -instance { core_i/ex_stage_i/mult_i/mult_266 } \
  -arch { csa } 

guide_multiplier \
  -design { cv32e40p_top } \
  -instance { core_i/ex_stage_i/mult_i/mult_267 } \
  -arch { csa } 

guide_multiplier \
  -design { cv32e40p_top } \
  -instance { core_i/ex_stage_i/mult_i/mult_268 } \
  -arch { csa } 

guide_multiplier \
  -design { cv32e40p_top } \
  -instance { core_i/ex_stage_i/mult_i/mult_269 } \
  -arch { csa } 

guide_multiplier \
  -design { cv32e40p_top } \
  -instance { core_i/ex_stage_i/mult_i/mult_224 } \
  -arch { csa } 

guide_multiplier \
  -design { cv32e40p_top } \
  -instance { core_i/ex_stage_i/mult_i/mult_299 } \
  -arch { csa } 

guide_multiplier \
  -design { cv32e40p_top } \
  -instance { core_i/ex_stage_i/mult_i/mult_300 } \
  -arch { csa } 

guide_multiplier \
  -design { cv32e40p_top } \
  -instance { core_i/ex_stage_i/mult_i/mult_110 } \
  -arch { csa } 

#---- Recording stopped at Thu Jun 26 14:22:23 2025

setup
