// ==============================================================
// Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// ==============================================================
#ifndef __nn_inference_hwmm_layer1_Pipeline_prod29_layer1_weights_26_H__
#define __nn_inference_hwmm_layer1_Pipeline_prod29_layer1_weights_26_H__


#include <systemc>
using namespace sc_core;
using namespace sc_dt;




#include <iostream>
#include <fstream>

struct nn_inference_hwmm_layer1_Pipeline_prod29_layer1_weights_26_ram : public sc_core::sc_module {

  static const unsigned DataWidth = 32;
  static const unsigned AddressRange = 100;
  static const unsigned AddressWidth = 7;

//latency = 1
//input_reg = 1
//output_reg = 0
sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in <sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


sc_lv<DataWidth> ram[AddressRange];


   SC_CTOR(nn_inference_hwmm_layer1_Pipeline_prod29_layer1_weights_26_ram) {
        ram[0] = "0b10111111000010011101001010010000";
        ram[1] = "0b10111101101001110101101101110010";
        ram[2] = "0b00111111110010111000110010011100";
        ram[3] = "0b10111110001011010001011011101100";
        ram[4] = "0b00111100111111111111001100011000";
        ram[5] = "0b00111110101110001011010011110011";
        ram[6] = "0b00111111010001001101000011010011";
        ram[7] = "0b00111111100101010011100100010011";
        ram[8] = "0b00111111000000111110000001111011";
        ram[9] = "0b10111110111011100010101100100010";
        ram[10] = "0b10111111001100000110100001100100";
        ram[11] = "0b00111110010011110011101101111010";
        ram[12] = "0b00111111100001011101100110111110";
        ram[13] = "0b00111110101001011010000000110010";
        ram[14] = "0b00111111100011000101011110110110";
        ram[15] = "0b00111111010001100010111101110011";
        ram[16] = "0b00111110110001110000010000010110";
        ram[17] = "0b00111110100000100011100011110001";
        ram[18] = "0b10111111000100000011011001111000";
        ram[19] = "0b10111111100111101100100000100100";
        ram[20] = "0b11000000000111010001111101011101";
        ram[21] = "0b10111111000101101101111011111111";
        ram[22] = "0b10111101101110100011101101010011";
        ram[23] = "0b10111111011001001111000101000001";
        ram[24] = "0b00111101100001000000100001010110";
        ram[25] = "0b00111111010110100000111001110100";
        ram[26] = "0b00111111100100000001101001011000";
        ram[27] = "0b00111110110110011010100001011100";
        ram[28] = "0b00111110001000101100111101100001";
        ram[29] = "0b00111101101001100011011110111000";
        ram[30] = "0b10111101110010001000011110101010";
        ram[31] = "0b10111110010111110001100111010111";
        ram[32] = "0b10111101011011101000111110101110";
        ram[33] = "0b10111110011101010111010001111001";
        ram[34] = "0b10111110111001010011000001100001";
        ram[35] = "0b00111110011000101010100010111111";
        ram[36] = "0b00111100101101110001000000010000";
        ram[37] = "0b00111110100101100101100000100110";
        ram[38] = "0b00111110011011100011110111101111";
        ram[39] = "0b10111111110100100100100110100101";
        ram[40] = "0b10111111101100010000011111101001";
        ram[41] = "0b10111110111010011011111110110111";
        ram[42] = "0b10111110111001000100001110100001";
        ram[43] = "0b10111110000110001110101100110010";
        ram[44] = "0b10111110000011100110011010010001";
        ram[45] = "0b10111110101101001111110001001001";
        ram[46] = "0b00111110011111111110111000111110";
        ram[47] = "0b00111110110111001111010110101111";
        ram[48] = "0b10111101101110110011001000111111";
        ram[49] = "0b11000000010000010001000100001000";
        ram[50] = "0b10111111100110010110001101010110";
        ram[51] = "0b10111110010010011101010111111010";
        ram[52] = "0b10111101110111110010011101110001";
        ram[53] = "0b00111101101101110000001001001010";
        ram[54] = "0b10111110000011011111101111101111";
        ram[55] = "0b10111110111011101010100100011100";
        ram[56] = "0b10111110010000011100010010000010";
        ram[57] = "0b00111101010101010100000101110000";
        ram[58] = "0b10111110011101000000010001010100";
        ram[59] = "0b10111111101001000011000001001010";
        ram[60] = "0b11000000000111011111010110111001";
        ram[61] = "0b10111111001111100110010010110111";
        ram[62] = "0b00111110101101101000100010000110";
        ram[63] = "0b00111110000101100001001011100110";
        ram[64] = "0b10111110000111011111010100000001";
        ram[65] = "0b10111110110111100100100010101100";
        ram[66] = "0b00111110100000010011011100011111";
        ram[67] = "0b10111110111100000010110111110000";
        ram[68] = "0b00111110010010111011101001001101";
        ram[69] = "0b00111111111000111011000101110000";
        ram[70] = "0b10111111101111011101010111011001";
        ram[71] = "0b10111110000110100100000100000110";
        ram[72] = "0b00111110101101110011101100111101";
        ram[73] = "0b00111110101011000000101101001111";
        ram[74] = "0b00111111000011011000110010001000";
        ram[75] = "0b00111110101000011000001101110101";
        ram[76] = "0b00111100010001010010001001110001";
        ram[77] = "0b10111111000101111000011001010001";
        ram[78] = "0b00111101111000011000111011110100";
        ram[79] = "0b00111111010101000100101010111010";
        ram[80] = "0b11000000001010001101100010010011";
        ram[81] = "0b00111110010110010011011111010010";
        ram[82] = "0b10111110001000110100101111000011";
        ram[83] = "0b00111101110111110100010100010010";
        ram[84] = "0b00111110011110011001111001101100";
        ram[85] = "0b00111101110010110110000101101110";
        ram[86] = "0b10111101110110100010101110010010";
        ram[87] = "0b10111100110110010110100111011011";
        ram[88] = "0b00111101111010100001110010000100";
        ram[89] = "0b10111110110000011011011101001101";
        ram[90] = "0b11000000000010100110100010100000";
        ram[91] = "0b11000000001111000000011100010101";
        ram[92] = "0b10111111011011010100000010001000";
        ram[93] = "0b00111111010010100010011000111010";
        ram[94] = "0b00111110111011001110011010010011";
        ram[95] = "0b00111101100000001001100000011000";
        ram[96] = "0b00111101000110111001011101111001";
        ram[97] = "0b00111110111101011011100110110100";
        ram[98] = "0b11000000000011000010001000101000";
        ram[99] = "0b00111011111101001010010000111010";


SC_METHOD(prc_write_0);
  sensitive<<clk.pos();
   }


void prc_write_0()
{
    if (ce0.read() == sc_dt::Log_1) 
    {
            if(address0.read().is_01() && address0.read().to_uint()<AddressRange)
              q0 = ram[address0.read().to_uint()];
            else
              q0 = sc_lv<DataWidth>();
    }
}


}; //endmodule


SC_MODULE(nn_inference_hwmm_layer1_Pipeline_prod29_layer1_weights_26) {


static const unsigned DataWidth = 32;
static const unsigned AddressRange = 100;
static const unsigned AddressWidth = 7;

sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in<sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


nn_inference_hwmm_layer1_Pipeline_prod29_layer1_weights_26_ram* meminst;


SC_CTOR(nn_inference_hwmm_layer1_Pipeline_prod29_layer1_weights_26) {
meminst = new nn_inference_hwmm_layer1_Pipeline_prod29_layer1_weights_26_ram("nn_inference_hwmm_layer1_Pipeline_prod29_layer1_weights_26_ram");
meminst->address0(address0);
meminst->ce0(ce0);
meminst->q0(q0);

meminst->reset(reset);
meminst->clk(clk);
}
~nn_inference_hwmm_layer1_Pipeline_prod29_layer1_weights_26() {
    delete meminst;
}


};//endmodule
#endif
