// Seed: 2643251748
module module_0 (
    input supply1 id_0,
    input supply1 id_1,
    output wire id_2,
    input supply0 id_3,
    output wand id_4,
    input tri1 id_5,
    input tri0 id_6,
    input supply0 id_7,
    input tri0 id_8,
    output supply1 id_9,
    output uwire id_10,
    output uwire id_11,
    input wand id_12,
    output supply0 id_13,
    input wor id_14,
    input wire id_15,
    input tri1 id_16
    , id_18, id_19
);
  wire id_20;
  assign module_1.type_33 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    input tri1 id_1,
    input tri1 id_2,
    input supply0 id_3,
    input uwire id_4,
    input supply0 id_5,
    input uwire id_6,
    output supply0 id_7,
    output tri0 id_8,
    output wor id_9,
    output wand id_10,
    input supply0 id_11,
    output wand id_12,
    output wire id_13,
    input wand id_14,
    input wor id_15,
    output wire id_16,
    input tri0 id_17,
    input tri1 id_18,
    output tri0 id_19,
    input supply0 id_20,
    input wire id_21,
    input wor id_22,
    output tri id_23,
    input supply0 id_24,
    input uwire id_25
);
  supply1 id_27 = id_21;
  module_0 modCall_1 (
      id_20,
      id_11,
      id_10,
      id_11,
      id_27,
      id_4,
      id_11,
      id_14,
      id_15,
      id_7,
      id_9,
      id_27,
      id_17,
      id_16,
      id_2,
      id_24,
      id_25
  );
  uwire id_28 = 1;
  assign #1 id_8 = 1'b0;
endmodule
