

================================================================
== Vitis HLS Report for 'fn1'
================================================================
* Date:           Thu Apr 15 00:18:58 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_tmp
* Solution:       solution_tmp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       74|       74|  0.740 us|  0.740 us|   75|   75|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1472|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    3|     630|   1141|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    411|    -|
|Register         |        -|    -|     348|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    3|     978|   3024|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    1|      ~0|      5|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------+------------------------------------+---------+----+-----+------+-----+
    |                Instance               |               Module               | BRAM_18K| DSP|  FF |  LUT | URAM|
    +---------------------------------------+------------------------------------+---------+----+-----+------+-----+
    |dadddsub_64ns_64ns_64_7_full_dsp_1_U1  |dadddsub_64ns_64ns_64_7_full_dsp_1  |        0|   3|  630|  1141|    0|
    |ddiv_64ns_64ns_64_59_no_dsp_1_U2       |ddiv_64ns_64ns_64_59_no_dsp_1       |        0|   0|    0|     0|    0|
    |sitodp_32s_64_6_no_dsp_1_U3            |sitodp_32s_64_6_no_dsp_1            |        0|   0|    0|     0|    0|
    +---------------------------------------+------------------------------------+---------+----+-----+------+-----+
    |Total                                  |                                    |        0|   3|  630|  1141|    0|
    +---------------------------------------+------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+-----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+-----+------------+------------+
    |add_ln16_fu_125_p2    |         +|   0|  0|   23|          16|          14|
    |add_ln510_fu_179_p2   |         +|   0|  0|   12|          12|          11|
    |result_V_2_fu_261_p2  |         -|   0|  0|   71|           1|          64|
    |sub_ln1311_fu_193_p2  |         -|   0|  0|   12|          10|          11|
    |r_V_fu_219_p2         |      lshr|   0|  0|  591|         169|         169|
    |ap_return             |    select|   0|  0|   64|           1|          64|
    |ush_fu_203_p3         |    select|   0|  0|   12|           1|          12|
    |val_fu_253_p3         |    select|   0|  0|   64|           1|          64|
    |r_V_1_fu_225_p2       |       shl|   0|  0|  591|         169|         169|
    |shl_ln16_fu_115_p2    |       shl|   0|  0|   32|          15|          15|
    +----------------------+----------+----+---+-----+------------+------------+
    |Total                 |          |   0|  0| 1472|         395|         593|
    +----------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +------------------+-----+-----------+-----+-----------+
    |       Name       | LUT | Input Size| Bits| Total Bits|
    +------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm         |  369|         76|    1|         76|
    |grp_fu_84_opcode  |   14|          3|    2|          6|
    |grp_fu_84_p0      |   14|          3|   64|        192|
    |grp_fu_84_p1      |   14|          3|   64|        192|
    +------------------+-----+-----------+-----+-----------+
    |Total             |  411|         85|  131|        466|
    +------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |add_ln16_reg_277    |  16|   0|   16|          0|
    |ap_CS_fsm           |  75|   0|   75|          0|
    |conv7_reg_287       |  64|   0|   64|          0|
    |div_reg_292         |  64|   0|   64|          0|
    |p_Result_s_reg_297  |   1|   0|    1|          0|
    |reg_98              |  64|   0|   64|          0|
    |val_reg_302         |  64|   0|   64|          0|
    +--------------------+----+----+-----+-----------+
    |Total               | 348|   0|  348|          0|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_return  |  out|   64|  ap_ctrl_hs|           fn1|  return value|
|p          |   in|    8|     ap_none|             p|        scalar|
|p_7        |   in|   64|     ap_none|           p_7|        scalar|
|p_9        |   in|   32|     ap_none|           p_9|        scalar|
+-----------+-----+-----+------------+--------------+--------------+

