

================================================================
== Vitis HLS Report for 'svd_2_Pipeline_VITIS_LOOP_402_14'
================================================================
* Date:           Sun Feb  5 16:55:19 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  60.00 ns|  41.403 ns|    16.20 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_402_14  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      73|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     8|        0|     106|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      36|    -|
|Register             |        -|     -|       40|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     8|       40|     215|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+-------------------------------+---------+----+---+-----+-----+
    |               Instance              |             Module            | BRAM_18K| DSP| FF| LUT | URAM|
    +-------------------------------------+-------------------------------+---------+----+---+-----+-----+
    |dmul_64ns_64ns_64_1_max_dsp_1_U1323  |dmul_64ns_64ns_64_1_max_dsp_1  |        0|   8|  0|  106|    0|
    +-------------------------------------+-------------------------------+---------+----+---+-----+-----+
    |Total                                |                               |        0|   8|  0|  106|    0|
    +-------------------------------------+-------------------------------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln402_fu_112_p2  |         +|   0|  0|  39|          32|           1|
    |add_ln403_fu_101_p2  |         +|   0|  0|  12|           5|           5|
    |icmp_ln402_fu_91_p2  |      icmp|   0|  0|  20|          32|          32|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  73|          70|          40|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_k       |   9|          2|   32|         64|
    |k_79_fu_32               |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   66|        132|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |U_val_addr_198_reg_138   |   5|   0|    5|          0|
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |k_79_fu_32               |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  40|   0|   40|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+----------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+-----------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  svd.2_Pipeline_VITIS_LOOP_402_14|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  svd.2_Pipeline_VITIS_LOOP_402_14|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  svd.2_Pipeline_VITIS_LOOP_402_14|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  svd.2_Pipeline_VITIS_LOOP_402_14|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  svd.2_Pipeline_VITIS_LOOP_402_14|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  svd.2_Pipeline_VITIS_LOOP_402_14|  return value|
|trunc_ln         |   in|   32|     ap_none|                          trunc_ln|        scalar|
|trunc_ln297      |   in|   32|     ap_none|                       trunc_ln297|        scalar|
|sub_ln360        |   in|    5|     ap_none|                         sub_ln360|        scalar|
|U_val_address0   |  out|    5|   ap_memory|                             U_val|         array|
|U_val_ce0        |  out|    1|   ap_memory|                             U_val|         array|
|U_val_we0        |  out|    1|   ap_memory|                             U_val|         array|
|U_val_d0         |  out|   64|   ap_memory|                             U_val|         array|
|U_val_address1   |  out|    5|   ap_memory|                             U_val|         array|
|U_val_ce1        |  out|    1|   ap_memory|                             U_val|         array|
|U_val_q1         |   in|   64|   ap_memory|                             U_val|         array|
|scale_13_reload  |   in|   64|     ap_none|                   scale_13_reload|        scalar|
+-----------------+-----+-----+------------+----------------------------------+--------------+

