============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.13-s073_1
  Generated on:           Oct 12 2025  08:35:36 am
  Module:                 collision_avoidance_car
  Technology library:     slow 
  Operating conditions:   slow (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

             Pin                       Type       Fanout  Load  Slew Delay Arrival   
                                                          (fF)  (ps)  (ps)   (ps)    
-------------------------------------------------------------------------------------
(clock clk)                         launch                                       0 R 
                                    latency                           +250     250 R 
acceleration_reg[1]/CK                                           400           250 R 
acceleration_reg[1]/Q               SDFFRHQX4          1   15.6   75  +456     706 R 
g5/A                                                                    +0     706   
g5/Y                                CLKINVX6           2   54.7   74   +74     781 F 
g4/A                                                                    +0     781   
g4/Y                                CLKINVX20          1 4000.0 1655 +1160    1940 R 
acceleration[1]                <<<  interconnect                1655    +0    1940 R 
                                    out port                            +0    1940 R 
(mintimeconstraints.s_line_23)      ext delay                        +2427    4367 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                         capture                                   4500 R 
                                    latency                           +250    4750 R 
                                    uncertainty                       -400    4350 R 
-------------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :     -17ps (TIMING VIOLATION)
Start-point  : acceleration_reg[1]/CK
End-point    : acceleration[1]

