/*
 * Filename : mt9t002_arch_reg_tbl.c
 *
 * History:
 *    2012/03/23 - [Long Zhao] Create
 *
 * Copyright (C) 2004-2012, Ambarella, Inc.
 *
 * All rights reserved. No Part of this file may be reproduced, stored
 * in a retrieval system, or transmitted, in any form, or by any means,
 * electronic, mechanical, photocopying, recording, or otherwise,
 * without the prior consent of Ambarella, Inc.
 *
 * This file is produced by perl.
 */

static const struct mt9t002_reg_table mt9t002_rev1_regs[] = {
	/* default register changes V1 */
	{0x30BA, 0x002C},
	{0x30FE, 0x0080},
	{0x31E0, 0x0000},
	{0x3ECE, 0x10FF},
	{0x3ED0, 0xE4F6},
	{0x3ED2, 0x0146},
	{0x3ED4, 0x8F6C},
	{0x3ED6, 0x66CC},
	{0x3ED8, 0x8C42},
	{0x3EDA, 0x8822},
	{0x3EDC, 0x2222},
	{0x3EDE, 0x22C0},
	{0x3EE0, 0x1500},
	{0x3EE6, 0x0080},
	{0x3EE8, 0x2027},
	{0x3EEA, 0x001D},
	{0x3F06, 0x046A},

	/* Sequencer A, don't change */
	{0x3088, 0x8000},
	{0x3086, 0x4540},
	{0x3086, 0x6134},
	{0x3086, 0x4A31},
	{0x3086, 0x4342},
	{0x3086, 0x4560},
	{0x3086, 0x2714},
	{0x3086, 0x3DFF},
	{0x3086, 0x3DFF},
	{0x3086, 0x3DEA},
	{0x3086, 0x2704},
	{0x3086, 0x3D10},
	{0x3086, 0x2705},
	{0x3086, 0x3D10},
	{0x3086, 0x2715},
	{0x3086, 0x3527},
	{0x3086, 0x053D},
	{0x3086, 0x1045},
	{0x3086, 0x4027},
	{0x3086, 0x0427},
	{0x3086, 0x143D},
	{0x3086, 0xFF3D},
	{0x3086, 0xFF3D},
	{0x3086, 0xEA62},
	{0x3086, 0x2728},
	{0x3086, 0x3627},
	{0x3086, 0x083D},
	{0x3086, 0x6444},
	{0x3086, 0x2C2C},
	{0x3086, 0x2C2C},
	{0x3086, 0x4B01},
	{0x3086, 0x432D},
	{0x3086, 0x4643},
	{0x3086, 0x1647},
	{0x3086, 0x435F},
	{0x3086, 0x4F50},
	{0x3086, 0x2604},
	{0x3086, 0x2684},
	{0x3086, 0x2027},
	{0x3086, 0xFC53},
	{0x3086, 0x0D5C},
	{0x3086, 0x0D60},
	{0x3086, 0x5754},
	{0x3086, 0x1709},
	{0x3086, 0x5556},
	{0x3086, 0x4917},
	{0x3086, 0x145C},
	{0x3086, 0x0945},
	{0x3086, 0x0045},
	{0x3086, 0x8026},
	{0x3086, 0xA627},
	{0x3086, 0xF817},
	{0x3086, 0x0227},
	{0x3086, 0xFA5C},
	{0x3086, 0x0B5F},
	{0x3086, 0x5307},
	{0x3086, 0x5302},
	{0x3086, 0x4D28},
	{0x3086, 0x6C4C},
	{0x3086, 0x0928},
	{0x3086, 0x2C28},
	{0x3086, 0x294E},
	{0x3086, 0x1718},
	{0x3086, 0x26A2},
	{0x3086, 0x5C03},
	{0x3086, 0x1744},
	{0x3086, 0x2809},
	{0x3086, 0x27F2},
	{0x3086, 0x1714},
	{0x3086, 0x2808},
	{0x3086, 0x164D},
	{0x3086, 0x1A26},
	{0x3086, 0x8317},
	{0x3086, 0x0145},
	{0x3086, 0xA017},
	{0x3086, 0x0727},
	{0x3086, 0xF317},
	{0x3086, 0x2945},
	{0x3086, 0x8017},
	{0x3086, 0x0827},
	{0x3086, 0xF217},
	{0x3086, 0x285D},
	{0x3086, 0x27FA},
	{0x3086, 0x170E},
	{0x3086, 0x2681},
	{0x3086, 0x5300},
	{0x3086, 0x17E6},
	{0x3086, 0x5302},
	{0x3086, 0x1710},
	{0x3086, 0x2683},
	{0x3086, 0x2682},
	{0x3086, 0x4827},
	{0x3086, 0xF24D},
	{0x3086, 0x4E28},
	{0x3086, 0x094C},
	{0x3086, 0x0B17},
	{0x3086, 0x6D28},
	{0x3086, 0x0817},
	{0x3086, 0x014D},
	{0x3086, 0x1A17},
	{0x3086, 0x0126},
	{0x3086, 0x035C},
	{0x3086, 0x0045},
	{0x3086, 0x4027},
	{0x3086, 0x9017},
	{0x3086, 0x2A4A},
	{0x3086, 0x0A43},
	{0x3086, 0x160B},
	{0x3086, 0x4327},
	{0x3086, 0x9445},
	{0x3086, 0x6017},
	{0x3086, 0x0727},
	{0x3086, 0x9517},
	{0x3086, 0x2545},
	{0x3086, 0x4017},
	{0x3086, 0x0827},
	{0x3086, 0x905D},
	{0x3086, 0x2808},
	{0x3086, 0x530D},
	{0x3086, 0x2645},
	{0x3086, 0x5C01},
	{0x3086, 0x2798},
	{0x3086, 0x4B12},
	{0x3086, 0x4452},
	{0x3086, 0x5117},
	{0x3086, 0x0260},
	{0x3086, 0x184A},
	{0x3086, 0x0343},
	{0x3086, 0x1604},
	{0x3086, 0x4316},
	{0x3086, 0x5843},
	{0x3086, 0x1659},
	{0x3086, 0x4316},
	{0x3086, 0x5A43},
	{0x3086, 0x165B},
	{0x3086, 0x4327},
	{0x3086, 0x9C45},
	{0x3086, 0x6017},
	{0x3086, 0x0727},
	{0x3086, 0x9D17},
	{0x3086, 0x2545},
	{0x3086, 0x4017},
	{0x3086, 0x1027},
	{0x3086, 0x9817},
	{0x3086, 0x2022},
	{0x3086, 0x4B12},
	{0x3086, 0x442C},
	{0x3086, 0x2C2C},
	{0x3086, 0x2C00},
};
#define MT9T002_REV1_REG_SIZE		ARRAY_SIZE(mt9t002_rev1_regs)

static const struct mt9t002_reg_table mt9t002_rev2_regs[] = {
	/* default register changes V2 */
	{0x30BA, 0x002C},
	{0x30FE, 0x0080},
	{0x31E0, 0x0000},
	{0x3ECE, 0x10FF},
	{0x3ED0, 0xE4F6},
	{0x3ED2, 0x0146},
	{0x3ED4, 0x8F6C},
	{0x3ED6, 0x66CC},
	{0x3ED8, 0x8C42},
	{0x3EDA, 0x889B},
	{0x3EDC, 0x8863},
	{0x3EDE, 0xAA04},
	{0x3EE0, 0x15F0},
	{0x3EE6, 0x008C},
	{0x3EE8, 0x2024},
	{0x3EEA, 0xFF1F},
	{0x3F06, 0x046A},

	/* Sequencer B, don't change */
	{0x3088, 0x8000},
	{0x3086, 0x4A03},
	{0x3086, 0x4316},
	{0x3086, 0x0443},
	{0x3086, 0x1645},
	{0x3086, 0x4045},
	{0x3086, 0x6017},
	{0x3086, 0x2045},
	{0x3086, 0x404B},
	{0x3086, 0x1244},
	{0x3086, 0x6134},
	{0x3086, 0x4A31},
	{0x3086, 0x4342},
	{0x3086, 0x4560},
	{0x3086, 0x2714},
	{0x3086, 0x3DFF},
	{0x3086, 0x3DFF},
	{0x3086, 0x3DEA},
	{0x3086, 0x2704},
	{0x3086, 0x3D10},
	{0x3086, 0x2705},
	{0x3086, 0x3D10},
	{0x3086, 0x2715},
	{0x3086, 0x3527},
	{0x3086, 0x053D},
	{0x3086, 0x1045},
	{0x3086, 0x4027},
	{0x3086, 0x0427},
	{0x3086, 0x143D},
	{0x3086, 0xFF3D},
	{0x3086, 0xFF3D},
	{0x3086, 0xEA62},
	{0x3086, 0x2728},
	{0x3086, 0x3627},
	{0x3086, 0x083D},
	{0x3086, 0x6444},
	{0x3086, 0x2C2C},
	{0x3086, 0x2C2C},
	{0x3086, 0x4B01},
	{0x3086, 0x432D},
	{0x3086, 0x4643},
	{0x3086, 0x1647},
	{0x3086, 0x435F},
	{0x3086, 0x4F50},
	{0x3086, 0x2604},
	{0x3086, 0x2684},
	{0x3086, 0x2027},
	{0x3086, 0xFC53},
	{0x3086, 0x0D5C},
	{0x3086, 0x0D57},
	{0x3086, 0x5417},
	{0x3086, 0x0955},
	{0x3086, 0x5649},
	{0x3086, 0x5307},
	{0x3086, 0x5302},
	{0x3086, 0x4D28},
	{0x3086, 0x6C4C},
	{0x3086, 0x0928},
	{0x3086, 0x2C28},
	{0x3086, 0x294E},
	{0x3086, 0x5C09},
	{0x3086, 0x6045},
	{0x3086, 0x0045},
	{0x3086, 0x8026},
	{0x3086, 0xA627},
	{0x3086, 0xF817},
	{0x3086, 0x0227},
	{0x3086, 0xFA5C},
	{0x3086, 0x0B17},
	{0x3086, 0x1826},
	{0x3086, 0xA25C},
	{0x3086, 0x0317},
	{0x3086, 0x4427},
	{0x3086, 0xF25F},
	{0x3086, 0x2809},
	{0x3086, 0x1714},
	{0x3086, 0x2808},
	{0x3086, 0x1701},
	{0x3086, 0x4D1A},
	{0x3086, 0x2683},
	{0x3086, 0x1701},
	{0x3086, 0x27FA},
	{0x3086, 0x45A0},
	{0x3086, 0x1707},
	{0x3086, 0x27FB},
	{0x3086, 0x1729},
	{0x3086, 0x4580},
	{0x3086, 0x1708},
	{0x3086, 0x27FA},
	{0x3086, 0x1728},
	{0x3086, 0x5D17},
	{0x3086, 0x0E26},
	{0x3086, 0x8153},
	{0x3086, 0x0117},
	{0x3086, 0xE653},
	{0x3086, 0x0217},
	{0x3086, 0x1026},
	{0x3086, 0x8326},
	{0x3086, 0x8248},
	{0x3086, 0x4D4E},
	{0x3086, 0x2809},
	{0x3086, 0x4C0B},
	{0x3086, 0x6017},
	{0x3086, 0x2027},
	{0x3086, 0xF217},
	{0x3086, 0x535F},
	{0x3086, 0x2808},
	{0x3086, 0x164D},
	{0x3086, 0x1A17},
	{0x3086, 0x0127},
	{0x3086, 0xFA26},
	{0x3086, 0x035C},
	{0x3086, 0x0145},
	{0x3086, 0x4027},
	{0x3086, 0x9817},
	{0x3086, 0x2A4A},
	{0x3086, 0x0A43},
	{0x3086, 0x160B},
	{0x3086, 0x4327},
	{0x3086, 0x9C45},
	{0x3086, 0x6017},
	{0x3086, 0x0727},
	{0x3086, 0x9D17},
	{0x3086, 0x2545},
	{0x3086, 0x4017},
	{0x3086, 0x0827},
	{0x3086, 0x985D},
	{0x3086, 0x2645},
	{0x3086, 0x4B17},
	{0x3086, 0x0A28},
	{0x3086, 0x0853},
	{0x3086, 0x0D52},
	{0x3086, 0x5112},
	{0x3086, 0x4460},
	{0x3086, 0x184A},
	{0x3086, 0x0343},
	{0x3086, 0x1604},
	{0x3086, 0x4316},
	{0x3086, 0x5843},
	{0x3086, 0x1659},
	{0x3086, 0x4316},
	{0x3086, 0x5A43},
	{0x3086, 0x165B},
	{0x3086, 0x4327},
	{0x3086, 0x9C45},
	{0x3086, 0x6017},
	{0x3086, 0x0727},
	{0x3086, 0x9D17},
	{0x3086, 0x2545},
	{0x3086, 0x4017},
	{0x3086, 0x1027},
	{0x3086, 0x9817},
	{0x3086, 0x2022},
	{0x3086, 0x4B12},
	{0x3086, 0x442C},
	{0x3086, 0x2C2C},
	{0x3086, 0x2C00},
	{0x3086, 0x0000},
};
#define MT9T002_REV2_REG_SIZE		ARRAY_SIZE(mt9t002_rev2_regs)

static const struct mt9t002_reg_table mt9t002_rev3_regs[] = {
	/* default register changes V3 */
	{0x3ED2, 0x0146},
	{0x3ED4, 0x8F6C},
	{0x3ED6, 0x66CC},
	{0x3ED8, 0x8C42},

	/* Sequencer Patch 1, don't change */
	{0x3088, 0x800C},
	{0x3086, 0x2045},
};
#define MT9T002_REV3_REG_SIZE		ARRAY_SIZE(mt9t002_rev3_regs)

static const struct mt9t002_reg_table mt9t002_rev4_regs[] = {
	/* default register changes V4 */
	{0x3ED2, 0x0146},
	{0x3ED6, 0x66CC},
	{0x3ED8, 0x8C42},
};
#define MT9T002_REV4_REG_SIZE		ARRAY_SIZE(mt9t002_rev4_regs)

static const struct mt9t002_reg_table mt9t002_rev5_regs[] = {
	/* default register changes V5 */
};
#define MT9T002_REV5_REG_SIZE		ARRAY_SIZE(mt9t002_rev5_regs)

static const struct mt9t002_reg_table mt9t002_share_regs[] = {
	{0x31AE, 0x0202}, // MIPI-2 lane
	{0x3046, 0x4038}, // Enable Flash Pin
	{0x3048, 0x8480},	// Flash Pulse Length
	{0x31C6, 0x8002},	// MSB
	{0x3064, 0x1802}, // Disable Embedded Data, 0x3064[8]=0
	{0x306E, 0x9210}, // 0x306e[9]=1, added by Bryan's suggestion
	{0x3078, 0x0001}, // Marker to say that 'Defaults' have been run
	{0x31E0, 0x0003},
};
#define MT9T002_SHARE_REG_SIZE		ARRAY_SIZE(mt9t002_share_regs)

/*
 *  1.rember to update MT9T002_VIDEO_PLL_REG_TABLE_SIZE if you add/remove the regs
 *	2.see rct.h for pixclk/extclk value
 */
static const struct mt9t002_pll_reg_table mt9t002_pll_tbl[] = {
	[0] = {// For 3M 29.97fps
		.pixclk = 48997354, //(extclk * pll_multiplier/(vt_pix_clk_div * vt_sys_clk_div * pre_pll_clk_div))
		.extclk = 23998704,
		.regs = {
			/* set pll register value here */
			{0x302A, 6	}, 	/* vt_pix_clk_div */
			{0x302C, 2	}, 	/* vt_sys_clk_div */
			{0x302E, 4	}, 	/* pre_pll_clk_div */
			{0x3030, 98	}, 	/* pll_multiplier */
			{0x3036, 12	}, 	/* op_pix_clk_div */
			{0x3038, 1	}, 	/* op_sys_clk_div */
			{0x31AC, 0x0C0C}, 	/* data_format is 12-bit */
			{0x31B0, 36}, /* Frame Preamble */
			{0x31B2, 12}, /* Line Preamble */
			{0x31B4, 0x2643}, /* MIPI Timing0 */
			{0x31B6, 0x114E}, /* MIPI Timing1 */
			{0x31B8, 0x2048}, /* MIPI Timing2 */
			{0x31BA, 0x0186}, /* MIPI Timing3 */
			{0x31BC, 0x8005}, /* MIPI Timing4 */
			{0x31BE, 0x2003}, /* MIPI Config Status */
		}
	},
	[1] = {// For 3M 30fps
		.pixclk = 49046400, //(extclk * pll_multiplier/(vt_pix_clk_div * vt_sys_clk_div * pre_pll_clk_div))
		.extclk = 24022727,
		.regs = {
			/* set pll register value here */
			{0x302A, 6	}, 	/* vt_pix_clk_div */
			{0x302C, 2	}, 	/* vt_sys_clk_div */
			{0x302E, 4	}, 	/* pre_pll_clk_div */
			{0x3030, 98	}, 	/* pll_multiplier */
			{0x3036, 12	}, 	/* op_pix_clk_div */
			{0x3038, 1	}, 	/* op_sys_clk_div */
			{0x31AC, 0x0C0C}, 	/* data_format is 12-bit */
			{0x31B0, 36}, /* Frame Preamble */
			{0x31B2, 12}, /* Line Preamble */
			{0x31B4, 0x2643}, /* MIPI Timing0 */
			{0x31B6, 0x114E}, /* MIPI Timing1 */
			{0x31B8, 0x2048}, /* MIPI Timing2 */
			{0x31BA, 0x0186}, /* MIPI Timing3 */
			{0x31BC, 0x8005}, /* MIPI Timing4 */
			{0x31BE, 0x2003}, /* MIPI Config Status */
		}
	},
		/* << add pll config here if necessary >> */
};
