==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.483 GB.
INFO: [HLS 200-10] Analyzing design file './rpn_top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file './rpn_conv_3x3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file './rpn_conv_1x1.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 15.19 seconds. CPU system time: 3.85 seconds. Elapsed time: 20.45 seconds; current allocated memory: 1.485 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 5,149 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,673 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,489 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 15,369 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'void rpn_load_input_fm_tile<256, 184, 320, 0>(float (*) [51][45], float (*) [184][320], int, int, int, int)' into 'void rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:289:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_weights_3x3<256, 256>(float (*) [3][3], float (*) [256][3][3], int, int, int)' into 'void rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:289:0)
INFO: [HLS 214-178] Inlining function 'rpn_save_partial_out_buf(float (*) [46][40], float (*) [46][40], int)' into 'void rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:289:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_bias_params<256>(float*, float*, int)' into 'void rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:289:0)
INFO: [HLS 214-178] Inlining function 'rpn_conv_bias_add(float (*) [46][40], float*, bool)' into 'void rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:289:0)
INFO: [HLS 214-178] Inlining function 'void rpn_store_out_buf_to_DDR<1>(float (*) [184][320], float (*) [46][40], int, int, int)' into 'void rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:289:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_input_fm_tile<256, 92, 160, 0>(float (*) [51][45], float (*) [184][320], int, int, int, int)' into 'void rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:289:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_weights_3x3<256, 256>(float (*) [3][3], float (*) [256][3][3], int, int, int)' into 'void rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:289:0)
INFO: [HLS 214-178] Inlining function 'rpn_save_partial_out_buf(float (*) [46][40], float (*) [46][40], int)' into 'void rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:289:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_bias_params<256>(float*, float*, int)' into 'void rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:289:0)
INFO: [HLS 214-178] Inlining function 'rpn_conv_bias_add(float (*) [46][40], float*, bool)' into 'void rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:289:0)
INFO: [HLS 214-178] Inlining function 'void rpn_store_out_buf_to_DDR<1>(float (*) [184][320], float (*) [46][40], int, int, int)' into 'void rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:289:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_input_fm_tile<256, 46, 80, 0>(float (*) [51][45], float (*) [184][320], int, int, int, int)' into 'void rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:289:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_weights_3x3<256, 256>(float (*) [3][3], float (*) [256][3][3], int, int, int)' into 'void rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:289:0)
INFO: [HLS 214-178] Inlining function 'rpn_save_partial_out_buf(float (*) [46][40], float (*) [46][40], int)' into 'void rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:289:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_bias_params<256>(float*, float*, int)' into 'void rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:289:0)
INFO: [HLS 214-178] Inlining function 'rpn_conv_bias_add(float (*) [46][40], float*, bool)' into 'void rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:289:0)
INFO: [HLS 214-178] Inlining function 'void rpn_store_out_buf_to_DDR<1>(float (*) [184][320], float (*) [46][40], int, int, int)' into 'void rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:289:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_input_fm_tile<256, 184, 320, 0>(float (*) [51][45], float (*) [184][320], int, int, int, int)' into 'void rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:227:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_weights_1x1<3, 256>(float (*) [1][1], float (*) [256][1][1], int, int, int)' into 'void rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:227:0)
INFO: [HLS 214-178] Inlining function 'rpn_save_partial_out_buf(float (*) [46][40], float (*) [46][40], int)' into 'void rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:227:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_bias_params<3>(float*, float*, int)' into 'void rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:227:0)
INFO: [HLS 214-178] Inlining function 'rpn_conv_bias_add(float (*) [46][40], float*, bool)' into 'void rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:227:0)
INFO: [HLS 214-178] Inlining function 'void rpn_store_out_buf_to_DDR<1>(float (*) [184][320], float (*) [46][40], int, int, int)' into 'void rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:227:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_input_fm_tile<256, 92, 160, 0>(float (*) [51][45], float (*) [184][320], int, int, int, int)' into 'void rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:227:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_weights_1x1<3, 256>(float (*) [1][1], float (*) [256][1][1], int, int, int)' into 'void rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:227:0)
INFO: [HLS 214-178] Inlining function 'rpn_save_partial_out_buf(float (*) [46][40], float (*) [46][40], int)' into 'void rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:227:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_bias_params<3>(float*, float*, int)' into 'void rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:227:0)
INFO: [HLS 214-178] Inlining function 'rpn_conv_bias_add(float (*) [46][40], float*, bool)' into 'void rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:227:0)
INFO: [HLS 214-178] Inlining function 'void rpn_store_out_buf_to_DDR<1>(float (*) [184][320], float (*) [46][40], int, int, int)' into 'void rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:227:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_input_fm_tile<256, 46, 80, 0>(float (*) [51][45], float (*) [184][320], int, int, int, int)' into 'void rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:227:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_weights_1x1<3, 256>(float (*) [1][1], float (*) [256][1][1], int, int, int)' into 'void rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:227:0)
INFO: [HLS 214-178] Inlining function 'rpn_save_partial_out_buf(float (*) [46][40], float (*) [46][40], int)' into 'void rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:227:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_bias_params<3>(float*, float*, int)' into 'void rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:227:0)
INFO: [HLS 214-178] Inlining function 'rpn_conv_bias_add(float (*) [46][40], float*, bool)' into 'void rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:227:0)
INFO: [HLS 214-178] Inlining function 'void rpn_store_out_buf_to_DDR<1>(float (*) [184][320], float (*) [46][40], int, int, int)' into 'void rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:227:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_input_fm_tile<256, 184, 320, 0>(float (*) [51][45], float (*) [184][320], int, int, int, int)' into 'void rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:227:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_weights_1x1<12, 256>(float (*) [1][1], float (*) [256][1][1], int, int, int)' into 'void rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:227:0)
INFO: [HLS 214-178] Inlining function 'rpn_save_partial_out_buf(float (*) [46][40], float (*) [46][40], int)' into 'void rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:227:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_bias_params<12>(float*, float*, int)' into 'void rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:227:0)
INFO: [HLS 214-178] Inlining function 'rpn_conv_bias_add(float (*) [46][40], float*, bool)' into 'void rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:227:0)
INFO: [HLS 214-178] Inlining function 'void rpn_store_out_buf_to_DDR<1>(float (*) [184][320], float (*) [46][40], int, int, int)' into 'void rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:227:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_input_fm_tile<256, 92, 160, 0>(float (*) [51][45], float (*) [184][320], int, int, int, int)' into 'void rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:227:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_weights_1x1<12, 256>(float (*) [1][1], float (*) [256][1][1], int, int, int)' into 'void rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:227:0)
INFO: [HLS 214-178] Inlining function 'rpn_save_partial_out_buf(float (*) [46][40], float (*) [46][40], int)' into 'void rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:227:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_bias_params<12>(float*, float*, int)' into 'void rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:227:0)
INFO: [HLS 214-178] Inlining function 'rpn_conv_bias_add(float (*) [46][40], float*, bool)' into 'void rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:227:0)
INFO: [HLS 214-178] Inlining function 'void rpn_store_out_buf_to_DDR<1>(float (*) [184][320], float (*) [46][40], int, int, int)' into 'void rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:227:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_input_fm_tile<256, 46, 80, 0>(float (*) [51][45], float (*) [184][320], int, int, int, int)' into 'void rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:227:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_weights_1x1<12, 256>(float (*) [1][1], float (*) [256][1][1], int, int, int)' into 'void rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:227:0)
INFO: [HLS 214-178] Inlining function 'rpn_save_partial_out_buf(float (*) [46][40], float (*) [46][40], int)' into 'void rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:227:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_bias_params<12>(float*, float*, int)' into 'void rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:227:0)
INFO: [HLS 214-178] Inlining function 'rpn_conv_bias_add(float (*) [46][40], float*, bool)' into 'void rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:227:0)
INFO: [HLS 214-178] Inlining function 'void rpn_store_out_buf_to_DDR<1>(float (*) [184][320], float (*) [46][40], int, int, int)' into 'void rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:227:0)
WARNING: [HLS 214-167] The program may have out of bound array access (./rpn_util.h:170:32)
WARNING: [HLS 214-167] The program may have out of bound array access (./rpn_util.h:45:24)
INFO: [HLS 214-248] Applying array_partition to 'rpn_weight_buf_1x1': Complete partitioning on dimension 1. (./rpn_top.cpp:29:0)
INFO: [HLS 214-248] Applying array_partition to 'rpn_in_fm_buf': Complete partitioning on dimension 1. (./rpn_top.cpp:19:0)
INFO: [HLS 214-248] Applying array_partition to 'rpn_out_fm_buf': Complete partitioning on dimension 1. (./rpn_top.cpp:20:0)
INFO: [HLS 214-248] Applying array_partition to 'rpn_weight_buf_3x3': Complete partitioning on dimension 1. (./rpn_top.cpp:30:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 11.64 seconds. CPU system time: 1.59 seconds. Elapsed time: 14.24 seconds; current allocated memory: 1.488 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.488 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1655.35 seconds. CPU system time: 1.83 seconds. Elapsed time: 1663.73 seconds; current allocated memory: 1.942 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1693.57 seconds. CPU system time: 1.64 seconds. Elapsed time: 1701.13 seconds; current allocated memory: 1.949 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_5' (./rpn_conv_3x3.cpp:34) in function 'rpn_conv_3x3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_2' (./rpn_conv_1x1.cpp:20) in function 'rpn_conv_1x1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_87_3' (./rpn_util.h:87) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_151_3' (./rpn_util.h:151) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_185_3' (./rpn_util.h:185) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (./rpn_util.h:43) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_59_3' (./rpn_util.h:59) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_211_3' (./rpn_util.h:211) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_87_3' (./rpn_util.h:87) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_151_3' (./rpn_util.h:151) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_185_3' (./rpn_util.h:185) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (./rpn_util.h:43) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_59_3' (./rpn_util.h:59) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_211_3' (./rpn_util.h:211) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_87_3' (./rpn_util.h:87) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_151_3' (./rpn_util.h:151) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_185_3' (./rpn_util.h:185) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (./rpn_util.h:43) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_59_3' (./rpn_util.h:59) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_211_3' (./rpn_util.h:211) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_87_3' (./rpn_util.h:87) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_185_3' (./rpn_util.h:185) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (./rpn_util.h:43) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_59_3' (./rpn_util.h:59) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_211_3' (./rpn_util.h:211) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_87_3' (./rpn_util.h:87) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_185_3' (./rpn_util.h:185) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (./rpn_util.h:43) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_59_3' (./rpn_util.h:59) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_211_3' (./rpn_util.h:211) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_87_3' (./rpn_util.h:87) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_185_3' (./rpn_util.h:185) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (./rpn_util.h:43) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_59_3' (./rpn_util.h:59) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_211_3' (./rpn_util.h:211) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_87_3' (./rpn_util.h:87) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_185_3' (./rpn_util.h:185) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (./rpn_util.h:43) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_59_3' (./rpn_util.h:59) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_211_3' (./rpn_util.h:211) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_87_3' (./rpn_util.h:87) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_185_3' (./rpn_util.h:185) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (./rpn_util.h:43) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_59_3' (./rpn_util.h:59) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_211_3' (./rpn_util.h:211) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_87_3' (./rpn_util.h:87) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_185_3' (./rpn_util.h:185) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (./rpn_util.h:43) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_59_3' (./rpn_util.h:59) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_211_3' (./rpn_util.h:211) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_73_3' (./rpn_top.cpp:73) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_6' (./rpn_top.cpp:93) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_109_9' (./rpn_top.cpp:109) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_127_12' (./rpn_top.cpp:127) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_145_15' (./rpn_top.cpp:145) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_163_18' (./rpn_top.cpp:163) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_21' (./rpn_top.cpp:187) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_207_24' (./rpn_top.cpp:207) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_227_27' (./rpn_top.cpp:227) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_244_30' (./rpn_top.cpp:244) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_260_33' (./rpn_top.cpp:260) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_277_36' (./rpn_top.cpp:277) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_302_39' (./rpn_top.cpp:302) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_320_42' (./rpn_top.cpp:320) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_339_45' (./rpn_top.cpp:339) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_357_48' (./rpn_top.cpp:357) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_376_51' (./rpn_top.cpp:376) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_394_54' (./rpn_top.cpp:394) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-20' in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_425_56' (./rpn_top.cpp:425) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-22' in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_448_58' (./rpn_top.cpp:448) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-24' in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_471_60' (./rpn_top.cpp:471) in function 'rpn_top' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_20_2' (./rpn_conv_1x1.cpp:20) in function 'rpn_conv_1x1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_26_3' (./rpn_conv_1x1.cpp:26) in function 'rpn_conv_1x1' completely with a factor of 64.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_9' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_9.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_8' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_8.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_7' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_7.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_63' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_63.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_62' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_62.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_61' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_61.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_60' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_60.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_6' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_6.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_59' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_59.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_58' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_58.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_57' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_57.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_56' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_56.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_55' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_55.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_54' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_54.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_53' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_53.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_52' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_52.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_51' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_51.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_50' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_50.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_5' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_5.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_49' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_49.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_48' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_48.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_47' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_47.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_46' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_46.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_45' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_45.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_44' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_44.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_43' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_43.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_42' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_42.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_41' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_41.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_40' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_40.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_4' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_4.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_39' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_39.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_38' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_38.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_37' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_37.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_36' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_36.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_35' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_35.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_34' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_34.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_33' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_33.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_32' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_32.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_31' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_31.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_30' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_30.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_3' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_3.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_29' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_29.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_28' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_28.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_27' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_27.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_26' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_26.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_25' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_25.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_24' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_24.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_23' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_23.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_22' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_22.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_21' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_21.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_20' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_20.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_2.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_19' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_19.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_18' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_18.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_17' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_17.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_16' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_16.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_15' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_15.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_14' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_14.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_13' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_13.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_12' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_12.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_11' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_11.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_10' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_10.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_1.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'rpn_weight_buf_1x1_0.0' automatically.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rpn_cls_bias' in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>' (./rpn_util.h:45:24).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rpn_reg_bias' in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>' (./rpn_util.h:45:24).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rpn_cls_bias' in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>' (./rpn_util.h:45:24).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rpn_reg_bias' in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>' (./rpn_util.h:45:24).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rpn_cls_bias' in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>' (./rpn_util.h:45:24).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rpn_reg_bias' in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>' (./rpn_util.h:45:24).
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_top.cpp:423:14) to (./rpn_top.cpp:425:28) in function 'rpn_top'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_top.cpp:446:14) to (./rpn_top.cpp:448:28) in function 'rpn_top'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_top.cpp:469:14) to (./rpn_top.cpp:471:28) in function 'rpn_top'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:185:39) to (./rpn_util.h:185:31) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:185:39) to (./rpn_util.h:185:31) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:185:39) to (./rpn_util.h:185:31) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:185:39) to (./rpn_util.h:185:31) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:185:39) to (./rpn_util.h:185:31) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:185:39) to (./rpn_util.h:185:31) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:185:39) to (./rpn_util.h:185:31) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:185:39) to (./rpn_util.h:185:31) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:185:39) to (./rpn_util.h:185:31) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 25.93 seconds. CPU system time: 0.17 seconds. Elapsed time: 26.5 seconds; current allocated memory: 1.949 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_71_2' (./rpn_top.cpp:71:26) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_69_1' (./rpn_top.cpp:69:22) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_91_5' (./rpn_top.cpp:91:26) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_89_4' (./rpn_top.cpp:89:22) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_107_8' (./rpn_top.cpp:107:27) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_105_7' (./rpn_top.cpp:105:23) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_125_11' (./rpn_top.cpp:125:28) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_123_10' (./rpn_top.cpp:123:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_143_14' (./rpn_top.cpp:143:28) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_141_13' (./rpn_top.cpp:141:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_161_17' (./rpn_top.cpp:161:28) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_159_16' (./rpn_top.cpp:159:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_185_20' (./rpn_top.cpp:185:28) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_183_19' (./rpn_top.cpp:183:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_205_23' (./rpn_top.cpp:205:28) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_203_22' (./rpn_top.cpp:203:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_225_26' (./rpn_top.cpp:225:28) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_223_25' (./rpn_top.cpp:223:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_242_29' (./rpn_top.cpp:242:28) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_240_28' (./rpn_top.cpp:240:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_258_32' (./rpn_top.cpp:258:28) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_256_31' (./rpn_top.cpp:256:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_275_35' (./rpn_top.cpp:275:28) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_273_34' (./rpn_top.cpp:273:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_300_38' (./rpn_top.cpp:300:28) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_298_37' (./rpn_top.cpp:298:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_318_41' (./rpn_top.cpp:318:28) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_316_40' (./rpn_top.cpp:316:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_337_44' (./rpn_top.cpp:337:28) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_335_43' (./rpn_top.cpp:335:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_355_47' (./rpn_top.cpp:355:28) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_353_46' (./rpn_top.cpp:353:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_374_50' (./rpn_top.cpp:374:28) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_372_49' (./rpn_top.cpp:372:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_392_53' (./rpn_top.cpp:392:28) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_390_52' (./rpn_top.cpp:390:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_421_55' (./rpn_top.cpp:421:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_444_57' (./rpn_top.cpp:444:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_467_59' (./rpn_top.cpp:467:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_32_4' (./rpn_conv_3x3.cpp:32:34) in function 'rpn_conv_3x3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_29_3' (./rpn_conv_3x3.cpp:29:27) in function 'rpn_conv_3x3'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_21_2' (./rpn_conv_3x3.cpp:21:26) in function 'rpn_conv_3x3' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_18_1' (./rpn_conv_3x3.cpp:18:19) in function 'rpn_conv_3x3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_17_1' (./rpn_conv_1x1.cpp:17:19) in function 'rpn_conv_1x1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_85_2' (./rpn_util.h:85:26) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_83_1' (./rpn_util.h:83:22) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_149_2' (./rpn_util.h:149:27) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_147_1' (./rpn_util.h:147:23) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_313_4' (./rpn_util.h:313:36) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_183_2' (./rpn_util.h:183:27) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_181_1' (./rpn_util.h:181:23) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_303_3' (./rpn_util.h:303:35) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_57_2' (./rpn_util.h:57:25) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_55_1' (./rpn_util.h:55:21) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_209_2' (./rpn_util.h:209:27) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_207_1' (./rpn_util.h:207:23) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_301_2' (./rpn_util.h:301:31) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_296_1' (./rpn_util.h:296:27) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1' (./rpn_util.h:294:12) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_85_2' (./rpn_util.h:85:26) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_83_1' (./rpn_util.h:83:22) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_149_2' (./rpn_util.h:149:27) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_147_1' (./rpn_util.h:147:23) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_313_4' (./rpn_util.h:313:36) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_183_2' (./rpn_util.h:183:27) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_181_1' (./rpn_util.h:181:23) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_303_3' (./rpn_util.h:303:35) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_57_2' (./rpn_util.h:57:25) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_55_1' (./rpn_util.h:55:21) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_209_2' (./rpn_util.h:209:27) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_207_1' (./rpn_util.h:207:23) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_301_2' (./rpn_util.h:301:31) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_296_1' (./rpn_util.h:296:27) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_85_2' (./rpn_util.h:85:26) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_83_1' (./rpn_util.h:83:22) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_149_2' (./rpn_util.h:149:27) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_147_1' (./rpn_util.h:147:23) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_313_4' (./rpn_util.h:313:36) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_183_2' (./rpn_util.h:183:27) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_181_1' (./rpn_util.h:181:23) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_303_3' (./rpn_util.h:303:35) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_57_2' (./rpn_util.h:57:25) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_55_1' (./rpn_util.h:55:21) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_209_2' (./rpn_util.h:209:27) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_207_1' (./rpn_util.h:207:23) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_301_2' (./rpn_util.h:301:31) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_296_1' (./rpn_util.h:296:27) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1' (./rpn_util.h:294:12) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_85_2' (./rpn_util.h:85:26) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_83_1' (./rpn_util.h:83:22) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_183_2' (./rpn_util.h:183:27) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_181_1' (./rpn_util.h:181:23) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_246_4' (./rpn_util.h:246:35) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_57_2' (./rpn_util.h:57:25) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_55_1' (./rpn_util.h:55:21) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_209_2' (./rpn_util.h:209:27) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_207_1' (./rpn_util.h:207:23) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_239_2' (./rpn_util.h:239:27) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_237_1' (./rpn_util.h:237:23) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_85_2' (./rpn_util.h:85:26) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_83_1' (./rpn_util.h:83:22) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_183_2' (./rpn_util.h:183:27) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_181_1' (./rpn_util.h:181:23) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_246_4' (./rpn_util.h:246:35) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_57_2' (./rpn_util.h:57:25) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_55_1' (./rpn_util.h:55:21) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_209_2' (./rpn_util.h:209:27) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_207_1' (./rpn_util.h:207:23) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_239_2' (./rpn_util.h:239:27) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_237_1' (./rpn_util.h:237:23) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_85_2' (./rpn_util.h:85:26) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_83_1' (./rpn_util.h:83:22) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_183_2' (./rpn_util.h:183:27) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_181_1' (./rpn_util.h:181:23) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_246_4' (./rpn_util.h:246:35) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_57_2' (./rpn_util.h:57:25) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_55_1' (./rpn_util.h:55:21) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_209_2' (./rpn_util.h:209:27) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_207_1' (./rpn_util.h:207:23) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_239_2' (./rpn_util.h:239:27) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_85_2' (./rpn_util.h:85:26) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_83_1' (./rpn_util.h:83:22) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_183_2' (./rpn_util.h:183:27) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_181_1' (./rpn_util.h:181:23) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_246_4' (./rpn_util.h:246:35) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_57_2' (./rpn_util.h:57:25) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_55_1' (./rpn_util.h:55:21) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_209_2' (./rpn_util.h:209:27) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_207_1' (./rpn_util.h:207:23) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_239_2' (./rpn_util.h:239:27) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_85_2' (./rpn_util.h:85:26) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_83_1' (./rpn_util.h:83:22) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_183_2' (./rpn_util.h:183:27) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_181_1' (./rpn_util.h:181:23) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_246_4' (./rpn_util.h:246:35) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_57_2' (./rpn_util.h:57:25) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_55_1' (./rpn_util.h:55:21) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_209_2' (./rpn_util.h:209:27) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_207_1' (./rpn_util.h:207:23) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_239_2' (./rpn_util.h:239:27) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_237_1' (./rpn_util.h:237:23) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_85_2' (./rpn_util.h:85:26) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_83_1' (./rpn_util.h:83:22) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_183_2' (./rpn_util.h:183:27) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_181_1' (./rpn_util.h:181:23) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_246_4' (./rpn_util.h:246:35) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_57_2' (./rpn_util.h:57:25) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_55_1' (./rpn_util.h:55:21) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_209_2' (./rpn_util.h:209:27) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_207_1' (./rpn_util.h:207:23) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_239_2' (./rpn_util.h:239:27) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_237_1' (./rpn_util.h:237:23) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 36.31 seconds. CPU system time: 0.39 seconds. Elapsed time: 37.11 seconds; current allocated memory: 2.456 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rpn_top' ...
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.2' to 'rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_2'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3.2' to 'rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3_2'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.2' to 'rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_2'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>_Pipeline_VITIS_LOOP_43_1' to 'rpn_3x3_conv_256_184_320_256_184_320_1_0_0_Pipeline_VITIS_LOOP_43_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.2' to 'rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_2'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.2' to 'rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_2'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>' to 'rpn_3x3_conv_256_184_320_256_184_320_1_0_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>_Pipeline_VITIS_LOOP_43_1' to 'rpn_3x3_conv_256_92_160_256_92_160_1_0_0_Pipeline_VITIS_LOOP_43_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>' to 'rpn_3x3_conv_256_92_160_256_92_160_1_0_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.1' to 'rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3.1' to 'rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.1' to 'rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>_Pipeline_VITIS_LOOP_43_1' to 'rpn_3x3_conv_256_46_80_256_46_80_1_0_0_Pipeline_VITIS_LOOP_43_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.1' to 'rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.1' to 'rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>' to 'rpn_3x3_conv_256_46_80_256_46_80_1_0_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.4' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_4'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.4' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_4'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1.2' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_2'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.4' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_4'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.4' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_4'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>' to 'rpn_1x1_conv_256_184_320_3_184_320_1_0_0_0_1_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>' to 'rpn_1x1_conv_256_92_160_3_92_160_1_0_0_0_1_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.2' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_2'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.2' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_2'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_43_1' to 'rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_43_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.2' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_2'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.2' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_2'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>' to 'rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.5' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_5'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.5' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_5'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1.3' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_3'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.5' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_5'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.5' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_5'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>' to 'rpn_1x1_conv_256_184_320_12_184_320_1_0_0_0_1_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.1' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.1' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1.1' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.1' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.1' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>' to 'rpn_1x1_conv_256_92_160_12_92_160_1_0_0_0_1_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3.3' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_3'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3.3' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_3'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_43_1' to 'rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_43_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3.3' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_3'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3.3' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_3'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>' to 'rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_69_1_VITIS_LOOP_71_2_VITIS_LOOP_73_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_69_1_VITIS_LOOP_71_2_VITIS_LOOP_73_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_69_1_VITIS_LOOP_71_2_VITIS_LOOP_73_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.73 seconds. CPU system time: 0.18 seconds. Elapsed time: 1.35 seconds; current allocated memory: 2.461 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.462 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln92) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln83_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3'
WARNING: [HLS 200-871] Estimated clock period (7.787 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_2' consists of the following:
	'load' operation ('i', ./rpn_util.h:85->./rpn_util.h:309) on local variable 'i' [93]  (0.000 ns)
	'select' operation ('select_ln83', ./rpn_util.h:83->./rpn_util.h:309) [112]  (1.188 ns)
	'add' operation ('add_ln85', ./rpn_util.h:85->./rpn_util.h:309) [127]  (1.825 ns)
	'icmp' operation ('notrhs2_mid1', ./rpn_util.h:85->./rpn_util.h:309) [149]  (1.825 ns)
	'and' operation ('brmerge20_not_i_mid1', ./rpn_util.h:85->./rpn_util.h:309) [150]  (0.000 ns)
	'select' operation ('select_ln85_4', ./rpn_util.h:85->./rpn_util.h:309) [151]  (0.993 ns)
	'or' operation ('or_ln95', ./rpn_util.h:95->./rpn_util.h:309) [229]  (0.978 ns)
	blocking operation 0.978 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.88 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.94 seconds; current allocated memory: 2.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 2.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln36) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5'.
WARNING: [HLS 200-880] The II Violation in module 'rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5' (loop 'VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'add' operation ('add_ln34', ./rpn_conv_3x3.cpp:34) and 'icmp' operation ('icmp_ln34', ./rpn_conv_3x3.cpp:34).
WARNING: [HLS 200-880] The II Violation in module 'rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5' (loop 'VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('add441516_write_ln34', ./rpn_conv_3x3.cpp:34) of variable 'add', ./rpn_conv_3x3.cpp:36 on local variable 'add441516' and 'load' operation ('add441516_load', ./rpn_conv_3x3.cpp:36) on local variable 'add441516'.
WARNING: [HLS 200-880] The II Violation in module 'rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5' (loop 'VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('add441516_write_ln34', ./rpn_conv_3x3.cpp:34) of variable 'add', ./rpn_conv_3x3.cpp:36 on local variable 'add441516' and 'load' operation ('add441516_load', ./rpn_conv_3x3.cpp:36) on local variable 'add441516'.
WARNING: [HLS 200-880] The II Violation in module 'rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5' (loop 'VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('add441516_write_ln34', ./rpn_conv_3x3.cpp:34) of variable 'add', ./rpn_conv_3x3.cpp:36 on local variable 'add441516' and 'load' operation ('add441516_load', ./rpn_conv_3x3.cpp:36) on local variable 'add441516'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 17, loop 'VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.88 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.92 seconds; current allocated memory: 2.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 2.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_conv_3x3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 2.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln188) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.7 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 2.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_256_184_320_256_184_320_1_0_0_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln61) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 15, loop 'VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0 seconds. Elapsed time: 0.61 seconds; current allocated memory: 2.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln207_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln213) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_256_184_320_256_184_320_1_0_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 2.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_89_4_VITIS_LOOP_91_5_VITIS_LOOP_93_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln96) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_89_4_VITIS_LOOP_91_5_VITIS_LOOP_93_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_89_4_VITIS_LOOP_91_5_VITIS_LOOP_93_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln111_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln111) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln92) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln83_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3'
WARNING: [HLS 200-871] Estimated clock period (7.787 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3' consists of the following:
	'load' operation ('i', ./rpn_util.h:85->./rpn_util.h:309) on local variable 'i' [93]  (0.000 ns)
	'select' operation ('select_ln83', ./rpn_util.h:83->./rpn_util.h:309) [112]  (1.188 ns)
	'add' operation ('add_ln85', ./rpn_util.h:85->./rpn_util.h:309) [127]  (1.825 ns)
	'icmp' operation ('notrhs2_mid1', ./rpn_util.h:85->./rpn_util.h:309) [149]  (1.825 ns)
	'and' operation ('brmerge20_not_i_mid1', ./rpn_util.h:85->./rpn_util.h:309) [150]  (0.000 ns)
	'select' operation ('select_ln85_4', ./rpn_util.h:85->./rpn_util.h:309) [151]  (0.993 ns)
	'or' operation ('or_ln95', ./rpn_util.h:95->./rpn_util.h:309) [229]  (0.978 ns)
	blocking operation 0.978 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.86 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.91 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln188) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.68 seconds. CPU system time: 0 seconds. Elapsed time: 0.72 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_256_92_160_256_92_160_1_0_0_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln61) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 15, loop 'VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln207_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln213) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_256_92_160_256_92_160_1_0_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_123_10_VITIS_LOOP_125_11_VITIS_LOOP_127_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln129) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln130) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_10_VITIS_LOOP_125_11_VITIS_LOOP_127_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_123_10_VITIS_LOOP_125_11_VITIS_LOOP_127_12'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_141_13_VITIS_LOOP_143_14_VITIS_LOOP_145_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln147_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln147) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_141_13_VITIS_LOOP_143_14_VITIS_LOOP_145_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_141_13_VITIS_LOOP_143_14_VITIS_LOOP_145_15'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln92) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln83_3) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3'
WARNING: [HLS 200-871] Estimated clock period (7.787 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_1' consists of the following:
	'load' operation ('i', ./rpn_util.h:85->./rpn_util.h:309) on local variable 'i' [87]  (0.000 ns)
	'select' operation ('select_ln83', ./rpn_util.h:83->./rpn_util.h:309) [103]  (1.188 ns)
	'add' operation ('add_ln85', ./rpn_util.h:85->./rpn_util.h:309) [120]  (1.825 ns)
	'icmp' operation ('cmp20_i_mid1', ./rpn_util.h:85->./rpn_util.h:309) [130]  (1.825 ns)
	'select' operation ('select_ln85_8', ./rpn_util.h:85->./rpn_util.h:309) [131]  (0.993 ns)
	'or' operation ('or_ln95', ./rpn_util.h:95->./rpn_util.h:309) [218]  (0.978 ns)
	blocking operation 0.978 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.86 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.91 seconds; current allocated memory: 2.524 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.524 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.524 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.524 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln188) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.72 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.76 seconds; current allocated memory: 2.524 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.524 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_256_46_80_256_46_80_1_0_0_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.524 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.524 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln61) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 15, loop 'VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 2.524 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.524 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln213) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln207_3) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.524 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.524 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_256_46_80_256_46_80_1_0_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.524 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.524 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_159_16_VITIS_LOOP_161_17_VITIS_LOOP_163_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln165) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln166) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_159_16_VITIS_LOOP_161_17_VITIS_LOOP_163_18'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_159_16_VITIS_LOOP_161_17_VITIS_LOOP_163_18'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.524 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.524 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln189) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.524 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.524 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln98) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln83_8) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 2.524 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.524 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_conv_1x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=empty) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 330, loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.51 seconds; current allocated memory: 2.524 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.35 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.41 seconds; current allocated memory: 2.524 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln188) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.27 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.35 seconds; current allocated memory: 2.526 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.527 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.527 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.527 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln61) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.527 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.527 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln213) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln213_4) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.528 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.528 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_256_184_320_3_184_320_1_0_0_0_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.529 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.530 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_203_22_VITIS_LOOP_205_23_VITIS_LOOP_207_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln211) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_203_22_VITIS_LOOP_205_23_VITIS_LOOP_207_24'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 38, loop 'VITIS_LOOP_203_22_VITIS_LOOP_205_23_VITIS_LOOP_207_24'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.9 seconds. CPU system time: 0 seconds. Elapsed time: 0.93 seconds; current allocated memory: 2.531 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 2.532 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_223_25_VITIS_LOOP_225_26_VITIS_LOOP_227_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln229_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln229) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_223_25_VITIS_LOOP_225_26_VITIS_LOOP_227_27'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_223_25_VITIS_LOOP_225_26_VITIS_LOOP_227_27'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.532 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.532 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln98) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln83_7) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 2.543 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.543 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln188) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.72 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.76 seconds; current allocated memory: 2.543 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.543 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.543 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.543 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln61) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 2.543 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.543 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln213) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln213_4) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.543 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.543 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_256_92_160_3_92_160_1_0_0_0_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.543 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.543 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_240_28_VITIS_LOOP_242_29_VITIS_LOOP_244_30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln246) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln248) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_240_28_VITIS_LOOP_242_29_VITIS_LOOP_244_30'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 38, loop 'VITIS_LOOP_240_28_VITIS_LOOP_242_29_VITIS_LOOP_244_30'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.92 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.96 seconds; current allocated memory: 2.543 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 2.544 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_256_31_VITIS_LOOP_258_32_VITIS_LOOP_260_33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln262_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln262) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_256_31_VITIS_LOOP_258_32_VITIS_LOOP_260_33'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_256_31_VITIS_LOOP_258_32_VITIS_LOOP_260_33'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 2.544 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.544 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln98) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln83_11) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 2.554 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.554 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln188) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.72 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.77 seconds; current allocated memory: 2.554 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.554 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.554 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.554 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln61) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.554 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.554 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln213_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln213) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.554 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.554 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.554 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.555 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_273_34_VITIS_LOOP_275_35_VITIS_LOOP_277_36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln279) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln281) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_273_34_VITIS_LOOP_275_35_VITIS_LOOP_277_36'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 38, loop 'VITIS_LOOP_273_34_VITIS_LOOP_275_35_VITIS_LOOP_277_36'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.96 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.03 seconds; current allocated memory: 2.555 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 2.556 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_298_37_VITIS_LOOP_300_38_VITIS_LOOP_302_39' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln304) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_298_37_VITIS_LOOP_300_38_VITIS_LOOP_302_39'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_298_37_VITIS_LOOP_300_38_VITIS_LOOP_302_39'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.556 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.556 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln98) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln83_6) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 2.567 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.567 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln188) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.74 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.78 seconds; current allocated memory: 2.567 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.567 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.567 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.567 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln61) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 2.567 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.567 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln213) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln213_3) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 2.567 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.567 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_256_184_320_12_184_320_1_0_0_0_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.567 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.567 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_316_40_VITIS_LOOP_318_41_VITIS_LOOP_320_42' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln324) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_316_40_VITIS_LOOP_318_41_VITIS_LOOP_320_42'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_316_40_VITIS_LOOP_318_41_VITIS_LOOP_320_42'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 2.568 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.568 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_335_43_VITIS_LOOP_337_44_VITIS_LOOP_339_45' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln341_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln341) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_335_43_VITIS_LOOP_337_44_VITIS_LOOP_339_45'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_335_43_VITIS_LOOP_337_44_VITIS_LOOP_339_45'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 2.568 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.568 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln98) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln83_9) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 2.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln188) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.74 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.78 seconds; current allocated memory: 2.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln61) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0 seconds. Elapsed time: 0.55 seconds; current allocated memory: 2.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln213) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln213_5) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_256_92_160_12_92_160_1_0_0_0_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.579 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_353_46_VITIS_LOOP_355_47_VITIS_LOOP_357_48' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln359) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln361) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_353_46_VITIS_LOOP_355_47_VITIS_LOOP_357_48'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_353_46_VITIS_LOOP_355_47_VITIS_LOOP_357_48'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.579 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.580 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_372_49_VITIS_LOOP_374_50_VITIS_LOOP_376_51' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln378_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln378) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_372_49_VITIS_LOOP_374_50_VITIS_LOOP_376_51'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_372_49_VITIS_LOOP_374_50_VITIS_LOOP_376_51'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.580 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.580 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln98) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln83_10) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 2.591 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.591 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln188) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.8 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.84 seconds; current allocated memory: 2.591 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.591 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.591 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.591 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln61) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 2.591 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.591 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln213_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln213) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 2.591 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.591 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.591 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.591 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_390_52_VITIS_LOOP_392_53_VITIS_LOOP_394_54' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln396) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln398) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_390_52_VITIS_LOOP_392_53_VITIS_LOOP_394_54'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_390_52_VITIS_LOOP_392_53_VITIS_LOOP_394_54'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.591 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.592 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.592 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.592 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_421_55_VITIS_LOOP_425_56' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_421_55_VITIS_LOOP_425_56'.
WARNING: [HLS 200-880] The II Violation in module 'rpn_top_Pipeline_VITIS_LOOP_421_55_VITIS_LOOP_425_56' (loop 'VITIS_LOOP_421_55_VITIS_LOOP_425_56'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fcmp' operation ('tmp_5', ./rpn_top.cpp:428) and 'select' operation ('select_ln421_2', ./rpn_top.cpp:421).
WARNING: [HLS 200-880] The II Violation in module 'rpn_top_Pipeline_VITIS_LOOP_421_55_VITIS_LOOP_425_56' (loop 'VITIS_LOOP_421_55_VITIS_LOOP_425_56'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('flag0_addr_1_write_ln436', ./rpn_top.cpp:436) of constant 1 on array 'flag0' and 'load' operation ('flag0_load', ./rpn_top.cpp:427) on array 'flag0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 6, loop 'VITIS_LOOP_421_55_VITIS_LOOP_425_56'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.592 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.592 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.592 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.593 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_444_57_VITIS_LOOP_448_58' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_444_57_VITIS_LOOP_448_58'.
WARNING: [HLS 200-880] The II Violation in module 'rpn_top_Pipeline_VITIS_LOOP_444_57_VITIS_LOOP_448_58' (loop 'VITIS_LOOP_444_57_VITIS_LOOP_448_58'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fcmp' operation ('tmp_4', ./rpn_top.cpp:451) and 'select' operation ('select_ln444_2', ./rpn_top.cpp:444).
WARNING: [HLS 200-880] The II Violation in module 'rpn_top_Pipeline_VITIS_LOOP_444_57_VITIS_LOOP_448_58' (loop 'VITIS_LOOP_444_57_VITIS_LOOP_448_58'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('flag1_addr_1_write_ln458', ./rpn_top.cpp:458) of constant 1 on array 'flag1' and 'load' operation ('flag1_load', ./rpn_top.cpp:450) on array 'flag1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 6, loop 'VITIS_LOOP_444_57_VITIS_LOOP_448_58'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.593 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.593 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.593 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.593 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_467_59_VITIS_LOOP_471_60' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_467_59_VITIS_LOOP_471_60'.
WARNING: [HLS 200-880] The II Violation in module 'rpn_top_Pipeline_VITIS_LOOP_467_59_VITIS_LOOP_471_60' (loop 'VITIS_LOOP_467_59_VITIS_LOOP_471_60'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fcmp' operation ('tmp_2', ./rpn_top.cpp:474) and 'select' operation ('select_ln467_2', ./rpn_top.cpp:467).
WARNING: [HLS 200-880] The II Violation in module 'rpn_top_Pipeline_VITIS_LOOP_467_59_VITIS_LOOP_471_60' (loop 'VITIS_LOOP_467_59_VITIS_LOOP_471_60'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('flag2_addr_1_write_ln482', ./rpn_top.cpp:482) of constant 1 on array 'flag2' and 'load' operation ('flag2_load', ./rpn_top.cpp:473) on array 'flag2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 6, loop 'VITIS_LOOP_467_59_VITIS_LOOP_471_60'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 2.594 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 2.594 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.594 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.25 seconds; current allocated memory: 2.597 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_69_1_VITIS_LOOP_71_2_VITIS_LOOP_73_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_69_1_VITIS_LOOP_71_2_VITIS_LOOP_73_3' pipeline 'VITIS_LOOP_69_1_VITIS_LOOP_71_2_VITIS_LOOP_73_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_8ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_69_1_VITIS_LOOP_71_2_VITIS_LOOP_73_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.34 seconds; current allocated memory: 2.598 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_2' pipeline 'VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_9s_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_6ns_6ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 2.602 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3_2' pipeline 'VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.7 seconds; current allocated memory: 2.614 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5' pipeline 'VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_12s_6ns_12ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_64_6_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.86 seconds; current allocated memory: 2.622 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_conv_3x3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_64ns_128_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_conv_3x3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.632 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_2' pipeline 'VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_64_6_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.54 seconds; current allocated memory: 2.640 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_256_184_320_256_184_320_1_0_0_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_256_184_320_256_184_320_1_0_0_Pipeline_VITIS_LOOP_43_1' pipeline 'VITIS_LOOP_43_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_256_184_320_256_184_320_1_0_0_Pipeline_VITIS_LOOP_43_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.644 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_2' pipeline 'VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.645 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_2' pipeline 'VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_8ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.647 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_256_184_320_256_184_320_1_0_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'rpn_3x3_conv_256_184_320_256_184_320_1_0_0_s/grp_fu_4465_p_opcode' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'rpn_3x3_conv_256_184_320_256_184_320_1_0_0_s' is 5916 from HDL expression: (1'b1 == ap_CS_fsm_state5)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_7ns_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_256_184_320_256_184_320_1_0_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.54 seconds; current allocated memory: 2.659 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_89_4_VITIS_LOOP_91_5_VITIS_LOOP_93_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_89_4_VITIS_LOOP_91_5_VITIS_LOOP_93_6' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_89_4_VITIS_LOOP_91_5_VITIS_LOOP_93_6' pipeline 'VITIS_LOOP_89_4_VITIS_LOOP_91_5_VITIS_LOOP_93_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_8ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_89_4_VITIS_LOOP_91_5_VITIS_LOOP_93_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.18 seconds; current allocated memory: 2.665 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9' pipeline 'VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_7ns_7ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_7ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_105_7_VITIS_LOOP_107_8_VITIS_LOOP_109_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.667 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3' pipeline 'VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_8s_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_6ns_6ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.672 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3' pipeline 'VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.64 seconds; current allocated memory: 2.683 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3' pipeline 'VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_64_6_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.690 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_256_92_160_256_92_160_1_0_0_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_256_92_160_256_92_160_1_0_0_Pipeline_VITIS_LOOP_43_1' pipeline 'VITIS_LOOP_43_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_256_92_160_256_92_160_1_0_0_Pipeline_VITIS_LOOP_43_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.694 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3' pipeline 'VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.696 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3' pipeline 'VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_7ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 2.698 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_256_92_160_256_92_160_1_0_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'rpn_3x3_conv_256_92_160_256_92_160_1_0_0_s/grp_fu_4465_p_opcode' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'rpn_3x3_conv_256_92_160_256_92_160_1_0_0_s' is 5916 from HDL expression: (1'b1 == ap_CS_fsm_state4)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_2ns_7ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_256_92_160_256_92_160_1_0_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 2.709 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_123_10_VITIS_LOOP_125_11_VITIS_LOOP_127_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_123_10_VITIS_LOOP_125_11_VITIS_LOOP_127_12' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_123_10_VITIS_LOOP_125_11_VITIS_LOOP_127_12' pipeline 'VITIS_LOOP_123_10_VITIS_LOOP_125_11_VITIS_LOOP_127_12' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_7ns_7ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_7ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_123_10_VITIS_LOOP_125_11_VITIS_LOOP_127_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.19 seconds; current allocated memory: 2.716 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_141_13_VITIS_LOOP_143_14_VITIS_LOOP_145_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_141_13_VITIS_LOOP_143_14_VITIS_LOOP_145_15' pipeline 'VITIS_LOOP_141_13_VITIS_LOOP_143_14_VITIS_LOOP_145_15' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_6ns_6ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_6ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_141_13_VITIS_LOOP_143_14_VITIS_LOOP_145_15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.718 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_1' pipeline 'VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_7s_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_6ns_6ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.47 seconds; current allocated memory: 2.722 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3_1' pipeline 'VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_VITIS_LOOP_151_3_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.66 seconds; current allocated memory: 2.734 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_1' pipeline 'VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_64_6_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 2.740 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_256_46_80_256_46_80_1_0_0_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_256_46_80_256_46_80_1_0_0_Pipeline_VITIS_LOOP_43_1' pipeline 'VITIS_LOOP_43_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_256_46_80_256_46_80_1_0_0_Pipeline_VITIS_LOOP_43_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.745 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_1' pipeline 'VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.746 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_1' pipeline 'VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.748 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_256_46_80_256_46_80_1_0_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'rpn_3x3_conv_256_46_80_256_46_80_1_0_0_s/grp_fu_4465_p_opcode' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'rpn_3x3_conv_256_46_80_256_46_80_1_0_0_s' is 5916 from HDL expression: (1'b1 == ap_CS_fsm_state4)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_256_46_80_256_46_80_1_0_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 2.759 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_159_16_VITIS_LOOP_161_17_VITIS_LOOP_163_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_159_16_VITIS_LOOP_161_17_VITIS_LOOP_163_18' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_159_16_VITIS_LOOP_161_17_VITIS_LOOP_163_18' pipeline 'VITIS_LOOP_159_16_VITIS_LOOP_161_17_VITIS_LOOP_163_18' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_6ns_6ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_6ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_159_16_VITIS_LOOP_161_17_VITIS_LOOP_163_18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.12 seconds; current allocated memory: 2.765 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21' pipeline 'VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_8ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_183_19_VITIS_LOOP_185_20_VITIS_LOOP_187_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.767 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_4' pipeline 'VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_8ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_6ns_6ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 2.771 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_conv_1x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'rpn_conv_1x1' is 29901 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_6ns_6ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_conv_1x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.85 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.95 seconds; current allocated memory: 2.791 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_4' pipeline 'VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_64_6_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.34 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.44 seconds; current allocated memory: 2.805 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_2' pipeline 'VITIS_LOOP_43_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.809 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_4' pipeline 'VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.810 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_4' pipeline 'VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_8ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.812 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_256_184_320_3_184_320_1_0_0_0_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'rpn_1x1_conv_256_184_320_3_184_320_1_0_0_0_1_0_s/grp_fu_4465_p_opcode' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'rpn_1x1_conv_256_184_320_3_184_320_1_0_0_0_1_0_s' is 5916 from HDL expression: (1'b1 == ap_CS_fsm_state4)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_7ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_256_184_320_3_184_320_1_0_0_0_1_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.51 seconds; current allocated memory: 2.822 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_203_22_VITIS_LOOP_205_23_VITIS_LOOP_207_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_203_22_VITIS_LOOP_205_23_VITIS_LOOP_207_24' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_203_22_VITIS_LOOP_205_23_VITIS_LOOP_207_24' pipeline 'VITIS_LOOP_203_22_VITIS_LOOP_205_23_VITIS_LOOP_207_24' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_2ns_8ns_8ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_203_22_VITIS_LOOP_205_23_VITIS_LOOP_207_24'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.12 seconds; current allocated memory: 2.831 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_223_25_VITIS_LOOP_225_26_VITIS_LOOP_227_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_223_25_VITIS_LOOP_225_26_VITIS_LOOP_227_27' pipeline 'VITIS_LOOP_223_25_VITIS_LOOP_225_26_VITIS_LOOP_227_27' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_7ns_7ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_7ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_223_25_VITIS_LOOP_225_26_VITIS_LOOP_227_27'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.54 seconds; current allocated memory: 2.833 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3' pipeline 'VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_7ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_6ns_6ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.837 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3' pipeline 'VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_64_6_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.68 seconds; current allocated memory: 2.847 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1' pipeline 'VITIS_LOOP_43_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.851 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3' pipeline 'VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.852 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3' pipeline 'VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_7ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 2.854 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_256_92_160_3_92_160_1_0_0_0_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'rpn_1x1_conv_256_92_160_3_92_160_1_0_0_0_1_0_s/grp_fu_4465_p_opcode' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'rpn_1x1_conv_256_92_160_3_92_160_1_0_0_0_1_0_s' is 5916 from HDL expression: (1'b1 == ap_CS_fsm_state4)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_256_92_160_3_92_160_1_0_0_0_1_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.864 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_240_28_VITIS_LOOP_242_29_VITIS_LOOP_244_30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_240_28_VITIS_LOOP_242_29_VITIS_LOOP_244_30' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_240_28_VITIS_LOOP_242_29_VITIS_LOOP_244_30' pipeline 'VITIS_LOOP_240_28_VITIS_LOOP_242_29_VITIS_LOOP_244_30' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_2ns_7ns_7ns_9_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_2ns_8ns_7ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_240_28_VITIS_LOOP_242_29_VITIS_LOOP_244_30'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.14 seconds; current allocated memory: 2.873 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_256_31_VITIS_LOOP_258_32_VITIS_LOOP_260_33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_256_31_VITIS_LOOP_258_32_VITIS_LOOP_260_33' pipeline 'VITIS_LOOP_256_31_VITIS_LOOP_258_32_VITIS_LOOP_260_33' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_6ns_6ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_6ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_256_31_VITIS_LOOP_258_32_VITIS_LOOP_260_33'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.57 seconds; current allocated memory: 2.875 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_2' pipeline 'VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_6ns_6ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.879 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_2' pipeline 'VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_64_6_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.63 seconds; current allocated memory: 2.889 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_43_1' pipeline 'VITIS_LOOP_43_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_43_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.5 seconds; current allocated memory: 2.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_2' pipeline 'VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.895 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_2' pipeline 'VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_6ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 2.897 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_s/grp_fu_4465_p_opcode' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_s' is 5916 from HDL expression: (1'b1 == ap_CS_fsm_state4)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.905 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_273_34_VITIS_LOOP_275_35_VITIS_LOOP_277_36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_273_34_VITIS_LOOP_275_35_VITIS_LOOP_277_36' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_273_34_VITIS_LOOP_275_35_VITIS_LOOP_277_36' pipeline 'VITIS_LOOP_273_34_VITIS_LOOP_275_35_VITIS_LOOP_277_36' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_2ns_6ns_6ns_8_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_2ns_8ns_6ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_273_34_VITIS_LOOP_275_35_VITIS_LOOP_277_36'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.03 seconds; current allocated memory: 2.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_298_37_VITIS_LOOP_300_38_VITIS_LOOP_302_39' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_298_37_VITIS_LOOP_300_38_VITIS_LOOP_302_39' pipeline 'VITIS_LOOP_298_37_VITIS_LOOP_300_38_VITIS_LOOP_302_39' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_8ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_298_37_VITIS_LOOP_300_38_VITIS_LOOP_302_39'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.55 seconds; current allocated memory: 2.917 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_5' pipeline 'VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_8ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_6ns_6ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.920 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_5' pipeline 'VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_64_6_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.69 seconds; current allocated memory: 2.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_3' pipeline 'VITIS_LOOP_43_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.934 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_5' pipeline 'VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.938 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_5' pipeline 'VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_8ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.939 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_256_184_320_12_184_320_1_0_0_0_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'rpn_1x1_conv_256_184_320_12_184_320_1_0_0_0_1_0_s/grp_fu_4465_p_opcode' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'rpn_1x1_conv_256_184_320_12_184_320_1_0_0_0_1_0_s' is 5916 from HDL expression: (1'b1 == ap_CS_fsm_state4)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_7ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_256_184_320_12_184_320_1_0_0_0_1_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.57 seconds; current allocated memory: 2.947 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_316_40_VITIS_LOOP_318_41_VITIS_LOOP_320_42' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_316_40_VITIS_LOOP_318_41_VITIS_LOOP_320_42' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_316_40_VITIS_LOOP_318_41_VITIS_LOOP_320_42' pipeline 'VITIS_LOOP_316_40_VITIS_LOOP_318_41_VITIS_LOOP_320_42' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_8ns_8ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_316_40_VITIS_LOOP_318_41_VITIS_LOOP_320_42'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.94 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.02 seconds; current allocated memory: 2.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_335_43_VITIS_LOOP_337_44_VITIS_LOOP_339_45' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_335_43_VITIS_LOOP_337_44_VITIS_LOOP_339_45' pipeline 'VITIS_LOOP_335_43_VITIS_LOOP_337_44_VITIS_LOOP_339_45' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_7ns_7ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_7ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_335_43_VITIS_LOOP_337_44_VITIS_LOOP_339_45'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.959 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_1' pipeline 'VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_7ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_6ns_6ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_1' pipeline 'VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_64_6_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.78 seconds; current allocated memory: 2.971 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_1' pipeline 'VITIS_LOOP_43_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_43_1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.5 seconds; current allocated memory: 2.975 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_1' pipeline 'VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 2.979 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_1' pipeline 'VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_7ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.981 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_256_92_160_12_92_160_1_0_0_0_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'rpn_1x1_conv_256_92_160_12_92_160_1_0_0_0_1_0_s/grp_fu_4465_p_opcode' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'rpn_1x1_conv_256_92_160_12_92_160_1_0_0_0_1_0_s' is 5916 from HDL expression: (1'b1 == ap_CS_fsm_state4)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_256_92_160_12_92_160_1_0_0_0_1_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.62 seconds; current allocated memory: 2.987 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_353_46_VITIS_LOOP_355_47_VITIS_LOOP_357_48' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_353_46_VITIS_LOOP_355_47_VITIS_LOOP_357_48' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_353_46_VITIS_LOOP_355_47_VITIS_LOOP_357_48' pipeline 'VITIS_LOOP_353_46_VITIS_LOOP_355_47_VITIS_LOOP_357_48' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_7ns_7ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_8ns_7ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_353_46_VITIS_LOOP_355_47_VITIS_LOOP_357_48'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.12 seconds; current allocated memory: 2.996 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_372_49_VITIS_LOOP_374_50_VITIS_LOOP_376_51' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_372_49_VITIS_LOOP_374_50_VITIS_LOOP_376_51' pipeline 'VITIS_LOOP_372_49_VITIS_LOOP_374_50_VITIS_LOOP_376_51' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_6ns_6ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_6ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_372_49_VITIS_LOOP_374_50_VITIS_LOOP_376_51'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.46 seconds; current allocated memory: 3.001 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_3' pipeline 'VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_6ns_6ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_85_2_VITIS_LOOP_87_3_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.47 seconds; current allocated memory: 3.003 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_3' pipeline 'VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_64_6_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_183_2_VITIS_LOOP_185_3_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.68 seconds; current allocated memory: 3.011 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_43_1' pipeline 'VITIS_LOOP_43_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_43_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.51 seconds; current allocated memory: 3.017 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_3' pipeline 'VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_57_2_VITIS_LOOP_59_3_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.36 seconds; current allocated memory: 3.021 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_3' pipeline 'VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_6ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_207_1_VITIS_LOOP_209_2_VITIS_LOOP_211_3_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 3.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_s/grp_fu_4465_p_opcode' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_s' is 5916 from HDL expression: (1'b1 == ap_CS_fsm_state4)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.53 seconds; current allocated memory: 3.028 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_390_52_VITIS_LOOP_392_53_VITIS_LOOP_394_54' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_390_52_VITIS_LOOP_392_53_VITIS_LOOP_394_54' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_390_52_VITIS_LOOP_392_53_VITIS_LOOP_394_54' pipeline 'VITIS_LOOP_390_52_VITIS_LOOP_392_53_VITIS_LOOP_394_54' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_6ns_6ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_8ns_6ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_390_52_VITIS_LOOP_392_53_VITIS_LOOP_394_54'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.92 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.04 seconds; current allocated memory: 3.036 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_19'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.37 seconds; current allocated memory: 3.041 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_421_55_VITIS_LOOP_425_56' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_421_55_VITIS_LOOP_425_56' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_421_55_VITIS_LOOP_425_56' pipeline 'VITIS_LOOP_421_55_VITIS_LOOP_425_56' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_421_55_VITIS_LOOP_425_56'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 3.043 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.31 seconds; current allocated memory: 3.044 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_444_57_VITIS_LOOP_448_58' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_444_57_VITIS_LOOP_448_58' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_444_57_VITIS_LOOP_448_58' pipeline 'VITIS_LOOP_444_57_VITIS_LOOP_448_58' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_444_57_VITIS_LOOP_448_58'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 3.046 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 3.047 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_467_59_VITIS_LOOP_471_60' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_467_59_VITIS_LOOP_471_60' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_467_59_VITIS_LOOP_471_60' pipeline 'VITIS_LOOP_467_59_VITIS_LOOP_471_60' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_467_59_VITIS_LOOP_471_60'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 3.048 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_input0_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_input1_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_input2_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_conv_weight' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_conv_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_cls_weight' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_cls_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_reg_weight' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_reg_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_output0_cls_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_output1_cls_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_output2_cls_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_output0_reg_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_output1_reg_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_output2_reg_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_output0_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_output1_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_output2_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'rpn_top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_1_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_2_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_3_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_4_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_5_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_6_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_7_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_8_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_9_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_10_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_11_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_12_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_13_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_14_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_15_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_16_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_17_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_18_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_19_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_20_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_21_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_22_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_23_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_24_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_25_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_26_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_27_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_28_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_29_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_30_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_31_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_32_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_33_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_34_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_35_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_36_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_37_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_38_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_39_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_40_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_41_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_42_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_43_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_44_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_45_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_46_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_47_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_48_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_49_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_50_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_51_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_52_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_53_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_54_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_55_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_56_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_57_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_58_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_59_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_60_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_61_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_62_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rpn_weight_buf_1x1_63_0_0' is power-on initialization.
INFO: [RTGEN 206-104] Estimated max fanout for 'rpn_top' is 11563, found 3 HDL expressions with this fanout: (1'b1 == ap_CS_fsm_state4), (1'b1 == ap_CS_fsm_state10), (1'b1 == ap_CS_fsm_state16)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top'.
INFO: [RTMG 210-278] Implementing memory 'rpn_top_rpn_layer_in_fm_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rpn_top_rpn_param_buf_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rpn_top_rpn_partial_out_fm_buf_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rpn_top_rpn_in_fm_buf_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rpn_top_rpn_weight_buf_3x3_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rpn_top_rpn_out_fm_buf_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rpn_top_rpn_anchor0_cls_fm_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rpn_top_rpn_anchor1_cls_fm_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rpn_top_rpn_anchor2_cls_fm_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rpn_top_flag0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rpn_top_flag1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rpn_top_flag2_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 8.75 seconds. CPU system time: 0.83 seconds. Elapsed time: 10.43 seconds; current allocated memory: 3.101 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 10.53 seconds. CPU system time: 1.53 seconds. Elapsed time: 14.8 seconds; current allocated memory: 3.123 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 8.62 seconds. CPU system time: 0.16 seconds. Elapsed time: 9.03 seconds; current allocated memory: 3.158 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for rpn_top.
INFO: [VLOG 209-307] Generating Verilog RTL for rpn_top.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 128.42 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3574.17 seconds. CPU system time: 16.42 seconds. Elapsed time: 3619.67 seconds; current allocated memory: 1.681 GB.
