/* SPDX-License-Identifier: (GPL-2.0+ OR MIT) */
/*
 * Copyright (C) 2020 huangzhenwei@allwinnertech.com
 * Copyright (C) 2023 Andras Szemzo <szemzo.andras@gmail.com.com>
 */

#ifndef _DT_BINDINGS_CLK_SUN8I_V85X_CCU_H_
#define _DT_BINDINGS_CLK_SUN8I_V85X_CCU_H_

#define CLK_PLL_CPU		0
#define CLK_PLL_DDR		1
#define CLK_PLL_PERIPH_4X	2
#define CLK_PLL_PERIPH_2X	3
#define CLK_PLL_PERIPH_DIV3     4
#define CLK_PLL_PERIPH_800M	5
#define CLK_PLL_PERIPH_480M	6
#define CLK_PLL_PERIPH_600M	7
#define CLK_PLL_PERIPH_400M	8
#define CLK_PLL_PERIPH_300M	9
#define CLK_PLL_PERIPH_200M	10
#define CLK_PLL_PERIPH_160M	11
#define CLK_PLL_PERIPH_150M	12
#define CLK_PLL_PERIPH		13
#define CLK_PLL_VIDEO_4X	14
#define CLK_PLL_VIDEO_2X	15
#define CLK_PLL_VIDEO_1X	16
#define CLK_PLL_CSI_4X		17
#define CLK_PLL_AUDIO		18
#define CLK_PLL_AUDIO_DIV2	19
#define CLK_PLL_AUDIO_DIV5	20
#define CLK_PLL_AUDIO_4X	21
#define CLK_PLL_AUDIO_1X	22
#define CLK_PLL_NPU_4X		23
#define CLK_CPU			24
#define CLK_CPU_AXI		25
#define CLK_CPU_APB		26
#define CLK_AHB			27
#define CLK_APB0		28
#define CLK_APB1		29
#define CLK_MBUS		30
#define CLK_DE			31
#define CLK_BUS_DE		32
#define CLK_G2D			33
#define CLK_BUS_G2D		34
#define CLK_CE			35
#define CLK_BUS_CE		36
#define CLK_VE			37
#define CLK_BUS_VE		38
#define CLK_NPU			39
#define CLK_BUS_NPU		40
#define CLK_BUS_DMA		41
#define CLK_BUS_MSGBOX0		42
#define CLK_BUS_MSGBOX1		43
#define CLK_BUS_SPINLOCK	44
#define CLK_BUS_HSTIMER		45
#define CLK_AVS			46
#define CLK_BUS_DBG		47
#define CLK_BUS_PWM		48
#define CLK_BUS_IOMMU		49
#define CLK_DRAM		50
#define CLK_MBUS_DMA		51
#define CLK_MBUS_VE		52
#define CLK_MBUS_CE		53
#define CLK_MBUS_CSI		54
#define CLK_MBUS_ISP		55
#define CLK_MBUS_G2D		56
#define CLK_BUS_DRAM		57
#define CLK_MMC0		58
#define CLK_MMC1		59
#define CLK_MMC2		60
#define CLK_BUS_MMC0		61
#define CLK_BUS_MMC1		62
#define CLK_BUS_MMC2		63
#define CLK_BUS_UART0		64
#define CLK_BUS_UART1		65
#define CLK_BUS_UART2		66
#define CLK_BUS_UART3		67
#define CLK_BUS_I2C0		68
#define CLK_BUS_I2C1		69
#define CLK_BUS_I2C2		70
#define CLK_BUS_I2C3		71
#define CLK_BUS_I2C4		72
#define CLK_SPI0		73
#define CLK_SPI1		74
#define CLK_SPI2		75
#define CLK_SPI3		76
#define CLK_BUS_SPI0		77
#define CLK_BUS_SPI1		78
#define CLK_BUS_SPI2		79
#define CLK_BUS_SPI3		80
#define CLK_EMAC_25M		81
#define CLK_BUS_EMAC		82
#define CLK_BUS_GPADC		83
#define CLK_BUS_THS		84
#define CLK_I2S			85
#define CLK_BUS_I2S		86
#define CLK_DMIC		87
#define CLK_BUS_DMIC		88
#define CLK_AUDIO_DAC		89
#define CLK_AUDIO_ADC		90
#define CLK_BUS_AUDIO		91
#define CLK_USB_OHCI		92
#define CLK_BUS_OHCI		93
#define CLK_BUS_EHCI		94
#define CLK_BUS_OTG		95
#define CLK_BUS_DPSS_TOP	96
#define CLK_MIPI_DSI		97
#define CLK_BUS_MIPI_DSI	98
#define CLK_TCON_LCD		99
#define CLK_BUS_TCON_LCD	100
#define CLK_CSI_TOP		101
#define CLK_CSI_MCLK0		102
#define CLK_CSI_MCLK1		103
#define CLK_CSI_MCLK2		104
#define CLK_BUS_CSI		105
#define CLK_BUS_WIEGAND		106
#define CLK_RISCV		107
#define CLK_RISCV_AXI		108
#define CLK_RISCV_CFG		109
#define CLK_FANOUT_24M		110
#define CLK_FANOUT_12M		111
#define CLK_FANOUT_16M		112
#define CLK_FANOUT_25M		113
#define CLK_FANOUT_27M		114
#define CLK_FANOUT_PCLK		115
#define CLK_FANOUT0		116
#define CLK_FANOUT1		117
#define CLK_FANOUT2		118

#endif /* _DT_BINDINGS_CLK_SUN8I_V85X_CCU_H_ */
