
*** Running vivado
    with args -log au_top_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15184
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1233.582 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [D:/Term 4/50.002 Computation Structures/FPGA_final/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/au_top_0.v:7]
INFO: [Synth 8-6157] synthesizing module 'button_conditioner_5' [D:/Term 4/50.002 Computation Structures/FPGA_final/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/button_conditioner_5.v:13]
INFO: [Synth 8-6157] synthesizing module 'pipeline_13' [D:/Term 4/50.002 Computation Structures/FPGA_final/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/pipeline_13.v:11]
INFO: [Synth 8-6155] done synthesizing module 'pipeline_13' (1#1) [D:/Term 4/50.002 Computation Structures/FPGA_final/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/pipeline_13.v:11]
INFO: [Synth 8-6155] done synthesizing module 'button_conditioner_5' (2#1) [D:/Term 4/50.002 Computation Structures/FPGA_final/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/button_conditioner_5.v:13]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_6' [D:/Term 4/50.002 Computation Structures/FPGA_final/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/edge_detector_6.v:12]
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_6' (3#1) [D:/Term 4/50.002 Computation Structures/FPGA_final/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/edge_detector_6.v:12]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_1' [D:/Term 4/50.002 Computation Structures/FPGA_final/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_1' (4#1) [D:/Term 4/50.002 Computation Structures/FPGA_final/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'manual_check_2' [D:/Term 4/50.002 Computation Structures/FPGA_final/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/manual_check_2.v:7]
INFO: [Synth 8-6157] synthesizing module 'alu_7' [D:/Term 4/50.002 Computation Structures/FPGA_final/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/alu_7.v:7]
INFO: [Synth 8-6157] synthesizing module 'adder2_14' [D:/Term 4/50.002 Computation Structures/FPGA_final/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/adder2_14.v:7]
INFO: [Synth 8-226] default block is never used [D:/Term 4/50.002 Computation Structures/FPGA_final/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/adder2_14.v:24]
INFO: [Synth 8-6155] done synthesizing module 'adder2_14' (5#1) [D:/Term 4/50.002 Computation Structures/FPGA_final/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/adder2_14.v:7]
INFO: [Synth 8-6157] synthesizing module 'bool2_15' [D:/Term 4/50.002 Computation Structures/FPGA_final/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/bool2_15.v:7]
INFO: [Synth 8-6155] done synthesizing module 'bool2_15' (6#1) [D:/Term 4/50.002 Computation Structures/FPGA_final/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/bool2_15.v:7]
INFO: [Synth 8-6157] synthesizing module 'shifter_16' [D:/Term 4/50.002 Computation Structures/FPGA_final/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/shifter_16.v:7]
INFO: [Synth 8-6155] done synthesizing module 'shifter_16' (7#1) [D:/Term 4/50.002 Computation Structures/FPGA_final/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/shifter_16.v:7]
INFO: [Synth 8-6157] synthesizing module 'compare_17' [D:/Term 4/50.002 Computation Structures/FPGA_final/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/compare_17.v:7]
INFO: [Synth 8-6155] done synthesizing module 'compare_17' (8#1) [D:/Term 4/50.002 Computation Structures/FPGA_final/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/compare_17.v:7]
INFO: [Synth 8-6157] synthesizing module 'multiply_18' [D:/Term 4/50.002 Computation Structures/FPGA_final/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/multiply_18.v:7]
INFO: [Synth 8-6155] done synthesizing module 'multiply_18' (9#1) [D:/Term 4/50.002 Computation Structures/FPGA_final/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/multiply_18.v:7]
INFO: [Synth 8-6157] synthesizing module 'divide2_19' [D:/Term 4/50.002 Computation Structures/FPGA_final/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/divide2_19.v:7]
INFO: [Synth 8-6155] done synthesizing module 'divide2_19' (10#1) [D:/Term 4/50.002 Computation Structures/FPGA_final/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/divide2_19.v:7]
INFO: [Synth 8-6157] synthesizing module 'sixteen_bit_2s_complement_20' [D:/Term 4/50.002 Computation Structures/FPGA_final/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/sixteen_bit_2s_complement_20.v:7]
INFO: [Synth 8-6155] done synthesizing module 'sixteen_bit_2s_complement_20' (11#1) [D:/Term 4/50.002 Computation Structures/FPGA_final/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/sixteen_bit_2s_complement_20.v:7]
INFO: [Synth 8-6155] done synthesizing module 'alu_7' (12#1) [D:/Term 4/50.002 Computation Structures/FPGA_final/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/alu_7.v:7]
INFO: [Synth 8-6155] done synthesizing module 'manual_check_2' (13#1) [D:/Term 4/50.002 Computation Structures/FPGA_final/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/manual_check_2.v:7]
INFO: [Synth 8-6157] synthesizing module 'auto_check_3' [D:/Term 4/50.002 Computation Structures/FPGA_final/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/auto_check_3.v:7]
INFO: [Synth 8-6157] synthesizing module 'counter_8' [D:/Term 4/50.002 Computation Structures/FPGA_final/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/counter_8.v:14]
INFO: [Synth 8-6155] done synthesizing module 'counter_8' (14#1) [D:/Term 4/50.002 Computation Structures/FPGA_final/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/counter_8.v:14]
INFO: [Synth 8-6157] synthesizing module 'rom_9' [D:/Term 4/50.002 Computation Structures/FPGA_final/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/rom_9.v:7]
INFO: [Synth 8-6155] done synthesizing module 'rom_9' (15#1) [D:/Term 4/50.002 Computation Structures/FPGA_final/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/rom_9.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Term 4/50.002 Computation Structures/FPGA_final/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/auto_check_3.v:138]
INFO: [Synth 8-6155] done synthesizing module 'auto_check_3' (16#1) [D:/Term 4/50.002 Computation Structures/FPGA_final/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/auto_check_3.v:7]
INFO: [Synth 8-6157] synthesizing module 'multi_seven_seg_4' [D:/Term 4/50.002 Computation Structures/FPGA_final/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/multi_seven_seg_4.v:12]
INFO: [Synth 8-6157] synthesizing module 'counter_10' [D:/Term 4/50.002 Computation Structures/FPGA_final/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/counter_10.v:14]
INFO: [Synth 8-6155] done synthesizing module 'counter_10' (17#1) [D:/Term 4/50.002 Computation Structures/FPGA_final/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/counter_10.v:14]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_11' [D:/Term 4/50.002 Computation Structures/FPGA_final/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/seven_seg_11.v:7]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_11' (18#1) [D:/Term 4/50.002 Computation Structures/FPGA_final/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/seven_seg_11.v:7]
INFO: [Synth 8-6157] synthesizing module 'decoder_12' [D:/Term 4/50.002 Computation Structures/FPGA_final/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/decoder_12.v:11]
INFO: [Synth 8-6155] done synthesizing module 'decoder_12' (19#1) [D:/Term 4/50.002 Computation Structures/FPGA_final/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/decoder_12.v:11]
INFO: [Synth 8-6155] done synthesizing module 'multi_seven_seg_4' (20#1) [D:/Term 4/50.002 Computation Structures/FPGA_final/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/multi_seven_seg_4.v:12]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (21#1) [D:/Term 4/50.002 Computation Structures/FPGA_final/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/au_top_0.v:7]
WARNING: [Synth 8-3917] design au_top_0 has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[0] driven by constant 0
WARNING: [Synth 8-7129] Port alufn[5] in module adder2_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[4] in module adder2_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[3] in module adder2_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[2] in module adder2_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[1] in module adder2_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[21] in module au_top_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1233.582 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1233.582 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1233.582 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.166 . Memory (MB): peak = 1233.582 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Application-installation Directory/Alchitry/library/components/au.xdc]
Finished Parsing XDC File [D:/Application-installation Directory/Alchitry/library/components/au.xdc]
Parsing XDC File [D:/Term 4/50.002 Computation Structures/FPGA_final/ALU/work/constraint/alchitry.xdc]
Finished Parsing XDC File [D:/Term 4/50.002 Computation Structures/FPGA_final/ALU/work/constraint/alchitry.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Term 4/50.002 Computation Structures/FPGA_final/ALU/work/constraint/alchitry.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/Term 4/50.002 Computation Structures/FPGA_final/ALU/work/constraint/io.xdc]
Finished Parsing XDC File [D:/Term 4/50.002 Computation Structures/FPGA_final/ALU/work/constraint/io.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Term 4/50.002 Computation Structures/FPGA_final/ALU/work/constraint/io.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1235.152 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1235.152 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1235.152 ; gain = 1.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1235.152 ; gain = 1.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1235.152 ; gain = 1.570
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'M_alu_checker_q_reg' in module 'manual_check_2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          S0_alu_checker |                               00 |                               00
          S1_alu_checker |                               01 |                               01
          S2_alu_checker |                               10 |                               10
          S3_alu_checker |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_alu_checker_q_reg' using encoding 'sequential' in module 'manual_check_2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1235.152 ; gain = 1.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   18 Bit       Adders := 1     
	   3 Input   16 Bit       Adders := 4     
+---XORs : 
	   2 Input     16 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input   24 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 11    
	   4 Input   16 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 28    
	   3 Input    5 Bit        Muxes := 3     
	   4 Input    4 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	  32 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 11    
	   2 Input    1 Bit        Muxes := 9     
	  32 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP mul/out0, operation Mode is: A*B.
DSP Report: operator mul/out0 is absorbed into DSP mul/out0.
DSP Report: Generating DSP div/r1, operation Mode is: A*B.
DSP Report: operator div/r1 is absorbed into DSP div/r1.
DSP Report: Generating DSP checker/test_alu/mul/out0, operation Mode is: A2*B2.
DSP Report: register checker/M_register_b_q_reg is absorbed into DSP checker/test_alu/mul/out0.
DSP Report: register checker/M_register_a_q_reg is absorbed into DSP checker/test_alu/mul/out0.
DSP Report: operator checker/test_alu/mul/out0 is absorbed into DSP checker/test_alu/mul/out0.
DSP Report: Generating DSP checker/test_alu/div/r1, operation Mode is: A2*B.
DSP Report: register checker/M_register_b_q_reg is absorbed into DSP checker/test_alu/div/r1.
DSP Report: operator checker/test_alu/div/r1 is absorbed into DSP checker/test_alu/div/r1.
WARNING: [Synth 8-3917] design au_top_0 has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[0] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[21] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[7] driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:38 ; elapsed = 00:01:40 . Memory (MB): peak = 1235.152 ; gain = 1.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-------------+----------------------+---------------+----------------+
|Module Name  | RTL Object           | Depth x Width | Implemented As | 
+-------------+----------------------+---------------+----------------+
|auto_check_3 | M_register_address_d | 32x5          | LUT            | 
|au_top_0     | M_register_address_d | 32x5          | LUT            | 
+-------------+----------------------+---------------+----------------+


DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|multiply_18 | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|divide2_19  | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|au_top_0    | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|au_top_0    | A2*B        | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:02 ; elapsed = 00:02:05 . Memory (MB): peak = 1244.500 ; gain = 10.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:08 ; elapsed = 00:02:10 . Memory (MB): peak = 1301.188 ; gain = 67.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:09 ; elapsed = 00:02:11 . Memory (MB): peak = 1301.188 ; gain = 67.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:13 ; elapsed = 00:02:15 . Memory (MB): peak = 1311.895 ; gain = 78.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:13 ; elapsed = 00:02:15 . Memory (MB): peak = 1311.895 ; gain = 78.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:13 ; elapsed = 00:02:16 . Memory (MB): peak = 1311.895 ; gain = 78.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:13 ; elapsed = 00:02:16 . Memory (MB): peak = 1311.895 ; gain = 78.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:13 ; elapsed = 00:02:16 . Memory (MB): peak = 1311.895 ; gain = 78.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:13 ; elapsed = 00:02:16 . Memory (MB): peak = 1311.895 ; gain = 78.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |   270|
|3     |DSP48E1 |     4|
|6     |LUT1    |   109|
|7     |LUT2    |   155|
|8     |LUT3    |   572|
|9     |LUT4    |    56|
|10    |LUT5    |   138|
|11    |LUT6    |   720|
|12    |MUXF7   |    45|
|13    |MUXF8   |    21|
|14    |FDRE    |   145|
|15    |FDSE    |     4|
|16    |IBUF    |    28|
|17    |OBUF    |    45|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:13 ; elapsed = 00:02:16 . Memory (MB): peak = 1311.895 ; gain = 78.312
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:55 ; elapsed = 00:02:09 . Memory (MB): peak = 1311.895 ; gain = 76.742
Synthesis Optimization Complete : Time (s): cpu = 00:02:13 ; elapsed = 00:02:16 . Memory (MB): peak = 1311.895 ; gain = 78.312
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1323.965 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 340 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1327.617 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: d783fc57
INFO: [Common 17-83] Releasing license: Synthesis
62 Infos, 25 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:23 ; elapsed = 00:02:27 . Memory (MB): peak = 1327.617 ; gain = 94.035
INFO: [Common 17-1381] The checkpoint 'D:/Term 4/50.002 Computation Structures/FPGA_final/ALU/work/vivado/ALU/ALU.runs/synth_1/au_top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_synth.rpt -pb au_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar 16 01:23:58 2022...
