# 
# Synthesis run script generated by Vivado
# 

create_project -in_memory -part xc7z010clg225-1

set_param project.singleFileAddWarning.threshold 0
set_param project.compositeFile.enableAutoGeneration 0
set_param synth.vivado.isSynthRun true
set_msg_config -source 4 -id {IP_Flow 19-2162} -severity warning -new_severity info
set_property webtalk.parent_dir /home/jalop17/01-scripts/02-HDL/BLDC-motor-controller/BLDC-motor-controller.cache/wt [current_project]
set_property parent.project_path /home/jalop17/01-scripts/02-HDL/BLDC-motor-controller/BLDC-motor-controller.xpr [current_project]
set_property default_lib xil_defaultlib [current_project]
set_property target_language VHDL [current_project]
set_property board_part trenz.biz:te0726_m:part0:3.1 [current_project]
set_property ip_output_repo /home/jalop17/01-scripts/02-HDL/BLDC-motor-controller/BLDC-motor-controller.cache/ip [current_project]
set_property ip_cache_permissions {read write} [current_project]
read_vhdl -library xil_defaultlib /home/jalop17/01-scripts/02-HDL/BLDC-motor-controller/BLDC-motor-controller.srcs/sources_1/bd/BLDC_design/hdl/BLDC_design_wrapper.vhd
add_files /home/jalop17/01-scripts/02-HDL/BLDC-motor-controller/BLDC-motor-controller.srcs/sources_1/bd/BLDC_design/BLDC_design.bd
set_property used_in_implementation false [get_files -all /home/jalop17/01-scripts/02-HDL/BLDC-motor-controller/BLDC-motor-controller.srcs/sources_1/bd/BLDC_design/ip/BLDC_design_processing_system7_0_0/BLDC_design_processing_system7_0_0.xdc]
set_property used_in_implementation false [get_files -all /home/jalop17/01-scripts/02-HDL/BLDC-motor-controller/BLDC-motor-controller.srcs/sources_1/bd/BLDC_design/BLDC_design_ooc.xdc]
set_property is_locked true [get_files /home/jalop17/01-scripts/02-HDL/BLDC-motor-controller/BLDC-motor-controller.srcs/sources_1/bd/BLDC_design/BLDC_design.bd]

# Mark all dcp files as not used in implementation to prevent them from being
# stitched into the results of this synthesis run. Any black boxes in the
# design are intentionally left as such for best results. Dcp files will be
# stitched into the design at a later time, either when this synthesis run is
# opened, or when it is stitched into a dependent implementation run.
foreach dcp [get_files -quiet -all -filter file_type=="Design\ Checkpoint"] {
  set_property used_in_implementation false $dcp
}
read_xdc dont_touch.xdc
set_property used_in_implementation false [get_files dont_touch.xdc]

synth_design -top BLDC_design_wrapper -part xc7z010clg225-1


write_checkpoint -force -noxdef BLDC_design_wrapper.dcp

catch { report_utilization -file BLDC_design_wrapper_utilization_synth.rpt -pb BLDC_design_wrapper_utilization_synth.pb }
