{
   ExpandedHierarchyInLayout: "",
   comment_0: "I2S RTL Driver.  Drives PMOD pins connected to PMOD I2S Codec module.
Data_accepted triggers each rising edge of LRCLK (48kHz) to signal to the
fifo that it is ready for more data.",
   comment_1: "PWM Module to drive RGB LEDS on board.",
   comment_10: "GPIO to read out the capacity 
state of the DMA FIFO",
   comment_2: "GPIO to allow the Zynq to create interrupts
 to the MicroBlaze to trigger playback events.",
   comment_3: "Block RAM (128KB) for MicroBlaze.",
   comment_4: "Block RAM (32KB) for audio DMA",
   comment_6: "Direct Memory Access module.
Provides direct memory read-out streaming
to FIFO buffer from DMA BRAM.",
   comment_7: "DMA FIFO Buffer.
Provides AXI Stream data buffering.
The data_count output provides a count of
how many bytes are in the buffer currently.",
   comment_8: "Example Shared BRAM (8KB).
Addressable by both the MB and the Zynq.
Not used in the example design.
Could be used for a mailbox type protocol.",
   comment_9: "ADC Module for reading out various voltages.
Used by petalinux kernel for performance monitorring.",
   commentid: "comment_0|comment_1|comment_2|comment_3|comment_4|comment_6|comment_7|comment_8|comment_9|comment_10|comment_10|",
   font_comment_0: "14",
   font_comment_1: "14",
   font_comment_10: "14",
   font_comment_2: "14",
   font_comment_3: "14",
   font_comment_4: "14",
   font_comment_6: "14",
   font_comment_7: "14",
   font_comment_8: "14",
   font_comment_9: "14",
   guistr: "# # String gsaved with Nlview 6.6.11  2017-06-12 bk=1.3860 VDI=40 GEI=35 GUI=JA:1.6
#  -string -flagsOSRD
preplace port DDR -pg 1 -y 1160 -defaultsOSRD
preplace port vaux0 -pg 1 -y 1520 -defaultsOSRD
preplace port vaux1 -pg 1 -y 1540 -defaultsOSRD
preplace port vaux12 -pg 1 -y 1640 -defaultsOSRD
preplace port ja0 -pg 1 -y 1290 -defaultsOSRD
preplace port vaux13 -pg 1 -y 1660 -defaultsOSRD
preplace port vaux5 -pg 1 -y 1560 -defaultsOSRD
preplace port FIXED_IO -pg 1 -y 1050 -defaultsOSRD
preplace port ja1 -pg 1 -y 1250 -defaultsOSRD
preplace port vaux6 -pg 1 -y 1580 -defaultsOSRD
preplace port ja2 -pg 1 -y 1270 -defaultsOSRD
preplace port vp_vn -pg 1 -y 1500 -defaultsOSRD
preplace port vaux15 -pg 1 -y 1680 -defaultsOSRD
preplace port ja3 -pg 1 -y 1230 -defaultsOSRD
preplace port vaux8 -pg 1 -y 1600 -defaultsOSRD
preplace port vaux9 -pg 1 -y 1620 -defaultsOSRD
preplace portBus rgb_led -pg 1 -y 910 -defaultsOSRD
preplace inst axis_broadcaster_0 -pg 1 -lvl 7 -y 430 -defaultsOSRD
preplace inst AXIS_AES_CTR_0 -pg 1 -lvl 7 -y 290 -defaultsOSRD
preplace inst share_blk_mem_gen_1 -pg 1 -lvl 9 -y 920 -defaultsOSRD
preplace inst mb_dma_axi_bram_ctrl_0 -pg 1 -lvl 6 -y 540 -defaultsOSRD
preplace inst axi_gpio_fifo_rng_0 -pg 1 -lvl 6 -y 1210 -defaultsOSRD
preplace inst axi_dma_0 -pg 1 -lvl 6 -y 680 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 3 -y 1140 -defaultsOSRD
preplace inst mb_axi_mem_interconnect_0 -pg 1 -lvl 4 -y 770 -defaultsOSRD
preplace inst i2s_output_1 -pg 1 -lvl 10 -y 1250 -defaultsOSRD
preplace inst axi_intc_0 -pg 1 -lvl 2 -y 640 -defaultsOSRD
preplace inst xlconstant_1 -pg 1 -lvl 3 -y 1230 -defaultsOSRD
preplace inst xadc_wiz_0 -pg 1 -lvl 8 -y 1600 -defaultsOSRD
preplace inst rgb_PWM_0 -pg 1 -lvl 10 -y 910 -defaultsOSRD
preplace inst ps7_int_axi_gpio_0 -pg 1 -lvl 8 -y 1120 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 6 -y 1370 -defaultsOSRD
preplace inst dma_axi_bram_ctrl_1 -pg 1 -lvl 7 -y 690 -defaultsOSRD
preplace inst data_lmb_v10_1 -pg 1 -lvl 4 -y 380 -defaultsOSRD
preplace inst mdm_0 -pg 1 -lvl 2 -y 460 -defaultsOSRD
preplace inst blk_mem_gen_0 -pg 1 -lvl 7 -y 80 -defaultsOSRD
preplace inst xlconcat_2 -pg 1 -lvl 4 -y 1140 -defaultsOSRD
preplace inst data_lmb_bram_if_cntlr_1 -pg 1 -lvl 6 -y 400 -defaultsOSRD
preplace inst ins_lmb_v10_0 -pg 1 -lvl 4 -y 250 -defaultsOSRD
preplace inst ins_lmb_bram_if_cntlr_0 -pg 1 -lvl 6 -y 70 -defaultsOSRD
preplace inst trng_module_0 -pg 1 -lvl 5 -y 1260 -defaultsOSRD
preplace inst system_ila_0 -pg 1 -lvl 8 -y 730 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 7 -y 1090 -defaultsOSRD
preplace inst microblaze_0 -pg 1 -lvl 3 -y 500 -defaultsOSRD
preplace inst share_axi_bram_ctrl_0 -pg 1 -lvl 6 -y 1070 -defaultsOSRD
preplace inst dma_blk_mem_gen_1 -pg 1 -lvl 8 -y 590 -defaultsOSRD
preplace inst share_axi_bram_ctrl_1 -pg 1 -lvl 8 -y 970 -defaultsOSRD
preplace inst rst_ps7_0_100M -pg 1 -lvl 1 -y 710 -defaultsOSRD
preplace inst clk_wiz_25M -pg 1 -lvl 4 -y 1270 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 6 -y 890 -defaultsOSRD
preplace inst axis_data_fifo_0 -pg 1 -lvl 7 -y 1370 -defaultsOSRD
preplace netloc rgb_PWM_0_pwm 1 10 1 NJ
preplace netloc axi_bram_ctrl_0_BRAM_PORTA1 1 6 3 2320 900 NJ 900 3330J
preplace netloc microblaze_0_DLMB 1 3 1 1140
preplace netloc Vaux1_0_1 1 0 8 NJ 1540 NJ 1540 NJ 1540 NJ 1540 NJ 1540 NJ 1540 NJ 1540 NJ
preplace netloc Vaux12_0_1 1 0 8 NJ 1640 NJ 1640 NJ 1640 NJ 1640 NJ 1640 NJ 1640 NJ 1640 NJ
preplace netloc i2s_output_1_i2s_sclk 1 10 1 NJ
preplace netloc Vaux5_0_1 1 0 8 NJ 1560 NJ 1560 NJ 1560 NJ 1560 NJ 1560 NJ 1560 NJ 1560 NJ
preplace netloc processing_system7_0_FIXED_IO 1 6 5 NJ 840 2850J 850 NJ 850 3610J 840 3960J
preplace netloc rst_ps7_0_100M_peripheral_aresetn 1 1 9 250 560 610J 590 1110 450 N 450 1870 470 2360 760 2840 860 NJ 860 3590J
preplace netloc mdm_0_Debug_SYS_Rst 1 0 3 -130 800 NJ 800 590
preplace netloc xlconcat_2_dout 1 4 2 1490 920 N
preplace netloc axis_data_fifo_0_m_axis_tdata 1 7 3 2870J 1270 NJ 1270 3620
preplace netloc axi_bram_ctrl_1_BRAM_PORTA1 1 8 1 3330
preplace netloc i2s_output_1_i2s_sd 1 10 1 NJ
preplace netloc ps7_0_axi_periph_M02_AXI 1 7 1 N
preplace netloc mb_dma_axi_bram_ctrl_0_BRAM_PORTA 1 6 2 N 540 2860J
preplace netloc mb_axi_mem_interconnect_0_M02_AXI 1 4 2 1480 520 N
preplace netloc axi_dma_0_M_AXIS_MM2S1 1 6 1 2320
preplace netloc mb_axi_mem_interconnect_0_M05_AXI 1 4 2 N 800 1850
preplace netloc microblaze_0_M_AXI_DP 1 3 1 N
preplace netloc i2s_output_1_i2s_lrclk 1 10 1 NJ
preplace netloc ps7_0_axi_periph_M03_AXI 1 7 1 2830
preplace netloc data_lmb_bram_if_cntlr_1_BRAM_PORT 1 6 1 2320
preplace netloc mb_axi_mem_interconnect_0_M04_AXI 1 4 6 1510 770 NJ 770 NJ 770 2830J 820 NJ 820 3620J
preplace netloc processing_system7_0_DDR 1 6 5 NJ 820 2810J 830 NJ 830 NJ 830 3970J
preplace netloc S01_AXI_1 1 3 1 N
preplace netloc Vaux0_0_1 1 0 8 -140J 1480 NJ 1480 NJ 1480 NJ 1480 NJ 1480 NJ 1480 NJ 1480 2820J
preplace netloc Vaux9_0_1 1 0 8 NJ 1620 NJ 1620 NJ 1620 NJ 1620 NJ 1620 NJ 1620 NJ 1620 NJ
preplace netloc clk_wiz_25M_locked 1 4 2 1500 1190 1850
preplace netloc axis_data_fifo_0_axis_data_count 1 6 2 2320 1270 2860
preplace netloc xlconstant_1_dout 1 3 1 1180J
preplace netloc trng_module_0_randout 1 5 2 1830J 1470 2300
preplace netloc rst_ps7_0_100M_bus_struct_reset 1 1 5 230J 740 NJ 740 1150 170 N 170 1900
preplace netloc ps7_0_axi_periph_M00_AXI 1 1 7 280 160 NJ 160 NJ 160 NJ 160 NJ 160 NJ 160 2820
preplace netloc axi_dma_0_M_AXIS_MM2S 1 6 2 2370 620 2880
preplace netloc mb_axi_mem_interconnect_0_M03_AXI 1 4 2 N 760 1860
preplace netloc mb_axi_mem_interconnect_0_M06_AXI 1 1 4 270 150 NJ 150 NJ 150 1470
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 7 -140 1350 NJ 1350 NJ 1350 NJ 1350 N 1350 1880 1460 2310
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 6 1 2360
preplace netloc ps7_0_axi_periph_M01_AXI 1 7 1 2850
preplace netloc mdm_0_MBDEBUG_0 1 2 1 630
preplace netloc axi_dma_0_M_AXI_MM2S 1 6 1 2350
preplace netloc Conn 1 4 2 1500 50 N
preplace netloc i2s_output_1_data_accepted 1 7 4 NJ 1340 NJ 1340 NJ 1340 3960
preplace netloc mb_axi_mem_interconnect_0_M00_AXI 1 4 2 N 700 1880
preplace netloc rst_ps7_0_100M_interconnect_aresetn 1 1 6 NJ 730 630J 600 1120 180 NJ 180 N 180 2330
preplace netloc mb_axi_mem_interconnect_0_M07_AXI 1 4 3 1500 280 N 280 N
preplace netloc axis_broadcaster_0_M00_AXIS 1 6 2 2340 210 2810
preplace netloc processing_system7_0_FCLK_CLK0 1 0 10 -140 620 260 550 630 580 1170 1210 1480 1180 1890 300 2340 780 2880 840 NJ 840 3600J
preplace netloc microblaze_0_ILMB 1 3 1 1130
preplace netloc Vp_Vn_0_1 1 0 8 NJ 1500 NJ 1500 NJ 1500 NJ 1500 NJ 1500 NJ 1500 NJ 1500 NJ
preplace netloc Vaux13_0_1 1 0 8 NJ 1660 NJ 1660 NJ 1660 NJ 1660 NJ 1660 NJ 1660 NJ 1660 NJ
preplace netloc dma_axi_bram_ctrl_1_BRAM_PORTA 1 7 1 2860
preplace netloc xadc_wiz_0_ip2intc_irpt 1 3 6 1190 1520 NJ 1520 NJ 1520 NJ 1520 2810J 1430 3330
preplace netloc mdm_0_M_AXI 1 2 2 NJ 420 1160
preplace netloc Conn1 1 4 2 N 380 N
preplace netloc clk_wiz_0_clk_out1 1 4 6 1510 1210 1840 1490 2370 1470 2890J 1410 NJ 1410 3600
preplace netloc Vaux8_0_1 1 0 8 NJ 1600 NJ 1600 NJ 1600 NJ 1600 NJ 1600 NJ 1600 NJ 1600 NJ
preplace netloc mb_axi_mem_interconnect_0_M01_AXI 1 4 2 1490 650 N
preplace netloc processing_system7_0_M_AXI_GP0 1 6 1 2350
preplace netloc xlconstant_0_dout 1 3 1 NJ
preplace netloc rst_ps7_0_100M_mb_reset 1 1 2 240 720 620J
preplace netloc AXIS_AES_CTR_0_AXIS_OUTPUT 1 7 1 2900
preplace netloc axi_gpio_0_gpio_io_o 1 1 8 280 1510 NJ 1510 NJ 1510 NJ 1510 NJ 1510 NJ 1510 2900J 1420 3330
preplace netloc Vaux6_0_1 1 0 8 NJ 1580 NJ 1580 NJ 1580 NJ 1580 NJ 1580 NJ 1580 NJ 1580 NJ
preplace netloc ins_lmb_bram_if_cntlr_0_BRAM_PORT 1 6 1 N
preplace netloc i2s_output_1_i2s_mclk 1 10 1 NJ
preplace netloc Vaux15_0_1 1 0 8 NJ 1680 NJ 1680 NJ 1680 NJ 1680 NJ 1680 NJ 1680 NJ 1680 NJ
preplace netloc axi_intc_0_interrupt 1 2 1 600
preplace cgraphic comment_3 place top 2208 74 textcolor 4 linecolor 3
preplace cgraphic comment_2 place top 240 161 textcolor 4 linecolor 3
preplace cgraphic comment_1 place right -517 823 textcolor 4 linecolor 3
preplace cgraphic comment_0 place bot 2950 -218 textcolor 4 linecolor 3
preplace cgraphic comment_7 place bot 2054 -348 textcolor 4 linecolor 3
preplace cgraphic comment_6 place top 1695 390 textcolor 4 linecolor 3
preplace cgraphic comment_4 place top 2616 352 textcolor 4 linecolor 3
preplace cgraphic comment_10 place top 823 127 textcolor 4 linecolor 3
preplace cgraphic comment_9 place left 653 1452 textcolor 4 linecolor 3
preplace cgraphic comment_8 place right -1038 956 textcolor 4 linecolor 3
levelinfo -pg 1 -160 50 440 870 1330 1730 2100 2640 3170 3460 3790 4000 -top -90 -bot 1770
",
   linktoobj_comment_0: "",
   linktoobj_comment_1: "",
   linktoobj_comment_10: "",
   linktoobj_comment_2: "",
   linktoobj_comment_3: "",
   linktoobj_comment_4: "",
   linktoobj_comment_6: "",
   linktoobj_comment_7: "",
   linktoobj_comment_8: "",
   linktoobj_comment_9: "",
   linktotype_comment_0: "bd_design",
   linktotype_comment_1: "bd_design",
   linktotype_comment_10: "bd_design",
   linktotype_comment_2: "bd_design",
   linktotype_comment_3: "bd_design",
   linktotype_comment_4: "bd_design",
   linktotype_comment_6: "bd_design",
   linktotype_comment_7: "bd_design",
   linktotype_comment_8: "bd_design",
   linktotype_comment_9: "bd_design",
}
{
   da_axi4_cnt: "2",
}
{
   /comment_0: "comment_0",
   /comment_1: "comment_1",
   /comment_10: "comment_2",
   /comment_2: "comment_3",
   /comment_3: "comment_4",
   /comment_4: "comment_10",
   /comment_5: "comment_6",
   /comment_6: "comment_7",
   /comment_7: "comment_8",
   /comment_8: "comment_9",
   /comment_9: "comment_10",
}