
reynolds-switch.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005668  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000104  08005728  08005728  00015728  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800582c  0800582c  0002006c  2**0
                  CONTENTS
  4 .ARM          00000000  0800582c  0800582c  0002006c  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800582c  0800582c  0002006c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800582c  0800582c  0001582c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005830  08005830  00015830  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000006c  20000000  08005834  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000948  20000070  080058a0  00020070  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200009b8  080058a0  000209b8  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002006c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020094  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000db5c  00000000  00000000  000200d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000255a  00000000  00000000  0002dc33  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000e10  00000000  00000000  00030190  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000abd  00000000  00000000  00030fa0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000144c4  00000000  00000000  00031a5d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001051a  00000000  00000000  00045f21  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0007c1ed  00000000  00000000  0005643b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00003594  00000000  00000000  000d2628  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006f  00000000  00000000  000d5bbc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000070 	.word	0x20000070
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08005710 	.word	0x08005710

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000074 	.word	0x20000074
 8000104:	08005710 	.word	0x08005710

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <button_setup>:

#include "button.h"


uint8_t button_setup(button_t *button, button_gpio_t hardware_input)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	b084      	sub	sp, #16
 8000224:	af00      	add	r7, sp, #0
 8000226:	60f8      	str	r0, [r7, #12]
 8000228:	1d3b      	adds	r3, r7, #4
 800022a:	6019      	str	r1, [r3, #0]
 800022c:	605a      	str	r2, [r3, #4]

	button->hardware_input = hardware_input;
 800022e:	68fb      	ldr	r3, [r7, #12]
 8000230:	1d3a      	adds	r2, r7, #4
 8000232:	3304      	adds	r3, #4
 8000234:	ca03      	ldmia	r2!, {r0, r1}
 8000236:	c303      	stmia	r3!, {r0, r1}
	button->edge = BUTTON_EDGE_NOT_DETECTED;
 8000238:	68fb      	ldr	r3, [r7, #12]
 800023a:	2200      	movs	r2, #0
 800023c:	705a      	strb	r2, [r3, #1]
	button->edge_attended = BUTTON_ISR_ATTENDED;
 800023e:	68fb      	ldr	r3, [r7, #12]
 8000240:	2200      	movs	r2, #0
 8000242:	70da      	strb	r2, [r3, #3]
	button->debounce_fsm_state = BUTTON_DEBOUNCE_IDLE;
 8000244:	68fb      	ldr	r3, [r7, #12]
 8000246:	2200      	movs	r2, #0
 8000248:	731a      	strb	r2, [r3, #12]
	button->debounce_lock = BUTTON_DEBOUNCE_LOCK_OFF;
 800024a:	68fb      	ldr	r3, [r7, #12]
 800024c:	2201      	movs	r2, #1
 800024e:	735a      	strb	r2, [r3, #13]
	button->debounce_idx = 0;
 8000250:	68fb      	ldr	r3, [r7, #12]
 8000252:	2200      	movs	r2, #0
 8000254:	611a      	str	r2, [r3, #16]
	button->debounce_count_limit = 1;
 8000256:	68fb      	ldr	r3, [r7, #12]
 8000258:	2201      	movs	r2, #1
 800025a:	615a      	str	r2, [r3, #20]
	button->push_status = BUTTON_PUSH_OFF;//For push button only
 800025c:	68fb      	ldr	r3, [r7, #12]
 800025e:	2200      	movs	r2, #0
 8000260:	709a      	strb	r2, [r3, #2]

	return 0;
 8000262:	2300      	movs	r3, #0

}
 8000264:	0018      	movs	r0, r3
 8000266:	46bd      	mov	sp, r7
 8000268:	b004      	add	sp, #16
 800026a:	bd80      	pop	{r7, pc}

0800026c <button_debounce_fsm>:


uint8_t button_debounce_fsm(button_t *button)
{
 800026c:	b580      	push	{r7, lr}
 800026e:	b088      	sub	sp, #32
 8000270:	af00      	add	r7, sp, #0
 8000272:	6078      	str	r0, [r7, #4]
	button_debounce_state_fsm_t debounce_fsm_state = button->debounce_fsm_state;
 8000274:	211f      	movs	r1, #31
 8000276:	187b      	adds	r3, r7, r1
 8000278:	687a      	ldr	r2, [r7, #4]
 800027a:	7b12      	ldrb	r2, [r2, #12]
 800027c:	701a      	strb	r2, [r3, #0]
	button_edge_t edge = button->edge;
 800027e:	2317      	movs	r3, #23
 8000280:	18fb      	adds	r3, r7, r3
 8000282:	687a      	ldr	r2, [r7, #4]
 8000284:	7852      	ldrb	r2, [r2, #1]
 8000286:	701a      	strb	r2, [r3, #0]
	uint32_t debounce_idx = button->debounce_idx;
 8000288:	687b      	ldr	r3, [r7, #4]
 800028a:	691b      	ldr	r3, [r3, #16]
 800028c:	61bb      	str	r3, [r7, #24]
	uint32_t debounce_count_limit = button->debounce_count_limit;
 800028e:	687b      	ldr	r3, [r7, #4]
 8000290:	695b      	ldr	r3, [r3, #20]
 8000292:	613b      	str	r3, [r7, #16]
	button_status_t button_status;

	switch(debounce_fsm_state)
 8000294:	187b      	adds	r3, r7, r1
 8000296:	781b      	ldrb	r3, [r3, #0]
 8000298:	2b02      	cmp	r3, #2
 800029a:	d022      	beq.n	80002e2 <button_debounce_fsm+0x76>
 800029c:	dc36      	bgt.n	800030c <button_debounce_fsm+0xa0>
 800029e:	2b00      	cmp	r3, #0
 80002a0:	d002      	beq.n	80002a8 <button_debounce_fsm+0x3c>
 80002a2:	2b01      	cmp	r3, #1
 80002a4:	d011      	beq.n	80002ca <button_debounce_fsm+0x5e>
 80002a6:	e031      	b.n	800030c <button_debounce_fsm+0xa0>
	{
		case BUTTON_DEBOUNCE_IDLE:

			if(button->debounce_lock == BUTTON_DEBOUNCE_LOCK_ON)
 80002a8:	687b      	ldr	r3, [r7, #4]
 80002aa:	7b5b      	ldrb	r3, [r3, #13]
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d132      	bne.n	8000316 <button_debounce_fsm+0xaa>
			{
				if(debounce_count_limit == 0)
 80002b0:	693b      	ldr	r3, [r7, #16]
 80002b2:	2b00      	cmp	r3, #0
 80002b4:	d104      	bne.n	80002c0 <button_debounce_fsm+0x54>
				{
					debounce_fsm_state = BUTTON_DEBOUNCE_CLEAR_LOCK;
 80002b6:	231f      	movs	r3, #31
 80002b8:	18fb      	adds	r3, r7, r3
 80002ba:	2202      	movs	r2, #2
 80002bc:	701a      	strb	r2, [r3, #0]
				else
				{
					debounce_fsm_state = BUTTON_DEBOUNCE_WAIT;
				}
			}
			break;
 80002be:	e02a      	b.n	8000316 <button_debounce_fsm+0xaa>
					debounce_fsm_state = BUTTON_DEBOUNCE_WAIT;
 80002c0:	231f      	movs	r3, #31
 80002c2:	18fb      	adds	r3, r7, r3
 80002c4:	2201      	movs	r2, #1
 80002c6:	701a      	strb	r2, [r3, #0]
			break;
 80002c8:	e025      	b.n	8000316 <button_debounce_fsm+0xaa>
		case BUTTON_DEBOUNCE_WAIT:

			if(debounce_idx >= debounce_count_limit)
 80002ca:	69ba      	ldr	r2, [r7, #24]
 80002cc:	693b      	ldr	r3, [r7, #16]
 80002ce:	429a      	cmp	r2, r3
 80002d0:	d303      	bcc.n	80002da <button_debounce_fsm+0x6e>
			{
				debounce_fsm_state = BUTTON_DEBOUNCE_CLEAR_LOCK;
 80002d2:	231f      	movs	r3, #31
 80002d4:	18fb      	adds	r3, r7, r3
 80002d6:	2202      	movs	r2, #2
 80002d8:	701a      	strb	r2, [r3, #0]
			}
			debounce_idx++;
 80002da:	69bb      	ldr	r3, [r7, #24]
 80002dc:	3301      	adds	r3, #1
 80002de:	61bb      	str	r3, [r7, #24]

			break;
 80002e0:	e01a      	b.n	8000318 <button_debounce_fsm+0xac>
		case BUTTON_DEBOUNCE_CLEAR_LOCK:

			button->edge_attended = BUTTON_ISR_UNATTENDED;
 80002e2:	687b      	ldr	r3, [r7, #4]
 80002e4:	2202      	movs	r2, #2
 80002e6:	70da      	strb	r2, [r3, #3]
			button->debounce_idx = 0;
 80002e8:	687b      	ldr	r3, [r7, #4]
 80002ea:	2200      	movs	r2, #0
 80002ec:	611a      	str	r2, [r3, #16]
			button->debounce_lock = BUTTON_DEBOUNCE_LOCK_OFF;
 80002ee:	687b      	ldr	r3, [r7, #4]
 80002f0:	2201      	movs	r2, #1
 80002f2:	735a      	strb	r2, [r3, #13]
			button_get_status(button, &button_status);
 80002f4:	230f      	movs	r3, #15
 80002f6:	18fa      	adds	r2, r7, r3
 80002f8:	687b      	ldr	r3, [r7, #4]
 80002fa:	0011      	movs	r1, r2
 80002fc:	0018      	movs	r0, r3
 80002fe:	f000 f843 	bl	8000388 <button_get_status>

			debounce_fsm_state = BUTTON_DEBOUNCE_IDLE;
 8000302:	231f      	movs	r3, #31
 8000304:	18fb      	adds	r3, r7, r3
 8000306:	2200      	movs	r2, #0
 8000308:	701a      	strb	r2, [r3, #0]

			break;
 800030a:	e005      	b.n	8000318 <button_debounce_fsm+0xac>
		default:
			debounce_fsm_state = BUTTON_DEBOUNCE_IDLE;
 800030c:	231f      	movs	r3, #31
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	2200      	movs	r2, #0
 8000312:	701a      	strb	r2, [r3, #0]
			break;
 8000314:	e000      	b.n	8000318 <button_debounce_fsm+0xac>
			break;
 8000316:	46c0      	nop			; (mov r8, r8)
	}

	button->debounce_fsm_state = debounce_fsm_state;
 8000318:	687b      	ldr	r3, [r7, #4]
 800031a:	221f      	movs	r2, #31
 800031c:	18ba      	adds	r2, r7, r2
 800031e:	7812      	ldrb	r2, [r2, #0]
 8000320:	731a      	strb	r2, [r3, #12]
	button->edge = edge;
 8000322:	687b      	ldr	r3, [r7, #4]
 8000324:	2217      	movs	r2, #23
 8000326:	18ba      	adds	r2, r7, r2
 8000328:	7812      	ldrb	r2, [r2, #0]
 800032a:	705a      	strb	r2, [r3, #1]
	button->debounce_idx = debounce_idx;
 800032c:	687b      	ldr	r3, [r7, #4]
 800032e:	69ba      	ldr	r2, [r7, #24]
 8000330:	611a      	str	r2, [r3, #16]

	return 0;
 8000332:	2300      	movs	r3, #0
}
 8000334:	0018      	movs	r0, r3
 8000336:	46bd      	mov	sp, r7
 8000338:	b008      	add	sp, #32
 800033a:	bd80      	pop	{r7, pc}

0800033c <button_positive_edge_detected>:

}


uint8_t button_positive_edge_detected(button_t *button)
{
 800033c:	b580      	push	{r7, lr}
 800033e:	b082      	sub	sp, #8
 8000340:	af00      	add	r7, sp, #0
 8000342:	6078      	str	r0, [r7, #4]

	if(button->debounce_lock == BUTTON_DEBOUNCE_LOCK_OFF)
 8000344:	687b      	ldr	r3, [r7, #4]
 8000346:	7b5b      	ldrb	r3, [r3, #13]
 8000348:	2b01      	cmp	r3, #1
 800034a:	d105      	bne.n	8000358 <button_positive_edge_detected+0x1c>
	{
		button->edge = BUTTON_EDGE_POSITIVE;
 800034c:	687b      	ldr	r3, [r7, #4]
 800034e:	2202      	movs	r2, #2
 8000350:	705a      	strb	r2, [r3, #1]
		button->debounce_lock = BUTTON_DEBOUNCE_LOCK_ON;
 8000352:	687b      	ldr	r3, [r7, #4]
 8000354:	2200      	movs	r2, #0
 8000356:	735a      	strb	r2, [r3, #13]
	}
	return 0;
 8000358:	2300      	movs	r3, #0
}
 800035a:	0018      	movs	r0, r3
 800035c:	46bd      	mov	sp, r7
 800035e:	b002      	add	sp, #8
 8000360:	bd80      	pop	{r7, pc}

08000362 <button_negative_edge_detected>:

uint8_t button_negative_edge_detected(button_t *button)
{
 8000362:	b580      	push	{r7, lr}
 8000364:	b082      	sub	sp, #8
 8000366:	af00      	add	r7, sp, #0
 8000368:	6078      	str	r0, [r7, #4]
	if(button->debounce_lock == BUTTON_DEBOUNCE_LOCK_OFF)
 800036a:	687b      	ldr	r3, [r7, #4]
 800036c:	7b5b      	ldrb	r3, [r3, #13]
 800036e:	2b01      	cmp	r3, #1
 8000370:	d105      	bne.n	800037e <button_negative_edge_detected+0x1c>
	{
		button->edge = BUTTON_EDGE_NEGATIVE;
 8000372:	687b      	ldr	r3, [r7, #4]
 8000374:	2201      	movs	r2, #1
 8000376:	705a      	strb	r2, [r3, #1]
		button->debounce_lock = BUTTON_DEBOUNCE_LOCK_ON;
 8000378:	687b      	ldr	r3, [r7, #4]
 800037a:	2200      	movs	r2, #0
 800037c:	735a      	strb	r2, [r3, #13]
	}
	return 0;
 800037e:	2300      	movs	r3, #0
}
 8000380:	0018      	movs	r0, r3
 8000382:	46bd      	mov	sp, r7
 8000384:	b002      	add	sp, #8
 8000386:	bd80      	pop	{r7, pc}

08000388 <button_get_status>:
	button->edge = BUTTON_EDGE_NOT_DETECTED;
	return 0;
}

uint8_t button_get_status(button_t *button, button_status_t *status)
{
 8000388:	b5b0      	push	{r4, r5, r7, lr}
 800038a:	b084      	sub	sp, #16
 800038c:	af00      	add	r7, sp, #0
 800038e:	6078      	str	r0, [r7, #4]
 8000390:	6039      	str	r1, [r7, #0]
	GPIO_PinState pin_value;
	pin_value = HAL_GPIO_ReadPin(button->hardware_input.port,
 8000392:	687b      	ldr	r3, [r7, #4]
 8000394:	685a      	ldr	r2, [r3, #4]
 8000396:	687b      	ldr	r3, [r7, #4]
 8000398:	891b      	ldrh	r3, [r3, #8]
 800039a:	250f      	movs	r5, #15
 800039c:	197c      	adds	r4, r7, r5
 800039e:	0019      	movs	r1, r3
 80003a0:	0010      	movs	r0, r2
 80003a2:	f003 fc45 	bl	8003c30 <HAL_GPIO_ReadPin>
 80003a6:	0003      	movs	r3, r0
 80003a8:	7023      	strb	r3, [r4, #0]
												button->hardware_input.pin);
	if(pin_value == GPIO_PIN_SET)
 80003aa:	197b      	adds	r3, r7, r5
 80003ac:	781b      	ldrb	r3, [r3, #0]
 80003ae:	2b01      	cmp	r3, #1
 80003b0:	d103      	bne.n	80003ba <button_get_status+0x32>
	{
		button->status = BUTTON_ON;
 80003b2:	687b      	ldr	r3, [r7, #4]
 80003b4:	2201      	movs	r2, #1
 80003b6:	701a      	strb	r2, [r3, #0]
 80003b8:	e002      	b.n	80003c0 <button_get_status+0x38>
	}
	else
	{
		button->status = BUTTON_OFF;
 80003ba:	687b      	ldr	r3, [r7, #4]
 80003bc:	2200      	movs	r2, #0
 80003be:	701a      	strb	r2, [r3, #0]
	}

	*status = button->status;
 80003c0:	687b      	ldr	r3, [r7, #4]
 80003c2:	781a      	ldrb	r2, [r3, #0]
 80003c4:	683b      	ldr	r3, [r7, #0]
 80003c6:	701a      	strb	r2, [r3, #0]

	return 0;
 80003c8:	2300      	movs	r3, #0
}
 80003ca:	0018      	movs	r0, r3
 80003cc:	46bd      	mov	sp, r7
 80003ce:	b004      	add	sp, #16
 80003d0:	bdb0      	pop	{r4, r5, r7, pc}

080003d2 <button_check_isr_request>:


uint8_t button_check_isr_request(button_t button,
									button_isr_status_t *button_isr_status,
									button_edge_t *edge)
{
 80003d2:	b084      	sub	sp, #16
 80003d4:	b5b0      	push	{r4, r5, r7, lr}
 80003d6:	af00      	add	r7, sp, #0
 80003d8:	250c      	movs	r5, #12
 80003da:	1d2c      	adds	r4, r5, #4
 80003dc:	19e4      	adds	r4, r4, r7
 80003de:	6020      	str	r0, [r4, #0]
 80003e0:	6061      	str	r1, [r4, #4]
 80003e2:	60a2      	str	r2, [r4, #8]
 80003e4:	60e3      	str	r3, [r4, #12]
	*button_isr_status = button.edge_attended;
 80003e6:	0029      	movs	r1, r5
 80003e8:	1d0b      	adds	r3, r1, #4
 80003ea:	19db      	adds	r3, r3, r7
 80003ec:	78da      	ldrb	r2, [r3, #3]
 80003ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80003f0:	701a      	strb	r2, [r3, #0]
	*edge = button.edge;
 80003f2:	1d0b      	adds	r3, r1, #4
 80003f4:	19db      	adds	r3, r3, r7
 80003f6:	785a      	ldrb	r2, [r3, #1]
 80003f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80003fa:	701a      	strb	r2, [r3, #0]
	return 0;
 80003fc:	2300      	movs	r3, #0
}
 80003fe:	0018      	movs	r0, r3
 8000400:	46bd      	mov	sp, r7
 8000402:	bcb0      	pop	{r4, r5, r7}
 8000404:	bc08      	pop	{r3}
 8000406:	b004      	add	sp, #16
 8000408:	4718      	bx	r3

0800040a <deadline_timer_setup>:
#include "deadline_timer.h"

//TODO: (High) fix this to include seconds
uint8_t deadline_timer_setup(deadline_timer_t *deadline_timer,
												timer_clock_t deadline)
{
 800040a:	b082      	sub	sp, #8
 800040c:	b5b0      	push	{r4, r5, r7, lr}
 800040e:	b086      	sub	sp, #24
 8000410:	af04      	add	r7, sp, #16
 8000412:	6078      	str	r0, [r7, #4]
 8000414:	2418      	movs	r4, #24
 8000416:	1939      	adds	r1, r7, r4
 8000418:	600a      	str	r2, [r1, #0]
 800041a:	604b      	str	r3, [r1, #4]
	deadline_timer->deadline_expired = TIMER_EXPIRED_FALSE;
 800041c:	687b      	ldr	r3, [r7, #4]
 800041e:	2260      	movs	r2, #96	; 0x60
 8000420:	2100      	movs	r1, #0
 8000422:	5499      	strb	r1, [r3, r2]

	timer_clock_clear(&deadline_timer->time_current);
 8000424:	687b      	ldr	r3, [r7, #4]
 8000426:	0018      	movs	r0, r3
 8000428:	f000 f87a 	bl	8000520 <timer_clock_clear>
	timer_clock_clear(&deadline_timer->time_initial);
 800042c:	687b      	ldr	r3, [r7, #4]
 800042e:	3330      	adds	r3, #48	; 0x30
 8000430:	0018      	movs	r0, r3
 8000432:	f000 f875 	bl	8000520 <timer_clock_clear>
	timer_clock_clear(&deadline_timer->time_goal);
 8000436:	687b      	ldr	r3, [r7, #4]
 8000438:	3348      	adds	r3, #72	; 0x48
 800043a:	0018      	movs	r0, r3
 800043c:	f000 f870 	bl	8000520 <timer_clock_clear>
	timer_clock_set_time(&deadline_timer->deadline, deadline);
 8000440:	687b      	ldr	r3, [r7, #4]
 8000442:	3318      	adds	r3, #24
 8000444:	001d      	movs	r5, r3
 8000446:	193c      	adds	r4, r7, r4
 8000448:	466b      	mov	r3, sp
 800044a:	0018      	movs	r0, r3
 800044c:	0023      	movs	r3, r4
 800044e:	3308      	adds	r3, #8
 8000450:	2210      	movs	r2, #16
 8000452:	0019      	movs	r1, r3
 8000454:	f005 f952 	bl	80056fc <memcpy>
 8000458:	6822      	ldr	r2, [r4, #0]
 800045a:	6863      	ldr	r3, [r4, #4]
 800045c:	0028      	movs	r0, r5
 800045e:	f000 f873 	bl	8000548 <timer_clock_set_time>
	return 0;
 8000462:	2300      	movs	r3, #0

}
 8000464:	0018      	movs	r0, r3
 8000466:	46bd      	mov	sp, r7
 8000468:	b002      	add	sp, #8
 800046a:	bcb0      	pop	{r4, r5, r7}
 800046c:	bc08      	pop	{r3}
 800046e:	b002      	add	sp, #8
 8000470:	4718      	bx	r3

08000472 <deadline_timer_force_expiration>:
	time_current = time_current_2;
}


uint8_t deadline_timer_force_expiration(deadline_timer_t *deadline_timer)
{
 8000472:	b580      	push	{r7, lr}
 8000474:	b082      	sub	sp, #8
 8000476:	af00      	add	r7, sp, #0
 8000478:	6078      	str	r0, [r7, #4]
	deadline_timer->deadline_expired = TIMER_EXPIRED_TRUE;
 800047a:	687b      	ldr	r3, [r7, #4]
 800047c:	2260      	movs	r2, #96	; 0x60
 800047e:	2101      	movs	r1, #1
 8000480:	5499      	strb	r1, [r3, r2]
	return 0;
 8000482:	2300      	movs	r3, #0
}
 8000484:	0018      	movs	r0, r3
 8000486:	46bd      	mov	sp, r7
 8000488:	b002      	add	sp, #8
 800048a:	bd80      	pop	{r7, pc}

0800048c <deadline_timer_check>:
uint8_t deadline_timer_check(deadline_timer_t *deadline_timer,
								deadline_timer_expired_t *deadline_expired)
{
 800048c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800048e:	b087      	sub	sp, #28
 8000490:	af02      	add	r7, sp, #8
 8000492:	6078      	str	r0, [r7, #4]
 8000494:	6039      	str	r1, [r7, #0]
	uint8_t status = 0;
 8000496:	260f      	movs	r6, #15
 8000498:	19bb      	adds	r3, r7, r6
 800049a:	2200      	movs	r2, #0
 800049c:	701a      	strb	r2, [r3, #0]
	//TODO: (High) fix this to include seconds

//	deadline_timer_expired_t deadline_expired_sec = TIMER_EXPIRED_FALSE;
	deadline_timer_expired_t deadline_expired_msec = TIMER_EXPIRED_FALSE;
 800049e:	250e      	movs	r5, #14
 80004a0:	197b      	adds	r3, r7, r5
 80004a2:	2200      	movs	r2, #0
 80004a4:	701a      	strb	r2, [r3, #0]

//	uint32_t time_current = deadline_timer->time_current.msec;
//	uint32_t deadline = deadline_timer->deadline.msec;
//	uint32_t time_initial = deadline_timer->time_initial.msec;

	deadline_timer_compare_check(deadline_timer->time_current.msec,
 80004a6:	687b      	ldr	r3, [r7, #4]
 80004a8:	6898      	ldr	r0, [r3, #8]
 80004aa:	687b      	ldr	r3, [r7, #4]
 80004ac:	6a19      	ldr	r1, [r3, #32]
 80004ae:	687b      	ldr	r3, [r7, #4]
 80004b0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80004b2:	4c0a      	ldr	r4, [pc, #40]	; (80004dc <deadline_timer_check+0x50>)
 80004b4:	197b      	adds	r3, r7, r5
 80004b6:	9300      	str	r3, [sp, #0]
 80004b8:	0023      	movs	r3, r4
 80004ba:	f000 f881 	bl	80005c0 <deadline_timer_compare_check>
											deadline_timer->deadline.msec,
											deadline_timer->time_initial.msec,
											DEADLINE_MAX_MSEC,
											&deadline_expired_msec);

	*deadline_expired = deadline_expired_msec;
 80004be:	197b      	adds	r3, r7, r5
 80004c0:	781a      	ldrb	r2, [r3, #0]
 80004c2:	683b      	ldr	r3, [r7, #0]
 80004c4:	701a      	strb	r2, [r3, #0]
	deadline_timer->deadline_expired = deadline_expired_msec;
 80004c6:	197b      	adds	r3, r7, r5
 80004c8:	7819      	ldrb	r1, [r3, #0]
 80004ca:	687b      	ldr	r3, [r7, #4]
 80004cc:	2260      	movs	r2, #96	; 0x60
 80004ce:	5499      	strb	r1, [r3, r2]
	return status;
 80004d0:	19bb      	adds	r3, r7, r6
 80004d2:	781b      	ldrb	r3, [r3, #0]

}
 80004d4:	0018      	movs	r0, r3
 80004d6:	46bd      	mov	sp, r7
 80004d8:	b005      	add	sp, #20
 80004da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004dc:	3b9aca00 	.word	0x3b9aca00

080004e0 <deadline_timer_count>:

uint8_t deadline_timer_count(deadline_timer_t *deadline_timer)
{
 80004e0:	b580      	push	{r7, lr}
 80004e2:	b082      	sub	sp, #8
 80004e4:	af00      	add	r7, sp, #0
 80004e6:	6078      	str	r0, [r7, #4]
	deadline_timer_increment(&deadline_timer->time_current);
 80004e8:	687b      	ldr	r3, [r7, #4]
 80004ea:	0018      	movs	r0, r3
 80004ec:	f000 f846 	bl	800057c <deadline_timer_increment>
	return 0;
 80004f0:	2300      	movs	r3, #0
}
 80004f2:	0018      	movs	r0, r3
 80004f4:	46bd      	mov	sp, r7
 80004f6:	b002      	add	sp, #8
 80004f8:	bd80      	pop	{r7, pc}

080004fa <deadline_timer_set_initial_time>:

	return 0;
}

uint8_t deadline_timer_set_initial_time(deadline_timer_t *deadline_timer)
{
 80004fa:	b580      	push	{r7, lr}
 80004fc:	b082      	sub	sp, #8
 80004fe:	af00      	add	r7, sp, #0
 8000500:	6078      	str	r0, [r7, #4]
	//memcpy fails after several assignations.
	//copy uint32_t variables directly to avoid a race condition
	deadline_timer->time_initial.counts = deadline_timer->time_current.counts;
 8000502:	687b      	ldr	r3, [r7, #4]
 8000504:	681a      	ldr	r2, [r3, #0]
 8000506:	685b      	ldr	r3, [r3, #4]
 8000508:	6879      	ldr	r1, [r7, #4]
 800050a:	630a      	str	r2, [r1, #48]	; 0x30
 800050c:	634b      	str	r3, [r1, #52]	; 0x34
	deadline_timer->time_initial.msec = deadline_timer->time_current.msec;
 800050e:	687b      	ldr	r3, [r7, #4]
 8000510:	689a      	ldr	r2, [r3, #8]
 8000512:	687b      	ldr	r3, [r7, #4]
 8000514:	639a      	str	r2, [r3, #56]	; 0x38


	return 0;
 8000516:	2300      	movs	r3, #0
}
 8000518:	0018      	movs	r0, r3
 800051a:	46bd      	mov	sp, r7
 800051c:	b002      	add	sp, #8
 800051e:	bd80      	pop	{r7, pc}

08000520 <timer_clock_clear>:
	return 0;
}


uint8_t timer_clock_clear(timer_clock_t *timer)
{
 8000520:	b580      	push	{r7, lr}
 8000522:	b082      	sub	sp, #8
 8000524:	af00      	add	r7, sp, #0
 8000526:	6078      	str	r0, [r7, #4]
	timer->counts = 0;
 8000528:	6879      	ldr	r1, [r7, #4]
 800052a:	2200      	movs	r2, #0
 800052c:	2300      	movs	r3, #0
 800052e:	600a      	str	r2, [r1, #0]
 8000530:	604b      	str	r3, [r1, #4]
	timer->msec = 0;
 8000532:	687b      	ldr	r3, [r7, #4]
 8000534:	2200      	movs	r2, #0
 8000536:	609a      	str	r2, [r3, #8]
	timer->sec = 0;
 8000538:	687b      	ldr	r3, [r7, #4]
 800053a:	2200      	movs	r2, #0
 800053c:	60da      	str	r2, [r3, #12]
	return 0;
 800053e:	2300      	movs	r3, #0
}
 8000540:	0018      	movs	r0, r3
 8000542:	46bd      	mov	sp, r7
 8000544:	b002      	add	sp, #8
 8000546:	bd80      	pop	{r7, pc}

08000548 <timer_clock_set_time>:

uint8_t timer_clock_set_time(timer_clock_t *timer, timer_clock_t new_time)
{
 8000548:	b082      	sub	sp, #8
 800054a:	b580      	push	{r7, lr}
 800054c:	b082      	sub	sp, #8
 800054e:	af00      	add	r7, sp, #0
 8000550:	6078      	str	r0, [r7, #4]
 8000552:	2010      	movs	r0, #16
 8000554:	1839      	adds	r1, r7, r0
 8000556:	600a      	str	r2, [r1, #0]
 8000558:	604b      	str	r3, [r1, #4]
	timer->msec = new_time.msec;
 800055a:	0001      	movs	r1, r0
 800055c:	187b      	adds	r3, r7, r1
 800055e:	689a      	ldr	r2, [r3, #8]
 8000560:	687b      	ldr	r3, [r7, #4]
 8000562:	609a      	str	r2, [r3, #8]
	timer->sec = new_time.sec;
 8000564:	187b      	adds	r3, r7, r1
 8000566:	68da      	ldr	r2, [r3, #12]
 8000568:	687b      	ldr	r3, [r7, #4]
 800056a:	60da      	str	r2, [r3, #12]
	return 0;
 800056c:	2300      	movs	r3, #0
}
 800056e:	0018      	movs	r0, r3
 8000570:	46bd      	mov	sp, r7
 8000572:	b002      	add	sp, #8
 8000574:	bc80      	pop	{r7}
 8000576:	bc08      	pop	{r3}
 8000578:	b002      	add	sp, #8
 800057a:	4718      	bx	r3

0800057c <deadline_timer_increment>:
	sec = timer.sec;
	return 0;
}

uint8_t deadline_timer_increment(timer_clock_t *timer)
{
 800057c:	b580      	push	{r7, lr}
 800057e:	b082      	sub	sp, #8
 8000580:	af00      	add	r7, sp, #0
 8000582:	6078      	str	r0, [r7, #4]

	timer->msec++;
 8000584:	687b      	ldr	r3, [r7, #4]
 8000586:	689b      	ldr	r3, [r3, #8]
 8000588:	1c5a      	adds	r2, r3, #1
 800058a:	687b      	ldr	r3, [r7, #4]
 800058c:	609a      	str	r2, [r3, #8]
	timer->counts++;
 800058e:	687b      	ldr	r3, [r7, #4]
 8000590:	681a      	ldr	r2, [r3, #0]
 8000592:	685b      	ldr	r3, [r3, #4]
 8000594:	2001      	movs	r0, #1
 8000596:	2100      	movs	r1, #0
 8000598:	1812      	adds	r2, r2, r0
 800059a:	414b      	adcs	r3, r1
 800059c:	6879      	ldr	r1, [r7, #4]
 800059e:	600a      	str	r2, [r1, #0]
 80005a0:	604b      	str	r3, [r1, #4]

	if(timer->msec >= DEADLINE_MAX_MSEC )
 80005a2:	687b      	ldr	r3, [r7, #4]
 80005a4:	689b      	ldr	r3, [r3, #8]
 80005a6:	4a05      	ldr	r2, [pc, #20]	; (80005bc <deadline_timer_increment+0x40>)
 80005a8:	4293      	cmp	r3, r2
 80005aa:	d902      	bls.n	80005b2 <deadline_timer_increment+0x36>
	{
//		timer->sec++;
		timer->msec = 0;
 80005ac:	687b      	ldr	r3, [r7, #4]
 80005ae:	2200      	movs	r2, #0
 80005b0:	609a      	str	r2, [r3, #8]
//	if(timer->counts >= (DEADLINE_MAX_COUNT) )
//	{
//		timer->counts = 0;
//	}

	return 0;
 80005b2:	2300      	movs	r3, #0
}
 80005b4:	0018      	movs	r0, r3
 80005b6:	46bd      	mov	sp, r7
 80005b8:	b002      	add	sp, #8
 80005ba:	bd80      	pop	{r7, pc}
 80005bc:	3b9ac9ff 	.word	0x3b9ac9ff

080005c0 <deadline_timer_compare_check>:
uint8_t deadline_timer_compare_check(uint32_t time_current,
								uint32_t deadline,
								uint32_t time_initial,
								uint32_t max_time,
								deadline_timer_expired_t *deadline_expired)
{
 80005c0:	b5b0      	push	{r4, r5, r7, lr}
 80005c2:	b08a      	sub	sp, #40	; 0x28
 80005c4:	af00      	add	r7, sp, #0
 80005c6:	6178      	str	r0, [r7, #20]
 80005c8:	6139      	str	r1, [r7, #16]
 80005ca:	60fa      	str	r2, [r7, #12]
 80005cc:	60bb      	str	r3, [r7, #8]
	uint8_t status = 0;
 80005ce:	2317      	movs	r3, #23
 80005d0:	2208      	movs	r2, #8
 80005d2:	189b      	adds	r3, r3, r2
 80005d4:	19db      	adds	r3, r3, r7
 80005d6:	2200      	movs	r2, #0
 80005d8:	701a      	strb	r2, [r3, #0]
	int64_t remaining = 0;
 80005da:	2200      	movs	r2, #0
 80005dc:	2300      	movs	r3, #0
 80005de:	623a      	str	r2, [r7, #32]
 80005e0:	627b      	str	r3, [r7, #36]	; 0x24
	int32_t deadline_difference = 0;
 80005e2:	2300      	movs	r3, #0
 80005e4:	61bb      	str	r3, [r7, #24]

	remaining = ((int64_t) time_current) - ((int64_t) time_initial);
 80005e6:	697b      	ldr	r3, [r7, #20]
 80005e8:	603b      	str	r3, [r7, #0]
 80005ea:	2300      	movs	r3, #0
 80005ec:	607b      	str	r3, [r7, #4]
 80005ee:	68fb      	ldr	r3, [r7, #12]
 80005f0:	001c      	movs	r4, r3
 80005f2:	2300      	movs	r3, #0
 80005f4:	001d      	movs	r5, r3
 80005f6:	683a      	ldr	r2, [r7, #0]
 80005f8:	687b      	ldr	r3, [r7, #4]
 80005fa:	1b12      	subs	r2, r2, r4
 80005fc:	41ab      	sbcs	r3, r5
 80005fe:	623a      	str	r2, [r7, #32]
 8000600:	627b      	str	r3, [r7, #36]	; 0x24

	if(remaining < 0)
 8000602:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000604:	2b00      	cmp	r3, #0
 8000606:	da07      	bge.n	8000618 <deadline_timer_compare_check+0x58>
	{
		remaining = (max_time - time_initial) + time_current;
 8000608:	68ba      	ldr	r2, [r7, #8]
 800060a:	68fb      	ldr	r3, [r7, #12]
 800060c:	1ad2      	subs	r2, r2, r3
 800060e:	697b      	ldr	r3, [r7, #20]
 8000610:	18d3      	adds	r3, r2, r3
 8000612:	623b      	str	r3, [r7, #32]
 8000614:	2300      	movs	r3, #0
 8000616:	627b      	str	r3, [r7, #36]	; 0x24

	}
	deadline_difference = (uint32_t) remaining;
 8000618:	6a3b      	ldr	r3, [r7, #32]
 800061a:	61bb      	str	r3, [r7, #24]

	if(deadline_difference >= deadline)
 800061c:	69bb      	ldr	r3, [r7, #24]
 800061e:	693a      	ldr	r2, [r7, #16]
 8000620:	429a      	cmp	r2, r3
 8000622:	d803      	bhi.n	800062c <deadline_timer_compare_check+0x6c>
	{
		*deadline_expired = TIMER_EXPIRED_TRUE;
 8000624:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000626:	2201      	movs	r2, #1
 8000628:	701a      	strb	r2, [r3, #0]
 800062a:	e002      	b.n	8000632 <deadline_timer_compare_check+0x72>
	}
	else
	{
		*deadline_expired = TIMER_EXPIRED_FALSE;
 800062c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800062e:	2200      	movs	r2, #0
 8000630:	701a      	strb	r2, [r3, #0]
	}

	return status;
 8000632:	2317      	movs	r3, #23
 8000634:	2208      	movs	r2, #8
 8000636:	189b      	adds	r3, r3, r2
 8000638:	19db      	adds	r3, r3, r7
 800063a:	781b      	ldrb	r3, [r3, #0]
}
 800063c:	0018      	movs	r0, r3
 800063e:	46bd      	mov	sp, r7
 8000640:	b00a      	add	sp, #40	; 0x28
 8000642:	bdb0      	pop	{r4, r5, r7, pc}

08000644 <HAL_DIRECT_LINK_conf_as_input>:

/* USER CODE BEGIN 0 */

void HAL_DIRECT_LINK_conf_as_input(GPIO_TypeDef *port, uint16_t pin,
															IRQn_Type irq_type)
{
 8000644:	b590      	push	{r4, r7, lr}
 8000646:	b089      	sub	sp, #36	; 0x24
 8000648:	af00      	add	r7, sp, #0
 800064a:	6078      	str	r0, [r7, #4]
 800064c:	0008      	movs	r0, r1
 800064e:	0011      	movs	r1, r2
 8000650:	1cbb      	adds	r3, r7, #2
 8000652:	1c02      	adds	r2, r0, #0
 8000654:	801a      	strh	r2, [r3, #0]
 8000656:	1c7b      	adds	r3, r7, #1
 8000658:	1c0a      	adds	r2, r1, #0
 800065a:	701a      	strb	r2, [r3, #0]
	HAL_NVIC_DisableIRQ(irq_type);
 800065c:	1c7b      	adds	r3, r7, #1
 800065e:	781b      	ldrb	r3, [r3, #0]
 8000660:	b25b      	sxtb	r3, r3
 8000662:	0018      	movs	r0, r3
 8000664:	f003 f88d 	bl	8003782 <HAL_NVIC_DisableIRQ>

	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000668:	240c      	movs	r4, #12
 800066a:	193b      	adds	r3, r7, r4
 800066c:	0018      	movs	r0, r3
 800066e:	2314      	movs	r3, #20
 8000670:	001a      	movs	r2, r3
 8000672:	2100      	movs	r1, #0
 8000674:	f004 fffc 	bl	8005670 <memset>

	HAL_GPIO_DeInit(port, pin);
 8000678:	1cbb      	adds	r3, r7, #2
 800067a:	881a      	ldrh	r2, [r3, #0]
 800067c:	687b      	ldr	r3, [r7, #4]
 800067e:	0011      	movs	r1, r2
 8000680:	0018      	movs	r0, r3
 8000682:	f003 fa05 	bl	8003a90 <HAL_GPIO_DeInit>

	/*Configure GPIO pin : PtPin */
	GPIO_InitStruct.Pin = pin;
 8000686:	1cbb      	adds	r3, r7, #2
 8000688:	881a      	ldrh	r2, [r3, #0]
 800068a:	193b      	adds	r3, r7, r4
 800068c:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800068e:	193b      	adds	r3, r7, r4
 8000690:	2200      	movs	r2, #0
 8000692:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000694:	193b      	adds	r3, r7, r4
 8000696:	2200      	movs	r2, #0
 8000698:	609a      	str	r2, [r3, #8]
	HAL_GPIO_Init(port, &GPIO_InitStruct);
 800069a:	193a      	adds	r2, r7, r4
 800069c:	687b      	ldr	r3, [r7, #4]
 800069e:	0011      	movs	r1, r2
 80006a0:	0018      	movs	r0, r3
 80006a2:	f003 f88b 	bl	80037bc <HAL_GPIO_Init>

//	HAL_NVIC_DisableIRQ(EXTI4_15_IRQn);

}
 80006a6:	46c0      	nop			; (mov r8, r8)
 80006a8:	46bd      	mov	sp, r7
 80006aa:	b009      	add	sp, #36	; 0x24
 80006ac:	bd90      	pop	{r4, r7, pc}
	...

080006b0 <HAL_DIRECT_LINK_conf_as_interrupt_input>:

void HAL_DIRECT_LINK_conf_as_interrupt_input(GPIO_TypeDef *port, uint16_t pin,
															IRQn_Type irq_type)
{
 80006b0:	b590      	push	{r4, r7, lr}
 80006b2:	b089      	sub	sp, #36	; 0x24
 80006b4:	af00      	add	r7, sp, #0
 80006b6:	6078      	str	r0, [r7, #4]
 80006b8:	0008      	movs	r0, r1
 80006ba:	0011      	movs	r1, r2
 80006bc:	1cbb      	adds	r3, r7, #2
 80006be:	1c02      	adds	r2, r0, #0
 80006c0:	801a      	strh	r2, [r3, #0]
 80006c2:	1c7b      	adds	r3, r7, #1
 80006c4:	1c0a      	adds	r2, r1, #0
 80006c6:	701a      	strb	r2, [r3, #0]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006c8:	240c      	movs	r4, #12
 80006ca:	193b      	adds	r3, r7, r4
 80006cc:	0018      	movs	r0, r3
 80006ce:	2314      	movs	r3, #20
 80006d0:	001a      	movs	r2, r3
 80006d2:	2100      	movs	r1, #0
 80006d4:	f004 ffcc 	bl	8005670 <memset>
	HAL_GPIO_DeInit(port, pin);
 80006d8:	1cbb      	adds	r3, r7, #2
 80006da:	881a      	ldrh	r2, [r3, #0]
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	0011      	movs	r1, r2
 80006e0:	0018      	movs	r0, r3
 80006e2:	f003 f9d5 	bl	8003a90 <HAL_GPIO_DeInit>

	/*Configure GPIO pin : PtPin */
	GPIO_InitStruct.Pin = pin;
 80006e6:	1cbb      	adds	r3, r7, #2
 80006e8:	881a      	ldrh	r2, [r3, #0]
 80006ea:	193b      	adds	r3, r7, r4
 80006ec:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80006ee:	193b      	adds	r3, r7, r4
 80006f0:	4a0e      	ldr	r2, [pc, #56]	; (800072c <HAL_DIRECT_LINK_conf_as_interrupt_input+0x7c>)
 80006f2:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006f4:	193b      	adds	r3, r7, r4
 80006f6:	2200      	movs	r2, #0
 80006f8:	609a      	str	r2, [r3, #8]
	HAL_GPIO_Init(port, &GPIO_InitStruct);
 80006fa:	193a      	adds	r2, r7, r4
 80006fc:	687b      	ldr	r3, [r7, #4]
 80006fe:	0011      	movs	r1, r2
 8000700:	0018      	movs	r0, r3
 8000702:	f003 f85b 	bl	80037bc <HAL_GPIO_Init>

	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(irq_type, 0, 3);
 8000706:	1c7b      	adds	r3, r7, #1
 8000708:	781b      	ldrb	r3, [r3, #0]
 800070a:	b25b      	sxtb	r3, r3
 800070c:	2203      	movs	r2, #3
 800070e:	2100      	movs	r1, #0
 8000710:	0018      	movs	r0, r3
 8000712:	f003 f811 	bl	8003738 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(irq_type);
 8000716:	1c7b      	adds	r3, r7, #1
 8000718:	781b      	ldrb	r3, [r3, #0]
 800071a:	b25b      	sxtb	r3, r3
 800071c:	0018      	movs	r0, r3
 800071e:	f003 f820 	bl	8003762 <HAL_NVIC_EnableIRQ>


}
 8000722:	46c0      	nop			; (mov r8, r8)
 8000724:	46bd      	mov	sp, r7
 8000726:	b009      	add	sp, #36	; 0x24
 8000728:	bd90      	pop	{r4, r7, pc}
 800072a:	46c0      	nop			; (mov r8, r8)
 800072c:	10110000 	.word	0x10110000

08000730 <HAL_DIRECT_LINK_conf_as_output>:



void HAL_DIRECT_LINK_conf_as_output(GPIO_TypeDef *port, uint16_t pin,
															IRQn_Type irq_type)
{
 8000730:	b590      	push	{r4, r7, lr}
 8000732:	b089      	sub	sp, #36	; 0x24
 8000734:	af00      	add	r7, sp, #0
 8000736:	6078      	str	r0, [r7, #4]
 8000738:	0008      	movs	r0, r1
 800073a:	0011      	movs	r1, r2
 800073c:	1cbb      	adds	r3, r7, #2
 800073e:	1c02      	adds	r2, r0, #0
 8000740:	801a      	strh	r2, [r3, #0]
 8000742:	1c7b      	adds	r3, r7, #1
 8000744:	1c0a      	adds	r2, r1, #0
 8000746:	701a      	strb	r2, [r3, #0]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000748:	240c      	movs	r4, #12
 800074a:	193b      	adds	r3, r7, r4
 800074c:	0018      	movs	r0, r3
 800074e:	2314      	movs	r3, #20
 8000750:	001a      	movs	r2, r3
 8000752:	2100      	movs	r1, #0
 8000754:	f004 ff8c 	bl	8005670 <memset>

	HAL_NVIC_DisableIRQ(irq_type);
 8000758:	1c7b      	adds	r3, r7, #1
 800075a:	781b      	ldrb	r3, [r3, #0]
 800075c:	b25b      	sxtb	r3, r3
 800075e:	0018      	movs	r0, r3
 8000760:	f003 f80f 	bl	8003782 <HAL_NVIC_DisableIRQ>
	HAL_GPIO_DeInit(port, pin);
 8000764:	1cbb      	adds	r3, r7, #2
 8000766:	881a      	ldrh	r2, [r3, #0]
 8000768:	687b      	ldr	r3, [r7, #4]
 800076a:	0011      	movs	r1, r2
 800076c:	0018      	movs	r0, r3
 800076e:	f003 f98f 	bl	8003a90 <HAL_GPIO_DeInit>


	/*Configure GPIO pin : PtPin */
	GPIO_InitStruct.Pin = pin;
 8000772:	1cbb      	adds	r3, r7, #2
 8000774:	881a      	ldrh	r2, [r3, #0]
 8000776:	0021      	movs	r1, r4
 8000778:	187b      	adds	r3, r7, r1
 800077a:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800077c:	187b      	adds	r3, r7, r1
 800077e:	2201      	movs	r2, #1
 8000780:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000782:	187b      	adds	r3, r7, r1
 8000784:	2200      	movs	r2, #0
 8000786:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000788:	187b      	adds	r3, r7, r1
 800078a:	2203      	movs	r2, #3
 800078c:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(port, &GPIO_InitStruct);
 800078e:	187a      	adds	r2, r7, r1
 8000790:	687b      	ldr	r3, [r7, #4]
 8000792:	0011      	movs	r1, r2
 8000794:	0018      	movs	r0, r3
 8000796:	f003 f811 	bl	80037bc <HAL_GPIO_Init>


	__HAL_SYSCFG_FASTMODEPLUS_ENABLE(SYSCFG_FASTMODEPLUS_PB7);
 800079a:	4b05      	ldr	r3, [pc, #20]	; (80007b0 <HAL_DIRECT_LINK_conf_as_output+0x80>)
 800079c:	681a      	ldr	r2, [r3, #0]
 800079e:	4b04      	ldr	r3, [pc, #16]	; (80007b0 <HAL_DIRECT_LINK_conf_as_output+0x80>)
 80007a0:	2180      	movs	r1, #128	; 0x80
 80007a2:	0289      	lsls	r1, r1, #10
 80007a4:	430a      	orrs	r2, r1
 80007a6:	601a      	str	r2, [r3, #0]

}
 80007a8:	46c0      	nop			; (mov r8, r8)
 80007aa:	46bd      	mov	sp, r7
 80007ac:	b009      	add	sp, #36	; 0x24
 80007ae:	bd90      	pop	{r4, r7, pc}
 80007b0:	40010000 	.word	0x40010000

080007b4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80007b4:	b590      	push	{r4, r7, lr}
 80007b6:	b08b      	sub	sp, #44	; 0x2c
 80007b8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007ba:	2414      	movs	r4, #20
 80007bc:	193b      	adds	r3, r7, r4
 80007be:	0018      	movs	r0, r3
 80007c0:	2314      	movs	r3, #20
 80007c2:	001a      	movs	r2, r3
 80007c4:	2100      	movs	r1, #0
 80007c6:	f004 ff53 	bl	8005670 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007ca:	4b73      	ldr	r3, [pc, #460]	; (8000998 <MX_GPIO_Init+0x1e4>)
 80007cc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80007ce:	4b72      	ldr	r3, [pc, #456]	; (8000998 <MX_GPIO_Init+0x1e4>)
 80007d0:	2104      	movs	r1, #4
 80007d2:	430a      	orrs	r2, r1
 80007d4:	635a      	str	r2, [r3, #52]	; 0x34
 80007d6:	4b70      	ldr	r3, [pc, #448]	; (8000998 <MX_GPIO_Init+0x1e4>)
 80007d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80007da:	2204      	movs	r2, #4
 80007dc:	4013      	ands	r3, r2
 80007de:	613b      	str	r3, [r7, #16]
 80007e0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80007e2:	4b6d      	ldr	r3, [pc, #436]	; (8000998 <MX_GPIO_Init+0x1e4>)
 80007e4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80007e6:	4b6c      	ldr	r3, [pc, #432]	; (8000998 <MX_GPIO_Init+0x1e4>)
 80007e8:	2120      	movs	r1, #32
 80007ea:	430a      	orrs	r2, r1
 80007ec:	635a      	str	r2, [r3, #52]	; 0x34
 80007ee:	4b6a      	ldr	r3, [pc, #424]	; (8000998 <MX_GPIO_Init+0x1e4>)
 80007f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80007f2:	2220      	movs	r2, #32
 80007f4:	4013      	ands	r3, r2
 80007f6:	60fb      	str	r3, [r7, #12]
 80007f8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007fa:	4b67      	ldr	r3, [pc, #412]	; (8000998 <MX_GPIO_Init+0x1e4>)
 80007fc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80007fe:	4b66      	ldr	r3, [pc, #408]	; (8000998 <MX_GPIO_Init+0x1e4>)
 8000800:	2101      	movs	r1, #1
 8000802:	430a      	orrs	r2, r1
 8000804:	635a      	str	r2, [r3, #52]	; 0x34
 8000806:	4b64      	ldr	r3, [pc, #400]	; (8000998 <MX_GPIO_Init+0x1e4>)
 8000808:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800080a:	2201      	movs	r2, #1
 800080c:	4013      	ands	r3, r2
 800080e:	60bb      	str	r3, [r7, #8]
 8000810:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000812:	4b61      	ldr	r3, [pc, #388]	; (8000998 <MX_GPIO_Init+0x1e4>)
 8000814:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000816:	4b60      	ldr	r3, [pc, #384]	; (8000998 <MX_GPIO_Init+0x1e4>)
 8000818:	2102      	movs	r1, #2
 800081a:	430a      	orrs	r2, r1
 800081c:	635a      	str	r2, [r3, #52]	; 0x34
 800081e:	4b5e      	ldr	r3, [pc, #376]	; (8000998 <MX_GPIO_Init+0x1e4>)
 8000820:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000822:	2202      	movs	r2, #2
 8000824:	4013      	ands	r3, r2
 8000826:	607b      	str	r3, [r7, #4]
 8000828:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, UV_OUTB_Pin|SERIN_Pin, GPIO_PIN_RESET);
 800082a:	23c0      	movs	r3, #192	; 0xc0
 800082c:	021b      	lsls	r3, r3, #8
 800082e:	485b      	ldr	r0, [pc, #364]	; (800099c <MX_GPIO_Init+0x1e8>)
 8000830:	2200      	movs	r2, #0
 8000832:	0019      	movs	r1, r3
 8000834:	f003 fa19 	bl	8003c6a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, UV_OUTA_Pin|LED_Pin|LAMP2_OUTB_Pin|LAMP2_OUTA_Pin
 8000838:	4959      	ldr	r1, [pc, #356]	; (80009a0 <MX_GPIO_Init+0x1ec>)
 800083a:	23a0      	movs	r3, #160	; 0xa0
 800083c:	05db      	lsls	r3, r3, #23
 800083e:	2200      	movs	r2, #0
 8000840:	0018      	movs	r0, r3
 8000842:	f003 fa12 	bl	8003c6a <HAL_GPIO_WritePin>
                          |LAMP1_OUTB_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LAMP1_OUTA_GPIO_Port, LAMP1_OUTA_Pin, GPIO_PIN_RESET);
 8000846:	4b57      	ldr	r3, [pc, #348]	; (80009a4 <MX_GPIO_Init+0x1f0>)
 8000848:	2200      	movs	r2, #0
 800084a:	2140      	movs	r1, #64	; 0x40
 800084c:	0018      	movs	r0, r3
 800084e:	f003 fa0c 	bl	8003c6a <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = UV_OUTB_Pin|SERIN_Pin;
 8000852:	193b      	adds	r3, r7, r4
 8000854:	22c0      	movs	r2, #192	; 0xc0
 8000856:	0212      	lsls	r2, r2, #8
 8000858:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800085a:	193b      	adds	r3, r7, r4
 800085c:	2201      	movs	r2, #1
 800085e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000860:	193b      	adds	r3, r7, r4
 8000862:	2200      	movs	r2, #0
 8000864:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000866:	193b      	adds	r3, r7, r4
 8000868:	2200      	movs	r2, #0
 800086a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800086c:	193b      	adds	r3, r7, r4
 800086e:	4a4b      	ldr	r2, [pc, #300]	; (800099c <MX_GPIO_Init+0x1e8>)
 8000870:	0019      	movs	r1, r3
 8000872:	0010      	movs	r0, r2
 8000874:	f002 ffa2 	bl	80037bc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Button_Pin;
 8000878:	193b      	adds	r3, r7, r4
 800087a:	2204      	movs	r2, #4
 800087c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800087e:	193b      	adds	r3, r7, r4
 8000880:	2200      	movs	r2, #0
 8000882:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000884:	193b      	adds	r3, r7, r4
 8000886:	2200      	movs	r2, #0
 8000888:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(Button_GPIO_Port, &GPIO_InitStruct);
 800088a:	193b      	adds	r3, r7, r4
 800088c:	4a46      	ldr	r2, [pc, #280]	; (80009a8 <MX_GPIO_Init+0x1f4>)
 800088e:	0019      	movs	r1, r3
 8000890:	0010      	movs	r0, r2
 8000892:	f002 ff93 	bl	80037bc <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin
                           PAPin */
  GPIO_InitStruct.Pin = UV_OUTA_Pin|LED_Pin|LAMP2_OUTB_Pin|LAMP2_OUTA_Pin
 8000896:	193b      	adds	r3, r7, r4
 8000898:	4a41      	ldr	r2, [pc, #260]	; (80009a0 <MX_GPIO_Init+0x1ec>)
 800089a:	601a      	str	r2, [r3, #0]
                          |LAMP1_OUTB_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800089c:	193b      	adds	r3, r7, r4
 800089e:	2201      	movs	r2, #1
 80008a0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008a2:	193b      	adds	r3, r7, r4
 80008a4:	2200      	movs	r2, #0
 80008a6:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008a8:	193b      	adds	r3, r7, r4
 80008aa:	2200      	movs	r2, #0
 80008ac:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008ae:	193a      	adds	r2, r7, r4
 80008b0:	23a0      	movs	r3, #160	; 0xa0
 80008b2:	05db      	lsls	r3, r3, #23
 80008b4:	0011      	movs	r1, r2
 80008b6:	0018      	movs	r0, r3
 80008b8:	f002 ff80 	bl	80037bc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = UV_IN_Pin;
 80008bc:	193b      	adds	r3, r7, r4
 80008be:	2204      	movs	r2, #4
 80008c0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80008c2:	193b      	adds	r3, r7, r4
 80008c4:	4a39      	ldr	r2, [pc, #228]	; (80009ac <MX_GPIO_Init+0x1f8>)
 80008c6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008c8:	193b      	adds	r3, r7, r4
 80008ca:	2200      	movs	r2, #0
 80008cc:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(UV_IN_GPIO_Port, &GPIO_InitStruct);
 80008ce:	193a      	adds	r2, r7, r4
 80008d0:	23a0      	movs	r3, #160	; 0xa0
 80008d2:	05db      	lsls	r3, r3, #23
 80008d4:	0011      	movs	r1, r2
 80008d6:	0018      	movs	r0, r3
 80008d8:	f002 ff70 	bl	80037bc <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = LAMP2_IN_Pin|LAMP1_IN_Pin;
 80008dc:	193b      	adds	r3, r7, r4
 80008de:	2282      	movs	r2, #130	; 0x82
 80008e0:	0092      	lsls	r2, r2, #2
 80008e2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80008e4:	193b      	adds	r3, r7, r4
 80008e6:	4a32      	ldr	r2, [pc, #200]	; (80009b0 <MX_GPIO_Init+0x1fc>)
 80008e8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ea:	193b      	adds	r3, r7, r4
 80008ec:	2200      	movs	r2, #0
 80008ee:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008f0:	193a      	adds	r2, r7, r4
 80008f2:	23a0      	movs	r3, #160	; 0xa0
 80008f4:	05db      	lsls	r3, r3, #23
 80008f6:	0011      	movs	r1, r2
 80008f8:	0018      	movs	r0, r3
 80008fa:	f002 ff5f 	bl	80037bc <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = DIP_IN1_Pin|DIP_IN2_Pin;
 80008fe:	193b      	adds	r3, r7, r4
 8000900:	2260      	movs	r2, #96	; 0x60
 8000902:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000904:	193b      	adds	r3, r7, r4
 8000906:	2200      	movs	r2, #0
 8000908:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800090a:	193b      	adds	r3, r7, r4
 800090c:	2200      	movs	r2, #0
 800090e:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000910:	193a      	adds	r2, r7, r4
 8000912:	23a0      	movs	r3, #160	; 0xa0
 8000914:	05db      	lsls	r3, r3, #23
 8000916:	0011      	movs	r1, r2
 8000918:	0018      	movs	r0, r3
 800091a:	f002 ff4f 	bl	80037bc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LAMP1_OUTA_Pin;
 800091e:	193b      	adds	r3, r7, r4
 8000920:	2240      	movs	r2, #64	; 0x40
 8000922:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000924:	193b      	adds	r3, r7, r4
 8000926:	2201      	movs	r2, #1
 8000928:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800092a:	193b      	adds	r3, r7, r4
 800092c:	2200      	movs	r2, #0
 800092e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000930:	193b      	adds	r3, r7, r4
 8000932:	2200      	movs	r2, #0
 8000934:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LAMP1_OUTA_GPIO_Port, &GPIO_InitStruct);
 8000936:	193b      	adds	r3, r7, r4
 8000938:	4a1a      	ldr	r2, [pc, #104]	; (80009a4 <MX_GPIO_Init+0x1f0>)
 800093a:	0019      	movs	r1, r3
 800093c:	0010      	movs	r0, r2
 800093e:	f002 ff3d 	bl	80037bc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DIRLINK_Pin;
 8000942:	0021      	movs	r1, r4
 8000944:	187b      	adds	r3, r7, r1
 8000946:	2280      	movs	r2, #128	; 0x80
 8000948:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800094a:	187b      	adds	r3, r7, r1
 800094c:	4a19      	ldr	r2, [pc, #100]	; (80009b4 <MX_GPIO_Init+0x200>)
 800094e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000950:	187b      	adds	r3, r7, r1
 8000952:	2200      	movs	r2, #0
 8000954:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(DIRLINK_GPIO_Port, &GPIO_InitStruct);
 8000956:	187b      	adds	r3, r7, r1
 8000958:	4a12      	ldr	r2, [pc, #72]	; (80009a4 <MX_GPIO_Init+0x1f0>)
 800095a:	0019      	movs	r1, r3
 800095c:	0010      	movs	r0, r2
 800095e:	f002 ff2d 	bl	80037bc <HAL_GPIO_Init>

  /**/
  __HAL_SYSCFG_FASTMODEPLUS_ENABLE(SYSCFG_FASTMODEPLUS_PC14);
 8000962:	4b15      	ldr	r3, [pc, #84]	; (80009b8 <MX_GPIO_Init+0x204>)
 8000964:	681a      	ldr	r2, [r3, #0]
 8000966:	4b14      	ldr	r3, [pc, #80]	; (80009b8 <MX_GPIO_Init+0x204>)
 8000968:	2180      	movs	r1, #128	; 0x80
 800096a:	0449      	lsls	r1, r1, #17
 800096c:	430a      	orrs	r2, r1
 800096e:	601a      	str	r2, [r3, #0]

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_3_IRQn, 0, 0);
 8000970:	2200      	movs	r2, #0
 8000972:	2100      	movs	r1, #0
 8000974:	2006      	movs	r0, #6
 8000976:	f002 fedf 	bl	8003738 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_3_IRQn);
 800097a:	2006      	movs	r0, #6
 800097c:	f002 fef1 	bl	8003762 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 8000980:	2200      	movs	r2, #0
 8000982:	2100      	movs	r1, #0
 8000984:	2007      	movs	r0, #7
 8000986:	f002 fed7 	bl	8003738 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 800098a:	2007      	movs	r0, #7
 800098c:	f002 fee9 	bl	8003762 <HAL_NVIC_EnableIRQ>

}
 8000990:	46c0      	nop			; (mov r8, r8)
 8000992:	46bd      	mov	sp, r7
 8000994:	b00b      	add	sp, #44	; 0x2c
 8000996:	bd90      	pop	{r4, r7, pc}
 8000998:	40021000 	.word	0x40021000
 800099c:	50000800 	.word	0x50000800
 80009a0:	00000583 	.word	0x00000583
 80009a4:	50000400 	.word	0x50000400
 80009a8:	50001400 	.word	0x50001400
 80009ac:	10210000 	.word	0x10210000
 80009b0:	10310000 	.word	0x10310000
 80009b4:	10110000 	.word	0x10110000
 80009b8:	40010000 	.word	0x40010000

080009bc <led_signal_setup>:
 */

#include "led_indicator.h"

uint8_t led_signal_setup(led_signal_t *led_signal, led_signal_gpio_t gpio)
{
 80009bc:	b580      	push	{r7, lr}
 80009be:	b084      	sub	sp, #16
 80009c0:	af00      	add	r7, sp, #0
 80009c2:	60f8      	str	r0, [r7, #12]
 80009c4:	1d3b      	adds	r3, r7, #4
 80009c6:	6019      	str	r1, [r3, #0]
 80009c8:	605a      	str	r2, [r3, #4]
	led_signal->gpio = gpio;
 80009ca:	68fb      	ldr	r3, [r7, #12]
 80009cc:	1d3a      	adds	r2, r7, #4
 80009ce:	ca03      	ldmia	r2!, {r0, r1}
 80009d0:	c303      	stmia	r3!, {r0, r1}
	led_signal->type = LED_SIGNAL_OFF;
 80009d2:	68fb      	ldr	r3, [r7, #12]
 80009d4:	2200      	movs	r2, #0
 80009d6:	725a      	strb	r2, [r3, #9]

	return 0;
 80009d8:	2300      	movs	r3, #0
}
 80009da:	0018      	movs	r0, r3
 80009dc:	46bd      	mov	sp, r7
 80009de:	b004      	add	sp, #16
 80009e0:	bd80      	pop	{r7, pc}

080009e2 <led_signal_fsm>:



uint8_t led_signal_fsm(led_signal_t *led_signal)
{
 80009e2:	b580      	push	{r7, lr}
 80009e4:	b084      	sub	sp, #16
 80009e6:	af00      	add	r7, sp, #0
 80009e8:	6078      	str	r0, [r7, #4]
	led_signal_type_t type = led_signal->type;
 80009ea:	210f      	movs	r1, #15
 80009ec:	187b      	adds	r3, r7, r1
 80009ee:	687a      	ldr	r2, [r7, #4]
 80009f0:	7a52      	ldrb	r2, [r2, #9]
 80009f2:	701a      	strb	r2, [r3, #0]

	switch(type)
 80009f4:	187b      	adds	r3, r7, r1
 80009f6:	781b      	ldrb	r3, [r3, #0]
 80009f8:	2b03      	cmp	r3, #3
 80009fa:	d01c      	beq.n	8000a36 <led_signal_fsm+0x54>
 80009fc:	dc1d      	bgt.n	8000a3a <led_signal_fsm+0x58>
 80009fe:	2b02      	cmp	r3, #2
 8000a00:	d014      	beq.n	8000a2c <led_signal_fsm+0x4a>
 8000a02:	dc1a      	bgt.n	8000a3a <led_signal_fsm+0x58>
 8000a04:	2b00      	cmp	r3, #0
 8000a06:	d002      	beq.n	8000a0e <led_signal_fsm+0x2c>
 8000a08:	2b01      	cmp	r3, #1
 8000a0a:	d00a      	beq.n	8000a22 <led_signal_fsm+0x40>
			led_signal_togle_fsm(led_signal);
			break;
		case LED_SIGNAL_BLINK_2:
			break;
		default:
			break;
 8000a0c:	e015      	b.n	8000a3a <led_signal_fsm+0x58>
			led_signal_turn_off(*led_signal);
 8000a0e:	687b      	ldr	r3, [r7, #4]
 8000a10:	6818      	ldr	r0, [r3, #0]
 8000a12:	6859      	ldr	r1, [r3, #4]
 8000a14:	689a      	ldr	r2, [r3, #8]
 8000a16:	f000 f906 	bl	8000c26 <led_signal_turn_off>
			led_signal->state = LED_SIGNAL_STATE_IDDLE;
 8000a1a:	687b      	ldr	r3, [r7, #4]
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	729a      	strb	r2, [r3, #10]
			break;
 8000a20:	e00c      	b.n	8000a3c <led_signal_fsm+0x5a>
			led_signal_solid_fsm(led_signal);
 8000a22:	687b      	ldr	r3, [r7, #4]
 8000a24:	0018      	movs	r0, r3
 8000a26:	f000 f81e 	bl	8000a66 <led_signal_solid_fsm>
			break;
 8000a2a:	e007      	b.n	8000a3c <led_signal_fsm+0x5a>
			led_signal_togle_fsm(led_signal);
 8000a2c:	687b      	ldr	r3, [r7, #4]
 8000a2e:	0018      	movs	r0, r3
 8000a30:	f000 f870 	bl	8000b14 <led_signal_togle_fsm>
			break;
 8000a34:	e002      	b.n	8000a3c <led_signal_fsm+0x5a>
			break;
 8000a36:	46c0      	nop			; (mov r8, r8)
 8000a38:	e000      	b.n	8000a3c <led_signal_fsm+0x5a>
			break;
 8000a3a:	46c0      	nop			; (mov r8, r8)
	}

	return 0;
 8000a3c:	2300      	movs	r3, #0
}
 8000a3e:	0018      	movs	r0, r3
 8000a40:	46bd      	mov	sp, r7
 8000a42:	b004      	add	sp, #16
 8000a44:	bd80      	pop	{r7, pc}

08000a46 <led_signal_type_selector>:



uint8_t led_signal_type_selector(led_signal_t *led_signal,
												led_signal_type_t type)
{
 8000a46:	b580      	push	{r7, lr}
 8000a48:	b082      	sub	sp, #8
 8000a4a:	af00      	add	r7, sp, #0
 8000a4c:	6078      	str	r0, [r7, #4]
 8000a4e:	000a      	movs	r2, r1
 8000a50:	1cfb      	adds	r3, r7, #3
 8000a52:	701a      	strb	r2, [r3, #0]
	led_signal->type = type;
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	1cfa      	adds	r2, r7, #3
 8000a58:	7812      	ldrb	r2, [r2, #0]
 8000a5a:	725a      	strb	r2, [r3, #9]
	return 0;
 8000a5c:	2300      	movs	r3, #0
}
 8000a5e:	0018      	movs	r0, r3
 8000a60:	46bd      	mov	sp, r7
 8000a62:	b002      	add	sp, #8
 8000a64:	bd80      	pop	{r7, pc}

08000a66 <led_signal_solid_fsm>:

uint8_t led_signal_solid_fsm(led_signal_t *led_signal)
{
 8000a66:	b580      	push	{r7, lr}
 8000a68:	b084      	sub	sp, #16
 8000a6a:	af00      	add	r7, sp, #0
 8000a6c:	6078      	str	r0, [r7, #4]
	led_signal_fsm_state_t state = led_signal->state;
 8000a6e:	210f      	movs	r1, #15
 8000a70:	187b      	adds	r3, r7, r1
 8000a72:	687a      	ldr	r2, [r7, #4]
 8000a74:	7a92      	ldrb	r2, [r2, #10]
 8000a76:	701a      	strb	r2, [r3, #0]
	led_signal_ctrl_t control = led_signal->control;
 8000a78:	230e      	movs	r3, #14
 8000a7a:	18fb      	adds	r3, r7, r3
 8000a7c:	687a      	ldr	r2, [r7, #4]
 8000a7e:	7a12      	ldrb	r2, [r2, #8]
 8000a80:	701a      	strb	r2, [r3, #0]


	switch(state)
 8000a82:	187b      	adds	r3, r7, r1
 8000a84:	781b      	ldrb	r3, [r3, #0]
 8000a86:	2b04      	cmp	r3, #4
 8000a88:	d027      	beq.n	8000ada <led_signal_solid_fsm+0x74>
 8000a8a:	dc31      	bgt.n	8000af0 <led_signal_solid_fsm+0x8a>
 8000a8c:	2b02      	cmp	r3, #2
 8000a8e:	d01a      	beq.n	8000ac6 <led_signal_solid_fsm+0x60>
 8000a90:	dc2e      	bgt.n	8000af0 <led_signal_solid_fsm+0x8a>
 8000a92:	2b00      	cmp	r3, #0
 8000a94:	d002      	beq.n	8000a9c <led_signal_solid_fsm+0x36>
 8000a96:	2b01      	cmp	r3, #1
 8000a98:	d00a      	beq.n	8000ab0 <led_signal_solid_fsm+0x4a>
 8000a9a:	e029      	b.n	8000af0 <led_signal_solid_fsm+0x8a>
	{
		case LED_SIGNAL_STATE_IDDLE:
			if(control == LED_SIGNAL_CTRL_START)
 8000a9c:	230e      	movs	r3, #14
 8000a9e:	18fb      	adds	r3, r7, r3
 8000aa0:	781b      	ldrb	r3, [r3, #0]
 8000aa2:	2b00      	cmp	r3, #0
 8000aa4:	d129      	bne.n	8000afa <led_signal_solid_fsm+0x94>
			{
				state = LED_SIGNAL_STATE_ON;
 8000aa6:	230f      	movs	r3, #15
 8000aa8:	18fb      	adds	r3, r7, r3
 8000aaa:	2201      	movs	r2, #1
 8000aac:	701a      	strb	r2, [r3, #0]
			}
			break;
 8000aae:	e024      	b.n	8000afa <led_signal_solid_fsm+0x94>
		case LED_SIGNAL_STATE_ON:
			led_signal_turn_on(*led_signal);
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	6818      	ldr	r0, [r3, #0]
 8000ab4:	6859      	ldr	r1, [r3, #4]
 8000ab6:	689a      	ldr	r2, [r3, #8]
 8000ab8:	f000 f8a1 	bl	8000bfe <led_signal_turn_on>
			state = LED_SIGNAL_STATE_SOLID_ON;
 8000abc:	230f      	movs	r3, #15
 8000abe:	18fb      	adds	r3, r7, r3
 8000ac0:	2202      	movs	r2, #2
 8000ac2:	701a      	strb	r2, [r3, #0]
			break;
 8000ac4:	e01c      	b.n	8000b00 <led_signal_solid_fsm+0x9a>
		case LED_SIGNAL_STATE_SOLID_ON:

			if(control == LED_SIGNAL_CTRL_STOP)
 8000ac6:	230e      	movs	r3, #14
 8000ac8:	18fb      	adds	r3, r7, r3
 8000aca:	781b      	ldrb	r3, [r3, #0]
 8000acc:	2b01      	cmp	r3, #1
 8000ace:	d116      	bne.n	8000afe <led_signal_solid_fsm+0x98>
			{
				state = LED_SIGNAL_STATE_END;
 8000ad0:	230f      	movs	r3, #15
 8000ad2:	18fb      	adds	r3, r7, r3
 8000ad4:	2204      	movs	r2, #4
 8000ad6:	701a      	strb	r2, [r3, #0]
			}
			break;
 8000ad8:	e011      	b.n	8000afe <led_signal_solid_fsm+0x98>
		case LED_SIGNAL_STATE_END:
			led_signal_turn_off(*led_signal);
 8000ada:	687b      	ldr	r3, [r7, #4]
 8000adc:	6818      	ldr	r0, [r3, #0]
 8000ade:	6859      	ldr	r1, [r3, #4]
 8000ae0:	689a      	ldr	r2, [r3, #8]
 8000ae2:	f000 f8a0 	bl	8000c26 <led_signal_turn_off>
			state = LED_SIGNAL_STATE_IDDLE;
 8000ae6:	230f      	movs	r3, #15
 8000ae8:	18fb      	adds	r3, r7, r3
 8000aea:	2200      	movs	r2, #0
 8000aec:	701a      	strb	r2, [r3, #0]
			break;
 8000aee:	e007      	b.n	8000b00 <led_signal_solid_fsm+0x9a>
		default:
			state = LED_SIGNAL_STATE_IDDLE;
 8000af0:	230f      	movs	r3, #15
 8000af2:	18fb      	adds	r3, r7, r3
 8000af4:	2200      	movs	r2, #0
 8000af6:	701a      	strb	r2, [r3, #0]
			break;
 8000af8:	e002      	b.n	8000b00 <led_signal_solid_fsm+0x9a>
			break;
 8000afa:	46c0      	nop			; (mov r8, r8)
 8000afc:	e000      	b.n	8000b00 <led_signal_solid_fsm+0x9a>
			break;
 8000afe:	46c0      	nop			; (mov r8, r8)

	}

	led_signal->state = state;
 8000b00:	687b      	ldr	r3, [r7, #4]
 8000b02:	220f      	movs	r2, #15
 8000b04:	18ba      	adds	r2, r7, r2
 8000b06:	7812      	ldrb	r2, [r2, #0]
 8000b08:	729a      	strb	r2, [r3, #10]

	return 0;
 8000b0a:	2300      	movs	r3, #0
}
 8000b0c:	0018      	movs	r0, r3
 8000b0e:	46bd      	mov	sp, r7
 8000b10:	b004      	add	sp, #16
 8000b12:	bd80      	pop	{r7, pc}

08000b14 <led_signal_togle_fsm>:

uint8_t led_signal_togle_fsm(led_signal_t *led_signal)
{
 8000b14:	b580      	push	{r7, lr}
 8000b16:	b084      	sub	sp, #16
 8000b18:	af00      	add	r7, sp, #0
 8000b1a:	6078      	str	r0, [r7, #4]
	led_signal_fsm_state_t state = led_signal->state;
 8000b1c:	210f      	movs	r1, #15
 8000b1e:	187b      	adds	r3, r7, r1
 8000b20:	687a      	ldr	r2, [r7, #4]
 8000b22:	7a92      	ldrb	r2, [r2, #10]
 8000b24:	701a      	strb	r2, [r3, #0]
	led_signal_ctrl_t control = led_signal->control;
 8000b26:	230e      	movs	r3, #14
 8000b28:	18fb      	adds	r3, r7, r3
 8000b2a:	687a      	ldr	r2, [r7, #4]
 8000b2c:	7a12      	ldrb	r2, [r2, #8]
 8000b2e:	701a      	strb	r2, [r3, #0]


	switch(state)
 8000b30:	187b      	adds	r3, r7, r1
 8000b32:	781b      	ldrb	r3, [r3, #0]
 8000b34:	2b04      	cmp	r3, #4
 8000b36:	d02d      	beq.n	8000b94 <led_signal_togle_fsm+0x80>
 8000b38:	dc37      	bgt.n	8000baa <led_signal_togle_fsm+0x96>
 8000b3a:	2b03      	cmp	r3, #3
 8000b3c:	d01a      	beq.n	8000b74 <led_signal_togle_fsm+0x60>
 8000b3e:	dc34      	bgt.n	8000baa <led_signal_togle_fsm+0x96>
 8000b40:	2b00      	cmp	r3, #0
 8000b42:	d002      	beq.n	8000b4a <led_signal_togle_fsm+0x36>
 8000b44:	2b01      	cmp	r3, #1
 8000b46:	d00a      	beq.n	8000b5e <led_signal_togle_fsm+0x4a>
 8000b48:	e02f      	b.n	8000baa <led_signal_togle_fsm+0x96>
	{
		case LED_SIGNAL_STATE_IDDLE:
			if(control == LED_SIGNAL_CTRL_START)
 8000b4a:	230e      	movs	r3, #14
 8000b4c:	18fb      	adds	r3, r7, r3
 8000b4e:	781b      	ldrb	r3, [r3, #0]
 8000b50:	2b00      	cmp	r3, #0
 8000b52:	d12f      	bne.n	8000bb4 <led_signal_togle_fsm+0xa0>
			{
				state = LED_SIGNAL_STATE_ON;
 8000b54:	230f      	movs	r3, #15
 8000b56:	18fb      	adds	r3, r7, r3
 8000b58:	2201      	movs	r2, #1
 8000b5a:	701a      	strb	r2, [r3, #0]
			}
			break;
 8000b5c:	e02a      	b.n	8000bb4 <led_signal_togle_fsm+0xa0>
		case LED_SIGNAL_STATE_ON:
			led_signal_turn_on(*led_signal);
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	6818      	ldr	r0, [r3, #0]
 8000b62:	6859      	ldr	r1, [r3, #4]
 8000b64:	689a      	ldr	r2, [r3, #8]
 8000b66:	f000 f84a 	bl	8000bfe <led_signal_turn_on>
			state = LED_SIGNAL_STATE_TOGLE;
 8000b6a:	230f      	movs	r3, #15
 8000b6c:	18fb      	adds	r3, r7, r3
 8000b6e:	2203      	movs	r2, #3
 8000b70:	701a      	strb	r2, [r3, #0]
			break;
 8000b72:	e022      	b.n	8000bba <led_signal_togle_fsm+0xa6>
		case LED_SIGNAL_STATE_TOGLE:

			led_signal_toggle(*led_signal);
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	6818      	ldr	r0, [r3, #0]
 8000b78:	6859      	ldr	r1, [r3, #4]
 8000b7a:	689a      	ldr	r2, [r3, #8]
 8000b7c:	f000 f867 	bl	8000c4e <led_signal_toggle>
			if(control == LED_SIGNAL_CTRL_STOP)
 8000b80:	230e      	movs	r3, #14
 8000b82:	18fb      	adds	r3, r7, r3
 8000b84:	781b      	ldrb	r3, [r3, #0]
 8000b86:	2b01      	cmp	r3, #1
 8000b88:	d116      	bne.n	8000bb8 <led_signal_togle_fsm+0xa4>
			{
				state = LED_SIGNAL_STATE_END;
 8000b8a:	230f      	movs	r3, #15
 8000b8c:	18fb      	adds	r3, r7, r3
 8000b8e:	2204      	movs	r2, #4
 8000b90:	701a      	strb	r2, [r3, #0]
			}
			break;
 8000b92:	e011      	b.n	8000bb8 <led_signal_togle_fsm+0xa4>
		case LED_SIGNAL_STATE_END:
			led_signal_turn_off(*led_signal);
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	6818      	ldr	r0, [r3, #0]
 8000b98:	6859      	ldr	r1, [r3, #4]
 8000b9a:	689a      	ldr	r2, [r3, #8]
 8000b9c:	f000 f843 	bl	8000c26 <led_signal_turn_off>
			state = LED_SIGNAL_STATE_IDDLE;
 8000ba0:	230f      	movs	r3, #15
 8000ba2:	18fb      	adds	r3, r7, r3
 8000ba4:	2200      	movs	r2, #0
 8000ba6:	701a      	strb	r2, [r3, #0]
			break;
 8000ba8:	e007      	b.n	8000bba <led_signal_togle_fsm+0xa6>
		default:
			state = LED_SIGNAL_STATE_IDDLE;
 8000baa:	230f      	movs	r3, #15
 8000bac:	18fb      	adds	r3, r7, r3
 8000bae:	2200      	movs	r2, #0
 8000bb0:	701a      	strb	r2, [r3, #0]
			break;
 8000bb2:	e002      	b.n	8000bba <led_signal_togle_fsm+0xa6>
			break;
 8000bb4:	46c0      	nop			; (mov r8, r8)
 8000bb6:	e000      	b.n	8000bba <led_signal_togle_fsm+0xa6>
			break;
 8000bb8:	46c0      	nop			; (mov r8, r8)

	}

	led_signal->state = state;
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	220f      	movs	r2, #15
 8000bbe:	18ba      	adds	r2, r7, r2
 8000bc0:	7812      	ldrb	r2, [r2, #0]
 8000bc2:	729a      	strb	r2, [r3, #10]

	return 0;
 8000bc4:	2300      	movs	r3, #0
}
 8000bc6:	0018      	movs	r0, r3
 8000bc8:	46bd      	mov	sp, r7
 8000bca:	b004      	add	sp, #16
 8000bcc:	bd80      	pop	{r7, pc}

08000bce <led_signal_start>:


uint8_t led_signal_start(led_signal_t *led_signal)
{
 8000bce:	b580      	push	{r7, lr}
 8000bd0:	b082      	sub	sp, #8
 8000bd2:	af00      	add	r7, sp, #0
 8000bd4:	6078      	str	r0, [r7, #4]
	led_signal->control = LED_SIGNAL_CTRL_START;
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	2200      	movs	r2, #0
 8000bda:	721a      	strb	r2, [r3, #8]

	return 0;
 8000bdc:	2300      	movs	r3, #0
}
 8000bde:	0018      	movs	r0, r3
 8000be0:	46bd      	mov	sp, r7
 8000be2:	b002      	add	sp, #8
 8000be4:	bd80      	pop	{r7, pc}

08000be6 <led_signal_stop>:
uint8_t led_signal_stop(led_signal_t *led_signal)
{
 8000be6:	b580      	push	{r7, lr}
 8000be8:	b082      	sub	sp, #8
 8000bea:	af00      	add	r7, sp, #0
 8000bec:	6078      	str	r0, [r7, #4]
	led_signal->control = LED_SIGNAL_CTRL_STOP;
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	2201      	movs	r2, #1
 8000bf2:	721a      	strb	r2, [r3, #8]

	return 0;
 8000bf4:	2300      	movs	r3, #0
}
 8000bf6:	0018      	movs	r0, r3
 8000bf8:	46bd      	mov	sp, r7
 8000bfa:	b002      	add	sp, #8
 8000bfc:	bd80      	pop	{r7, pc}

08000bfe <led_signal_turn_on>:

uint8_t led_signal_turn_on(led_signal_t led_signal)
{
 8000bfe:	b580      	push	{r7, lr}
 8000c00:	b084      	sub	sp, #16
 8000c02:	af00      	add	r7, sp, #0
 8000c04:	1d3b      	adds	r3, r7, #4
 8000c06:	6018      	str	r0, [r3, #0]
 8000c08:	6059      	str	r1, [r3, #4]
 8000c0a:	609a      	str	r2, [r3, #8]
	HAL_GPIO_WritePin(led_signal.gpio.port, led_signal.gpio.pin, GPIO_PIN_SET);
 8000c0c:	1d3b      	adds	r3, r7, #4
 8000c0e:	6818      	ldr	r0, [r3, #0]
 8000c10:	1d3b      	adds	r3, r7, #4
 8000c12:	889b      	ldrh	r3, [r3, #4]
 8000c14:	2201      	movs	r2, #1
 8000c16:	0019      	movs	r1, r3
 8000c18:	f003 f827 	bl	8003c6a <HAL_GPIO_WritePin>
	return 0;
 8000c1c:	2300      	movs	r3, #0
}
 8000c1e:	0018      	movs	r0, r3
 8000c20:	46bd      	mov	sp, r7
 8000c22:	b004      	add	sp, #16
 8000c24:	bd80      	pop	{r7, pc}

08000c26 <led_signal_turn_off>:

uint8_t led_signal_turn_off(led_signal_t led_signal)
{
 8000c26:	b580      	push	{r7, lr}
 8000c28:	b084      	sub	sp, #16
 8000c2a:	af00      	add	r7, sp, #0
 8000c2c:	1d3b      	adds	r3, r7, #4
 8000c2e:	6018      	str	r0, [r3, #0]
 8000c30:	6059      	str	r1, [r3, #4]
 8000c32:	609a      	str	r2, [r3, #8]
	HAL_GPIO_WritePin(led_signal.gpio.port, led_signal.gpio.pin,
 8000c34:	1d3b      	adds	r3, r7, #4
 8000c36:	6818      	ldr	r0, [r3, #0]
 8000c38:	1d3b      	adds	r3, r7, #4
 8000c3a:	889b      	ldrh	r3, [r3, #4]
 8000c3c:	2200      	movs	r2, #0
 8000c3e:	0019      	movs	r1, r3
 8000c40:	f003 f813 	bl	8003c6a <HAL_GPIO_WritePin>
													GPIO_PIN_RESET);
	return 0;
 8000c44:	2300      	movs	r3, #0
}
 8000c46:	0018      	movs	r0, r3
 8000c48:	46bd      	mov	sp, r7
 8000c4a:	b004      	add	sp, #16
 8000c4c:	bd80      	pop	{r7, pc}

08000c4e <led_signal_toggle>:

uint8_t led_signal_toggle(led_signal_t led_signal)
{
 8000c4e:	b580      	push	{r7, lr}
 8000c50:	b084      	sub	sp, #16
 8000c52:	af00      	add	r7, sp, #0
 8000c54:	1d3b      	adds	r3, r7, #4
 8000c56:	6018      	str	r0, [r3, #0]
 8000c58:	6059      	str	r1, [r3, #4]
 8000c5a:	609a      	str	r2, [r3, #8]
	HAL_GPIO_TogglePin(led_signal.gpio.port, led_signal.gpio.pin);
 8000c5c:	1d3b      	adds	r3, r7, #4
 8000c5e:	681a      	ldr	r2, [r3, #0]
 8000c60:	1d3b      	adds	r3, r7, #4
 8000c62:	889b      	ldrh	r3, [r3, #4]
 8000c64:	0019      	movs	r1, r3
 8000c66:	0010      	movs	r0, r2
 8000c68:	f003 f81c 	bl	8003ca4 <HAL_GPIO_TogglePin>
	return 0;
 8000c6c:	2300      	movs	r3, #0
}
 8000c6e:	0018      	movs	r0, r3
 8000c70:	46bd      	mov	sp, r7
 8000c72:	b004      	add	sp, #16
 8000c74:	bd80      	pop	{r7, pc}

08000c76 <light_setup>:
#include "lights.h"


uint8_t light_setup(light_t *light, light_gpio_t hardware_output_1,
												light_gpio_t hardware_output_2)
{
 8000c76:	b082      	sub	sp, #8
 8000c78:	b590      	push	{r4, r7, lr}
 8000c7a:	b085      	sub	sp, #20
 8000c7c:	af00      	add	r7, sp, #0
 8000c7e:	60f8      	str	r0, [r7, #12]
 8000c80:	1d38      	adds	r0, r7, #4
 8000c82:	6001      	str	r1, [r0, #0]
 8000c84:	6042      	str	r2, [r0, #4]
 8000c86:	2204      	movs	r2, #4
 8000c88:	2418      	movs	r4, #24
 8000c8a:	1912      	adds	r2, r2, r4
 8000c8c:	2108      	movs	r1, #8
 8000c8e:	468c      	mov	ip, r1
 8000c90:	44bc      	add	ip, r7
 8000c92:	4462      	add	r2, ip
 8000c94:	6013      	str	r3, [r2, #0]

	light->hardware_output_1 = hardware_output_1;
 8000c96:	68fb      	ldr	r3, [r7, #12]
 8000c98:	1d3a      	adds	r2, r7, #4
 8000c9a:	3304      	adds	r3, #4
 8000c9c:	ca03      	ldmia	r2!, {r0, r1}
 8000c9e:	c303      	stmia	r3!, {r0, r1}
	light->hardware_output_2 = hardware_output_2;
 8000ca0:	68fb      	ldr	r3, [r7, #12]
 8000ca2:	2204      	movs	r2, #4
 8000ca4:	1912      	adds	r2, r2, r4
 8000ca6:	2108      	movs	r1, #8
 8000ca8:	468c      	mov	ip, r1
 8000caa:	44bc      	add	ip, r7
 8000cac:	4462      	add	r2, ip
 8000cae:	330c      	adds	r3, #12
 8000cb0:	ca03      	ldmia	r2!, {r0, r1}
 8000cb2:	c303      	stmia	r3!, {r0, r1}
	light_deenergize(light);
 8000cb4:	68fb      	ldr	r3, [r7, #12]
 8000cb6:	0018      	movs	r0, r3
 8000cb8:	f000 f978 	bl	8000fac <light_deenergize>
	light->light_status = LIGHT_OFF;
 8000cbc:	68fb      	ldr	r3, [r7, #12]
 8000cbe:	2200      	movs	r2, #0
 8000cc0:	701a      	strb	r2, [r3, #0]
	light->fsm_run_on = LIGHT_RUN_FALSE;
 8000cc2:	68fb      	ldr	r3, [r7, #12]
 8000cc4:	2221      	movs	r2, #33	; 0x21
 8000cc6:	2101      	movs	r1, #1
 8000cc8:	5499      	strb	r1, [r3, r2]
	light->fsm_run_off = LIGHT_RUN_FALSE;
 8000cca:	68fb      	ldr	r3, [r7, #12]
 8000ccc:	2222      	movs	r2, #34	; 0x22
 8000cce:	2101      	movs	r1, #1
 8000cd0:	5499      	strb	r1, [r3, r2]
	light->fsm_pulse_counts = 1;
 8000cd2:	68fb      	ldr	r3, [r7, #12]
 8000cd4:	2201      	movs	r2, #1
 8000cd6:	619a      	str	r2, [r3, #24]
	return 0;
 8000cd8:	2300      	movs	r3, #0

}
 8000cda:	0018      	movs	r0, r3
 8000cdc:	46bd      	mov	sp, r7
 8000cde:	b005      	add	sp, #20
 8000ce0:	bc90      	pop	{r4, r7}
 8000ce2:	bc08      	pop	{r3}
 8000ce4:	b002      	add	sp, #8
 8000ce6:	4718      	bx	r3

08000ce8 <light_on_pulse_fsm>:
uint8_t light_on_pulse_fsm(light_t *light)
{
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	b082      	sub	sp, #8
 8000cec:	af00      	add	r7, sp, #0
 8000cee:	6078      	str	r0, [r7, #4]
	if( (light->fsm_run_on == LIGHT_RUN_TRUE) &&
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	2221      	movs	r2, #33	; 0x21
 8000cf4:	5c9b      	ldrb	r3, [r3, r2]
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	d111      	bne.n	8000d1e <light_on_pulse_fsm+0x36>
		(light->fsm_run_off != LIGHT_RUN_TRUE) )
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	2222      	movs	r2, #34	; 0x22
 8000cfe:	5c9b      	ldrb	r3, [r3, r2]
	if( (light->fsm_run_on == LIGHT_RUN_TRUE) &&
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	d00c      	beq.n	8000d1e <light_on_pulse_fsm+0x36>
	{
		light_pulse_fsm(light, LIGHT_ON);
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	2101      	movs	r1, #1
 8000d08:	0018      	movs	r0, r3
 8000d0a:	f000 f890 	bl	8000e2e <light_pulse_fsm>

		if(light->fsm_status == LIGHT_STATE_STATUS_READY)
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	7d1b      	ldrb	r3, [r3, #20]
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	d103      	bne.n	8000d1e <light_on_pulse_fsm+0x36>
		{
			light->fsm_run_on = LIGHT_RUN_FALSE;
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	2221      	movs	r2, #33	; 0x21
 8000d1a:	2101      	movs	r1, #1
 8000d1c:	5499      	strb	r1, [r3, r2]
		}
	}
	return 0;
 8000d1e:	2300      	movs	r3, #0
}
 8000d20:	0018      	movs	r0, r3
 8000d22:	46bd      	mov	sp, r7
 8000d24:	b002      	add	sp, #8
 8000d26:	bd80      	pop	{r7, pc}

08000d28 <light_off_pulse_fsm>:

uint8_t light_off_pulse_fsm(light_t *light)
{
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	b082      	sub	sp, #8
 8000d2c:	af00      	add	r7, sp, #0
 8000d2e:	6078      	str	r0, [r7, #4]
	if( (light->fsm_run_off == LIGHT_RUN_TRUE) &&
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	2222      	movs	r2, #34	; 0x22
 8000d34:	5c9b      	ldrb	r3, [r3, r2]
 8000d36:	2b00      	cmp	r3, #0
 8000d38:	d111      	bne.n	8000d5e <light_off_pulse_fsm+0x36>
			(light->fsm_run_on != LIGHT_RUN_TRUE) )
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	2221      	movs	r2, #33	; 0x21
 8000d3e:	5c9b      	ldrb	r3, [r3, r2]
	if( (light->fsm_run_off == LIGHT_RUN_TRUE) &&
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d00c      	beq.n	8000d5e <light_off_pulse_fsm+0x36>
	{
		light_pulse_fsm(light, LIGHT_OFF);
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	2100      	movs	r1, #0
 8000d48:	0018      	movs	r0, r3
 8000d4a:	f000 f870 	bl	8000e2e <light_pulse_fsm>

		if(light->fsm_status == LIGHT_STATE_STATUS_READY)
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	7d1b      	ldrb	r3, [r3, #20]
 8000d52:	2b00      	cmp	r3, #0
 8000d54:	d103      	bne.n	8000d5e <light_off_pulse_fsm+0x36>
		{
			light->fsm_run_off = LIGHT_RUN_FALSE;
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	2222      	movs	r2, #34	; 0x22
 8000d5a:	2101      	movs	r1, #1
 8000d5c:	5499      	strb	r1, [r3, r2]
		}
	}

	return 0;
 8000d5e:	2300      	movs	r3, #0
}
 8000d60:	0018      	movs	r0, r3
 8000d62:	46bd      	mov	sp, r7
 8000d64:	b002      	add	sp, #8
 8000d66:	bd80      	pop	{r7, pc}

08000d68 <light_ask_off_pulse_fsm>:


uint8_t light_ask_off_pulse_fsm(light_t *light)
{
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	b084      	sub	sp, #16
 8000d6c:	af00      	add	r7, sp, #0
 8000d6e:	6078      	str	r0, [r7, #4]
	uint8_t status = 0;
 8000d70:	200f      	movs	r0, #15
 8000d72:	183b      	adds	r3, r7, r0
 8000d74:	2200      	movs	r2, #0
 8000d76:	701a      	strb	r2, [r3, #0]
//	else
//	{
//		status = 1;
//	}

	light->fsm_run_on = LIGHT_RUN_FALSE;
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	2221      	movs	r2, #33	; 0x21
 8000d7c:	2101      	movs	r1, #1
 8000d7e:	5499      	strb	r1, [r3, r2]
	light->fsm_run_off = LIGHT_RUN_TRUE;
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	2222      	movs	r2, #34	; 0x22
 8000d84:	2100      	movs	r1, #0
 8000d86:	5499      	strb	r1, [r3, r2]
	light->fsm_init = LIGHT_INIT_TRUE;
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	2223      	movs	r2, #35	; 0x23
 8000d8c:	2100      	movs	r1, #0
 8000d8e:	5499      	strb	r1, [r3, r2]
	light->fsm_state = LIGHT_STATE_IDLE;
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	2220      	movs	r2, #32
 8000d94:	2100      	movs	r1, #0
 8000d96:	5499      	strb	r1, [r3, r2]
	status = 0;
 8000d98:	183b      	adds	r3, r7, r0
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	701a      	strb	r2, [r3, #0]

	return status;
 8000d9e:	183b      	adds	r3, r7, r0
 8000da0:	781b      	ldrb	r3, [r3, #0]
}
 8000da2:	0018      	movs	r0, r3
 8000da4:	46bd      	mov	sp, r7
 8000da6:	b004      	add	sp, #16
 8000da8:	bd80      	pop	{r7, pc}

08000daa <light_ask_on_pulse_fsm>:
uint8_t light_ask_on_pulse_fsm(light_t *light)
{
 8000daa:	b580      	push	{r7, lr}
 8000dac:	b084      	sub	sp, #16
 8000dae:	af00      	add	r7, sp, #0
 8000db0:	6078      	str	r0, [r7, #4]
	uint8_t status = 0;
 8000db2:	200f      	movs	r0, #15
 8000db4:	183b      	adds	r3, r7, r0
 8000db6:	2200      	movs	r2, #0
 8000db8:	701a      	strb	r2, [r3, #0]
//	else
//	{
//		status = 1;
//	}

	light->fsm_run_on = LIGHT_RUN_TRUE;
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	2221      	movs	r2, #33	; 0x21
 8000dbe:	2100      	movs	r1, #0
 8000dc0:	5499      	strb	r1, [r3, r2]
	light->fsm_run_off = LIGHT_RUN_FALSE;
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	2222      	movs	r2, #34	; 0x22
 8000dc6:	2101      	movs	r1, #1
 8000dc8:	5499      	strb	r1, [r3, r2]
	light->fsm_init = LIGHT_INIT_TRUE;
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	2223      	movs	r2, #35	; 0x23
 8000dce:	2100      	movs	r1, #0
 8000dd0:	5499      	strb	r1, [r3, r2]
	light->fsm_state = LIGHT_STATE_IDLE;
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	2220      	movs	r2, #32
 8000dd6:	2100      	movs	r1, #0
 8000dd8:	5499      	strb	r1, [r3, r2]

	return status;
 8000dda:	183b      	adds	r3, r7, r0
 8000ddc:	781b      	ldrb	r3, [r3, #0]
}
 8000dde:	0018      	movs	r0, r3
 8000de0:	46bd      	mov	sp, r7
 8000de2:	b004      	add	sp, #16
 8000de4:	bd80      	pop	{r7, pc}

08000de6 <light_check_init_fsm>:
uint8_t light_check_init_fsm(light_t light, light_fsm_init_t *init)
{
 8000de6:	b084      	sub	sp, #16
 8000de8:	b5b0      	push	{r4, r5, r7, lr}
 8000dea:	af00      	add	r7, sp, #0
 8000dec:	250c      	movs	r5, #12
 8000dee:	1d2c      	adds	r4, r5, #4
 8000df0:	19e4      	adds	r4, r4, r7
 8000df2:	6020      	str	r0, [r4, #0]
 8000df4:	6061      	str	r1, [r4, #4]
 8000df6:	60a2      	str	r2, [r4, #8]
 8000df8:	60e3      	str	r3, [r4, #12]
	*init = light.fsm_init;
 8000dfa:	1d2b      	adds	r3, r5, #4
 8000dfc:	19db      	adds	r3, r3, r7
 8000dfe:	2223      	movs	r2, #35	; 0x23
 8000e00:	5c9a      	ldrb	r2, [r3, r2]
 8000e02:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000e04:	701a      	strb	r2, [r3, #0]
	return 0;
 8000e06:	2300      	movs	r3, #0
}
 8000e08:	0018      	movs	r0, r3
 8000e0a:	46bd      	mov	sp, r7
 8000e0c:	bcb0      	pop	{r4, r5, r7}
 8000e0e:	bc08      	pop	{r3}
 8000e10:	b004      	add	sp, #16
 8000e12:	4718      	bx	r3

08000e14 <light_acknowledge_init_fsm>:

uint8_t light_acknowledge_init_fsm(light_t *light)
{
 8000e14:	b580      	push	{r7, lr}
 8000e16:	b082      	sub	sp, #8
 8000e18:	af00      	add	r7, sp, #0
 8000e1a:	6078      	str	r0, [r7, #4]
	light->fsm_init = LIGHT_INIT_FALSE;
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	2223      	movs	r2, #35	; 0x23
 8000e20:	2101      	movs	r1, #1
 8000e22:	5499      	strb	r1, [r3, r2]
	return 0;
 8000e24:	2300      	movs	r3, #0
}
 8000e26:	0018      	movs	r0, r3
 8000e28:	46bd      	mov	sp, r7
 8000e2a:	b002      	add	sp, #8
 8000e2c:	bd80      	pop	{r7, pc}

08000e2e <light_pulse_fsm>:



uint8_t light_pulse_fsm(light_t *light, light_status_t new_status)
{
 8000e2e:	b580      	push	{r7, lr}
 8000e30:	b088      	sub	sp, #32
 8000e32:	af00      	add	r7, sp, #0
 8000e34:	6078      	str	r0, [r7, #4]
 8000e36:	000a      	movs	r2, r1
 8000e38:	1cfb      	adds	r3, r7, #3
 8000e3a:	701a      	strb	r2, [r3, #0]
	//TODO: (high) check if the implementation of this FSM is necessary

	light_fsm_state_t state = light->fsm_state;
 8000e3c:	201f      	movs	r0, #31
 8000e3e:	183b      	adds	r3, r7, r0
 8000e40:	687a      	ldr	r2, [r7, #4]
 8000e42:	2120      	movs	r1, #32
 8000e44:	5c52      	ldrb	r2, [r2, r1]
 8000e46:	701a      	strb	r2, [r3, #0]
//	light_fsm_init_t fsm_init = light->fsm_init;
	uint32_t fsm_pulse_counts = light->fsm_pulse_counts;
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	699b      	ldr	r3, [r3, #24]
 8000e4c:	613b      	str	r3, [r7, #16]
	uint32_t fsm_pulse_idx = light->fsm_pulse_idx;
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	69db      	ldr	r3, [r3, #28]
 8000e52:	61bb      	str	r3, [r7, #24]
	light_fsm_status_t fsm_status = light->fsm_status;
 8000e54:	2317      	movs	r3, #23
 8000e56:	18fb      	adds	r3, r7, r3
 8000e58:	687a      	ldr	r2, [r7, #4]
 8000e5a:	7d12      	ldrb	r2, [r2, #20]
 8000e5c:	701a      	strb	r2, [r3, #0]
	light_fsm_init_t fsm_init = light->fsm_init;
 8000e5e:	230f      	movs	r3, #15
 8000e60:	18fb      	adds	r3, r7, r3
 8000e62:	687a      	ldr	r2, [r7, #4]
 8000e64:	2123      	movs	r1, #35	; 0x23
 8000e66:	5c52      	ldrb	r2, [r2, r1]
 8000e68:	701a      	strb	r2, [r3, #0]
//	light_status_t light_status = light->light_status;
//	light_status_t new_light_status = light->new_light_status;


	switch(state)
 8000e6a:	183b      	adds	r3, r7, r0
 8000e6c:	781b      	ldrb	r3, [r3, #0]
 8000e6e:	2b03      	cmp	r3, #3
 8000e70:	d035      	beq.n	8000ede <light_pulse_fsm+0xb0>
 8000e72:	dc41      	bgt.n	8000ef8 <light_pulse_fsm+0xca>
 8000e74:	2b00      	cmp	r3, #0
 8000e76:	d002      	beq.n	8000e7e <light_pulse_fsm+0x50>
 8000e78:	2b02      	cmp	r3, #2
 8000e7a:	d01e      	beq.n	8000eba <light_pulse_fsm+0x8c>
			fsm_status = LIGHT_STATE_STATUS_READY;
			state = LIGHT_STATE_IDLE;
			break;
		default:

			break;
 8000e7c:	e03c      	b.n	8000ef8 <light_pulse_fsm+0xca>
				fsm_status = LIGHT_STATE_STATUS_BUSY;
 8000e7e:	2317      	movs	r3, #23
 8000e80:	18fb      	adds	r3, r7, r3
 8000e82:	2201      	movs	r2, #1
 8000e84:	701a      	strb	r2, [r3, #0]
				if(new_status == LIGHT_ON)
 8000e86:	1cfb      	adds	r3, r7, #3
 8000e88:	781b      	ldrb	r3, [r3, #0]
 8000e8a:	2b01      	cmp	r3, #1
 8000e8c:	d104      	bne.n	8000e98 <light_pulse_fsm+0x6a>
					light_on(light);
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	0018      	movs	r0, r3
 8000e92:	f000 f84d 	bl	8000f30 <light_on>
 8000e96:	e003      	b.n	8000ea0 <light_pulse_fsm+0x72>
					light_off(light);
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	0018      	movs	r0, r3
 8000e9c:	f000 f867 	bl	8000f6e <light_off>
				if(fsm_pulse_counts == 0)
 8000ea0:	693b      	ldr	r3, [r7, #16]
 8000ea2:	2b00      	cmp	r3, #0
 8000ea4:	d104      	bne.n	8000eb0 <light_pulse_fsm+0x82>
					state = LIGHT_STATE_DEENERGIZING;
 8000ea6:	231f      	movs	r3, #31
 8000ea8:	18fb      	adds	r3, r7, r3
 8000eaa:	2203      	movs	r2, #3
 8000eac:	701a      	strb	r2, [r3, #0]
			break;
 8000eae:	e026      	b.n	8000efe <light_pulse_fsm+0xd0>
					state = LIGHT_STATE_WAIT;
 8000eb0:	231f      	movs	r3, #31
 8000eb2:	18fb      	adds	r3, r7, r3
 8000eb4:	2202      	movs	r2, #2
 8000eb6:	701a      	strb	r2, [r3, #0]
			break;
 8000eb8:	e021      	b.n	8000efe <light_pulse_fsm+0xd0>
			fsm_status = LIGHT_STATE_STATUS_BUSY;
 8000eba:	2317      	movs	r3, #23
 8000ebc:	18fb      	adds	r3, r7, r3
 8000ebe:	2201      	movs	r2, #1
 8000ec0:	701a      	strb	r2, [r3, #0]
			fsm_pulse_idx++;
 8000ec2:	69bb      	ldr	r3, [r7, #24]
 8000ec4:	3301      	adds	r3, #1
 8000ec6:	61bb      	str	r3, [r7, #24]
			if(fsm_pulse_idx > fsm_pulse_counts)
 8000ec8:	69ba      	ldr	r2, [r7, #24]
 8000eca:	693b      	ldr	r3, [r7, #16]
 8000ecc:	429a      	cmp	r2, r3
 8000ece:	d915      	bls.n	8000efc <light_pulse_fsm+0xce>
				state = LIGHT_STATE_DEENERGIZING;
 8000ed0:	231f      	movs	r3, #31
 8000ed2:	18fb      	adds	r3, r7, r3
 8000ed4:	2203      	movs	r2, #3
 8000ed6:	701a      	strb	r2, [r3, #0]
				fsm_pulse_idx = 0;
 8000ed8:	2300      	movs	r3, #0
 8000eda:	61bb      	str	r3, [r7, #24]
			break;
 8000edc:	e00e      	b.n	8000efc <light_pulse_fsm+0xce>
			light_deenergize(light);
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	0018      	movs	r0, r3
 8000ee2:	f000 f863 	bl	8000fac <light_deenergize>
			fsm_status = LIGHT_STATE_STATUS_READY;
 8000ee6:	2317      	movs	r3, #23
 8000ee8:	18fb      	adds	r3, r7, r3
 8000eea:	2200      	movs	r2, #0
 8000eec:	701a      	strb	r2, [r3, #0]
			state = LIGHT_STATE_IDLE;
 8000eee:	231f      	movs	r3, #31
 8000ef0:	18fb      	adds	r3, r7, r3
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	701a      	strb	r2, [r3, #0]
			break;
 8000ef6:	e002      	b.n	8000efe <light_pulse_fsm+0xd0>
			break;
 8000ef8:	46c0      	nop			; (mov r8, r8)
 8000efa:	e000      	b.n	8000efe <light_pulse_fsm+0xd0>
			break;
 8000efc:	46c0      	nop			; (mov r8, r8)
	}

	light->fsm_state = state;
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	221f      	movs	r2, #31
 8000f02:	18ba      	adds	r2, r7, r2
 8000f04:	2120      	movs	r1, #32
 8000f06:	7812      	ldrb	r2, [r2, #0]
 8000f08:	545a      	strb	r2, [r3, r1]
	light->fsm_init = fsm_init;
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	220f      	movs	r2, #15
 8000f0e:	18ba      	adds	r2, r7, r2
 8000f10:	2123      	movs	r1, #35	; 0x23
 8000f12:	7812      	ldrb	r2, [r2, #0]
 8000f14:	545a      	strb	r2, [r3, r1]
	light->fsm_pulse_idx = fsm_pulse_idx;
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	69ba      	ldr	r2, [r7, #24]
 8000f1a:	61da      	str	r2, [r3, #28]
	light->fsm_status = fsm_status;
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	2217      	movs	r2, #23
 8000f20:	18ba      	adds	r2, r7, r2
 8000f22:	7812      	ldrb	r2, [r2, #0]
 8000f24:	751a      	strb	r2, [r3, #20]

	return 0;
 8000f26:	2300      	movs	r3, #0
}
 8000f28:	0018      	movs	r0, r3
 8000f2a:	46bd      	mov	sp, r7
 8000f2c:	b008      	add	sp, #32
 8000f2e:	bd80      	pop	{r7, pc}

08000f30 <light_on>:

uint8_t light_on(light_t *light)
{
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b082      	sub	sp, #8
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(light->hardware_output_1.port,
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	6858      	ldr	r0, [r3, #4]
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	891b      	ldrh	r3, [r3, #8]
 8000f40:	2200      	movs	r2, #0
 8000f42:	0019      	movs	r1, r3
 8000f44:	f002 fe91 	bl	8003c6a <HAL_GPIO_WritePin>
						light->hardware_output_1.pin,
						GPIO_PIN_RESET);

	HAL_GPIO_WritePin(light->hardware_output_2.port,
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	68d8      	ldr	r0, [r3, #12]
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	8a1b      	ldrh	r3, [r3, #16]
 8000f50:	2201      	movs	r2, #1
 8000f52:	0019      	movs	r1, r3
 8000f54:	f002 fe89 	bl	8003c6a <HAL_GPIO_WritePin>
						light->hardware_output_2.pin,
						GPIO_PIN_SET);

	light->light_status = LIGHT_ON;
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	2201      	movs	r2, #1
 8000f5c:	701a      	strb	r2, [r3, #0]
	light->power_status = LIGHT_POWER_STATUS_ENERGIZED_ON;
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	2201      	movs	r2, #1
 8000f62:	705a      	strb	r2, [r3, #1]
	return 0;
 8000f64:	2300      	movs	r3, #0
}
 8000f66:	0018      	movs	r0, r3
 8000f68:	46bd      	mov	sp, r7
 8000f6a:	b002      	add	sp, #8
 8000f6c:	bd80      	pop	{r7, pc}

08000f6e <light_off>:

uint8_t light_off(light_t *light)
{
 8000f6e:	b580      	push	{r7, lr}
 8000f70:	b082      	sub	sp, #8
 8000f72:	af00      	add	r7, sp, #0
 8000f74:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(light->hardware_output_1.port,
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	6858      	ldr	r0, [r3, #4]
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	891b      	ldrh	r3, [r3, #8]
 8000f7e:	2201      	movs	r2, #1
 8000f80:	0019      	movs	r1, r3
 8000f82:	f002 fe72 	bl	8003c6a <HAL_GPIO_WritePin>
						light->hardware_output_1.pin,
						GPIO_PIN_SET);

	HAL_GPIO_WritePin(light->hardware_output_2.port,
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	68d8      	ldr	r0, [r3, #12]
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	8a1b      	ldrh	r3, [r3, #16]
 8000f8e:	2200      	movs	r2, #0
 8000f90:	0019      	movs	r1, r3
 8000f92:	f002 fe6a 	bl	8003c6a <HAL_GPIO_WritePin>
						light->hardware_output_2.pin,
						GPIO_PIN_RESET);

	light->light_status = LIGHT_OFF;
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	2200      	movs	r2, #0
 8000f9a:	701a      	strb	r2, [r3, #0]
	light->power_status = LIGHT_POWER_STATUS_ENERGIZED_OFF;
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	705a      	strb	r2, [r3, #1]
	return 0;
 8000fa2:	2300      	movs	r3, #0
}
 8000fa4:	0018      	movs	r0, r3
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	b002      	add	sp, #8
 8000faa:	bd80      	pop	{r7, pc}

08000fac <light_deenergize>:


uint8_t light_deenergize(light_t *light)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b082      	sub	sp, #8
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(light->hardware_output_1.port,
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	6858      	ldr	r0, [r3, #4]
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	891b      	ldrh	r3, [r3, #8]
 8000fbc:	2200      	movs	r2, #0
 8000fbe:	0019      	movs	r1, r3
 8000fc0:	f002 fe53 	bl	8003c6a <HAL_GPIO_WritePin>
						light->hardware_output_1.pin,
						GPIO_PIN_RESET);

	HAL_GPIO_WritePin(light->hardware_output_2.port,
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	68d8      	ldr	r0, [r3, #12]
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	8a1b      	ldrh	r3, [r3, #16]
 8000fcc:	2200      	movs	r2, #0
 8000fce:	0019      	movs	r1, r3
 8000fd0:	f002 fe4b 	bl	8003c6a <HAL_GPIO_WritePin>
						light->hardware_output_2.pin,
						GPIO_PIN_RESET);

	light->power_status = LIGHT_POWER_STATUS_DEENERGIZED;
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	2202      	movs	r2, #2
 8000fd8:	705a      	strb	r2, [r3, #1]
	return 0;
 8000fda:	2300      	movs	r3, #0
}
 8000fdc:	0018      	movs	r0, r3
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	b002      	add	sp, #8
 8000fe2:	bd80      	pop	{r7, pc}

08000fe4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000fe4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000fe6:	b0a9      	sub	sp, #164	; 0xa4
 8000fe8:	af08      	add	r7, sp, #32
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
   HAL_Init();
 8000fea:	f002 fa26 	bl	800343a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000fee:	f000 fbbb 	bl	8001768 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ff2:	f7ff fbdf 	bl	80007b4 <MX_GPIO_Init>
  MX_TIM1_Init();
 8000ff6:	f002 f805 	bl	8003004 <MX_TIM1_Init>
  MX_TIM14_Init();
 8000ffa:	f002 f8e5 	bl	80031c8 <MX_TIM14_Init>
  MX_TIM3_Init();
 8000ffe:	f002 f85b 	bl	80030b8 <MX_TIM3_Init>
  MX_TIM17_Init();
 8001002:	f002 f92d 	bl	8003260 <MX_TIM17_Init>
  MX_TIM16_Init();
 8001006:	f002 f903 	bl	8003210 <MX_TIM16_Init>


  //DIP SWITCH SETUP
  switch_selector_t switch_selector;
  switch_selector_gpio_t switch_selector_gpio[2];//We can use malloc also
  switch_selector_gpio[0].port = DIP_IN1_GPIO_Port;
 800100a:	2164      	movs	r1, #100	; 0x64
 800100c:	187b      	adds	r3, r7, r1
 800100e:	22a0      	movs	r2, #160	; 0xa0
 8001010:	05d2      	lsls	r2, r2, #23
 8001012:	601a      	str	r2, [r3, #0]
  switch_selector_gpio[0].pin = DIP_IN1_Pin;
 8001014:	187b      	adds	r3, r7, r1
 8001016:	2220      	movs	r2, #32
 8001018:	809a      	strh	r2, [r3, #4]
  switch_selector_gpio[1].port = DIP_IN2_GPIO_Port;
 800101a:	187b      	adds	r3, r7, r1
 800101c:	22a0      	movs	r2, #160	; 0xa0
 800101e:	05d2      	lsls	r2, r2, #23
 8001020:	609a      	str	r2, [r3, #8]
  switch_selector_gpio[1].pin = DIP_IN2_Pin;
 8001022:	187b      	adds	r3, r7, r1
 8001024:	2240      	movs	r2, #64	; 0x40
 8001026:	819a      	strh	r2, [r3, #12]

  switch_selector_setup(&switch_selector, switch_selector_gpio, 2);
 8001028:	1879      	adds	r1, r7, r1
 800102a:	2474      	movs	r4, #116	; 0x74
 800102c:	193b      	adds	r3, r7, r4
 800102e:	2202      	movs	r2, #2
 8001030:	0018      	movs	r0, r3
 8001032:	f001 fedd 	bl	8002df0 <switch_selector_setup>


  //MOTION SENSOR SETUP
  //-------------------

  switch(switch_selector.value)
 8001036:	193b      	adds	r3, r7, r4
 8001038:	689b      	ldr	r3, [r3, #8]
 800103a:	2b03      	cmp	r3, #3
 800103c:	d018      	beq.n	8001070 <main+0x8c>
 800103e:	d819      	bhi.n	8001074 <main+0x90>
 8001040:	2b02      	cmp	r3, #2
 8001042:	d013      	beq.n	800106c <main+0x88>
 8001044:	d816      	bhi.n	8001074 <main+0x90>
 8001046:	2b00      	cmp	r3, #0
 8001048:	d002      	beq.n	8001050 <main+0x6c>
 800104a:	2b01      	cmp	r3, #1
 800104c:	d007      	beq.n	800105e <main+0x7a>
 800104e:	e011      	b.n	8001074 <main+0x90>
  {
	case MOTION_SWITCH_MODE_0:
		motion_initial_conf.threshold = OFFICE_MOTION_SENSOR_DETECTION_THRESHOLD;
 8001050:	4bbb      	ldr	r3, [pc, #748]	; (8001340 <main+0x35c>)
 8001052:	220a      	movs	r2, #10
 8001054:	701a      	strb	r2, [r3, #0]
		motion_initial_conf.window_time = OFFICE_MOTION_SENSOR_WINDOW;
 8001056:	2203      	movs	r2, #3
 8001058:	4bb9      	ldr	r3, [pc, #740]	; (8001340 <main+0x35c>)
 800105a:	70da      	strb	r2, [r3, #3]
	  break;
 800105c:	e00c      	b.n	8001078 <main+0x94>
	case MOTION_SWITCH_MODE_1:
		motion_initial_conf.threshold = RESIDENTIAL_MOTION_SENSOR_DETECTION_THRESHOLD;
 800105e:	4bb8      	ldr	r3, [pc, #736]	; (8001340 <main+0x35c>)
 8001060:	220a      	movs	r2, #10
 8001062:	701a      	strb	r2, [r3, #0]
		motion_initial_conf.window_time = RESIDENTIAL_MOTION_SENSOR_WINDOW;
 8001064:	2203      	movs	r2, #3
 8001066:	4bb6      	ldr	r3, [pc, #728]	; (8001340 <main+0x35c>)
 8001068:	70da      	strb	r2, [r3, #3]
	  break;
 800106a:	e005      	b.n	8001078 <main+0x94>
	case MOTION_SWITCH_MODE_2:
		//do nothing
		__NOP();
 800106c:	46c0      	nop			; (mov r8, r8)
		break;
 800106e:	e003      	b.n	8001078 <main+0x94>
	case MOTION_SWITCH_MODE_3:
		//do nothing
		__NOP();
 8001070:	46c0      	nop			; (mov r8, r8)
		break;
 8001072:	e001      	b.n	8001078 <main+0x94>
	default:
		//do nothing
		__NOP();
 8001074:	46c0      	nop			; (mov r8, r8)
	  break;
 8001076:	46c0      	nop			; (mov r8, r8)
  }

  //Good initial conf.
  motion_initial_conf.blind_time = PYD1598_BT_0_5_SEC;
 8001078:	4bb1      	ldr	r3, [pc, #708]	; (8001340 <main+0x35c>)
 800107a:	2200      	movs	r2, #0
 800107c:	705a      	strb	r2, [r3, #1]
  motion_initial_conf.count_mode = PYD1598_COUNT_MODE_NO_BPF_SIGN_CHANGE;
 800107e:	4bb0      	ldr	r3, [pc, #704]	; (8001340 <main+0x35c>)
 8001080:	2200      	movs	r2, #0
 8001082:	71da      	strb	r2, [r3, #7]
  motion_initial_conf.hpf_cutoff = PYD1598_HPF_0_4HZ;
 8001084:	4bae      	ldr	r3, [pc, #696]	; (8001340 <main+0x35c>)
 8001086:	2200      	movs	r2, #0
 8001088:	719a      	strb	r2, [r3, #6]
  motion_initial_conf.op_mode = PYD1598_WAKE_UP;
 800108a:	4bad      	ldr	r3, [pc, #692]	; (8001340 <main+0x35c>)
 800108c:	2202      	movs	r2, #2
 800108e:	711a      	strb	r2, [r3, #4]
  motion_initial_conf.pulse_counter = PYD1598_PC_1_PULSE;
 8001090:	4bab      	ldr	r3, [pc, #684]	; (8001340 <main+0x35c>)
 8001092:	2200      	movs	r2, #0
 8001094:	709a      	strb	r2, [r3, #2]
  motion_initial_conf.signal_source = PYD1598_SOURCE_PIR_BFP;
 8001096:	4baa      	ldr	r3, [pc, #680]	; (8001340 <main+0x35c>)
 8001098:	2200      	movs	r2, #0
 800109a:	715a      	strb	r2, [r3, #5]

  //Hardware assignation:
  pyd1598_hardware_interface_t setin_pin;
  pyd1598_hardware_interface_t direct_link_pin;

  setin_pin.pin = SERIN_Pin;
 800109c:	215c      	movs	r1, #92	; 0x5c
 800109e:	187b      	adds	r3, r7, r1
 80010a0:	2280      	movs	r2, #128	; 0x80
 80010a2:	01d2      	lsls	r2, r2, #7
 80010a4:	809a      	strh	r2, [r3, #4]
  setin_pin.port = SERIN_GPIO_Port;
 80010a6:	187b      	adds	r3, r7, r1
 80010a8:	4aa6      	ldr	r2, [pc, #664]	; (8001344 <main+0x360>)
 80010aa:	601a      	str	r2, [r3, #0]
  setin_pin.irq_type = EXTI4_15_IRQn;
 80010ac:	187b      	adds	r3, r7, r1
 80010ae:	2207      	movs	r2, #7
 80010b0:	719a      	strb	r2, [r3, #6]
  direct_link_pin.pin = DIRLINK_Pin;
 80010b2:	2054      	movs	r0, #84	; 0x54
 80010b4:	183b      	adds	r3, r7, r0
 80010b6:	2280      	movs	r2, #128	; 0x80
 80010b8:	809a      	strh	r2, [r3, #4]
  direct_link_pin.port = DIRLINK_GPIO_Port;
 80010ba:	183b      	adds	r3, r7, r0
 80010bc:	4aa2      	ldr	r2, [pc, #648]	; (8001348 <main+0x364>)
 80010be:	601a      	str	r2, [r3, #0]
  direct_link_pin.irq_type = EXTI4_15_IRQn;
 80010c0:	183b      	adds	r3, r7, r0
 80010c2:	2207      	movs	r2, #7
 80010c4:	719a      	strb	r2, [r3, #6]

//  uint8_t idx = 0;

  pyd1598_setup(&motion_sensor, motion_initial_conf, setin_pin, direct_link_pin);
 80010c6:	187b      	adds	r3, r7, r1
 80010c8:	4a9d      	ldr	r2, [pc, #628]	; (8001340 <main+0x35c>)
 80010ca:	4ca0      	ldr	r4, [pc, #640]	; (800134c <main+0x368>)
 80010cc:	1838      	adds	r0, r7, r0
 80010ce:	2104      	movs	r1, #4
 80010d0:	4469      	add	r1, sp
 80010d2:	c860      	ldmia	r0!, {r5, r6}
 80010d4:	c160      	stmia	r1!, {r5, r6}
 80010d6:	4669      	mov	r1, sp
 80010d8:	6858      	ldr	r0, [r3, #4]
 80010da:	6008      	str	r0, [r1, #0]
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	6811      	ldr	r1, [r2, #0]
 80010e0:	6852      	ldr	r2, [r2, #4]
 80010e2:	0020      	movs	r0, r4
 80010e4:	f000 ffd5 	bl	8002092 <pyd1598_setup>

//  pyd1598_serin_set_zero_pulse(setin_pin);
  HAL_Delay(1000);
 80010e8:	23fa      	movs	r3, #250	; 0xfa
 80010ea:	009b      	lsls	r3, r3, #2
 80010ec:	0018      	movs	r0, r3
 80010ee:	f002 fa21 	bl	8003534 <HAL_Delay>

  pyd1598_request_write(&motion_sensor);
 80010f2:	4b96      	ldr	r3, [pc, #600]	; (800134c <main+0x368>)
 80010f4:	0018      	movs	r0, r3
 80010f6:	f001 f9f1 	bl	80024dc <pyd1598_request_write>

  //LIGHTS SETUP
  //-----------

  deadline.msec = 20;
 80010fa:	4b95      	ldr	r3, [pc, #596]	; (8001350 <main+0x36c>)
 80010fc:	2214      	movs	r2, #20
 80010fe:	609a      	str	r2, [r3, #8]
  deadline_timer_setup(&deadline_timer_light_1, deadline);
 8001100:	4c93      	ldr	r4, [pc, #588]	; (8001350 <main+0x36c>)
 8001102:	4d94      	ldr	r5, [pc, #592]	; (8001354 <main+0x370>)
 8001104:	466b      	mov	r3, sp
 8001106:	0018      	movs	r0, r3
 8001108:	0023      	movs	r3, r4
 800110a:	3308      	adds	r3, #8
 800110c:	2210      	movs	r2, #16
 800110e:	0019      	movs	r1, r3
 8001110:	f004 faf4 	bl	80056fc <memcpy>
 8001114:	6822      	ldr	r2, [r4, #0]
 8001116:	6863      	ldr	r3, [r4, #4]
 8001118:	0028      	movs	r0, r5
 800111a:	f7ff f976 	bl	800040a <deadline_timer_setup>
  deadline_timer_setup(&deadline_timer_light_2, deadline);
 800111e:	4c8c      	ldr	r4, [pc, #560]	; (8001350 <main+0x36c>)
 8001120:	4d8d      	ldr	r5, [pc, #564]	; (8001358 <main+0x374>)
 8001122:	466b      	mov	r3, sp
 8001124:	0018      	movs	r0, r3
 8001126:	0023      	movs	r3, r4
 8001128:	3308      	adds	r3, #8
 800112a:	2210      	movs	r2, #16
 800112c:	0019      	movs	r1, r3
 800112e:	f004 fae5 	bl	80056fc <memcpy>
 8001132:	6822      	ldr	r2, [r4, #0]
 8001134:	6863      	ldr	r3, [r4, #4]
 8001136:	0028      	movs	r0, r5
 8001138:	f7ff f967 	bl	800040a <deadline_timer_setup>
  deadline_timer_setup(&deadline_timer_uv, deadline);
 800113c:	4c84      	ldr	r4, [pc, #528]	; (8001350 <main+0x36c>)
 800113e:	4d87      	ldr	r5, [pc, #540]	; (800135c <main+0x378>)
 8001140:	466b      	mov	r3, sp
 8001142:	0018      	movs	r0, r3
 8001144:	0023      	movs	r3, r4
 8001146:	3308      	adds	r3, #8
 8001148:	2210      	movs	r2, #16
 800114a:	0019      	movs	r1, r3
 800114c:	f004 fad6 	bl	80056fc <memcpy>
 8001150:	6822      	ldr	r2, [r4, #0]
 8001152:	6863      	ldr	r3, [r4, #4]
 8001154:	0028      	movs	r0, r5
 8001156:	f7ff f958 	bl	800040a <deadline_timer_setup>
  light_gpio_t light_2_output_a;
  light_gpio_t light_2_output_b;
  light_gpio_t light_uv_output_a;
  light_gpio_t light_uv_output_b;

  light_1_output_a.pin = LAMP1_OUTA_Pin;
 800115a:	214c      	movs	r1, #76	; 0x4c
 800115c:	187b      	adds	r3, r7, r1
 800115e:	2240      	movs	r2, #64	; 0x40
 8001160:	809a      	strh	r2, [r3, #4]
  light_2_output_a.pin = LAMP2_OUTA_Pin;
 8001162:	253c      	movs	r5, #60	; 0x3c
 8001164:	197b      	adds	r3, r7, r5
 8001166:	2280      	movs	r2, #128	; 0x80
 8001168:	0052      	lsls	r2, r2, #1
 800116a:	809a      	strh	r2, [r3, #4]
  light_uv_output_a.pin = UV_OUTA_Pin;
 800116c:	262c      	movs	r6, #44	; 0x2c
 800116e:	19bb      	adds	r3, r7, r6
 8001170:	2201      	movs	r2, #1
 8001172:	809a      	strh	r2, [r3, #4]
  light_1_output_b.pin = LAMP1_OUTB_Pin;
 8001174:	2044      	movs	r0, #68	; 0x44
 8001176:	183b      	adds	r3, r7, r0
 8001178:	2280      	movs	r2, #128	; 0x80
 800117a:	00d2      	lsls	r2, r2, #3
 800117c:	809a      	strh	r2, [r3, #4]
  light_2_output_b.pin = LAMP2_OUTB_Pin;
 800117e:	2434      	movs	r4, #52	; 0x34
 8001180:	193b      	adds	r3, r7, r4
 8001182:	2280      	movs	r2, #128	; 0x80
 8001184:	809a      	strh	r2, [r3, #4]
  light_uv_output_b.pin = UV_OUTB_Pin;
 8001186:	2324      	movs	r3, #36	; 0x24
 8001188:	18fb      	adds	r3, r7, r3
 800118a:	4a75      	ldr	r2, [pc, #468]	; (8001360 <main+0x37c>)
 800118c:	809a      	strh	r2, [r3, #4]

  light_1_output_a.port = LAMP1_OUTA_GPIO_Port;
 800118e:	187b      	adds	r3, r7, r1
 8001190:	4a6d      	ldr	r2, [pc, #436]	; (8001348 <main+0x364>)
 8001192:	601a      	str	r2, [r3, #0]
  light_2_output_a.port = LAMP2_OUTA_GPIO_Port;
 8001194:	197b      	adds	r3, r7, r5
 8001196:	22a0      	movs	r2, #160	; 0xa0
 8001198:	05d2      	lsls	r2, r2, #23
 800119a:	601a      	str	r2, [r3, #0]
  light_uv_output_a.port = UV_OUTA_GPIO_Port;
 800119c:	19bb      	adds	r3, r7, r6
 800119e:	22a0      	movs	r2, #160	; 0xa0
 80011a0:	05d2      	lsls	r2, r2, #23
 80011a2:	601a      	str	r2, [r3, #0]
  light_1_output_b.port = LAMP1_OUTB_GPIO_Port;
 80011a4:	183b      	adds	r3, r7, r0
 80011a6:	22a0      	movs	r2, #160	; 0xa0
 80011a8:	05d2      	lsls	r2, r2, #23
 80011aa:	601a      	str	r2, [r3, #0]
  light_2_output_b.port = LAMP2_OUTB_GPIO_Port;
 80011ac:	193b      	adds	r3, r7, r4
 80011ae:	22a0      	movs	r2, #160	; 0xa0
 80011b0:	05d2      	lsls	r2, r2, #23
 80011b2:	601a      	str	r2, [r3, #0]
  light_uv_output_b.port = UV_OUTB_GPIO_Port;
 80011b4:	2324      	movs	r3, #36	; 0x24
 80011b6:	18fb      	adds	r3, r7, r3
 80011b8:	4a62      	ldr	r2, [pc, #392]	; (8001344 <main+0x360>)
 80011ba:	601a      	str	r2, [r3, #0]

  light_setup(&light_1,light_1_output_a, light_1_output_b);
 80011bc:	183b      	adds	r3, r7, r0
 80011be:	187a      	adds	r2, r7, r1
 80011c0:	4c68      	ldr	r4, [pc, #416]	; (8001364 <main+0x380>)
 80011c2:	4669      	mov	r1, sp
 80011c4:	6858      	ldr	r0, [r3, #4]
 80011c6:	6008      	str	r0, [r1, #0]
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	6811      	ldr	r1, [r2, #0]
 80011cc:	6852      	ldr	r2, [r2, #4]
 80011ce:	0020      	movs	r0, r4
 80011d0:	f7ff fd51 	bl	8000c76 <light_setup>
  light_setup(&light_2,light_2_output_a, light_2_output_b);
 80011d4:	2434      	movs	r4, #52	; 0x34
 80011d6:	193b      	adds	r3, r7, r4
 80011d8:	197a      	adds	r2, r7, r5
 80011da:	4c63      	ldr	r4, [pc, #396]	; (8001368 <main+0x384>)
 80011dc:	4669      	mov	r1, sp
 80011de:	6858      	ldr	r0, [r3, #4]
 80011e0:	6008      	str	r0, [r1, #0]
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	6811      	ldr	r1, [r2, #0]
 80011e6:	6852      	ldr	r2, [r2, #4]
 80011e8:	0020      	movs	r0, r4
 80011ea:	f7ff fd44 	bl	8000c76 <light_setup>
  light_setup(&light_uv,light_uv_output_a, light_uv_output_b);
 80011ee:	2324      	movs	r3, #36	; 0x24
 80011f0:	18fb      	adds	r3, r7, r3
 80011f2:	19ba      	adds	r2, r7, r6
 80011f4:	4c5d      	ldr	r4, [pc, #372]	; (800136c <main+0x388>)
 80011f6:	4669      	mov	r1, sp
 80011f8:	6858      	ldr	r0, [r3, #4]
 80011fa:	6008      	str	r0, [r1, #0]
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	6811      	ldr	r1, [r2, #0]
 8001200:	6852      	ldr	r2, [r2, #4]
 8001202:	0020      	movs	r0, r4
 8001204:	f7ff fd37 	bl	8000c76 <light_setup>

  //BUTTONS SETUP
  //-------------

  //timers config:
  timer_buttons.msec = 1;
 8001208:	4b59      	ldr	r3, [pc, #356]	; (8001370 <main+0x38c>)
 800120a:	2201      	movs	r2, #1
 800120c:	609a      	str	r2, [r3, #8]
  deadline_timer_setup(&deadline_buttons, timer_buttons);
 800120e:	4c58      	ldr	r4, [pc, #352]	; (8001370 <main+0x38c>)
 8001210:	4d58      	ldr	r5, [pc, #352]	; (8001374 <main+0x390>)
 8001212:	466b      	mov	r3, sp
 8001214:	0018      	movs	r0, r3
 8001216:	0023      	movs	r3, r4
 8001218:	3308      	adds	r3, #8
 800121a:	2210      	movs	r2, #16
 800121c:	0019      	movs	r1, r3
 800121e:	f004 fa6d 	bl	80056fc <memcpy>
 8001222:	6822      	ldr	r2, [r4, #0]
 8001224:	6863      	ldr	r3, [r4, #4]
 8001226:	0028      	movs	r0, r5
 8001228:	f7ff f8ef 	bl	800040a <deadline_timer_setup>

  //Hardware assignation:
  button_gpio_t button_input;
  button_input.pin = LAMP1_IN_Pin;
 800122c:	211c      	movs	r1, #28
 800122e:	187b      	adds	r3, r7, r1
 8001230:	2280      	movs	r2, #128	; 0x80
 8001232:	0092      	lsls	r2, r2, #2
 8001234:	809a      	strh	r2, [r3, #4]
  button_input.port = LAMP1_IN_GPIO_Port;
 8001236:	187b      	adds	r3, r7, r1
 8001238:	22a0      	movs	r2, #160	; 0xa0
 800123a:	05d2      	lsls	r2, r2, #23
 800123c:	601a      	str	r2, [r3, #0]
  button_setup(&button_light_1, button_input);
 800123e:	000c      	movs	r4, r1
 8001240:	187b      	adds	r3, r7, r1
 8001242:	484d      	ldr	r0, [pc, #308]	; (8001378 <main+0x394>)
 8001244:	6819      	ldr	r1, [r3, #0]
 8001246:	685a      	ldr	r2, [r3, #4]
 8001248:	f7fe ffea 	bl	8000220 <button_setup>

  button_input.pin = LAMP2_IN_Pin;
 800124c:	0021      	movs	r1, r4
 800124e:	187b      	adds	r3, r7, r1
 8001250:	2208      	movs	r2, #8
 8001252:	809a      	strh	r2, [r3, #4]
  button_input.port = LAMP2_IN_GPIO_Port;
 8001254:	187b      	adds	r3, r7, r1
 8001256:	22a0      	movs	r2, #160	; 0xa0
 8001258:	05d2      	lsls	r2, r2, #23
 800125a:	601a      	str	r2, [r3, #0]
  button_setup(&button_light_2, button_input);
 800125c:	000c      	movs	r4, r1
 800125e:	187b      	adds	r3, r7, r1
 8001260:	4846      	ldr	r0, [pc, #280]	; (800137c <main+0x398>)
 8001262:	6819      	ldr	r1, [r3, #0]
 8001264:	685a      	ldr	r2, [r3, #4]
 8001266:	f7fe ffdb 	bl	8000220 <button_setup>

  button_input.pin = UV_IN_Pin;
 800126a:	0021      	movs	r1, r4
 800126c:	187b      	adds	r3, r7, r1
 800126e:	2204      	movs	r2, #4
 8001270:	809a      	strh	r2, [r3, #4]
  button_input.port = UV_IN_GPIO_Port;
 8001272:	187b      	adds	r3, r7, r1
 8001274:	22a0      	movs	r2, #160	; 0xa0
 8001276:	05d2      	lsls	r2, r2, #23
 8001278:	601a      	str	r2, [r3, #0]
  button_setup(&button_uv, button_input);
 800127a:	187b      	adds	r3, r7, r1
 800127c:	4840      	ldr	r0, [pc, #256]	; (8001380 <main+0x39c>)
 800127e:	6819      	ldr	r1, [r3, #0]
 8001280:	685a      	ldr	r2, [r3, #4]
 8001282:	f7fe ffcd 	bl	8000220 <button_setup>
  //-------------
  led_signal_t signal_led;
  led_signal_gpio_t signal_led_gpio;
  deadline_timer_expired_t indicator_timer_expired;

  signal_led_gpio.pin = LED_Pin;
 8001286:	2108      	movs	r1, #8
 8001288:	187b      	adds	r3, r7, r1
 800128a:	2202      	movs	r2, #2
 800128c:	809a      	strh	r2, [r3, #4]
  signal_led_gpio.port = LED_GPIO_Port;
 800128e:	187b      	adds	r3, r7, r1
 8001290:	22a0      	movs	r2, #160	; 0xa0
 8001292:	05d2      	lsls	r2, r2, #23
 8001294:	601a      	str	r2, [r3, #0]
  led_signal_setup(&signal_led, signal_led_gpio);
 8001296:	187b      	adds	r3, r7, r1
 8001298:	2610      	movs	r6, #16
 800129a:	19b8      	adds	r0, r7, r6
 800129c:	6819      	ldr	r1, [r3, #0]
 800129e:	685a      	ldr	r2, [r3, #4]
 80012a0:	f7ff fb8c 	bl	80009bc <led_signal_setup>
  deadline.msec = 500;
 80012a4:	4b2a      	ldr	r3, [pc, #168]	; (8001350 <main+0x36c>)
 80012a6:	22fa      	movs	r2, #250	; 0xfa
 80012a8:	0052      	lsls	r2, r2, #1
 80012aa:	609a      	str	r2, [r3, #8]
  deadline.sec = 0;
 80012ac:	4b28      	ldr	r3, [pc, #160]	; (8001350 <main+0x36c>)
 80012ae:	2200      	movs	r2, #0
 80012b0:	60da      	str	r2, [r3, #12]

//  deadline_timer_setup_shared_clock(&deadline_led_indicator, &deadline_buttons.time_current,
//  		  	  	  	  	  	  	  	  	  deadline);
  deadline_timer_setup(&deadline_led_indicator, deadline);
 80012b2:	4c27      	ldr	r4, [pc, #156]	; (8001350 <main+0x36c>)
 80012b4:	4d33      	ldr	r5, [pc, #204]	; (8001384 <main+0x3a0>)
 80012b6:	466b      	mov	r3, sp
 80012b8:	0018      	movs	r0, r3
 80012ba:	0023      	movs	r3, r4
 80012bc:	3308      	adds	r3, #8
 80012be:	2210      	movs	r2, #16
 80012c0:	0019      	movs	r1, r3
 80012c2:	f004 fa1b 	bl	80056fc <memcpy>
 80012c6:	6822      	ldr	r2, [r4, #0]
 80012c8:	6863      	ldr	r3, [r4, #4]
 80012ca:	0028      	movs	r0, r5
 80012cc:	f7ff f89d 	bl	800040a <deadline_timer_setup>

  led_signal_type_selector(&signal_led, LED_SIGNAL_SOLID);
 80012d0:	19bb      	adds	r3, r7, r6
 80012d2:	2101      	movs	r1, #1
 80012d4:	0018      	movs	r0, r3
 80012d6:	f7ff fbb6 	bl	8000a46 <led_signal_type_selector>
     * MOTION_SWITCH_MODE_0	=	OFFFICE
     * MOTION_SWITCH_MODE_1	=	RESIDENTIAL
     * MOTION_SWITCH_MODE_2	=
     * */
    //timers config:
    switch(switch_selector.value)
 80012da:	2374      	movs	r3, #116	; 0x74
 80012dc:	18fb      	adds	r3, r7, r3
 80012de:	689b      	ldr	r3, [r3, #8]
 80012e0:	2b03      	cmp	r3, #3
 80012e2:	d028      	beq.n	8001336 <main+0x352>
 80012e4:	d829      	bhi.n	800133a <main+0x356>
 80012e6:	2b02      	cmp	r3, #2
 80012e8:	d060      	beq.n	80013ac <main+0x3c8>
 80012ea:	d826      	bhi.n	800133a <main+0x356>
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d002      	beq.n	80012f6 <main+0x312>
 80012f0:	2b01      	cmp	r3, #1
 80012f2:	d010      	beq.n	8001316 <main+0x332>
 80012f4:	e021      	b.n	800133a <main+0x356>
    {
      case MOTION_SWITCH_MODE_0:
    	  timer_motion_light_1.msec = OFFICE_LAMP1_ON_TIME_MS;
 80012f6:	4b24      	ldr	r3, [pc, #144]	; (8001388 <main+0x3a4>)
 80012f8:	4a24      	ldr	r2, [pc, #144]	; (800138c <main+0x3a8>)
 80012fa:	609a      	str	r2, [r3, #8]
    	  timer_motion_light_2.msec = OFFICE_LAMP2_ON_TIME_MS;
 80012fc:	4b24      	ldr	r3, [pc, #144]	; (8001390 <main+0x3ac>)
 80012fe:	4a23      	ldr	r2, [pc, #140]	; (800138c <main+0x3a8>)
 8001300:	609a      	str	r2, [r3, #8]
    	  timer_motion_uv_safe.msec = OFFICE_LAMP_UV_SAFETY_TIME_MS;
 8001302:	4b24      	ldr	r3, [pc, #144]	; (8001394 <main+0x3b0>)
 8001304:	4a21      	ldr	r2, [pc, #132]	; (800138c <main+0x3a8>)
 8001306:	609a      	str	r2, [r3, #8]
    	  timer_motion_uv.msec = OFFICE_LAMP_UV_ON_TIME_MS;
 8001308:	4b23      	ldr	r3, [pc, #140]	; (8001398 <main+0x3b4>)
 800130a:	4a24      	ldr	r2, [pc, #144]	; (800139c <main+0x3b8>)
 800130c:	609a      	str	r2, [r3, #8]
    	  timer_motion_uv_timeout.msec = OFFICE_LAMP_UV_TIMEOUT_MS;
 800130e:	4b24      	ldr	r3, [pc, #144]	; (80013a0 <main+0x3bc>)
 8001310:	4a24      	ldr	r2, [pc, #144]	; (80013a4 <main+0x3c0>)
 8001312:	609a      	str	r2, [r3, #8]
    	  break;
 8001314:	e04b      	b.n	80013ae <main+0x3ca>
      case MOTION_SWITCH_MODE_1:
    	  timer_motion_light_1.msec = RESIDENTIAL_LAMP1_ON_TIME_MS;
 8001316:	4b1c      	ldr	r3, [pc, #112]	; (8001388 <main+0x3a4>)
 8001318:	4a1c      	ldr	r2, [pc, #112]	; (800138c <main+0x3a8>)
 800131a:	609a      	str	r2, [r3, #8]
		  timer_motion_light_2.msec = RESIDENTIAL_LAMP2_ON_TIME_MS;
 800131c:	4b1c      	ldr	r3, [pc, #112]	; (8001390 <main+0x3ac>)
 800131e:	2200      	movs	r2, #0
 8001320:	609a      	str	r2, [r3, #8]
		  timer_motion_uv_safe.msec = RESIDENTIAL_LAMP_UV_SAFETY_TIME_MS;
 8001322:	4b1c      	ldr	r3, [pc, #112]	; (8001394 <main+0x3b0>)
 8001324:	4a19      	ldr	r2, [pc, #100]	; (800138c <main+0x3a8>)
 8001326:	609a      	str	r2, [r3, #8]
		  timer_motion_uv.msec = RESIDENTIAL_LAMP_UV_ON_TIME_MS;
 8001328:	4b1b      	ldr	r3, [pc, #108]	; (8001398 <main+0x3b4>)
 800132a:	4a1f      	ldr	r2, [pc, #124]	; (80013a8 <main+0x3c4>)
 800132c:	609a      	str	r2, [r3, #8]
		  timer_motion_uv_timeout.msec = RESIDENTIAL_LAMP_UV_TIMEOUT_MS;
 800132e:	4b1c      	ldr	r3, [pc, #112]	; (80013a0 <main+0x3bc>)
 8001330:	4a1c      	ldr	r2, [pc, #112]	; (80013a4 <main+0x3c0>)
 8001332:	609a      	str	r2, [r3, #8]
    	  break;
 8001334:	e03b      	b.n	80013ae <main+0x3ca>
      case MOTION_SWITCH_MODE_2:
    	  break;
      case MOTION_SWITCH_MODE_3:
    	  //do nothing
    	  __NOP();
 8001336:	46c0      	nop			; (mov r8, r8)
    	  break;
 8001338:	e039      	b.n	80013ae <main+0x3ca>
      default:
    	  //do nothing
    	  __NOP();
 800133a:	46c0      	nop			; (mov r8, r8)
    	  break;
 800133c:	e037      	b.n	80013ae <main+0x3ca>
 800133e:	46c0      	nop			; (mov r8, r8)
 8001340:	200000f0 	.word	0x200000f0
 8001344:	50000800 	.word	0x50000800
 8001348:	50000400 	.word	0x50000400
 800134c:	20000090 	.word	0x20000090
 8001350:	200000f8 	.word	0x200000f8
 8001354:	20000110 	.word	0x20000110
 8001358:	20000178 	.word	0x20000178
 800135c:	200001e0 	.word	0x200001e0
 8001360:	ffff8000 	.word	0xffff8000
 8001364:	20000248 	.word	0x20000248
 8001368:	2000026c 	.word	0x2000026c
 800136c:	20000290 	.word	0x20000290
 8001370:	20000320 	.word	0x20000320
 8001374:	200002b8 	.word	0x200002b8
 8001378:	20000338 	.word	0x20000338
 800137c:	20000350 	.word	0x20000350
 8001380:	20000368 	.word	0x20000368
 8001384:	20000388 	.word	0x20000388
 8001388:	20000458 	.word	0x20000458
 800138c:	000493e0 	.word	0x000493e0
 8001390:	200004e0 	.word	0x200004e0
 8001394:	200005e8 	.word	0x200005e8
 8001398:	20000568 	.word	0x20000568
 800139c:	00124f80 	.word	0x00124f80
 80013a0:	20000668 	.word	0x20000668
 80013a4:	00007530 	.word	0x00007530
 80013a8:	00a4cb80 	.word	0x00a4cb80
    	  break;
 80013ac:	46c0      	nop			; (mov r8, r8)
    }

  //Light 1
  deadline_timer_setup(&deadline_motion_light_1, timer_motion_light_1);
 80013ae:	4cc9      	ldr	r4, [pc, #804]	; (80016d4 <main+0x6f0>)
 80013b0:	4dc9      	ldr	r5, [pc, #804]	; (80016d8 <main+0x6f4>)
 80013b2:	466b      	mov	r3, sp
 80013b4:	0018      	movs	r0, r3
 80013b6:	0023      	movs	r3, r4
 80013b8:	3308      	adds	r3, #8
 80013ba:	2210      	movs	r2, #16
 80013bc:	0019      	movs	r1, r3
 80013be:	f004 f99d 	bl	80056fc <memcpy>
 80013c2:	6822      	ldr	r2, [r4, #0]
 80013c4:	6863      	ldr	r3, [r4, #4]
 80013c6:	0028      	movs	r0, r5
 80013c8:	f7ff f81f 	bl	800040a <deadline_timer_setup>
  light_1_state = MOTION_LIGHT_IDLE;
 80013cc:	4bc3      	ldr	r3, [pc, #780]	; (80016dc <main+0x6f8>)
 80013ce:	2200      	movs	r2, #0
 80013d0:	701a      	strb	r2, [r3, #0]
  //Light 2
  deadline_timer_setup(&deadline_motion_light_2, timer_motion_light_1);
 80013d2:	4cc0      	ldr	r4, [pc, #768]	; (80016d4 <main+0x6f0>)
 80013d4:	4dc2      	ldr	r5, [pc, #776]	; (80016e0 <main+0x6fc>)
 80013d6:	466b      	mov	r3, sp
 80013d8:	0018      	movs	r0, r3
 80013da:	0023      	movs	r3, r4
 80013dc:	3308      	adds	r3, #8
 80013de:	2210      	movs	r2, #16
 80013e0:	0019      	movs	r1, r3
 80013e2:	f004 f98b 	bl	80056fc <memcpy>
 80013e6:	6822      	ldr	r2, [r4, #0]
 80013e8:	6863      	ldr	r3, [r4, #4]
 80013ea:	0028      	movs	r0, r5
 80013ec:	f7ff f80d 	bl	800040a <deadline_timer_setup>
  light_2_state = MOTION_LIGHT_IDLE;
 80013f0:	4bbc      	ldr	r3, [pc, #752]	; (80016e4 <main+0x700>)
 80013f2:	2200      	movs	r2, #0
 80013f4:	701a      	strb	r2, [r3, #0]
  //Light UV
  deadline_timer_setup(&deadline_motion_uv, timer_motion_uv);
 80013f6:	4cbc      	ldr	r4, [pc, #752]	; (80016e8 <main+0x704>)
 80013f8:	4dbc      	ldr	r5, [pc, #752]	; (80016ec <main+0x708>)
 80013fa:	466b      	mov	r3, sp
 80013fc:	0018      	movs	r0, r3
 80013fe:	0023      	movs	r3, r4
 8001400:	3308      	adds	r3, #8
 8001402:	2210      	movs	r2, #16
 8001404:	0019      	movs	r1, r3
 8001406:	f004 f979 	bl	80056fc <memcpy>
 800140a:	6822      	ldr	r2, [r4, #0]
 800140c:	6863      	ldr	r3, [r4, #4]
 800140e:	0028      	movs	r0, r5
 8001410:	f7fe fffb 	bl	800040a <deadline_timer_setup>
  //Light safe UV
  deadline_timer_setup(&deadline_motion_uv_safe, timer_motion_uv_safe);
 8001414:	4cb6      	ldr	r4, [pc, #728]	; (80016f0 <main+0x70c>)
 8001416:	4db7      	ldr	r5, [pc, #732]	; (80016f4 <main+0x710>)
 8001418:	466b      	mov	r3, sp
 800141a:	0018      	movs	r0, r3
 800141c:	0023      	movs	r3, r4
 800141e:	3308      	adds	r3, #8
 8001420:	2210      	movs	r2, #16
 8001422:	0019      	movs	r1, r3
 8001424:	f004 f96a 	bl	80056fc <memcpy>
 8001428:	6822      	ldr	r2, [r4, #0]
 800142a:	6863      	ldr	r3, [r4, #4]
 800142c:	0028      	movs	r0, r5
 800142e:	f7fe ffec 	bl	800040a <deadline_timer_setup>
  //Light UV Timeout
  deadline_timer_setup(&deadline_motion_uv_timeout, timer_motion_uv_timeout);
 8001432:	4cb1      	ldr	r4, [pc, #708]	; (80016f8 <main+0x714>)
 8001434:	4db1      	ldr	r5, [pc, #708]	; (80016fc <main+0x718>)
 8001436:	466b      	mov	r3, sp
 8001438:	0018      	movs	r0, r3
 800143a:	0023      	movs	r3, r4
 800143c:	3308      	adds	r3, #8
 800143e:	2210      	movs	r2, #16
 8001440:	0019      	movs	r1, r3
 8001442:	f004 f95b 	bl	80056fc <memcpy>
 8001446:	6822      	ldr	r2, [r4, #0]
 8001448:	6863      	ldr	r3, [r4, #4]
 800144a:	0028      	movs	r0, r5
 800144c:	f7fe ffdd 	bl	800040a <deadline_timer_setup>
  //Light UV Wait Timeout
  deadline.msec = 5000;
 8001450:	4bab      	ldr	r3, [pc, #684]	; (8001700 <main+0x71c>)
 8001452:	4aac      	ldr	r2, [pc, #688]	; (8001704 <main+0x720>)
 8001454:	609a      	str	r2, [r3, #8]
  deadline_timer_setup(&deadline_uv_wait_timeout, deadline);
 8001456:	4caa      	ldr	r4, [pc, #680]	; (8001700 <main+0x71c>)
 8001458:	4dab      	ldr	r5, [pc, #684]	; (8001708 <main+0x724>)
 800145a:	466b      	mov	r3, sp
 800145c:	0018      	movs	r0, r3
 800145e:	0023      	movs	r3, r4
 8001460:	3308      	adds	r3, #8
 8001462:	2210      	movs	r2, #16
 8001464:	0019      	movs	r1, r3
 8001466:	f004 f949 	bl	80056fc <memcpy>
 800146a:	6822      	ldr	r2, [r4, #0]
 800146c:	6863      	ldr	r3, [r4, #4]
 800146e:	0028      	movs	r0, r5
 8001470:	f7fe ffcb 	bl	800040a <deadline_timer_setup>

  uv_state = MOTION_LIGHT_UV_IDLE;
 8001474:	4ba5      	ldr	r3, [pc, #660]	; (800170c <main+0x728>)
 8001476:	2200      	movs	r2, #0
 8001478:	701a      	strb	r2, [r3, #0]
  abort_uv = MOTION_ABORT_FALSE;
 800147a:	4ba5      	ldr	r3, [pc, #660]	; (8001710 <main+0x72c>)
 800147c:	2201      	movs	r2, #1
 800147e:	701a      	strb	r2, [r3, #0]
  //Light timeout UV

  //motion switch
  motion_sensed_light_1 = MOTION_ISR_ATTENDED;
 8001480:	4ba4      	ldr	r3, [pc, #656]	; (8001714 <main+0x730>)
 8001482:	2200      	movs	r2, #0
 8001484:	701a      	strb	r2, [r3, #0]
  motion_sensed_light_2 = MOTION_ISR_ATTENDED;
 8001486:	4ba4      	ldr	r3, [pc, #656]	; (8001718 <main+0x734>)
 8001488:	2200      	movs	r2, #0
 800148a:	701a      	strb	r2, [r3, #0]
  motion_sensed_uv = MOTION_ISR_ATTENDED;
 800148c:	4ba3      	ldr	r3, [pc, #652]	; (800171c <main+0x738>)
 800148e:	2200      	movs	r2, #0
 8001490:	701a      	strb	r2, [r3, #0]

  //Start interrupts:
  HAL_TIM_Base_Start_IT(&htim1);
 8001492:	4ba3      	ldr	r3, [pc, #652]	; (8001720 <main+0x73c>)
 8001494:	0018      	movs	r0, r3
 8001496:	f002 ffd3 	bl	8004440 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim14);//SERIN communication timer
 800149a:	4ba2      	ldr	r3, [pc, #648]	; (8001724 <main+0x740>)
 800149c:	0018      	movs	r0, r3
 800149e:	f002 ffcf 	bl	8004440 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim16);//Used to generate a clock
 80014a2:	4ba1      	ldr	r3, [pc, #644]	; (8001728 <main+0x744>)
 80014a4:	0018      	movs	r0, r3
 80014a6:	f002 ffcb 	bl	8004440 <HAL_TIM_Base_Start_IT>

  //Direct Link communication timer
  HAL_NVIC_SetPriority(TIM17_IRQn, 0, 0);
 80014aa:	2200      	movs	r2, #0
 80014ac:	2100      	movs	r1, #0
 80014ae:	2016      	movs	r0, #22
 80014b0:	f002 f942 	bl	8003738 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM17_IRQn);
 80014b4:	2016      	movs	r0, #22
 80014b6:	f002 f954 	bl	8003762 <HAL_NVIC_EnableIRQ>
  HAL_TIM_Base_Start_IT(&htim17);
 80014ba:	4b9c      	ldr	r3, [pc, #624]	; (800172c <main+0x748>)
 80014bc:	0018      	movs	r0, r3
 80014be:	f002 ffbf 	bl	8004440 <HAL_TIM_Base_Start_IT>

  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 1);
 80014c2:	2201      	movs	r2, #1
 80014c4:	2100      	movs	r1, #0
 80014c6:	2007      	movs	r0, #7
 80014c8:	f002 f936 	bl	8003738 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 80014cc:	2007      	movs	r0, #7
 80014ce:	f002 f948 	bl	8003762 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_3_IRQn, 3, 0);
 80014d2:	2200      	movs	r2, #0
 80014d4:	2103      	movs	r1, #3
 80014d6:	2006      	movs	r0, #6
 80014d8:	f002 f92e 	bl	8003738 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_3_IRQn);
 80014dc:	2006      	movs	r0, #6
 80014de:	f002 f940 	bl	8003762 <HAL_NVIC_EnableIRQ>

  light_ask_off_pulse_fsm(&light_1);
 80014e2:	4b93      	ldr	r3, [pc, #588]	; (8001730 <main+0x74c>)
 80014e4:	0018      	movs	r0, r3
 80014e6:	f7ff fc3f 	bl	8000d68 <light_ask_off_pulse_fsm>
  light_ask_off_pulse_fsm(&light_2);
 80014ea:	4b92      	ldr	r3, [pc, #584]	; (8001734 <main+0x750>)
 80014ec:	0018      	movs	r0, r3
 80014ee:	f7ff fc3b 	bl	8000d68 <light_ask_off_pulse_fsm>
  light_ask_off_pulse_fsm(&light_uv);
 80014f2:	4b91      	ldr	r3, [pc, #580]	; (8001738 <main+0x754>)
 80014f4:	0018      	movs	r0, r3
 80014f6:	f7ff fc37 	bl	8000d68 <light_ask_off_pulse_fsm>
  led_signal_stop(&signal_led);
 80014fa:	2310      	movs	r3, #16
 80014fc:	18fb      	adds	r3, r7, r3
 80014fe:	0018      	movs	r0, r3
 8001500:	f7ff fb71 	bl	8000be6 <led_signal_stop>
    /* USER CODE BEGIN 3 */
	/**************************************************************************/



	  switch(switch_selector.value)
 8001504:	2374      	movs	r3, #116	; 0x74
 8001506:	18fb      	adds	r3, r7, r3
 8001508:	689b      	ldr	r3, [r3, #8]
 800150a:	2b03      	cmp	r3, #3
 800150c:	d100      	bne.n	8001510 <main+0x52c>
 800150e:	e0ad      	b.n	800166c <main+0x688>
 8001510:	d900      	bls.n	8001514 <main+0x530>
 8001512:	e0b5      	b.n	8001680 <main+0x69c>
 8001514:	2b02      	cmp	r3, #2
 8001516:	d100      	bne.n	800151a <main+0x536>
 8001518:	e09f      	b.n	800165a <main+0x676>
 800151a:	d900      	bls.n	800151e <main+0x53a>
 800151c:	e0b0      	b.n	8001680 <main+0x69c>
 800151e:	2b00      	cmp	r3, #0
 8001520:	d002      	beq.n	8001528 <main+0x544>
 8001522:	2b01      	cmp	r3, #1
 8001524:	d051      	beq.n	80015ca <main+0x5e6>
 8001526:	e0ab      	b.n	8001680 <main+0x69c>
	  {
		  case MOTION_SWITCH_MODE_0:

			  events_detection_uv_waits(&motion_sensor, &deadline_buttons,
 8001528:	4c84      	ldr	r4, [pc, #528]	; (800173c <main+0x758>)
 800152a:	4a85      	ldr	r2, [pc, #532]	; (8001740 <main+0x75c>)
 800152c:	4985      	ldr	r1, [pc, #532]	; (8001744 <main+0x760>)
 800152e:	4886      	ldr	r0, [pc, #536]	; (8001748 <main+0x764>)
 8001530:	4b77      	ldr	r3, [pc, #476]	; (8001710 <main+0x72c>)
 8001532:	9304      	str	r3, [sp, #16]
 8001534:	4b79      	ldr	r3, [pc, #484]	; (800171c <main+0x738>)
 8001536:	9303      	str	r3, [sp, #12]
 8001538:	4b77      	ldr	r3, [pc, #476]	; (8001718 <main+0x734>)
 800153a:	9302      	str	r3, [sp, #8]
 800153c:	4b75      	ldr	r3, [pc, #468]	; (8001714 <main+0x730>)
 800153e:	9301      	str	r3, [sp, #4]
 8001540:	4b82      	ldr	r3, [pc, #520]	; (800174c <main+0x768>)
 8001542:	9300      	str	r3, [sp, #0]
 8001544:	0023      	movs	r3, r4
 8001546:	f000 f9ca 	bl	80018de <events_detection_uv_waits>
								  &button_light_1, &button_light_2, &button_uv,
								  &motion_sensed_light_1, &motion_sensed_light_2,
								  &motion_sensed_uv,
								  &abort_uv);

			  motion_light_control_fsm(&light_1, &button_light_1, &motion_sensor,
 800154a:	4c63      	ldr	r4, [pc, #396]	; (80016d8 <main+0x6f4>)
 800154c:	4a7e      	ldr	r2, [pc, #504]	; (8001748 <main+0x764>)
 800154e:	497c      	ldr	r1, [pc, #496]	; (8001740 <main+0x75c>)
 8001550:	4877      	ldr	r0, [pc, #476]	; (8001730 <main+0x74c>)
 8001552:	4b70      	ldr	r3, [pc, #448]	; (8001714 <main+0x730>)
 8001554:	9301      	str	r3, [sp, #4]
 8001556:	4b61      	ldr	r3, [pc, #388]	; (80016dc <main+0x6f8>)
 8001558:	9300      	str	r3, [sp, #0]
 800155a:	0023      	movs	r3, r4
 800155c:	f000 fa36 	bl	80019cc <motion_light_control_fsm>
									&deadline_motion_light_1, &light_1_state,
									&motion_sensed_light_1);

			  motion_light_control_fsm(&light_2, &button_light_2, &motion_sensor,
 8001560:	4c5f      	ldr	r4, [pc, #380]	; (80016e0 <main+0x6fc>)
 8001562:	4a79      	ldr	r2, [pc, #484]	; (8001748 <main+0x764>)
 8001564:	4975      	ldr	r1, [pc, #468]	; (800173c <main+0x758>)
 8001566:	4873      	ldr	r0, [pc, #460]	; (8001734 <main+0x750>)
 8001568:	4b6b      	ldr	r3, [pc, #428]	; (8001718 <main+0x734>)
 800156a:	9301      	str	r3, [sp, #4]
 800156c:	4b5d      	ldr	r3, [pc, #372]	; (80016e4 <main+0x700>)
 800156e:	9300      	str	r3, [sp, #0]
 8001570:	0023      	movs	r3, r4
 8001572:	f000 fa2b 	bl	80019cc <motion_light_control_fsm>
										&deadline_motion_light_2, &light_2_state,
										&motion_sensed_light_2);

			  if((light_1.light_status == LIGHT_ON) ||
 8001576:	4b6e      	ldr	r3, [pc, #440]	; (8001730 <main+0x74c>)
 8001578:	781b      	ldrb	r3, [r3, #0]
 800157a:	2b01      	cmp	r3, #1
 800157c:	d003      	beq.n	8001586 <main+0x5a2>
				 (light_2.light_status == LIGHT_ON))
 800157e:	4b6d      	ldr	r3, [pc, #436]	; (8001734 <main+0x750>)
 8001580:	781b      	ldrb	r3, [r3, #0]
			  if((light_1.light_status == LIGHT_ON) ||
 8001582:	2b01      	cmp	r3, #1
 8001584:	d103      	bne.n	800158e <main+0x5aa>
			  {
				  wait = MOTION_UV_WAIT_TRUE;
 8001586:	4b72      	ldr	r3, [pc, #456]	; (8001750 <main+0x76c>)
 8001588:	2200      	movs	r2, #0
 800158a:	701a      	strb	r2, [r3, #0]
 800158c:	e002      	b.n	8001594 <main+0x5b0>
			  }
			  else
			  {
				  wait = MOTION_UV_WAIT_FALSE;
 800158e:	4b70      	ldr	r3, [pc, #448]	; (8001750 <main+0x76c>)
 8001590:	2201      	movs	r2, #1
 8001592:	701a      	strb	r2, [r3, #0]
			  }

			  motion_uv_ctrl_wait_fsm(&light_uv, &button_uv, &motion_sensor,
 8001594:	4b6e      	ldr	r3, [pc, #440]	; (8001750 <main+0x76c>)
 8001596:	781b      	ldrb	r3, [r3, #0]
 8001598:	4d54      	ldr	r5, [pc, #336]	; (80016ec <main+0x708>)
 800159a:	4c6b      	ldr	r4, [pc, #428]	; (8001748 <main+0x764>)
 800159c:	496b      	ldr	r1, [pc, #428]	; (800174c <main+0x768>)
 800159e:	4866      	ldr	r0, [pc, #408]	; (8001738 <main+0x754>)
 80015a0:	2210      	movs	r2, #16
 80015a2:	18ba      	adds	r2, r7, r2
 80015a4:	9207      	str	r2, [sp, #28]
 80015a6:	9306      	str	r3, [sp, #24]
 80015a8:	4b59      	ldr	r3, [pc, #356]	; (8001710 <main+0x72c>)
 80015aa:	9305      	str	r3, [sp, #20]
 80015ac:	4b5b      	ldr	r3, [pc, #364]	; (800171c <main+0x738>)
 80015ae:	9304      	str	r3, [sp, #16]
 80015b0:	4b56      	ldr	r3, [pc, #344]	; (800170c <main+0x728>)
 80015b2:	9303      	str	r3, [sp, #12]
 80015b4:	4b54      	ldr	r3, [pc, #336]	; (8001708 <main+0x724>)
 80015b6:	9302      	str	r3, [sp, #8]
 80015b8:	4b50      	ldr	r3, [pc, #320]	; (80016fc <main+0x718>)
 80015ba:	9301      	str	r3, [sp, #4]
 80015bc:	4b4d      	ldr	r3, [pc, #308]	; (80016f4 <main+0x710>)
 80015be:	9300      	str	r3, [sp, #0]
 80015c0:	002b      	movs	r3, r5
 80015c2:	0022      	movs	r2, r4
 80015c4:	f000 fab8 	bl	8001b38 <motion_uv_ctrl_wait_fsm>
								&deadline_motion_uv_timeout,
								&deadline_uv_wait_timeout,
								&uv_state, &motion_sensed_uv, &abort_uv, wait,
								&signal_led);

			  break;
 80015c8:	e05c      	b.n	8001684 <main+0x6a0>
//			  events_detection_motion_in_one_lamp(&motion_sensor, &deadline_buttons,
//								  &button_light_1, &button_light_2, &button_uv,
//								  &motion_sensed_light_1, &motion_sensed_uv,
//								  &abort_uv);

			  events_detection_uv_waits(&motion_sensor, &deadline_buttons,
 80015ca:	4c5c      	ldr	r4, [pc, #368]	; (800173c <main+0x758>)
 80015cc:	4a5c      	ldr	r2, [pc, #368]	; (8001740 <main+0x75c>)
 80015ce:	495d      	ldr	r1, [pc, #372]	; (8001744 <main+0x760>)
 80015d0:	485d      	ldr	r0, [pc, #372]	; (8001748 <main+0x764>)
 80015d2:	4b4f      	ldr	r3, [pc, #316]	; (8001710 <main+0x72c>)
 80015d4:	9304      	str	r3, [sp, #16]
 80015d6:	4b51      	ldr	r3, [pc, #324]	; (800171c <main+0x738>)
 80015d8:	9303      	str	r3, [sp, #12]
 80015da:	4b4f      	ldr	r3, [pc, #316]	; (8001718 <main+0x734>)
 80015dc:	9302      	str	r3, [sp, #8]
 80015de:	4b4d      	ldr	r3, [pc, #308]	; (8001714 <main+0x730>)
 80015e0:	9301      	str	r3, [sp, #4]
 80015e2:	4b5a      	ldr	r3, [pc, #360]	; (800174c <main+0x768>)
 80015e4:	9300      	str	r3, [sp, #0]
 80015e6:	0023      	movs	r3, r4
 80015e8:	f000 f979 	bl	80018de <events_detection_uv_waits>
			  								  &button_light_1, &button_light_2, &button_uv,
			  								  &motion_sensed_light_1, &motion_sensed_light_2,
			  								  &motion_sensed_uv,
			  								  &abort_uv);

			  motion_light_control_fsm(&light_1, &button_light_1, &motion_sensor,
 80015ec:	4c3a      	ldr	r4, [pc, #232]	; (80016d8 <main+0x6f4>)
 80015ee:	4a56      	ldr	r2, [pc, #344]	; (8001748 <main+0x764>)
 80015f0:	4953      	ldr	r1, [pc, #332]	; (8001740 <main+0x75c>)
 80015f2:	484f      	ldr	r0, [pc, #316]	; (8001730 <main+0x74c>)
 80015f4:	4b47      	ldr	r3, [pc, #284]	; (8001714 <main+0x730>)
 80015f6:	9301      	str	r3, [sp, #4]
 80015f8:	4b38      	ldr	r3, [pc, #224]	; (80016dc <main+0x6f8>)
 80015fa:	9300      	str	r3, [sp, #0]
 80015fc:	0023      	movs	r3, r4
 80015fe:	f000 f9e5 	bl	80019cc <motion_light_control_fsm>
									&deadline_motion_light_1, &light_1_state,
									&motion_sensed_light_1);

			  direct_light_control_fsm(&light_2, &button_light_2,
 8001602:	4b54      	ldr	r3, [pc, #336]	; (8001754 <main+0x770>)
 8001604:	4a36      	ldr	r2, [pc, #216]	; (80016e0 <main+0x6fc>)
 8001606:	494d      	ldr	r1, [pc, #308]	; (800173c <main+0x758>)
 8001608:	484a      	ldr	r0, [pc, #296]	; (8001734 <main+0x750>)
 800160a:	f000 fbbb 	bl	8001d84 <direct_light_control_fsm>
//			  motion_light_uv_control_fsm(&light_uv, &button_uv, &motion_sensor,
//								&deadline_motion_uv, &deadline_motion_uv_safe,
//								&uv_state, &motion_sensed_uv, &abort_uv,
//								&signal_led);

			  if(light_1.light_status == LIGHT_ON)
 800160e:	4b48      	ldr	r3, [pc, #288]	; (8001730 <main+0x74c>)
 8001610:	781b      	ldrb	r3, [r3, #0]
 8001612:	2b01      	cmp	r3, #1
 8001614:	d103      	bne.n	800161e <main+0x63a>
			  {
				  wait = MOTION_UV_WAIT_TRUE;
 8001616:	4b4e      	ldr	r3, [pc, #312]	; (8001750 <main+0x76c>)
 8001618:	2200      	movs	r2, #0
 800161a:	701a      	strb	r2, [r3, #0]
 800161c:	e002      	b.n	8001624 <main+0x640>
			  }
			  else
			  {
				  wait = MOTION_UV_WAIT_FALSE;
 800161e:	4b4c      	ldr	r3, [pc, #304]	; (8001750 <main+0x76c>)
 8001620:	2201      	movs	r2, #1
 8001622:	701a      	strb	r2, [r3, #0]
			  }

			  motion_uv_ctrl_wait_fsm(&light_uv, &button_uv, &motion_sensor,
 8001624:	4b4a      	ldr	r3, [pc, #296]	; (8001750 <main+0x76c>)
 8001626:	781b      	ldrb	r3, [r3, #0]
 8001628:	4d30      	ldr	r5, [pc, #192]	; (80016ec <main+0x708>)
 800162a:	4c47      	ldr	r4, [pc, #284]	; (8001748 <main+0x764>)
 800162c:	4947      	ldr	r1, [pc, #284]	; (800174c <main+0x768>)
 800162e:	4842      	ldr	r0, [pc, #264]	; (8001738 <main+0x754>)
 8001630:	2210      	movs	r2, #16
 8001632:	18ba      	adds	r2, r7, r2
 8001634:	9207      	str	r2, [sp, #28]
 8001636:	9306      	str	r3, [sp, #24]
 8001638:	4b35      	ldr	r3, [pc, #212]	; (8001710 <main+0x72c>)
 800163a:	9305      	str	r3, [sp, #20]
 800163c:	4b37      	ldr	r3, [pc, #220]	; (800171c <main+0x738>)
 800163e:	9304      	str	r3, [sp, #16]
 8001640:	4b32      	ldr	r3, [pc, #200]	; (800170c <main+0x728>)
 8001642:	9303      	str	r3, [sp, #12]
 8001644:	4b30      	ldr	r3, [pc, #192]	; (8001708 <main+0x724>)
 8001646:	9302      	str	r3, [sp, #8]
 8001648:	4b2c      	ldr	r3, [pc, #176]	; (80016fc <main+0x718>)
 800164a:	9301      	str	r3, [sp, #4]
 800164c:	4b29      	ldr	r3, [pc, #164]	; (80016f4 <main+0x710>)
 800164e:	9300      	str	r3, [sp, #0]
 8001650:	002b      	movs	r3, r5
 8001652:	0022      	movs	r2, r4
 8001654:	f000 fa70 	bl	8001b38 <motion_uv_ctrl_wait_fsm>
								&deadline_uv_wait_timeout,
								&uv_state, &motion_sensed_uv, &abort_uv, wait,
								&signal_led);


			  break;
 8001658:	e014      	b.n	8001684 <main+0x6a0>
//										&motion_sensed_light_2);
//
//			  motion_light_uv_control_fsm(&light_uv, &button_uv, &motion_sensor,
//								&deadline_motion_uv, &deadline_motion_uv_safe,
//								&uv_state,&motion_sensed_uv, &abort_uv, &signal_led);
			  led_signal_start(&signal_led);
 800165a:	2410      	movs	r4, #16
 800165c:	193b      	adds	r3, r7, r4
 800165e:	0018      	movs	r0, r3
 8001660:	f7ff fab5 	bl	8000bce <led_signal_start>
			  signal_led.type = LED_SIGNAL_BLINK;
 8001664:	193b      	adds	r3, r7, r4
 8001666:	2202      	movs	r2, #2
 8001668:	725a      	strb	r2, [r3, #9]

			  break;
 800166a:	e00b      	b.n	8001684 <main+0x6a0>
		  case MOTION_SWITCH_MODE_3:
			  //do nothing
			  led_signal_start(&signal_led);
 800166c:	2410      	movs	r4, #16
 800166e:	193b      	adds	r3, r7, r4
 8001670:	0018      	movs	r0, r3
 8001672:	f7ff faac 	bl	8000bce <led_signal_start>
			  signal_led.type = LED_SIGNAL_BLINK;
 8001676:	193b      	adds	r3, r7, r4
 8001678:	2202      	movs	r2, #2
 800167a:	725a      	strb	r2, [r3, #9]
			  __NOP();
 800167c:	46c0      	nop			; (mov r8, r8)
			  break;
 800167e:	e001      	b.n	8001684 <main+0x6a0>
		  default:
			  //do nothing
			  __NOP();
 8001680:	46c0      	nop			; (mov r8, r8)
			  break;
 8001682:	46c0      	nop			; (mov r8, r8)
	  }

	  //Actuator routines:
	  discreate_actuator(&light_1, &deadline_timer_light_1);
 8001684:	4a34      	ldr	r2, [pc, #208]	; (8001758 <main+0x774>)
 8001686:	4b2a      	ldr	r3, [pc, #168]	; (8001730 <main+0x74c>)
 8001688:	0011      	movs	r1, r2
 800168a:	0018      	movs	r0, r3
 800168c:	f000 f8af 	bl	80017ee <discreate_actuator>
	  discreate_actuator(&light_2, &deadline_timer_light_2);
 8001690:	4a32      	ldr	r2, [pc, #200]	; (800175c <main+0x778>)
 8001692:	4b28      	ldr	r3, [pc, #160]	; (8001734 <main+0x750>)
 8001694:	0011      	movs	r1, r2
 8001696:	0018      	movs	r0, r3
 8001698:	f000 f8a9 	bl	80017ee <discreate_actuator>
	  discreate_actuator(&light_uv, &deadline_timer_uv);
 800169c:	4a30      	ldr	r2, [pc, #192]	; (8001760 <main+0x77c>)
 800169e:	4b26      	ldr	r3, [pc, #152]	; (8001738 <main+0x754>)
 80016a0:	0011      	movs	r1, r2
 80016a2:	0018      	movs	r0, r3
 80016a4:	f000 f8a3 	bl	80017ee <discreate_actuator>

	  //LED indicator
	  deadline_timer_check(&deadline_led_indicator, &indicator_timer_expired);
 80016a8:	1dfa      	adds	r2, r7, #7
 80016aa:	4b2e      	ldr	r3, [pc, #184]	; (8001764 <main+0x780>)
 80016ac:	0011      	movs	r1, r2
 80016ae:	0018      	movs	r0, r3
 80016b0:	f7fe feec 	bl	800048c <deadline_timer_check>

	  if(indicator_timer_expired == TIMER_EXPIRED_TRUE)
 80016b4:	1dfb      	adds	r3, r7, #7
 80016b6:	781b      	ldrb	r3, [r3, #0]
 80016b8:	2b01      	cmp	r3, #1
 80016ba:	d000      	beq.n	80016be <main+0x6da>
 80016bc:	e722      	b.n	8001504 <main+0x520>
	  {
		  led_signal_fsm(&signal_led);
 80016be:	2310      	movs	r3, #16
 80016c0:	18fb      	adds	r3, r7, r3
 80016c2:	0018      	movs	r0, r3
 80016c4:	f7ff f98d 	bl	80009e2 <led_signal_fsm>
		  deadline_timer_set_initial_time(&deadline_led_indicator);
 80016c8:	4b26      	ldr	r3, [pc, #152]	; (8001764 <main+0x780>)
 80016ca:	0018      	movs	r0, r3
 80016cc:	f7fe ff15 	bl	80004fa <deadline_timer_set_initial_time>
	  switch(switch_selector.value)
 80016d0:	e718      	b.n	8001504 <main+0x520>
 80016d2:	46c0      	nop			; (mov r8, r8)
 80016d4:	20000458 	.word	0x20000458
 80016d8:	200003f0 	.word	0x200003f0
 80016dc:	20000470 	.word	0x20000470
 80016e0:	20000478 	.word	0x20000478
 80016e4:	200004f8 	.word	0x200004f8
 80016e8:	20000568 	.word	0x20000568
 80016ec:	20000500 	.word	0x20000500
 80016f0:	200005e8 	.word	0x200005e8
 80016f4:	20000580 	.word	0x20000580
 80016f8:	20000668 	.word	0x20000668
 80016fc:	20000600 	.word	0x20000600
 8001700:	200000f8 	.word	0x200000f8
 8001704:	00001388 	.word	0x00001388
 8001708:	20000680 	.word	0x20000680
 800170c:	200006e8 	.word	0x200006e8
 8001710:	20000000 	.word	0x20000000
 8001714:	20000380 	.word	0x20000380
 8001718:	20000381 	.word	0x20000381
 800171c:	20000382 	.word	0x20000382
 8001720:	200006f0 	.word	0x200006f0
 8001724:	20000788 	.word	0x20000788
 8001728:	200007d4 	.word	0x200007d4
 800172c:	20000820 	.word	0x20000820
 8001730:	20000248 	.word	0x20000248
 8001734:	2000026c 	.word	0x2000026c
 8001738:	20000290 	.word	0x20000290
 800173c:	20000350 	.word	0x20000350
 8001740:	20000338 	.word	0x20000338
 8001744:	200002b8 	.word	0x200002b8
 8001748:	20000090 	.word	0x20000090
 800174c:	20000368 	.word	0x20000368
 8001750:	20000001 	.word	0x20000001
 8001754:	200004f9 	.word	0x200004f9
 8001758:	20000110 	.word	0x20000110
 800175c:	20000178 	.word	0x20000178
 8001760:	200001e0 	.word	0x200001e0
 8001764:	20000388 	.word	0x20000388

08001768 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001768:	b590      	push	{r4, r7, lr}
 800176a:	b08d      	sub	sp, #52	; 0x34
 800176c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800176e:	2414      	movs	r4, #20
 8001770:	193b      	adds	r3, r7, r4
 8001772:	0018      	movs	r0, r3
 8001774:	231c      	movs	r3, #28
 8001776:	001a      	movs	r2, r3
 8001778:	2100      	movs	r1, #0
 800177a:	f003 ff79 	bl	8005670 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800177e:	003b      	movs	r3, r7
 8001780:	0018      	movs	r0, r3
 8001782:	2314      	movs	r3, #20
 8001784:	001a      	movs	r2, r3
 8001786:	2100      	movs	r1, #0
 8001788:	f003 ff72 	bl	8005670 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800178c:	193b      	adds	r3, r7, r4
 800178e:	2202      	movs	r2, #2
 8001790:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001792:	193b      	adds	r3, r7, r4
 8001794:	2280      	movs	r2, #128	; 0x80
 8001796:	0052      	lsls	r2, r2, #1
 8001798:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 800179a:	193b      	adds	r3, r7, r4
 800179c:	2200      	movs	r2, #0
 800179e:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80017a0:	193b      	adds	r3, r7, r4
 80017a2:	2240      	movs	r2, #64	; 0x40
 80017a4:	615a      	str	r2, [r3, #20]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80017a6:	193b      	adds	r3, r7, r4
 80017a8:	0018      	movs	r0, r3
 80017aa:	f002 fac1 	bl	8003d30 <HAL_RCC_OscConfig>
 80017ae:	1e03      	subs	r3, r0, #0
 80017b0:	d001      	beq.n	80017b6 <SystemClock_Config+0x4e>
  {
    Error_Handler();
 80017b2:	f000 fc69 	bl	8002088 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80017b6:	003b      	movs	r3, r7
 80017b8:	2207      	movs	r2, #7
 80017ba:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80017bc:	003b      	movs	r3, r7
 80017be:	2200      	movs	r2, #0
 80017c0:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80017c2:	003b      	movs	r3, r7
 80017c4:	2200      	movs	r2, #0
 80017c6:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 80017c8:	003b      	movs	r3, r7
 80017ca:	2200      	movs	r2, #0
 80017cc:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 80017ce:	003b      	movs	r3, r7
 80017d0:	2200      	movs	r2, #0
 80017d2:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80017d4:	003b      	movs	r3, r7
 80017d6:	2101      	movs	r1, #1
 80017d8:	0018      	movs	r0, r3
 80017da:	f002 fc8d 	bl	80040f8 <HAL_RCC_ClockConfig>
 80017de:	1e03      	subs	r3, r0, #0
 80017e0:	d001      	beq.n	80017e6 <SystemClock_Config+0x7e>
  {
    Error_Handler();
 80017e2:	f000 fc51 	bl	8002088 <Error_Handler>
  }
}
 80017e6:	46c0      	nop			; (mov r8, r8)
 80017e8:	46bd      	mov	sp, r7
 80017ea:	b00d      	add	sp, #52	; 0x34
 80017ec:	bd90      	pop	{r4, r7, pc}

080017ee <discreate_actuator>:

//TODO: (medium) all the digital outputs behave light a light. Last requirement
//changes added other kind of actuators. Change the HAL layer and middleware
//layer to set a proper name
void discreate_actuator(light_t *actuator, deadline_timer_t *deadline_timer)
{
 80017ee:	b5f0      	push	{r4, r5, r6, r7, lr}
 80017f0:	b08b      	sub	sp, #44	; 0x2c
 80017f2:	af06      	add	r7, sp, #24
 80017f4:	6078      	str	r0, [r7, #4]
 80017f6:	6039      	str	r1, [r7, #0]

	light_fsm_init_t init = LIGHT_INIT_FALSE;
 80017f8:	260f      	movs	r6, #15
 80017fa:	19bb      	adds	r3, r7, r6
 80017fc:	2201      	movs	r2, #1
 80017fe:	701a      	strb	r2, [r3, #0]
	deadline_timer_expired_t expired;

	if(actuator->fsm_run_on == LIGHT_RUN_TRUE)
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	2221      	movs	r2, #33	; 0x21
 8001804:	5c9b      	ldrb	r3, [r3, r2]
 8001806:	2b00      	cmp	r3, #0
 8001808:	d12f      	bne.n	800186a <discreate_actuator+0x7c>
	{
		//		if(actuator_state == MOTION_LIGHT_TURN_ON_LIGHT)
		light_check_init_fsm(*actuator, &init);
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	19ba      	adds	r2, r7, r6
 800180e:	9205      	str	r2, [sp, #20]
 8001810:	466a      	mov	r2, sp
 8001812:	0011      	movs	r1, r2
 8001814:	001a      	movs	r2, r3
 8001816:	3210      	adds	r2, #16
 8001818:	ca31      	ldmia	r2!, {r0, r4, r5}
 800181a:	c131      	stmia	r1!, {r0, r4, r5}
 800181c:	ca11      	ldmia	r2!, {r0, r4}
 800181e:	c111      	stmia	r1!, {r0, r4}
 8001820:	6818      	ldr	r0, [r3, #0]
 8001822:	6859      	ldr	r1, [r3, #4]
 8001824:	689a      	ldr	r2, [r3, #8]
 8001826:	68db      	ldr	r3, [r3, #12]
 8001828:	f7ff fadd 	bl	8000de6 <light_check_init_fsm>

		if(init == LIGHT_INIT_TRUE)
 800182c:	19bb      	adds	r3, r7, r6
 800182e:	781b      	ldrb	r3, [r3, #0]
 8001830:	2b00      	cmp	r3, #0
 8001832:	d107      	bne.n	8001844 <discreate_actuator+0x56>
		{
			deadline_timer_set_initial_time(deadline_timer);
 8001834:	683b      	ldr	r3, [r7, #0]
 8001836:	0018      	movs	r0, r3
 8001838:	f7fe fe5f 	bl	80004fa <deadline_timer_set_initial_time>
			light_acknowledge_init_fsm(actuator);
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	0018      	movs	r0, r3
 8001840:	f7ff fae8 	bl	8000e14 <light_acknowledge_init_fsm>
		}

		deadline_timer_check(deadline_timer, &expired);
 8001844:	240e      	movs	r4, #14
 8001846:	193a      	adds	r2, r7, r4
 8001848:	683b      	ldr	r3, [r7, #0]
 800184a:	0011      	movs	r1, r2
 800184c:	0018      	movs	r0, r3
 800184e:	f7fe fe1d 	bl	800048c <deadline_timer_check>

		if(expired == TIMER_EXPIRED_TRUE)
 8001852:	193b      	adds	r3, r7, r4
 8001854:	781b      	ldrb	r3, [r3, #0]
 8001856:	2b01      	cmp	r3, #1
 8001858:	d107      	bne.n	800186a <discreate_actuator+0x7c>
		{
			light_on_pulse_fsm(actuator);
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	0018      	movs	r0, r3
 800185e:	f7ff fa43 	bl	8000ce8 <light_on_pulse_fsm>
			deadline_timer_set_initial_time(deadline_timer);
 8001862:	683b      	ldr	r3, [r7, #0]
 8001864:	0018      	movs	r0, r3
 8001866:	f7fe fe48 	bl	80004fa <deadline_timer_set_initial_time>
		}
	}

	if(actuator->fsm_run_off == LIGHT_RUN_TRUE)
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	2222      	movs	r2, #34	; 0x22
 800186e:	5c9b      	ldrb	r3, [r3, r2]
 8001870:	2b00      	cmp	r3, #0
 8001872:	d130      	bne.n	80018d6 <discreate_actuator+0xe8>
	{
//	  if(actuator_state == MOTION_LIGHT_TURN_OFF_LIGHT)

	  light_check_init_fsm(*actuator, &init);
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	260f      	movs	r6, #15
 8001878:	19ba      	adds	r2, r7, r6
 800187a:	9205      	str	r2, [sp, #20]
 800187c:	466a      	mov	r2, sp
 800187e:	0011      	movs	r1, r2
 8001880:	001a      	movs	r2, r3
 8001882:	3210      	adds	r2, #16
 8001884:	ca31      	ldmia	r2!, {r0, r4, r5}
 8001886:	c131      	stmia	r1!, {r0, r4, r5}
 8001888:	ca11      	ldmia	r2!, {r0, r4}
 800188a:	c111      	stmia	r1!, {r0, r4}
 800188c:	6818      	ldr	r0, [r3, #0]
 800188e:	6859      	ldr	r1, [r3, #4]
 8001890:	689a      	ldr	r2, [r3, #8]
 8001892:	68db      	ldr	r3, [r3, #12]
 8001894:	f7ff faa7 	bl	8000de6 <light_check_init_fsm>

	  if(init == LIGHT_INIT_TRUE)
 8001898:	19bb      	adds	r3, r7, r6
 800189a:	781b      	ldrb	r3, [r3, #0]
 800189c:	2b00      	cmp	r3, #0
 800189e:	d107      	bne.n	80018b0 <discreate_actuator+0xc2>
	  {
		  deadline_timer_set_initial_time(deadline_timer);
 80018a0:	683b      	ldr	r3, [r7, #0]
 80018a2:	0018      	movs	r0, r3
 80018a4:	f7fe fe29 	bl	80004fa <deadline_timer_set_initial_time>
		  light_acknowledge_init_fsm(actuator);
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	0018      	movs	r0, r3
 80018ac:	f7ff fab2 	bl	8000e14 <light_acknowledge_init_fsm>
	  }

	  deadline_timer_check(deadline_timer, &expired);
 80018b0:	240e      	movs	r4, #14
 80018b2:	193a      	adds	r2, r7, r4
 80018b4:	683b      	ldr	r3, [r7, #0]
 80018b6:	0011      	movs	r1, r2
 80018b8:	0018      	movs	r0, r3
 80018ba:	f7fe fde7 	bl	800048c <deadline_timer_check>

	  if(expired == TIMER_EXPIRED_TRUE)
 80018be:	193b      	adds	r3, r7, r4
 80018c0:	781b      	ldrb	r3, [r3, #0]
 80018c2:	2b01      	cmp	r3, #1
 80018c4:	d107      	bne.n	80018d6 <discreate_actuator+0xe8>
	  {
		  light_off_pulse_fsm(actuator);
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	0018      	movs	r0, r3
 80018ca:	f7ff fa2d 	bl	8000d28 <light_off_pulse_fsm>
		  deadline_timer_set_initial_time(deadline_timer);
 80018ce:	683b      	ldr	r3, [r7, #0]
 80018d0:	0018      	movs	r0, r3
 80018d2:	f7fe fe12 	bl	80004fa <deadline_timer_set_initial_time>
	  }
	}
}
 80018d6:	46c0      	nop			; (mov r8, r8)
 80018d8:	46bd      	mov	sp, r7
 80018da:	b005      	add	sp, #20
 80018dc:	bdf0      	pop	{r4, r5, r6, r7, pc}

080018de <events_detection_uv_waits>:
							button_t *button_lamp_uv,
							motion_sensed_t *motion_light_1,
							motion_sensed_t *motion_light_2,
							motion_sensed_t *motion_uv,
							motion_light_uv_abort_t *abort_signal_uv)
{
 80018de:	b5b0      	push	{r4, r5, r7, lr}
 80018e0:	b08a      	sub	sp, #40	; 0x28
 80018e2:	af04      	add	r7, sp, #16
 80018e4:	60f8      	str	r0, [r7, #12]
 80018e6:	60b9      	str	r1, [r7, #8]
 80018e8:	607a      	str	r2, [r7, #4]
 80018ea:	603b      	str	r3, [r7, #0]
	button_isr_status_t button_isr_stat;
	button_edge_t check_edge;


	//Reading if there is a motion interrupt pending to solve
	pyd1598_read_wakeup_signal(motion, &motion_isr_status);
 80018ec:	2417      	movs	r4, #23
 80018ee:	193a      	adds	r2, r7, r4
 80018f0:	68fb      	ldr	r3, [r7, #12]
 80018f2:	0011      	movs	r1, r2
 80018f4:	0018      	movs	r0, r3
 80018f6:	f000 fede 	bl	80026b6 <pyd1598_read_wakeup_signal>
	//Activating flags
	if(motion_isr_status == PYD1598_MOTION_ISR_UNATTENDED)
 80018fa:	193b      	adds	r3, r7, r4
 80018fc:	781b      	ldrb	r3, [r3, #0]
 80018fe:	2b02      	cmp	r3, #2
 8001900:	d10c      	bne.n	800191c <events_detection_uv_waits+0x3e>
	{
		*motion_light_1 = MOTION_ISR_UNATTENDED;
 8001902:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001904:	2202      	movs	r2, #2
 8001906:	701a      	strb	r2, [r3, #0]
		*motion_light_2 = MOTION_ISR_UNATTENDED;
 8001908:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800190a:	2202      	movs	r2, #2
 800190c:	701a      	strb	r2, [r3, #0]
		*motion_uv = MOTION_ISR_UNATTENDED;
 800190e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001910:	2202      	movs	r2, #2
 8001912:	701a      	strb	r2, [r3, #0]
		motion->motion_sensed = PYD1598_MOTION_ISR_ATTENDED;
 8001914:	68fb      	ldr	r3, [r7, #12]
 8001916:	2258      	movs	r2, #88	; 0x58
 8001918:	2100      	movs	r1, #0
 800191a:	5499      	strb	r1, [r3, r2]
	}

	//Reading Buttons
	sense_button_event(deadline_events, button_lamp_1);
 800191c:	687a      	ldr	r2, [r7, #4]
 800191e:	68bb      	ldr	r3, [r7, #8]
 8001920:	0011      	movs	r1, r2
 8001922:	0018      	movs	r0, r3
 8001924:	f000 f832 	bl	800198c <sense_button_event>
	sense_button_event(deadline_events, button_lamp_2);
 8001928:	683a      	ldr	r2, [r7, #0]
 800192a:	68bb      	ldr	r3, [r7, #8]
 800192c:	0011      	movs	r1, r2
 800192e:	0018      	movs	r0, r3
 8001930:	f000 f82c 	bl	800198c <sense_button_event>
	sense_button_event(deadline_events, button_lamp_uv);
 8001934:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001936:	68bb      	ldr	r3, [r7, #8]
 8001938:	0011      	movs	r1, r2
 800193a:	0018      	movs	r0, r3
 800193c:	f000 f826 	bl	800198c <sense_button_event>
		*abort_signal_uv = MOTION_ABORT_TRUE;
	}
#endif //ABORT_WITH_BUTTONS

	//Check if lamp buttons are active to invalidate UV button events.
	button_check_isr_request(*button_lamp_uv, &button_isr_stat, &check_edge);
 8001940:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001942:	2215      	movs	r2, #21
 8001944:	18ba      	adds	r2, r7, r2
 8001946:	9203      	str	r2, [sp, #12]
 8001948:	2516      	movs	r5, #22
 800194a:	197a      	adds	r2, r7, r5
 800194c:	9202      	str	r2, [sp, #8]
 800194e:	466a      	mov	r2, sp
 8001950:	0011      	movs	r1, r2
 8001952:	001a      	movs	r2, r3
 8001954:	3210      	adds	r2, #16
 8001956:	ca11      	ldmia	r2!, {r0, r4}
 8001958:	c111      	stmia	r1!, {r0, r4}
 800195a:	6818      	ldr	r0, [r3, #0]
 800195c:	6859      	ldr	r1, [r3, #4]
 800195e:	689a      	ldr	r2, [r3, #8]
 8001960:	68db      	ldr	r3, [r3, #12]
 8001962:	f7fe fd36 	bl	80003d2 <button_check_isr_request>
	if(button_isr_stat == BUTTON_ISR_UNATTENDED)
 8001966:	197b      	adds	r3, r7, r5
 8001968:	781b      	ldrb	r3, [r3, #0]
 800196a:	2b02      	cmp	r3, #2
 800196c:	d10a      	bne.n	8001984 <events_detection_uv_waits+0xa6>
	{
		if(button_lamp_uv->push_status != BUTTON_PUSH_ON)
 800196e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001970:	789b      	ldrb	r3, [r3, #2]
 8001972:	2b01      	cmp	r3, #1
 8001974:	d003      	beq.n	800197e <events_detection_uv_waits+0xa0>
		{
			button_lamp_uv->push_status = BUTTON_PUSH_ON;
 8001976:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001978:	2201      	movs	r2, #1
 800197a:	709a      	strb	r2, [r3, #2]
		else
		{
			button_lamp_uv->push_status = BUTTON_PUSH_OFF;
		}
	}
}
 800197c:	e002      	b.n	8001984 <events_detection_uv_waits+0xa6>
			button_lamp_uv->push_status = BUTTON_PUSH_OFF;
 800197e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001980:	2200      	movs	r2, #0
 8001982:	709a      	strb	r2, [r3, #2]
}
 8001984:	46c0      	nop			; (mov r8, r8)
 8001986:	46bd      	mov	sp, r7
 8001988:	b006      	add	sp, #24
 800198a:	bdb0      	pop	{r4, r5, r7, pc}

0800198c <sense_button_event>:
	}

}

void sense_button_event(deadline_timer_t *deadline_events, button_t *button)
{
 800198c:	b590      	push	{r4, r7, lr}
 800198e:	b085      	sub	sp, #20
 8001990:	af00      	add	r7, sp, #0
 8001992:	6078      	str	r0, [r7, #4]
 8001994:	6039      	str	r1, [r7, #0]

	deadline_timer_expired_t timer_expired;
	if(button->debounce_lock == BUTTON_DEBOUNCE_LOCK_ON)
 8001996:	683b      	ldr	r3, [r7, #0]
 8001998:	7b5b      	ldrb	r3, [r3, #13]
 800199a:	2b00      	cmp	r3, #0
 800199c:	d112      	bne.n	80019c4 <sense_button_event+0x38>
	{
		//TODO: (medium) Check if a new timer should be configured
		deadline_timer_check(deadline_events, &timer_expired);
 800199e:	240f      	movs	r4, #15
 80019a0:	193a      	adds	r2, r7, r4
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	0011      	movs	r1, r2
 80019a6:	0018      	movs	r0, r3
 80019a8:	f7fe fd70 	bl	800048c <deadline_timer_check>

		if(timer_expired == TIMER_EXPIRED_TRUE)
 80019ac:	193b      	adds	r3, r7, r4
 80019ae:	781b      	ldrb	r3, [r3, #0]
 80019b0:	2b01      	cmp	r3, #1
 80019b2:	d107      	bne.n	80019c4 <sense_button_event+0x38>
		{
			button_debounce_fsm(button);
 80019b4:	683b      	ldr	r3, [r7, #0]
 80019b6:	0018      	movs	r0, r3
 80019b8:	f7fe fc58 	bl	800026c <button_debounce_fsm>
			deadline_timer_set_initial_time(deadline_events);
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	0018      	movs	r0, r3
 80019c0:	f7fe fd9b 	bl	80004fa <deadline_timer_set_initial_time>
		}
	}


}
 80019c4:	46c0      	nop			; (mov r8, r8)
 80019c6:	46bd      	mov	sp, r7
 80019c8:	b005      	add	sp, #20
 80019ca:	bd90      	pop	{r4, r7, pc}

080019cc <motion_light_control_fsm>:
								button_t *button,
								pyd1598_sensor_t *motion_sensor,
								deadline_timer_t *deadline_timer,
								motion_light_state_t *fsm_state,
								motion_sensed_t *motion_sensed)
{
 80019cc:	b5b0      	push	{r4, r5, r7, lr}
 80019ce:	b08a      	sub	sp, #40	; 0x28
 80019d0:	af04      	add	r7, sp, #16
 80019d2:	60f8      	str	r0, [r7, #12]
 80019d4:	60b9      	str	r1, [r7, #8]
 80019d6:	607a      	str	r2, [r7, #4]
 80019d8:	603b      	str	r3, [r7, #0]

	button_isr_status_t button_isr_status;
	button_edge_t edge = button->edge;
 80019da:	68bb      	ldr	r3, [r7, #8]
 80019dc:	785a      	ldrb	r2, [r3, #1]
 80019de:	2116      	movs	r1, #22
 80019e0:	187b      	adds	r3, r7, r1
 80019e2:	701a      	strb	r2, [r3, #0]

	button_check_isr_request(*button, &button_isr_status, &edge);
 80019e4:	68bb      	ldr	r3, [r7, #8]
 80019e6:	187a      	adds	r2, r7, r1
 80019e8:	9203      	str	r2, [sp, #12]
 80019ea:	2517      	movs	r5, #23
 80019ec:	197a      	adds	r2, r7, r5
 80019ee:	9202      	str	r2, [sp, #8]
 80019f0:	466a      	mov	r2, sp
 80019f2:	0011      	movs	r1, r2
 80019f4:	001a      	movs	r2, r3
 80019f6:	3210      	adds	r2, #16
 80019f8:	ca11      	ldmia	r2!, {r0, r4}
 80019fa:	c111      	stmia	r1!, {r0, r4}
 80019fc:	6818      	ldr	r0, [r3, #0]
 80019fe:	6859      	ldr	r1, [r3, #4]
 8001a00:	689a      	ldr	r2, [r3, #8]
 8001a02:	68db      	ldr	r3, [r3, #12]
 8001a04:	f7fe fce5 	bl	80003d2 <button_check_isr_request>

	if( (button_isr_status == BUTTON_ISR_UNATTENDED) ||
 8001a08:	197b      	adds	r3, r7, r5
 8001a0a:	781b      	ldrb	r3, [r3, #0]
 8001a0c:	2b02      	cmp	r3, #2
 8001a0e:	d003      	beq.n	8001a18 <motion_light_control_fsm+0x4c>
		(*motion_sensed == MOTION_ISR_UNATTENDED))
 8001a10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001a12:	781b      	ldrb	r3, [r3, #0]
	if( (button_isr_status == BUTTON_ISR_UNATTENDED) ||
 8001a14:	2b02      	cmp	r3, #2
 8001a16:	d121      	bne.n	8001a5c <motion_light_control_fsm+0x90>
	{
		if(button_isr_status == BUTTON_ISR_UNATTENDED)
 8001a18:	2217      	movs	r2, #23
 8001a1a:	18bb      	adds	r3, r7, r2
 8001a1c:	781b      	ldrb	r3, [r3, #0]
 8001a1e:	2b02      	cmp	r3, #2
 8001a20:	d10e      	bne.n	8001a40 <motion_light_control_fsm+0x74>
		{
			button_isr_status = PYD1598_WAKEUP_ISR_ATTENDED;
 8001a22:	18bb      	adds	r3, r7, r2
 8001a24:	2200      	movs	r2, #0
 8001a26:	701a      	strb	r2, [r3, #0]

			if(edge == BUTTON_EDGE_NEGATIVE)
 8001a28:	2316      	movs	r3, #22
 8001a2a:	18fb      	adds	r3, r7, r3
 8001a2c:	781b      	ldrb	r3, [r3, #0]
 8001a2e:	2b01      	cmp	r3, #1
 8001a30:	d103      	bne.n	8001a3a <motion_light_control_fsm+0x6e>
			{
				*fsm_state = MOTION_LIGHT_TURN_OFF_LIGHT;
 8001a32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a34:	2205      	movs	r2, #5
 8001a36:	701a      	strb	r2, [r3, #0]
 8001a38:	e002      	b.n	8001a40 <motion_light_control_fsm+0x74>
			}
			else
			{
				*fsm_state = MOTION_LIGHT_CHECK_BUTTON;
 8001a3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a3c:	2201      	movs	r2, #1
 8001a3e:	701a      	strb	r2, [r3, #0]
			}
		}

		if( (*motion_sensed == MOTION_ISR_UNATTENDED) &&
 8001a40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001a42:	781b      	ldrb	r3, [r3, #0]
 8001a44:	2b02      	cmp	r3, #2
 8001a46:	d109      	bne.n	8001a5c <motion_light_control_fsm+0x90>
			(*fsm_state == MOTION_LIGHT_IDLE))
 8001a48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a4a:	781b      	ldrb	r3, [r3, #0]
		if( (*motion_sensed == MOTION_ISR_UNATTENDED) &&
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d105      	bne.n	8001a5c <motion_light_control_fsm+0x90>
		{
			*fsm_state = MOTION_LIGHT_CHECK_BUTTON;
 8001a50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a52:	2201      	movs	r2, #1
 8001a54:	701a      	strb	r2, [r3, #0]
			*motion_sensed = MOTION_ISR_ATTENDED;
 8001a56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001a58:	2200      	movs	r2, #0
 8001a5a:	701a      	strb	r2, [r3, #0]
		}

	}

	switch(*fsm_state)
 8001a5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a5e:	781b      	ldrb	r3, [r3, #0]
 8001a60:	2b05      	cmp	r3, #5
 8001a62:	d858      	bhi.n	8001b16 <motion_light_control_fsm+0x14a>
 8001a64:	009a      	lsls	r2, r3, #2
 8001a66:	4b33      	ldr	r3, [pc, #204]	; (8001b34 <motion_light_control_fsm+0x168>)
 8001a68:	18d3      	adds	r3, r2, r3
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	469f      	mov	pc, r3
	{
		case MOTION_LIGHT_IDLE:

			__NOP();//Do nothing
 8001a6e:	46c0      	nop			; (mov r8, r8)

			break;
 8001a70:	e056      	b.n	8001b20 <motion_light_control_fsm+0x154>
		case MOTION_LIGHT_CHECK_BUTTON:

			button_status_t button_status = BUTTON_OFF;
 8001a72:	2115      	movs	r1, #21
 8001a74:	187b      	adds	r3, r7, r1
 8001a76:	2200      	movs	r2, #0
 8001a78:	701a      	strb	r2, [r3, #0]
			button_get_status(button, &button_status);
 8001a7a:	000c      	movs	r4, r1
 8001a7c:	187a      	adds	r2, r7, r1
 8001a7e:	68bb      	ldr	r3, [r7, #8]
 8001a80:	0011      	movs	r1, r2
 8001a82:	0018      	movs	r0, r3
 8001a84:	f7fe fc80 	bl	8000388 <button_get_status>

			if(button_status == BUTTON_ON)
 8001a88:	193b      	adds	r3, r7, r4
 8001a8a:	781b      	ldrb	r3, [r3, #0]
 8001a8c:	2b01      	cmp	r3, #1
 8001a8e:	d106      	bne.n	8001a9e <motion_light_control_fsm+0xd2>
			{
				*fsm_state = MOTION_LIGHT_TURN_ON_LIGHT;
 8001a90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a92:	2202      	movs	r2, #2
 8001a94:	701a      	strb	r2, [r3, #0]
				*motion_sensed = MOTION_ISR_ATTENDED;
 8001a96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001a98:	2200      	movs	r2, #0
 8001a9a:	701a      	strb	r2, [r3, #0]
				 //if an edge where detected an error occurred in the button
				*fsm_state = MOTION_LIGHT_TURN_OFF_LIGHT;
				*motion_sensed = MOTION_ISR_ATTENDED;
			}

			break;
 8001a9c:	e040      	b.n	8001b20 <motion_light_control_fsm+0x154>
				*fsm_state = MOTION_LIGHT_TURN_OFF_LIGHT;
 8001a9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001aa0:	2205      	movs	r2, #5
 8001aa2:	701a      	strb	r2, [r3, #0]
				*motion_sensed = MOTION_ISR_ATTENDED;
 8001aa4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001aa6:	2200      	movs	r2, #0
 8001aa8:	701a      	strb	r2, [r3, #0]
			break;
 8001aaa:	e039      	b.n	8001b20 <motion_light_control_fsm+0x154>
		case MOTION_LIGHT_TURN_ON_LIGHT:

			//this is done in another fsm
			light_ask_on_pulse_fsm(light);
 8001aac:	68fb      	ldr	r3, [r7, #12]
 8001aae:	0018      	movs	r0, r3
 8001ab0:	f7ff f97b 	bl	8000daa <light_ask_on_pulse_fsm>
			*fsm_state = MOTION_LIGHT_INIT_TIMER;
 8001ab4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ab6:	2203      	movs	r2, #3
 8001ab8:	701a      	strb	r2, [r3, #0]

			break;
 8001aba:	e031      	b.n	8001b20 <motion_light_control_fsm+0x154>
		case MOTION_LIGHT_INIT_TIMER:
			//This updates the timer count
			deadline_timer_set_initial_time(deadline_timer);
 8001abc:	683b      	ldr	r3, [r7, #0]
 8001abe:	0018      	movs	r0, r3
 8001ac0:	f7fe fd1b 	bl	80004fa <deadline_timer_set_initial_time>
			*fsm_state = MOTION_LIGHT_WAIT_EXPIRATION;
 8001ac4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ac6:	2204      	movs	r2, #4
 8001ac8:	701a      	strb	r2, [r3, #0]

			break;
 8001aca:	e029      	b.n	8001b20 <motion_light_control_fsm+0x154>
		case MOTION_LIGHT_WAIT_EXPIRATION:

			deadline_timer_expired_t deadline_expired;

			deadline_timer_check(deadline_timer, &deadline_expired);
 8001acc:	2414      	movs	r4, #20
 8001ace:	193a      	adds	r2, r7, r4
 8001ad0:	683b      	ldr	r3, [r7, #0]
 8001ad2:	0011      	movs	r1, r2
 8001ad4:	0018      	movs	r0, r3
 8001ad6:	f7fe fcd9 	bl	800048c <deadline_timer_check>

			if(deadline_expired == TIMER_EXPIRED_TRUE)
 8001ada:	193b      	adds	r3, r7, r4
 8001adc:	781b      	ldrb	r3, [r3, #0]
 8001ade:	2b01      	cmp	r3, #1
 8001ae0:	d102      	bne.n	8001ae8 <motion_light_control_fsm+0x11c>
			{
				*fsm_state = MOTION_LIGHT_TURN_OFF_LIGHT;
 8001ae2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ae4:	2205      	movs	r2, #5
 8001ae6:	701a      	strb	r2, [r3, #0]
			}
			else
			{
			}

			if(*motion_sensed == MOTION_ISR_UNATTENDED)
 8001ae8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001aea:	781b      	ldrb	r3, [r3, #0]
 8001aec:	2b02      	cmp	r3, #2
 8001aee:	d116      	bne.n	8001b1e <motion_light_control_fsm+0x152>
			{
				*motion_sensed = MOTION_ISR_ATTENDED;
 8001af0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001af2:	2200      	movs	r2, #0
 8001af4:	701a      	strb	r2, [r3, #0]
//					*fsm_state = MOTION_LIGHT_INIT_TIMER;
				*fsm_state = MOTION_LIGHT_CHECK_BUTTON;
 8001af6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001af8:	2201      	movs	r2, #1
 8001afa:	701a      	strb	r2, [r3, #0]
			}
			break;
 8001afc:	e00f      	b.n	8001b1e <motion_light_control_fsm+0x152>
		case MOTION_LIGHT_TURN_OFF_LIGHT:

			deadline_timer_force_expiration(deadline_timer);
 8001afe:	683b      	ldr	r3, [r7, #0]
 8001b00:	0018      	movs	r0, r3
 8001b02:	f7fe fcb6 	bl	8000472 <deadline_timer_force_expiration>
			//this is done in another fsm
			light_ask_off_pulse_fsm(light);
 8001b06:	68fb      	ldr	r3, [r7, #12]
 8001b08:	0018      	movs	r0, r3
 8001b0a:	f7ff f92d 	bl	8000d68 <light_ask_off_pulse_fsm>
			*fsm_state = MOTION_LIGHT_IDLE;
 8001b0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b10:	2200      	movs	r2, #0
 8001b12:	701a      	strb	r2, [r3, #0]
			break;
 8001b14:	e004      	b.n	8001b20 <motion_light_control_fsm+0x154>
		default:
			*fsm_state = MOTION_LIGHT_IDLE;
 8001b16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b18:	2200      	movs	r2, #0
 8001b1a:	701a      	strb	r2, [r3, #0]
			break;
 8001b1c:	e000      	b.n	8001b20 <motion_light_control_fsm+0x154>
			break;
 8001b1e:	46c0      	nop			; (mov r8, r8)
	}

	button->edge_attended = button_isr_status;
 8001b20:	2317      	movs	r3, #23
 8001b22:	18fb      	adds	r3, r7, r3
 8001b24:	781a      	ldrb	r2, [r3, #0]
 8001b26:	68bb      	ldr	r3, [r7, #8]
 8001b28:	70da      	strb	r2, [r3, #3]

}
 8001b2a:	46c0      	nop			; (mov r8, r8)
 8001b2c:	46bd      	mov	sp, r7
 8001b2e:	b006      	add	sp, #24
 8001b30:	bdb0      	pop	{r4, r5, r7, pc}
 8001b32:	46c0      	nop			; (mov r8, r8)
 8001b34:	08005728 	.word	0x08005728

08001b38 <motion_uv_ctrl_wait_fsm>:
									motion_light_uv_state_t *fsm_state,
									motion_sensed_t *motion_sensed,
									motion_light_uv_abort_t *uv_abort,
									motion_uv_wait_signal_t wait,
									led_signal_t *signal)
{
 8001b38:	b5b0      	push	{r4, r5, r7, lr}
 8001b3a:	b09c      	sub	sp, #112	; 0x70
 8001b3c:	af16      	add	r7, sp, #88	; 0x58
 8001b3e:	60f8      	str	r0, [r7, #12]
 8001b40:	60b9      	str	r1, [r7, #8]
 8001b42:	607a      	str	r2, [r7, #4]
 8001b44:	603b      	str	r3, [r7, #0]
	button_isr_status_t button_isr_status;
	button_edge_t edge = button_uv->edge;
 8001b46:	68bb      	ldr	r3, [r7, #8]
 8001b48:	785a      	ldrb	r2, [r3, #1]
 8001b4a:	2116      	movs	r1, #22
 8001b4c:	187b      	adds	r3, r7, r1
 8001b4e:	701a      	strb	r2, [r3, #0]
	pyd1598_motion_isr_status_t motion_isr_status;
	deadline_timer_expired_t deadline_safe_expired;
	deadline_timer_expired_t deadline_timeout_expired;
	deadline_timer_expired_t deadline_wait_timeout_expired;

	button_check_isr_request(*button_uv, &button_isr_status, &edge);
 8001b50:	68bb      	ldr	r3, [r7, #8]
 8001b52:	187a      	adds	r2, r7, r1
 8001b54:	9203      	str	r2, [sp, #12]
 8001b56:	2517      	movs	r5, #23
 8001b58:	197a      	adds	r2, r7, r5
 8001b5a:	9202      	str	r2, [sp, #8]
 8001b5c:	466a      	mov	r2, sp
 8001b5e:	0011      	movs	r1, r2
 8001b60:	001a      	movs	r2, r3
 8001b62:	3210      	adds	r2, #16
 8001b64:	ca11      	ldmia	r2!, {r0, r4}
 8001b66:	c111      	stmia	r1!, {r0, r4}
 8001b68:	6818      	ldr	r0, [r3, #0]
 8001b6a:	6859      	ldr	r1, [r3, #4]
 8001b6c:	689a      	ldr	r2, [r3, #8]
 8001b6e:	68db      	ldr	r3, [r3, #12]
 8001b70:	f7fe fc2f 	bl	80003d2 <button_check_isr_request>
	pyd1598_check_isr_request(*motion_sensor, &motion_isr_status);
 8001b74:	687c      	ldr	r4, [r7, #4]
 8001b76:	2315      	movs	r3, #21
 8001b78:	18fb      	adds	r3, r7, r3
 8001b7a:	9314      	str	r3, [sp, #80]	; 0x50
 8001b7c:	466b      	mov	r3, sp
 8001b7e:	0018      	movs	r0, r3
 8001b80:	0023      	movs	r3, r4
 8001b82:	3310      	adds	r3, #16
 8001b84:	2250      	movs	r2, #80	; 0x50
 8001b86:	0019      	movs	r1, r3
 8001b88:	f003 fdb8 	bl	80056fc <memcpy>
 8001b8c:	6820      	ldr	r0, [r4, #0]
 8001b8e:	6861      	ldr	r1, [r4, #4]
 8001b90:	68a2      	ldr	r2, [r4, #8]
 8001b92:	68e3      	ldr	r3, [r4, #12]
 8001b94:	f000 fd78 	bl	8002688 <pyd1598_check_isr_request>


	if(button_isr_status == BUTTON_ISR_UNATTENDED)
 8001b98:	197b      	adds	r3, r7, r5
 8001b9a:	781b      	ldrb	r3, [r3, #0]
 8001b9c:	2b02      	cmp	r3, #2
 8001b9e:	d10e      	bne.n	8001bbe <motion_uv_ctrl_wait_fsm+0x86>
	{

		//Change if abort is not required with a second push
		if(button_uv->push_status == BUTTON_PUSH_ON)
 8001ba0:	68bb      	ldr	r3, [r7, #8]
 8001ba2:	789b      	ldrb	r3, [r3, #2]
 8001ba4:	2b01      	cmp	r3, #1
 8001ba6:	d103      	bne.n	8001bb0 <motion_uv_ctrl_wait_fsm+0x78>
		{
			*fsm_state = MOTION_LIGHT_UV_INIT_TIMEOUT_TIMER;
 8001ba8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001baa:	2201      	movs	r2, #1
 8001bac:	701a      	strb	r2, [r3, #0]
 8001bae:	e002      	b.n	8001bb6 <motion_uv_ctrl_wait_fsm+0x7e>
		}
		else
		{
			*fsm_state = MOTION_LIGHT_UV_ABORT;
 8001bb0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001bb2:	220a      	movs	r2, #10
 8001bb4:	701a      	strb	r2, [r3, #0]
		}

		button_isr_status = PYD1598_WAKEUP_ISR_ATTENDED;
 8001bb6:	2317      	movs	r3, #23
 8001bb8:	18fb      	adds	r3, r7, r3
 8001bba:	2200      	movs	r2, #0
 8001bbc:	701a      	strb	r2, [r3, #0]
	}

	if(*uv_abort == MOTION_ABORT_TRUE)
 8001bbe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001bc0:	781b      	ldrb	r3, [r3, #0]
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d105      	bne.n	8001bd2 <motion_uv_ctrl_wait_fsm+0x9a>
	{
		*fsm_state = MOTION_LIGHT_UV_ABORT;
 8001bc6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001bc8:	220a      	movs	r2, #10
 8001bca:	701a      	strb	r2, [r3, #0]
		*uv_abort = MOTION_ABORT_FALSE;
 8001bcc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001bce:	2201      	movs	r2, #1
 8001bd0:	701a      	strb	r2, [r3, #0]
	}


	switch(*fsm_state)
 8001bd2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001bd4:	781b      	ldrb	r3, [r3, #0]
 8001bd6:	2b0a      	cmp	r3, #10
 8001bd8:	d900      	bls.n	8001bdc <motion_uv_ctrl_wait_fsm+0xa4>
 8001bda:	e0c1      	b.n	8001d60 <motion_uv_ctrl_wait_fsm+0x228>
 8001bdc:	009a      	lsls	r2, r3, #2
 8001bde:	4b68      	ldr	r3, [pc, #416]	; (8001d80 <motion_uv_ctrl_wait_fsm+0x248>)
 8001be0:	18d3      	adds	r3, r2, r3
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	469f      	mov	pc, r3
	{
		case MOTION_LIGHT_UV_IDLE:

			__NOP();//Do nothing
 8001be6:	46c0      	nop			; (mov r8, r8)

			break;
 8001be8:	e0c1      	b.n	8001d6e <motion_uv_ctrl_wait_fsm+0x236>
		case MOTION_LIGHT_UV_INIT_TIMEOUT_TIMER:
			//Initialize deadline_timeout
			deadline_timer_set_initial_time(deadline_timeout);
 8001bea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001bec:	0018      	movs	r0, r3
 8001bee:	f7fe fc84 	bl	80004fa <deadline_timer_set_initial_time>
			deadline_timer_set_initial_time(deadline_wait_timeout);
 8001bf2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001bf4:	0018      	movs	r0, r3
 8001bf6:	f7fe fc80 	bl	80004fa <deadline_timer_set_initial_time>

			//Start LED indicator
			led_signal_start(signal);
 8001bfa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001bfc:	0018      	movs	r0, r3
 8001bfe:	f7fe ffe6 	bl	8000bce <led_signal_start>
			signal->type = LED_SIGNAL_BLINK;
 8001c02:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001c04:	2202      	movs	r2, #2
 8001c06:	725a      	strb	r2, [r3, #9]

			*fsm_state = MOTION_LIGHT_UV_WAIT_MOTION_TIMEOUT;
 8001c08:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001c0a:	2203      	movs	r2, #3
 8001c0c:	701a      	strb	r2, [r3, #0]

			break;
 8001c0e:	e0ae      	b.n	8001d6e <motion_uv_ctrl_wait_fsm+0x236>
		case MOTION_LIGHT_UV_WAIT_MOTION_TIMEOUT:

			deadline_timer_check(deadline_wait_timeout,
 8001c10:	2412      	movs	r4, #18
 8001c12:	193a      	adds	r2, r7, r4
 8001c14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001c16:	0011      	movs	r1, r2
 8001c18:	0018      	movs	r0, r3
 8001c1a:	f7fe fc37 	bl	800048c <deadline_timer_check>
									&deadline_wait_timeout_expired);

			if(deadline_wait_timeout_expired == TIMER_EXPIRED_TRUE)
 8001c1e:	193b      	adds	r3, r7, r4
 8001c20:	781b      	ldrb	r3, [r3, #0]
 8001c22:	2b01      	cmp	r3, #1
 8001c24:	d102      	bne.n	8001c2c <motion_uv_ctrl_wait_fsm+0xf4>
			{
				*fsm_state = MOTION_LIGHT_UV_CHECK_TIMEOUT_TIMER;
 8001c26:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001c28:	2202      	movs	r2, #2
 8001c2a:	701a      	strb	r2, [r3, #0]
			}
			__NOP();//Do nothing
 8001c2c:	46c0      	nop			; (mov r8, r8)

			break;
 8001c2e:	e09e      	b.n	8001d6e <motion_uv_ctrl_wait_fsm+0x236>
		case MOTION_LIGHT_UV_CHECK_TIMEOUT_TIMER:

			deadline_timer_check(deadline_timeout, &deadline_timeout_expired);
 8001c30:	2413      	movs	r4, #19
 8001c32:	193a      	adds	r2, r7, r4
 8001c34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c36:	0011      	movs	r1, r2
 8001c38:	0018      	movs	r0, r3
 8001c3a:	f7fe fc27 	bl	800048c <deadline_timer_check>

			if(deadline_timeout_expired == TIMER_EXPIRED_TRUE)//This should be a long timer
 8001c3e:	193b      	adds	r3, r7, r4
 8001c40:	781b      	ldrb	r3, [r3, #0]
 8001c42:	2b01      	cmp	r3, #1
 8001c44:	d103      	bne.n	8001c4e <motion_uv_ctrl_wait_fsm+0x116>
			{
				*fsm_state = MOTION_LIGHT_UV_ABORT;
 8001c46:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001c48:	220a      	movs	r2, #10
 8001c4a:	701a      	strb	r2, [r3, #0]
				{
					*fsm_state = MOTION_LIGHT_UV_INIT_SAFE_TIMER;
				}
			}

			break;
 8001c4c:	e08f      	b.n	8001d6e <motion_uv_ctrl_wait_fsm+0x236>
				if(*motion_sensed == MOTION_ISR_UNATTENDED)
 8001c4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001c50:	781b      	ldrb	r3, [r3, #0]
 8001c52:	2b02      	cmp	r3, #2
 8001c54:	d10a      	bne.n	8001c6c <motion_uv_ctrl_wait_fsm+0x134>
					deadline_timer_set_initial_time(deadline_wait_timeout);
 8001c56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001c58:	0018      	movs	r0, r3
 8001c5a:	f7fe fc4e 	bl	80004fa <deadline_timer_set_initial_time>
					*motion_sensed = MOTION_ISR_ATTENDED;
 8001c5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001c60:	2200      	movs	r2, #0
 8001c62:	701a      	strb	r2, [r3, #0]
					*fsm_state = MOTION_LIGHT_UV_WAIT_MOTION_TIMEOUT;
 8001c64:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001c66:	2203      	movs	r2, #3
 8001c68:	701a      	strb	r2, [r3, #0]
			break;
 8001c6a:	e080      	b.n	8001d6e <motion_uv_ctrl_wait_fsm+0x236>
					*fsm_state = MOTION_LIGHT_UV_INIT_SAFE_TIMER;
 8001c6c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001c6e:	2204      	movs	r2, #4
 8001c70:	701a      	strb	r2, [r3, #0]
			break;
 8001c72:	e07c      	b.n	8001d6e <motion_uv_ctrl_wait_fsm+0x236>
		case MOTION_LIGHT_UV_INIT_SAFE_TIMER:
			//TODO: (high) add a timeout
			deadline_timer_set_initial_time(deadline_safe_timer);
 8001c74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c76:	0018      	movs	r0, r3
 8001c78:	f7fe fc3f 	bl	80004fa <deadline_timer_set_initial_time>

			*fsm_state = MOTION_LIGHT_UV_WAIT_SAFE_TIMER;
 8001c7c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001c7e:	2205      	movs	r2, #5
 8001c80:	701a      	strb	r2, [r3, #0]
			break;
 8001c82:	e074      	b.n	8001d6e <motion_uv_ctrl_wait_fsm+0x236>

		case MOTION_LIGHT_UV_WAIT_SAFE_TIMER:

			deadline_timer_check(deadline_safe_timer, &deadline_safe_expired);
 8001c84:	2414      	movs	r4, #20
 8001c86:	193a      	adds	r2, r7, r4
 8001c88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c8a:	0011      	movs	r1, r2
 8001c8c:	0018      	movs	r0, r3
 8001c8e:	f7fe fbfd 	bl	800048c <deadline_timer_check>

			if(deadline_safe_expired == TIMER_EXPIRED_TRUE)//This should be a long timer
 8001c92:	193b      	adds	r3, r7, r4
 8001c94:	781b      	ldrb	r3, [r3, #0]
 8001c96:	2b01      	cmp	r3, #1
 8001c98:	d103      	bne.n	8001ca2 <motion_uv_ctrl_wait_fsm+0x16a>
			{
				*fsm_state = MOTION_LIGHT_UV_TURN_ON_LIGHT;
 8001c9a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001c9c:	2206      	movs	r2, #6
 8001c9e:	701a      	strb	r2, [r3, #0]
					}
				}

			}

			break;
 8001ca0:	e062      	b.n	8001d68 <motion_uv_ctrl_wait_fsm+0x230>
				if(*motion_sensed == MOTION_ISR_UNATTENDED)
 8001ca2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001ca4:	781b      	ldrb	r3, [r3, #0]
 8001ca6:	2b02      	cmp	r3, #2
 8001ca8:	d106      	bne.n	8001cb8 <motion_uv_ctrl_wait_fsm+0x180>
					*motion_sensed = MOTION_ISR_ATTENDED;
 8001caa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001cac:	2200      	movs	r2, #0
 8001cae:	701a      	strb	r2, [r3, #0]
					*fsm_state = MOTION_LIGHT_UV_ABORT;
 8001cb0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001cb2:	220a      	movs	r2, #10
 8001cb4:	701a      	strb	r2, [r3, #0]
			break;
 8001cb6:	e057      	b.n	8001d68 <motion_uv_ctrl_wait_fsm+0x230>
					if(wait == MOTION_UV_WAIT_TRUE)
 8001cb8:	2340      	movs	r3, #64	; 0x40
 8001cba:	18fb      	adds	r3, r7, r3
 8001cbc:	781b      	ldrb	r3, [r3, #0]
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d152      	bne.n	8001d68 <motion_uv_ctrl_wait_fsm+0x230>
						*fsm_state = MOTION_LIGHT_UV_INIT_SAFE_TIMER;
 8001cc2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001cc4:	2204      	movs	r2, #4
 8001cc6:	701a      	strb	r2, [r3, #0]
			break;
 8001cc8:	e04e      	b.n	8001d68 <motion_uv_ctrl_wait_fsm+0x230>
		case MOTION_LIGHT_UV_TURN_ON_LIGHT:
			//this is done in another fsm
			light_ask_on_pulse_fsm(light_uv);
 8001cca:	68fb      	ldr	r3, [r7, #12]
 8001ccc:	0018      	movs	r0, r3
 8001cce:	f7ff f86c 	bl	8000daa <light_ask_on_pulse_fsm>
			signal->type = LED_SIGNAL_SOLID;
 8001cd2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001cd4:	2201      	movs	r2, #1
 8001cd6:	725a      	strb	r2, [r3, #9]
			*fsm_state = MOTION_LIGHT_UV_INIT_TIMER;
 8001cd8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001cda:	2207      	movs	r2, #7
 8001cdc:	701a      	strb	r2, [r3, #0]

			break;
 8001cde:	e046      	b.n	8001d6e <motion_uv_ctrl_wait_fsm+0x236>
		case MOTION_LIGHT_UV_INIT_TIMER:
			deadline_timer_set_initial_time(deadline_timer);
 8001ce0:	683b      	ldr	r3, [r7, #0]
 8001ce2:	0018      	movs	r0, r3
 8001ce4:	f7fe fc09 	bl	80004fa <deadline_timer_set_initial_time>
			*fsm_state = MOTION_LIGHT_UV_WAIT_EXPIRATION;
 8001ce8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001cea:	2208      	movs	r2, #8
 8001cec:	701a      	strb	r2, [r3, #0]
			break;
 8001cee:	e03e      	b.n	8001d6e <motion_uv_ctrl_wait_fsm+0x236>
		case MOTION_LIGHT_UV_WAIT_EXPIRATION:
			deadline_timer_expired_t deadline_expired;
			deadline_timer_check(deadline_timer, &deadline_expired);
 8001cf0:	2411      	movs	r4, #17
 8001cf2:	193a      	adds	r2, r7, r4
 8001cf4:	683b      	ldr	r3, [r7, #0]
 8001cf6:	0011      	movs	r1, r2
 8001cf8:	0018      	movs	r0, r3
 8001cfa:	f7fe fbc7 	bl	800048c <deadline_timer_check>

			if(deadline_expired == TIMER_EXPIRED_TRUE)
 8001cfe:	193b      	adds	r3, r7, r4
 8001d00:	781b      	ldrb	r3, [r3, #0]
 8001d02:	2b01      	cmp	r3, #1
 8001d04:	d102      	bne.n	8001d0c <motion_uv_ctrl_wait_fsm+0x1d4>
			{
				*fsm_state = MOTION_LIGHT_UV_TURN_OFF_LIGHT;
 8001d06:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001d08:	2209      	movs	r2, #9
 8001d0a:	701a      	strb	r2, [r3, #0]
			else
			{
				//Do nothing
			}

			if(*motion_sensed == MOTION_ISR_UNATTENDED)
 8001d0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001d0e:	781b      	ldrb	r3, [r3, #0]
 8001d10:	2b02      	cmp	r3, #2
 8001d12:	d12b      	bne.n	8001d6c <motion_uv_ctrl_wait_fsm+0x234>
			{
				*motion_sensed = MOTION_ISR_ATTENDED;
 8001d14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001d16:	2200      	movs	r2, #0
 8001d18:	701a      	strb	r2, [r3, #0]
				*fsm_state = MOTION_LIGHT_UV_ABORT;
 8001d1a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001d1c:	220a      	movs	r2, #10
 8001d1e:	701a      	strb	r2, [r3, #0]
			}

			break;
 8001d20:	e024      	b.n	8001d6c <motion_uv_ctrl_wait_fsm+0x234>
		case MOTION_LIGHT_UV_ABORT:

			*fsm_state = MOTION_LIGHT_UV_TURN_OFF_LIGHT;
 8001d22:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001d24:	2209      	movs	r2, #9
 8001d26:	701a      	strb	r2, [r3, #0]
			break;
 8001d28:	e021      	b.n	8001d6e <motion_uv_ctrl_wait_fsm+0x236>
		case MOTION_LIGHT_UV_TURN_OFF_LIGHT:
			//this is done in another fsm
			deadline_timer_force_expiration(deadline_timer);
 8001d2a:	683b      	ldr	r3, [r7, #0]
 8001d2c:	0018      	movs	r0, r3
 8001d2e:	f7fe fba0 	bl	8000472 <deadline_timer_force_expiration>
			deadline_timer_force_expiration(deadline_timeout);
 8001d32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d34:	0018      	movs	r0, r3
 8001d36:	f7fe fb9c 	bl	8000472 <deadline_timer_force_expiration>
			deadline_timer_force_expiration(deadline_wait_timeout);
 8001d3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001d3c:	0018      	movs	r0, r3
 8001d3e:	f7fe fb98 	bl	8000472 <deadline_timer_force_expiration>
			button_uv->push_status = BUTTON_PUSH_OFF;
 8001d42:	68bb      	ldr	r3, [r7, #8]
 8001d44:	2200      	movs	r2, #0
 8001d46:	709a      	strb	r2, [r3, #2]

			//Stop LED indicator
			led_signal_stop(signal);
 8001d48:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001d4a:	0018      	movs	r0, r3
 8001d4c:	f7fe ff4b 	bl	8000be6 <led_signal_stop>
			light_ask_off_pulse_fsm(light_uv);
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	0018      	movs	r0, r3
 8001d54:	f7ff f808 	bl	8000d68 <light_ask_off_pulse_fsm>


			*fsm_state = MOTION_LIGHT_UV_IDLE;
 8001d58:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	701a      	strb	r2, [r3, #0]
			break;
 8001d5e:	e006      	b.n	8001d6e <motion_uv_ctrl_wait_fsm+0x236>
		default:
			*fsm_state = MOTION_LIGHT_UV_IDLE;
 8001d60:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001d62:	2200      	movs	r2, #0
 8001d64:	701a      	strb	r2, [r3, #0]
			break;
 8001d66:	e002      	b.n	8001d6e <motion_uv_ctrl_wait_fsm+0x236>
			break;
 8001d68:	46c0      	nop			; (mov r8, r8)
 8001d6a:	e000      	b.n	8001d6e <motion_uv_ctrl_wait_fsm+0x236>
			break;
 8001d6c:	46c0      	nop			; (mov r8, r8)
	}

	button_uv->edge_attended = button_isr_status;
 8001d6e:	2317      	movs	r3, #23
 8001d70:	18fb      	adds	r3, r7, r3
 8001d72:	781a      	ldrb	r2, [r3, #0]
 8001d74:	68bb      	ldr	r3, [r7, #8]
 8001d76:	70da      	strb	r2, [r3, #3]
}
 8001d78:	46c0      	nop			; (mov r8, r8)
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	b006      	add	sp, #24
 8001d7e:	bdb0      	pop	{r4, r5, r7, pc}
 8001d80:	08005740 	.word	0x08005740

08001d84 <direct_light_control_fsm>:

void direct_light_control_fsm(light_t *light,
						button_t *button,
						deadline_timer_t *deadline_timer,
						motion_light_no_motion_state_t *fsm_state)
{
 8001d84:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001d86:	b08b      	sub	sp, #44	; 0x2c
 8001d88:	af04      	add	r7, sp, #16
 8001d8a:	60f8      	str	r0, [r7, #12]
 8001d8c:	60b9      	str	r1, [r7, #8]
 8001d8e:	607a      	str	r2, [r7, #4]
 8001d90:	603b      	str	r3, [r7, #0]

	button_isr_status_t button_isr_status;
	button_edge_t edge = button->edge;
 8001d92:	68bb      	ldr	r3, [r7, #8]
 8001d94:	785a      	ldrb	r2, [r3, #1]
 8001d96:	2516      	movs	r5, #22
 8001d98:	197b      	adds	r3, r7, r5
 8001d9a:	701a      	strb	r2, [r3, #0]
	button_status_t button_status = BUTTON_OFF;
 8001d9c:	2315      	movs	r3, #21
 8001d9e:	18fb      	adds	r3, r7, r3
 8001da0:	2200      	movs	r2, #0
 8001da2:	701a      	strb	r2, [r3, #0]

	button_check_isr_request(*button, &button_isr_status, &edge);
 8001da4:	68bb      	ldr	r3, [r7, #8]
 8001da6:	197a      	adds	r2, r7, r5
 8001da8:	9203      	str	r2, [sp, #12]
 8001daa:	2617      	movs	r6, #23
 8001dac:	19ba      	adds	r2, r7, r6
 8001dae:	9202      	str	r2, [sp, #8]
 8001db0:	466a      	mov	r2, sp
 8001db2:	0011      	movs	r1, r2
 8001db4:	001a      	movs	r2, r3
 8001db6:	3210      	adds	r2, #16
 8001db8:	ca11      	ldmia	r2!, {r0, r4}
 8001dba:	c111      	stmia	r1!, {r0, r4}
 8001dbc:	6818      	ldr	r0, [r3, #0]
 8001dbe:	6859      	ldr	r1, [r3, #4]
 8001dc0:	689a      	ldr	r2, [r3, #8]
 8001dc2:	68db      	ldr	r3, [r3, #12]
 8001dc4:	f7fe fb05 	bl	80003d2 <button_check_isr_request>

	if( button_isr_status == BUTTON_ISR_UNATTENDED)
 8001dc8:	19bb      	adds	r3, r7, r6
 8001dca:	781b      	ldrb	r3, [r3, #0]
 8001dcc:	2b02      	cmp	r3, #2
 8001dce:	d10d      	bne.n	8001dec <direct_light_control_fsm+0x68>
	{
		button_isr_status = PYD1598_WAKEUP_ISR_ATTENDED;
 8001dd0:	19bb      	adds	r3, r7, r6
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	701a      	strb	r2, [r3, #0]

		if(edge == BUTTON_EDGE_NEGATIVE)
 8001dd6:	197b      	adds	r3, r7, r5
 8001dd8:	781b      	ldrb	r3, [r3, #0]
 8001dda:	2b01      	cmp	r3, #1
 8001ddc:	d103      	bne.n	8001de6 <direct_light_control_fsm+0x62>
		{
			*fsm_state = NO_MOTION_LIGHT_TURN_OFF_LIGHT;
 8001dde:	683b      	ldr	r3, [r7, #0]
 8001de0:	2203      	movs	r2, #3
 8001de2:	701a      	strb	r2, [r3, #0]
 8001de4:	e002      	b.n	8001dec <direct_light_control_fsm+0x68>
		}
		else
		{
			*fsm_state =  NO_MOTION_LIGHT_TURN_ON_LIGHT;
 8001de6:	683b      	ldr	r3, [r7, #0]
 8001de8:	2202      	movs	r2, #2
 8001dea:	701a      	strb	r2, [r3, #0]
		}
	}

	switch(*fsm_state)
 8001dec:	683b      	ldr	r3, [r7, #0]
 8001dee:	781b      	ldrb	r3, [r3, #0]
 8001df0:	2b03      	cmp	r3, #3
 8001df2:	d021      	beq.n	8001e38 <direct_light_control_fsm+0xb4>
 8001df4:	dc28      	bgt.n	8001e48 <direct_light_control_fsm+0xc4>
 8001df6:	2b02      	cmp	r3, #2
 8001df8:	d007      	beq.n	8001e0a <direct_light_control_fsm+0x86>
 8001dfa:	dc25      	bgt.n	8001e48 <direct_light_control_fsm+0xc4>
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d002      	beq.n	8001e06 <direct_light_control_fsm+0x82>
 8001e00:	2b01      	cmp	r3, #1
 8001e02:	d00a      	beq.n	8001e1a <direct_light_control_fsm+0x96>
 8001e04:	e020      	b.n	8001e48 <direct_light_control_fsm+0xc4>
	{
		case NO_MOTION_LIGHT_IDLE:

			__NOP();//Do nothing
 8001e06:	46c0      	nop			; (mov r8, r8)

			break;
 8001e08:	e023      	b.n	8001e52 <direct_light_control_fsm+0xce>
		case NO_MOTION_LIGHT_TURN_ON_LIGHT:

			//this is done in another fsm
			light_ask_on_pulse_fsm(light);
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	0018      	movs	r0, r3
 8001e0e:	f7fe ffcc 	bl	8000daa <light_ask_on_pulse_fsm>
			*fsm_state = NO_MOTION_LIGHT_CHECK_BUTTON;
 8001e12:	683b      	ldr	r3, [r7, #0]
 8001e14:	2201      	movs	r2, #1
 8001e16:	701a      	strb	r2, [r3, #0]

			break;
 8001e18:	e01b      	b.n	8001e52 <direct_light_control_fsm+0xce>
		case NO_MOTION_LIGHT_CHECK_BUTTON:
			//This updates the timer count
			button_get_status(button, &button_status);
 8001e1a:	2415      	movs	r4, #21
 8001e1c:	193a      	adds	r2, r7, r4
 8001e1e:	68bb      	ldr	r3, [r7, #8]
 8001e20:	0011      	movs	r1, r2
 8001e22:	0018      	movs	r0, r3
 8001e24:	f7fe fab0 	bl	8000388 <button_get_status>

			//TODO: (low) This step is just to ensure things are done
			if(button_status == BUTTON_OFF)
 8001e28:	193b      	adds	r3, r7, r4
 8001e2a:	781b      	ldrb	r3, [r3, #0]
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d10f      	bne.n	8001e50 <direct_light_control_fsm+0xcc>
			{
				*fsm_state = NO_MOTION_LIGHT_TURN_OFF_LIGHT;
 8001e30:	683b      	ldr	r3, [r7, #0]
 8001e32:	2203      	movs	r2, #3
 8001e34:	701a      	strb	r2, [r3, #0]
			}

			break;
 8001e36:	e00b      	b.n	8001e50 <direct_light_control_fsm+0xcc>
		case NO_MOTION_LIGHT_TURN_OFF_LIGHT:
			//this is done in another fsm
			light_ask_off_pulse_fsm(light);
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	0018      	movs	r0, r3
 8001e3c:	f7fe ff94 	bl	8000d68 <light_ask_off_pulse_fsm>
			*fsm_state = NO_MOTION_LIGHT_IDLE;
 8001e40:	683b      	ldr	r3, [r7, #0]
 8001e42:	2200      	movs	r2, #0
 8001e44:	701a      	strb	r2, [r3, #0]
			break;
 8001e46:	e004      	b.n	8001e52 <direct_light_control_fsm+0xce>
		default:
			*fsm_state = NO_MOTION_LIGHT_IDLE;
 8001e48:	683b      	ldr	r3, [r7, #0]
 8001e4a:	2200      	movs	r2, #0
 8001e4c:	701a      	strb	r2, [r3, #0]
			break;
 8001e4e:	e000      	b.n	8001e52 <direct_light_control_fsm+0xce>
			break;
 8001e50:	46c0      	nop			; (mov r8, r8)
	}

	button->edge_attended = button_isr_status;
 8001e52:	2317      	movs	r3, #23
 8001e54:	18fb      	adds	r3, r7, r3
 8001e56:	781a      	ldrb	r2, [r3, #0]
 8001e58:	68bb      	ldr	r3, [r7, #8]
 8001e5a:	70da      	strb	r2, [r3, #3]

}
 8001e5c:	46c0      	nop			; (mov r8, r8)
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	b007      	add	sp, #28
 8001e62:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001e64 <HAL_TIM_PeriodElapsedCallback>:

/**********************************ISR*****************************************/

// Callback: timer has rolled over
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001e64:	b580      	push	{r7, lr}
 8001e66:	b082      	sub	sp, #8
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	6078      	str	r0, [r7, #4]

	if (htim == &htim17)
 8001e6c:	687a      	ldr	r2, [r7, #4]
 8001e6e:	4b24      	ldr	r3, [pc, #144]	; (8001f00 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 8001e70:	429a      	cmp	r2, r3
 8001e72:	d106      	bne.n	8001e82 <HAL_TIM_PeriodElapsedCallback+0x1e>
	{
		pyd1598_dl_readout_fsm(&motion_sensor.direct_link,
 8001e74:	4b23      	ldr	r3, [pc, #140]	; (8001f04 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8001e76:	791a      	ldrb	r2, [r3, #4]
 8001e78:	4b23      	ldr	r3, [pc, #140]	; (8001f08 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8001e7a:	0011      	movs	r1, r2
 8001e7c:	0018      	movs	r0, r3
 8001e7e:	f000 f9d1 	bl	8002224 <pyd1598_dl_readout_fsm>
											motion_sensor.serin.config.op_mode);
	}
	if (htim == &htim14)
 8001e82:	687a      	ldr	r2, [r7, #4]
 8001e84:	4b21      	ldr	r3, [pc, #132]	; (8001f0c <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8001e86:	429a      	cmp	r2, r3
 8001e88:	d105      	bne.n	8001e96 <HAL_TIM_PeriodElapsedCallback+0x32>
	{
		pyd1598_serin_send_datagram_fsm(&motion_sensor.serin,
 8001e8a:	4b1e      	ldr	r3, [pc, #120]	; (8001f04 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8001e8c:	481d      	ldr	r0, [pc, #116]	; (8001f04 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8001e8e:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8001e90:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8001e92:	f000 fb2f 	bl	80024f4 <pyd1598_serin_send_datagram_fsm>
	if (htim == &htim1)
	{
//		increment_timer();
	}

	if (htim == &htim16)
 8001e96:	687a      	ldr	r2, [r7, #4]
 8001e98:	4b1d      	ldr	r3, [pc, #116]	; (8001f10 <HAL_TIM_PeriodElapsedCallback+0xac>)
 8001e9a:	429a      	cmp	r2, r3
 8001e9c:	d12b      	bne.n	8001ef6 <HAL_TIM_PeriodElapsedCallback+0x92>
	{

		//TODO: (low)can I change this to the infinite while loop in the main?
		deadline_timer_count(&deadline_timer_light_1);
 8001e9e:	4b1d      	ldr	r3, [pc, #116]	; (8001f14 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8001ea0:	0018      	movs	r0, r3
 8001ea2:	f7fe fb1d 	bl	80004e0 <deadline_timer_count>
		deadline_timer_count(&deadline_timer_light_2);
 8001ea6:	4b1c      	ldr	r3, [pc, #112]	; (8001f18 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8001ea8:	0018      	movs	r0, r3
 8001eaa:	f7fe fb19 	bl	80004e0 <deadline_timer_count>
		deadline_timer_count(&deadline_timer_uv);
 8001eae:	4b1b      	ldr	r3, [pc, #108]	; (8001f1c <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8001eb0:	0018      	movs	r0, r3
 8001eb2:	f7fe fb15 	bl	80004e0 <deadline_timer_count>
		deadline_timer_count(&deadline_buttons);
 8001eb6:	4b1a      	ldr	r3, [pc, #104]	; (8001f20 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8001eb8:	0018      	movs	r0, r3
 8001eba:	f7fe fb11 	bl	80004e0 <deadline_timer_count>
		//
		deadline_timer_count(&deadline_motion_light_1);
 8001ebe:	4b19      	ldr	r3, [pc, #100]	; (8001f24 <HAL_TIM_PeriodElapsedCallback+0xc0>)
 8001ec0:	0018      	movs	r0, r3
 8001ec2:	f7fe fb0d 	bl	80004e0 <deadline_timer_count>
		deadline_timer_count(&deadline_motion_light_2);
 8001ec6:	4b18      	ldr	r3, [pc, #96]	; (8001f28 <HAL_TIM_PeriodElapsedCallback+0xc4>)
 8001ec8:	0018      	movs	r0, r3
 8001eca:	f7fe fb09 	bl	80004e0 <deadline_timer_count>
		deadline_timer_count(&deadline_motion_uv);
 8001ece:	4b17      	ldr	r3, [pc, #92]	; (8001f2c <HAL_TIM_PeriodElapsedCallback+0xc8>)
 8001ed0:	0018      	movs	r0, r3
 8001ed2:	f7fe fb05 	bl	80004e0 <deadline_timer_count>
		deadline_timer_count(&deadline_motion_uv_safe);
 8001ed6:	4b16      	ldr	r3, [pc, #88]	; (8001f30 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 8001ed8:	0018      	movs	r0, r3
 8001eda:	f7fe fb01 	bl	80004e0 <deadline_timer_count>

		deadline_timer_count(&deadline_led_indicator);
 8001ede:	4b15      	ldr	r3, [pc, #84]	; (8001f34 <HAL_TIM_PeriodElapsedCallback+0xd0>)
 8001ee0:	0018      	movs	r0, r3
 8001ee2:	f7fe fafd 	bl	80004e0 <deadline_timer_count>

		deadline_timer_count(&deadline_motion_uv_timeout);
 8001ee6:	4b14      	ldr	r3, [pc, #80]	; (8001f38 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 8001ee8:	0018      	movs	r0, r3
 8001eea:	f7fe faf9 	bl	80004e0 <deadline_timer_count>
		deadline_timer_count(&deadline_uv_wait_timeout);
 8001eee:	4b13      	ldr	r3, [pc, #76]	; (8001f3c <HAL_TIM_PeriodElapsedCallback+0xd8>)
 8001ef0:	0018      	movs	r0, r3
 8001ef2:	f7fe faf5 	bl	80004e0 <deadline_timer_count>

	}



}
 8001ef6:	46c0      	nop			; (mov r8, r8)
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	b002      	add	sp, #8
 8001efc:	bd80      	pop	{r7, pc}
 8001efe:	46c0      	nop			; (mov r8, r8)
 8001f00:	20000820 	.word	0x20000820
 8001f04:	20000090 	.word	0x20000090
 8001f08:	200000b0 	.word	0x200000b0
 8001f0c:	20000788 	.word	0x20000788
 8001f10:	200007d4 	.word	0x200007d4
 8001f14:	20000110 	.word	0x20000110
 8001f18:	20000178 	.word	0x20000178
 8001f1c:	200001e0 	.word	0x200001e0
 8001f20:	200002b8 	.word	0x200002b8
 8001f24:	200003f0 	.word	0x200003f0
 8001f28:	20000478 	.word	0x20000478
 8001f2c:	20000500 	.word	0x20000500
 8001f30:	20000580 	.word	0x20000580
 8001f34:	20000388 	.word	0x20000388
 8001f38:	20000600 	.word	0x20000600
 8001f3c:	20000680 	.word	0x20000680

08001f40 <HAL_GPIO_EXTI_Rising_Callback>:

void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 8001f40:	b580      	push	{r7, lr}
 8001f42:	b082      	sub	sp, #8
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	0002      	movs	r2, r0
 8001f48:	1dbb      	adds	r3, r7, #6
 8001f4a:	801a      	strh	r2, [r3, #0]


	if(GPIO_Pin == motion_sensor.direct_link.hardware_inteface.pin)
 8001f4c:	4b24      	ldr	r3, [pc, #144]	; (8001fe0 <HAL_GPIO_EXTI_Rising_Callback+0xa0>)
 8001f4e:	2248      	movs	r2, #72	; 0x48
 8001f50:	5a9b      	ldrh	r3, [r3, r2]
 8001f52:	1dba      	adds	r2, r7, #6
 8001f54:	8812      	ldrh	r2, [r2, #0]
 8001f56:	429a      	cmp	r2, r3
 8001f58:	d107      	bne.n	8001f6a <HAL_GPIO_EXTI_Rising_Callback+0x2a>
	{
//		pyd1598_direct_link_isr_init_set();
		motion_sensor.direct_link.start_fsm = true;
 8001f5a:	4b21      	ldr	r3, [pc, #132]	; (8001fe0 <HAL_GPIO_EXTI_Rising_Callback+0xa0>)
 8001f5c:	2241      	movs	r2, #65	; 0x41
 8001f5e:	2101      	movs	r1, #1
 8001f60:	5499      	strb	r1, [r3, r2]
		TIM17->CNT = 0;
 8001f62:	4b20      	ldr	r3, [pc, #128]	; (8001fe4 <HAL_GPIO_EXTI_Rising_Callback+0xa4>)
 8001f64:	2200      	movs	r2, #0
 8001f66:	625a      	str	r2, [r3, #36]	; 0x24
 8001f68:	e000      	b.n	8001f6c <HAL_GPIO_EXTI_Rising_Callback+0x2c>
	}
	else
	{
		__NOP();
 8001f6a:	46c0      	nop			; (mov r8, r8)
	}

	if(GPIO_Pin == button_light_1.hardware_input.pin)
 8001f6c:	4b1e      	ldr	r3, [pc, #120]	; (8001fe8 <HAL_GPIO_EXTI_Rising_Callback+0xa8>)
 8001f6e:	891b      	ldrh	r3, [r3, #8]
 8001f70:	1dba      	adds	r2, r7, #6
 8001f72:	8812      	ldrh	r2, [r2, #0]
 8001f74:	429a      	cmp	r2, r3
 8001f76:	d10b      	bne.n	8001f90 <HAL_GPIO_EXTI_Rising_Callback+0x50>
	{
		if(button_light_1.debounce_lock == BUTTON_DEBOUNCE_LOCK_OFF)
 8001f78:	4b1b      	ldr	r3, [pc, #108]	; (8001fe8 <HAL_GPIO_EXTI_Rising_Callback+0xa8>)
 8001f7a:	7b5b      	ldrb	r3, [r3, #13]
 8001f7c:	2b01      	cmp	r3, #1
 8001f7e:	d107      	bne.n	8001f90 <HAL_GPIO_EXTI_Rising_Callback+0x50>
		{
			button_positive_edge_detected(&button_light_1);
 8001f80:	4b19      	ldr	r3, [pc, #100]	; (8001fe8 <HAL_GPIO_EXTI_Rising_Callback+0xa8>)
 8001f82:	0018      	movs	r0, r3
 8001f84:	f7fe f9da 	bl	800033c <button_positive_edge_detected>
			deadline_timer_set_initial_time(&deadline_buttons);//TODO: (medium) Check if a new timer should be configured
 8001f88:	4b18      	ldr	r3, [pc, #96]	; (8001fec <HAL_GPIO_EXTI_Rising_Callback+0xac>)
 8001f8a:	0018      	movs	r0, r3
 8001f8c:	f7fe fab5 	bl	80004fa <deadline_timer_set_initial_time>
		}

	}
	if(GPIO_Pin == button_light_2.hardware_input.pin)
 8001f90:	4b17      	ldr	r3, [pc, #92]	; (8001ff0 <HAL_GPIO_EXTI_Rising_Callback+0xb0>)
 8001f92:	891b      	ldrh	r3, [r3, #8]
 8001f94:	1dba      	adds	r2, r7, #6
 8001f96:	8812      	ldrh	r2, [r2, #0]
 8001f98:	429a      	cmp	r2, r3
 8001f9a:	d10b      	bne.n	8001fb4 <HAL_GPIO_EXTI_Rising_Callback+0x74>
	{
		if(button_light_2.debounce_lock == BUTTON_DEBOUNCE_LOCK_OFF)
 8001f9c:	4b14      	ldr	r3, [pc, #80]	; (8001ff0 <HAL_GPIO_EXTI_Rising_Callback+0xb0>)
 8001f9e:	7b5b      	ldrb	r3, [r3, #13]
 8001fa0:	2b01      	cmp	r3, #1
 8001fa2:	d107      	bne.n	8001fb4 <HAL_GPIO_EXTI_Rising_Callback+0x74>
		{
			button_positive_edge_detected(&button_light_2);
 8001fa4:	4b12      	ldr	r3, [pc, #72]	; (8001ff0 <HAL_GPIO_EXTI_Rising_Callback+0xb0>)
 8001fa6:	0018      	movs	r0, r3
 8001fa8:	f7fe f9c8 	bl	800033c <button_positive_edge_detected>
			deadline_timer_set_initial_time(&deadline_buttons);//TODO: (medium) Check if a new timer should be configured
 8001fac:	4b0f      	ldr	r3, [pc, #60]	; (8001fec <HAL_GPIO_EXTI_Rising_Callback+0xac>)
 8001fae:	0018      	movs	r0, r3
 8001fb0:	f7fe faa3 	bl	80004fa <deadline_timer_set_initial_time>
		}
	}
	if(GPIO_Pin == button_uv.hardware_input.pin)
 8001fb4:	4b0f      	ldr	r3, [pc, #60]	; (8001ff4 <HAL_GPIO_EXTI_Rising_Callback+0xb4>)
 8001fb6:	891b      	ldrh	r3, [r3, #8]
 8001fb8:	1dba      	adds	r2, r7, #6
 8001fba:	8812      	ldrh	r2, [r2, #0]
 8001fbc:	429a      	cmp	r2, r3
 8001fbe:	d10b      	bne.n	8001fd8 <HAL_GPIO_EXTI_Rising_Callback+0x98>
	{
		if(button_uv.debounce_lock == BUTTON_DEBOUNCE_LOCK_OFF)
 8001fc0:	4b0c      	ldr	r3, [pc, #48]	; (8001ff4 <HAL_GPIO_EXTI_Rising_Callback+0xb4>)
 8001fc2:	7b5b      	ldrb	r3, [r3, #13]
 8001fc4:	2b01      	cmp	r3, #1
 8001fc6:	d107      	bne.n	8001fd8 <HAL_GPIO_EXTI_Rising_Callback+0x98>
		{
			button_positive_edge_detected(&button_uv);
 8001fc8:	4b0a      	ldr	r3, [pc, #40]	; (8001ff4 <HAL_GPIO_EXTI_Rising_Callback+0xb4>)
 8001fca:	0018      	movs	r0, r3
 8001fcc:	f7fe f9b6 	bl	800033c <button_positive_edge_detected>
			deadline_timer_set_initial_time(&deadline_buttons);//TODO: (medium) Check if a new timer should be configured
 8001fd0:	4b06      	ldr	r3, [pc, #24]	; (8001fec <HAL_GPIO_EXTI_Rising_Callback+0xac>)
 8001fd2:	0018      	movs	r0, r3
 8001fd4:	f7fe fa91 	bl	80004fa <deadline_timer_set_initial_time>
		}
	}
}
 8001fd8:	46c0      	nop			; (mov r8, r8)
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	b002      	add	sp, #8
 8001fde:	bd80      	pop	{r7, pc}
 8001fe0:	20000090 	.word	0x20000090
 8001fe4:	40014800 	.word	0x40014800
 8001fe8:	20000338 	.word	0x20000338
 8001fec:	200002b8 	.word	0x200002b8
 8001ff0:	20000350 	.word	0x20000350
 8001ff4:	20000368 	.word	0x20000368

08001ff8 <HAL_GPIO_EXTI_Falling_Callback>:


void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
{
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	b082      	sub	sp, #8
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	0002      	movs	r2, r0
 8002000:	1dbb      	adds	r3, r7, #6
 8002002:	801a      	strh	r2, [r3, #0]


	if(GPIO_Pin == button_light_1.hardware_input.pin)
 8002004:	4b1c      	ldr	r3, [pc, #112]	; (8002078 <HAL_GPIO_EXTI_Falling_Callback+0x80>)
 8002006:	891b      	ldrh	r3, [r3, #8]
 8002008:	1dba      	adds	r2, r7, #6
 800200a:	8812      	ldrh	r2, [r2, #0]
 800200c:	429a      	cmp	r2, r3
 800200e:	d10b      	bne.n	8002028 <HAL_GPIO_EXTI_Falling_Callback+0x30>
	{
		if(button_light_1.debounce_lock == BUTTON_DEBOUNCE_LOCK_OFF)
 8002010:	4b19      	ldr	r3, [pc, #100]	; (8002078 <HAL_GPIO_EXTI_Falling_Callback+0x80>)
 8002012:	7b5b      	ldrb	r3, [r3, #13]
 8002014:	2b01      	cmp	r3, #1
 8002016:	d107      	bne.n	8002028 <HAL_GPIO_EXTI_Falling_Callback+0x30>
		{
			button_negative_edge_detected(&button_light_1);
 8002018:	4b17      	ldr	r3, [pc, #92]	; (8002078 <HAL_GPIO_EXTI_Falling_Callback+0x80>)
 800201a:	0018      	movs	r0, r3
 800201c:	f7fe f9a1 	bl	8000362 <button_negative_edge_detected>
			deadline_timer_set_initial_time(&deadline_buttons);
 8002020:	4b16      	ldr	r3, [pc, #88]	; (800207c <HAL_GPIO_EXTI_Falling_Callback+0x84>)
 8002022:	0018      	movs	r0, r3
 8002024:	f7fe fa69 	bl	80004fa <deadline_timer_set_initial_time>
		}
	}
	if(GPIO_Pin == button_light_2.hardware_input.pin)
 8002028:	4b15      	ldr	r3, [pc, #84]	; (8002080 <HAL_GPIO_EXTI_Falling_Callback+0x88>)
 800202a:	891b      	ldrh	r3, [r3, #8]
 800202c:	1dba      	adds	r2, r7, #6
 800202e:	8812      	ldrh	r2, [r2, #0]
 8002030:	429a      	cmp	r2, r3
 8002032:	d10b      	bne.n	800204c <HAL_GPIO_EXTI_Falling_Callback+0x54>
	{
		if(button_light_2.debounce_lock == BUTTON_DEBOUNCE_LOCK_OFF)
 8002034:	4b12      	ldr	r3, [pc, #72]	; (8002080 <HAL_GPIO_EXTI_Falling_Callback+0x88>)
 8002036:	7b5b      	ldrb	r3, [r3, #13]
 8002038:	2b01      	cmp	r3, #1
 800203a:	d107      	bne.n	800204c <HAL_GPIO_EXTI_Falling_Callback+0x54>
		{
			button_negative_edge_detected(&button_light_2);
 800203c:	4b10      	ldr	r3, [pc, #64]	; (8002080 <HAL_GPIO_EXTI_Falling_Callback+0x88>)
 800203e:	0018      	movs	r0, r3
 8002040:	f7fe f98f 	bl	8000362 <button_negative_edge_detected>
			deadline_timer_set_initial_time(&deadline_buttons);//TODO: (medium) Check if a new timer should be configured
 8002044:	4b0d      	ldr	r3, [pc, #52]	; (800207c <HAL_GPIO_EXTI_Falling_Callback+0x84>)
 8002046:	0018      	movs	r0, r3
 8002048:	f7fe fa57 	bl	80004fa <deadline_timer_set_initial_time>
		}
	}

	if(GPIO_Pin == button_uv.hardware_input.pin)
 800204c:	4b0d      	ldr	r3, [pc, #52]	; (8002084 <HAL_GPIO_EXTI_Falling_Callback+0x8c>)
 800204e:	891b      	ldrh	r3, [r3, #8]
 8002050:	1dba      	adds	r2, r7, #6
 8002052:	8812      	ldrh	r2, [r2, #0]
 8002054:	429a      	cmp	r2, r3
 8002056:	d10b      	bne.n	8002070 <HAL_GPIO_EXTI_Falling_Callback+0x78>
	{
		if(button_uv.debounce_lock == BUTTON_DEBOUNCE_LOCK_OFF)
 8002058:	4b0a      	ldr	r3, [pc, #40]	; (8002084 <HAL_GPIO_EXTI_Falling_Callback+0x8c>)
 800205a:	7b5b      	ldrb	r3, [r3, #13]
 800205c:	2b01      	cmp	r3, #1
 800205e:	d107      	bne.n	8002070 <HAL_GPIO_EXTI_Falling_Callback+0x78>
		{
			button_negative_edge_detected(&button_uv);
 8002060:	4b08      	ldr	r3, [pc, #32]	; (8002084 <HAL_GPIO_EXTI_Falling_Callback+0x8c>)
 8002062:	0018      	movs	r0, r3
 8002064:	f7fe f97d 	bl	8000362 <button_negative_edge_detected>
			deadline_timer_set_initial_time(&deadline_buttons);//TODO: (medium) Check if a new timer should be configured
 8002068:	4b04      	ldr	r3, [pc, #16]	; (800207c <HAL_GPIO_EXTI_Falling_Callback+0x84>)
 800206a:	0018      	movs	r0, r3
 800206c:	f7fe fa45 	bl	80004fa <deadline_timer_set_initial_time>
		}
	}
}
 8002070:	46c0      	nop			; (mov r8, r8)
 8002072:	46bd      	mov	sp, r7
 8002074:	b002      	add	sp, #8
 8002076:	bd80      	pop	{r7, pc}
 8002078:	20000338 	.word	0x20000338
 800207c:	200002b8 	.word	0x200002b8
 8002080:	20000350 	.word	0x20000350
 8002084:	20000368 	.word	0x20000368

08002088 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002088:	b580      	push	{r7, lr}
 800208a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800208c:	b672      	cpsid	i
}
 800208e:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002090:	e7fe      	b.n	8002090 <Error_Handler+0x8>

08002092 <pyd1598_setup>:

/**********************************High Level**********************************/
void pyd1598_setup(pyd1598_sensor_t *sensor, pyd1598_config_t initial_config,
							pyd1598_hardware_interface_t serin_inteface,
							pyd1598_hardware_interface_t direct_link_inteface)
{
 8002092:	b082      	sub	sp, #8
 8002094:	b5b0      	push	{r4, r5, r7, lr}
 8002096:	b086      	sub	sp, #24
 8002098:	af02      	add	r7, sp, #8
 800209a:	60f8      	str	r0, [r7, #12]
 800209c:	1d38      	adds	r0, r7, #4
 800209e:	6001      	str	r1, [r0, #0]
 80020a0:	6042      	str	r2, [r0, #4]
 80020a2:	2204      	movs	r2, #4
 80020a4:	2520      	movs	r5, #32
 80020a6:	1952      	adds	r2, r2, r5
 80020a8:	19d2      	adds	r2, r2, r7
 80020aa:	6013      	str	r3, [r2, #0]
	pyd1598_serin_setup(&(sensor->serin), initial_config, serin_inteface);
 80020ac:	68fc      	ldr	r4, [r7, #12]
 80020ae:	2304      	movs	r3, #4
 80020b0:	195b      	adds	r3, r3, r5
 80020b2:	19db      	adds	r3, r3, r7
 80020b4:	1d3a      	adds	r2, r7, #4
 80020b6:	4669      	mov	r1, sp
 80020b8:	6858      	ldr	r0, [r3, #4]
 80020ba:	6008      	str	r0, [r1, #0]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	6811      	ldr	r1, [r2, #0]
 80020c0:	6852      	ldr	r2, [r2, #4]
 80020c2:	0020      	movs	r0, r4
 80020c4:	f000 f831 	bl	800212a <pyd1598_serin_setup>
	pyd1598_direct_link_setup(&(sensor->direct_link), direct_link_inteface);
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	3320      	adds	r3, #32
 80020cc:	0018      	movs	r0, r3
 80020ce:	230c      	movs	r3, #12
 80020d0:	195b      	adds	r3, r3, r5
 80020d2:	19db      	adds	r3, r3, r7
 80020d4:	6819      	ldr	r1, [r3, #0]
 80020d6:	685a      	ldr	r2, [r3, #4]
 80020d8:	f000 f85f 	bl	800219a <pyd1598_direct_link_setup>



	sensor->current_config.blind_time = 0;
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	2251      	movs	r2, #81	; 0x51
 80020e0:	2100      	movs	r1, #0
 80020e2:	5499      	strb	r1, [r3, r2]
	sensor->current_config.count_mode = 0;
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	2257      	movs	r2, #87	; 0x57
 80020e8:	2100      	movs	r1, #0
 80020ea:	5499      	strb	r1, [r3, r2]
	sensor->current_config.hpf_cutoff = 0;
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	2256      	movs	r2, #86	; 0x56
 80020f0:	2100      	movs	r1, #0
 80020f2:	5499      	strb	r1, [r3, r2]
	sensor->current_config.op_mode = 0;
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	2254      	movs	r2, #84	; 0x54
 80020f8:	2100      	movs	r1, #0
 80020fa:	5499      	strb	r1, [r3, r2]
	sensor->current_config.pulse_counter = 0;
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	2252      	movs	r2, #82	; 0x52
 8002100:	2100      	movs	r1, #0
 8002102:	5499      	strb	r1, [r3, r2]
	sensor->current_config.signal_source = 0;
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	2255      	movs	r2, #85	; 0x55
 8002108:	2100      	movs	r1, #0
 800210a:	5499      	strb	r1, [r3, r2]
	sensor->current_config.threshold = 0;
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	2250      	movs	r2, #80	; 0x50
 8002110:	2100      	movs	r1, #0
 8002112:	5499      	strb	r1, [r3, r2]
	sensor->current_config.window_time = 0;
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	2253      	movs	r2, #83	; 0x53
 8002118:	2100      	movs	r1, #0
 800211a:	5499      	strb	r1, [r3, r2]





}
 800211c:	46c0      	nop			; (mov r8, r8)
 800211e:	46bd      	mov	sp, r7
 8002120:	b004      	add	sp, #16
 8002122:	bcb0      	pop	{r4, r5, r7}
 8002124:	bc08      	pop	{r3}
 8002126:	b002      	add	sp, #8
 8002128:	4718      	bx	r3

0800212a <pyd1598_serin_setup>:

void pyd1598_serin_setup(pyd1598_serin_t *serin,
							pyd1598_config_t initial_config,
							pyd1598_hardware_interface_t hardware_inteface)
{
 800212a:	b082      	sub	sp, #8
 800212c:	b590      	push	{r4, r7, lr}
 800212e:	b085      	sub	sp, #20
 8002130:	af00      	add	r7, sp, #0
 8002132:	60f8      	str	r0, [r7, #12]
 8002134:	1d38      	adds	r0, r7, #4
 8002136:	6001      	str	r1, [r0, #0]
 8002138:	6042      	str	r2, [r0, #4]
 800213a:	2204      	movs	r2, #4
 800213c:	2418      	movs	r4, #24
 800213e:	1912      	adds	r2, r2, r4
 8002140:	2108      	movs	r1, #8
 8002142:	468c      	mov	ip, r1
 8002144:	44bc      	add	ip, r7
 8002146:	4462      	add	r2, ip
 8002148:	6013      	str	r3, [r2, #0]
	serin->config = initial_config;
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	1d3a      	adds	r2, r7, #4
 800214e:	ca03      	ldmia	r2!, {r0, r1}
 8002150:	c303      	stmia	r3!, {r0, r1}


	pyd1598_serin_add_all_conf(serin->config, serin);
 8002152:	68fa      	ldr	r2, [r7, #12]
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	6818      	ldr	r0, [r3, #0]
 8002158:	6859      	ldr	r1, [r3, #4]
 800215a:	f000 fac6 	bl	80026ea <pyd1598_serin_add_all_conf>

	serin->hardware_inteface = hardware_inteface;
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	2204      	movs	r2, #4
 8002162:	1912      	adds	r2, r2, r4
 8002164:	2108      	movs	r1, #8
 8002166:	468c      	mov	ip, r1
 8002168:	44bc      	add	ip, r7
 800216a:	4462      	add	r2, ip
 800216c:	3318      	adds	r3, #24
 800216e:	ca03      	ldmia	r2!, {r0, r1}
 8002170:	c303      	stmia	r3!, {r0, r1}
	//This is incremented when data is send to SERIN pin
	serin->data_idx = 0;
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	2200      	movs	r2, #0
 8002176:	611a      	str	r2, [r3, #16]
	//This mask is shifted when data is send to SERIN pin.
	serin->mask = PYD1598_SERIN_BIT_24_MASK;
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	2280      	movs	r2, #128	; 0x80
 800217c:	0452      	lsls	r2, r2, #17
 800217e:	60da      	str	r2, [r3, #12]
	serin->state = PYD1598_SERIN_IDLE;
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	2200      	movs	r2, #0
 8002184:	751a      	strb	r2, [r3, #20]
	serin->start_fsm = false;
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	2200      	movs	r2, #0
 800218a:	755a      	strb	r2, [r3, #21]




}
 800218c:	46c0      	nop			; (mov r8, r8)
 800218e:	46bd      	mov	sp, r7
 8002190:	b005      	add	sp, #20
 8002192:	bc90      	pop	{r4, r7}
 8002194:	bc08      	pop	{r3}
 8002196:	b002      	add	sp, #8
 8002198:	4718      	bx	r3

0800219a <pyd1598_direct_link_setup>:

void pyd1598_direct_link_setup(pyd1598_direct_link_t *direct_link,
							pyd1598_hardware_interface_t hardware_inteface)
{
 800219a:	b580      	push	{r7, lr}
 800219c:	b084      	sub	sp, #16
 800219e:	af00      	add	r7, sp, #0
 80021a0:	60f8      	str	r0, [r7, #12]
 80021a2:	1d3b      	adds	r3, r7, #4
 80021a4:	6019      	str	r1, [r3, #0]
 80021a6:	605a      	str	r2, [r3, #4]
	//Hardware initializations
	direct_link->hardware_inteface = hardware_inteface;
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	1d3a      	adds	r2, r7, #4
 80021ac:	3324      	adds	r3, #36	; 0x24
 80021ae:	ca03      	ldmia	r2!, {r0, r1}
 80021b0:	c303      	stmia	r3!, {r0, r1}

	//Sensor variables initializations
	//This will be updated after the first comm
	direct_link->config.blind_time = 0;
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	2200      	movs	r2, #0
 80021b6:	705a      	strb	r2, [r3, #1]
	direct_link->config.count_mode = 0;
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	2200      	movs	r2, #0
 80021bc:	71da      	strb	r2, [r3, #7]
	direct_link->config.hpf_cutoff = 0;
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	2200      	movs	r2, #0
 80021c2:	719a      	strb	r2, [r3, #6]
	direct_link->config.op_mode = 0;
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	2200      	movs	r2, #0
 80021c8:	711a      	strb	r2, [r3, #4]
	direct_link->config.pulse_counter = 0;
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	2200      	movs	r2, #0
 80021ce:	709a      	strb	r2, [r3, #2]
	direct_link->config.signal_source = 0;
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	2200      	movs	r2, #0
 80021d4:	715a      	strb	r2, [r3, #5]
	direct_link->config.threshold = 0;
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	2200      	movs	r2, #0
 80021da:	701a      	strb	r2, [r3, #0]
	direct_link->config.window_time = 0;
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	2200      	movs	r2, #0
 80021e0:	70da      	strb	r2, [r3, #3]

	direct_link->status = PYD1598_OUT_OF_RANGE_NORMAL;
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	2200      	movs	r2, #0
 80021e6:	739a      	strb	r2, [r3, #14]
	direct_link->source_value.pir_bpf = 0;
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	2200      	movs	r2, #0
 80021ec:	811a      	strh	r2, [r3, #8]
	direct_link->source_value.pir_lpf = 0;
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	2200      	movs	r2, #0
 80021f2:	815a      	strh	r2, [r3, #10]
	direct_link->source_value.temperature = 0;
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	2200      	movs	r2, #0
 80021f8:	819a      	strh	r2, [r3, #12]

	//Finite State Machine initializations
	direct_link->forced_state = PYD_STATE_FORCED_DRIVE_ONE;
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	2200      	movs	r2, #0
 80021fe:	771a      	strb	r2, [r3, #28]
	direct_link->datagram_bufffer = 0;
 8002200:	68f9      	ldr	r1, [r7, #12]
 8002202:	2200      	movs	r2, #0
 8002204:	2300      	movs	r3, #0
 8002206:	610a      	str	r2, [r1, #16]
 8002208:	614b      	str	r3, [r1, #20]
	direct_link->start_fsm = 0;
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	2221      	movs	r2, #33	; 0x21
 800220e:	2100      	movs	r1, #0
 8002210:	5499      	strb	r1, [r3, r2]
	direct_link->time_update_idx = 0;
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	2222      	movs	r2, #34	; 0x22
 8002216:	2100      	movs	r1, #0
 8002218:	5499      	strb	r1, [r3, r2]
//	else
//	{
//		pyd1598_direct_link_set_as_interrupt_input(direct_link->hardware_inteface);
//	}

}
 800221a:	46c0      	nop			; (mov r8, r8)
 800221c:	46bd      	mov	sp, r7
 800221e:	b004      	add	sp, #16
 8002220:	bd80      	pop	{r7, pc}
	...

08002224 <pyd1598_dl_readout_fsm>:
/*_________________________________Direct link FSM____________________________*/


void pyd1598_dl_readout_fsm(pyd1598_direct_link_t *direct_link,
													pyd1598_op_mode_t op_mode)
{
 8002224:	b580      	push	{r7, lr}
 8002226:	b088      	sub	sp, #32
 8002228:	af00      	add	r7, sp, #0
 800222a:	6078      	str	r0, [r7, #4]
 800222c:	000a      	movs	r2, r1
 800222e:	1cfb      	adds	r3, r7, #3
 8002230:	701a      	strb	r2, [r3, #0]

	//Information variables
	uint64_t datagram_bufffer = direct_link->datagram_bufffer;
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	691a      	ldr	r2, [r3, #16]
 8002236:	695b      	ldr	r3, [r3, #20]
 8002238:	60ba      	str	r2, [r7, #8]
 800223a:	60fb      	str	r3, [r7, #12]

	//FSM variables
	pyd1598_wakeup_conf_t wakeup_mode = direct_link->wakeup_mode;
 800223c:	2313      	movs	r3, #19
 800223e:	18fb      	adds	r3, r7, r3
 8002240:	687a      	ldr	r2, [r7, #4]
 8002242:	7f52      	ldrb	r2, [r2, #29]
 8002244:	701a      	strb	r2, [r3, #0]
	pyd1598_readout_status_t readout_status = direct_link->readout_status;
 8002246:	231f      	movs	r3, #31
 8002248:	18fb      	adds	r3, r7, r3
 800224a:	687a      	ldr	r2, [r7, #4]
 800224c:	7fd2      	ldrb	r2, [r2, #31]
 800224e:	701a      	strb	r2, [r3, #0]
	pyd1598_readout_state_t readout_state = direct_link->readout_state;
 8002250:	201e      	movs	r0, #30
 8002252:	183b      	adds	r3, r7, r0
 8002254:	687a      	ldr	r2, [r7, #4]
 8002256:	2120      	movs	r1, #32
 8002258:	5c52      	ldrb	r2, [r2, r1]
 800225a:	701a      	strb	r2, [r3, #0]
	uint8_t time_update_idx = direct_link->time_update_idx;
 800225c:	231d      	movs	r3, #29
 800225e:	18fb      	adds	r3, r7, r3
 8002260:	687a      	ldr	r2, [r7, #4]
 8002262:	2122      	movs	r1, #34	; 0x22
 8002264:	5c52      	ldrb	r2, [r2, r1]
 8002266:	701a      	strb	r2, [r3, #0]
	bool start_fsm = direct_link->start_fsm;
 8002268:	231c      	movs	r3, #28
 800226a:	18fb      	adds	r3, r7, r3
 800226c:	687a      	ldr	r2, [r7, #4]
 800226e:	2121      	movs	r1, #33	; 0x21
 8002270:	5c52      	ldrb	r2, [r2, r1]
 8002272:	701a      	strb	r2, [r3, #0]
	pyd1598_wakeup_isr_status_t wakeup_isr_status = direct_link->wakeup_isr_status;
 8002274:	231b      	movs	r3, #27
 8002276:	18fb      	adds	r3, r7, r3
 8002278:	687a      	ldr	r2, [r7, #4]
 800227a:	2123      	movs	r1, #35	; 0x23
 800227c:	5c52      	ldrb	r2, [r2, r1]
 800227e:	701a      	strb	r2, [r3, #0]

	//Local variable
	uint32_t idx = 0;
 8002280:	2300      	movs	r3, #0
 8002282:	617b      	str	r3, [r7, #20]


	//TODO: (low) implement readout abort state

	switch(readout_state)
 8002284:	183b      	adds	r3, r7, r0
 8002286:	781b      	ldrb	r3, [r3, #0]
 8002288:	2b04      	cmp	r3, #4
 800228a:	d900      	bls.n	800228e <pyd1598_dl_readout_fsm+0x6a>
 800228c:	e0f1      	b.n	8002472 <pyd1598_dl_readout_fsm+0x24e>
 800228e:	009a      	lsls	r2, r3, #2
 8002290:	4b91      	ldr	r3, [pc, #580]	; (80024d8 <pyd1598_dl_readout_fsm+0x2b4>)
 8002292:	18d3      	adds	r3, r2, r3
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	469f      	mov	pc, r3
	{
		case PYD1598_READOUT_IDLE:

			//This state do nothing until start_fsm is activated outside the FSM
			if(start_fsm == true)
 8002298:	231c      	movs	r3, #28
 800229a:	18fb      	adds	r3, r7, r3
 800229c:	781b      	ldrb	r3, [r3, #0]
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d100      	bne.n	80022a4 <pyd1598_dl_readout_fsm+0x80>
 80022a2:	e0ef      	b.n	8002484 <pyd1598_dl_readout_fsm+0x260>
			{
				//From Table 5 and section 2.7 of the datasheet we know that the
				//time difference from this state and the next ones should be
				// 					120s < t_{DS} < 150s
				if(op_mode == PYD1598_FORCE_READOUT)
 80022a4:	1cfb      	adds	r3, r7, #3
 80022a6:	781b      	ldrb	r3, [r3, #0]
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d10e      	bne.n	80022ca <pyd1598_dl_readout_fsm+0xa6>
				{
					pyd1598_direct_link_set_as_output(direct_link->hardware_inteface);
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	6a58      	ldr	r0, [r3, #36]	; 0x24
 80022b0:	6a99      	ldr	r1, [r3, #40]	; 0x28
 80022b2:	f000 fc13 	bl	8002adc <pyd1598_direct_link_set_as_output>
					pyd1598_direct_link_set_one_pulse(direct_link->hardware_inteface);
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	6a58      	ldr	r0, [r3, #36]	; 0x24
 80022ba:	6a99      	ldr	r1, [r3, #40]	; 0x28
 80022bc:	f000 fc4a 	bl	8002b54 <pyd1598_direct_link_set_one_pulse>
					readout_state = PYD1598_READOUT_GET_MSG;
 80022c0:	231e      	movs	r3, #30
 80022c2:	18fb      	adds	r3, r7, r3
 80022c4:	2201      	movs	r2, #1
 80022c6:	701a      	strb	r2, [r3, #0]
 80022c8:	e023      	b.n	8002312 <pyd1598_dl_readout_fsm+0xee>

				}
				else if((op_mode == PYD1598_INTERRUPT_READOUT) ||
 80022ca:	1cfb      	adds	r3, r7, #3
 80022cc:	781b      	ldrb	r3, [r3, #0]
 80022ce:	2b01      	cmp	r3, #1
 80022d0:	d003      	beq.n	80022da <pyd1598_dl_readout_fsm+0xb6>
 80022d2:	1cfb      	adds	r3, r7, #3
 80022d4:	781b      	ldrb	r3, [r3, #0]
 80022d6:	2b02      	cmp	r3, #2
 80022d8:	d11b      	bne.n	8002312 <pyd1598_dl_readout_fsm+0xee>
						(op_mode == PYD1598_WAKE_UP))
				{
					//TODO: (high) is it possible to set another flag if it
					//comes from an interrupt

					pyd1598_direct_link_set_as_output(direct_link->hardware_inteface);
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	6a58      	ldr	r0, [r3, #36]	; 0x24
 80022de:	6a99      	ldr	r1, [r3, #40]	; 0x28
 80022e0:	f000 fbfc 	bl	8002adc <pyd1598_direct_link_set_as_output>
					pyd1598_direct_link_set_negative_edge(direct_link->hardware_inteface);
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	6a58      	ldr	r0, [r3, #36]	; 0x24
 80022e8:	6a99      	ldr	r1, [r3, #40]	; 0x28
 80022ea:	f000 fc4d 	bl	8002b88 <pyd1598_direct_link_set_negative_edge>

					if((op_mode != PYD1598_INTERRUPT_READOUT) &&
 80022ee:	1cfb      	adds	r3, r7, #3
 80022f0:	781b      	ldrb	r3, [r3, #0]
 80022f2:	2b01      	cmp	r3, #1
 80022f4:	d009      	beq.n	800230a <pyd1598_dl_readout_fsm+0xe6>
 80022f6:	2313      	movs	r3, #19
 80022f8:	18fb      	adds	r3, r7, r3
 80022fa:	781b      	ldrb	r3, [r3, #0]
 80022fc:	2b01      	cmp	r3, #1
 80022fe:	d104      	bne.n	800230a <pyd1598_dl_readout_fsm+0xe6>
						(wakeup_mode == READOUT_WAKEUP_NO_READ))
					{
						//since in Wake-up mode read is optional:
						readout_state = PYD1598_READOUT_END_COM;
 8002300:	231e      	movs	r3, #30
 8002302:	18fb      	adds	r3, r7, r3
 8002304:	2204      	movs	r2, #4
 8002306:	701a      	strb	r2, [r3, #0]
 8002308:	e003      	b.n	8002312 <pyd1598_dl_readout_fsm+0xee>
					}
					else
					{
						readout_state = PYD1598_READOUT_GET_MSG;
 800230a:	231e      	movs	r3, #30
 800230c:	18fb      	adds	r3, r7, r3
 800230e:	2201      	movs	r2, #1
 8002310:	701a      	strb	r2, [r3, #0]
				else
				{
					//TODO: (low) define an error handler
				}

				start_fsm = false;
 8002312:	231c      	movs	r3, #28
 8002314:	18fb      	adds	r3, r7, r3
 8002316:	2200      	movs	r2, #0
 8002318:	701a      	strb	r2, [r3, #0]
				readout_status = READOUT_BUSY;
 800231a:	231f      	movs	r3, #31
 800231c:	18fb      	adds	r3, r7, r3
 800231e:	2201      	movs	r2, #1
 8002320:	701a      	strb	r2, [r3, #0]

			}

			break;
 8002322:	e0af      	b.n	8002484 <pyd1598_dl_readout_fsm+0x260>
		case PYD1598_READOUT_GET_MSG:

			//TODO: (HIGH) remember to protect from interrupts!!!!!!!!!!!!!

			datagram_bufffer = 0;
 8002324:	2200      	movs	r2, #0
 8002326:	2300      	movs	r3, #0
 8002328:	60ba      	str	r2, [r7, #8]
 800232a:	60fb      	str	r3, [r7, #12]

			//Proceeding with the Readout:
			for(idx = 0; idx < 40; idx++)
 800232c:	2300      	movs	r3, #0
 800232e:	617b      	str	r3, [r7, #20]
 8002330:	e01e      	b.n	8002370 <pyd1598_dl_readout_fsm+0x14c>
			{
				pyd1598_direct_link_set_one_pulse(direct_link->hardware_inteface);
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8002336:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8002338:	f000 fc0c 	bl	8002b54 <pyd1598_direct_link_set_one_pulse>
				pyd1598_direct_link_set_as_input(direct_link->hardware_inteface);
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8002340:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8002342:	f000 fbdf 	bl	8002b04 <pyd1598_direct_link_set_as_input>

				//TODO: (low) Test without using a function call so the pin bit
				// can be faster.
				pyd1598_direct_link_read_pin(direct_link->hardware_inteface,
 8002346:	697b      	ldr	r3, [r7, #20]
 8002348:	2208      	movs	r2, #8
 800234a:	18ba      	adds	r2, r7, r2
 800234c:	6879      	ldr	r1, [r7, #4]
 800234e:	6a48      	ldr	r0, [r1, #36]	; 0x24
 8002350:	6a89      	ldr	r1, [r1, #40]	; 0x28
 8002352:	f000 fc2b 	bl	8002bac <pyd1598_direct_link_read_pin>
													&datagram_bufffer, idx);

				pyd1598_direct_link_set_negative_edge(direct_link->hardware_inteface);
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	6a58      	ldr	r0, [r3, #36]	; 0x24
 800235a:	6a99      	ldr	r1, [r3, #40]	; 0x28
 800235c:	f000 fc14 	bl	8002b88 <pyd1598_direct_link_set_negative_edge>
				pyd1598_direct_link_set_as_output(direct_link->hardware_inteface);
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8002364:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8002366:	f000 fbb9 	bl	8002adc <pyd1598_direct_link_set_as_output>
			for(idx = 0; idx < 40; idx++)
 800236a:	697b      	ldr	r3, [r7, #20]
 800236c:	3301      	adds	r3, #1
 800236e:	617b      	str	r3, [r7, #20]
 8002370:	697b      	ldr	r3, [r7, #20]
 8002372:	2b27      	cmp	r3, #39	; 0x27
 8002374:	d9dd      	bls.n	8002332 <pyd1598_dl_readout_fsm+0x10e>

			//host controller must force DIRECT LINK pin to LOW for at least
			//t_{UP} >  1250s and subsequently release DIRECT LINK (High Z)


			time_update_idx = 0;
 8002376:	231d      	movs	r3, #29
 8002378:	18fb      	adds	r3, r7, r3
 800237a:	2200      	movs	r2, #0
 800237c:	701a      	strb	r2, [r3, #0]

			readout_status = READOUT_BUSY;
 800237e:	231f      	movs	r3, #31
 8002380:	18fb      	adds	r3, r7, r3
 8002382:	2201      	movs	r2, #1
 8002384:	701a      	strb	r2, [r3, #0]
			readout_state = PYD1598_READOUT_SIGNAL_DOWN;
 8002386:	231e      	movs	r3, #30
 8002388:	18fb      	adds	r3, r7, r3
 800238a:	2203      	movs	r2, #3
 800238c:	701a      	strb	r2, [r3, #0]

			break;
 800238e:	e07c      	b.n	800248a <pyd1598_dl_readout_fsm+0x266>
		case PYD1598_READOUT_SIGNAL_DOWN:
			pyd1598_direct_link_set_as_output(direct_link->hardware_inteface);
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8002394:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8002396:	f000 fba1 	bl	8002adc <pyd1598_direct_link_set_as_output>
			pyd1598_direct_link_set_negative_edge(direct_link->hardware_inteface);
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	6a58      	ldr	r0, [r3, #36]	; 0x24
 800239e:	6a99      	ldr	r1, [r3, #40]	; 0x28
 80023a0:	f000 fbf2 	bl	8002b88 <pyd1598_direct_link_set_negative_edge>

			if( (op_mode == PYD1598_INTERRUPT_READOUT) ||
 80023a4:	1cfb      	adds	r3, r7, #3
 80023a6:	781b      	ldrb	r3, [r3, #0]
 80023a8:	2b01      	cmp	r3, #1
 80023aa:	d003      	beq.n	80023b4 <pyd1598_dl_readout_fsm+0x190>
 80023ac:	1cfb      	adds	r3, r7, #3
 80023ae:	781b      	ldrb	r3, [r3, #0]
 80023b0:	2b02      	cmp	r3, #2
 80023b2:	d119      	bne.n	80023e8 <pyd1598_dl_readout_fsm+0x1c4>
				(op_mode == PYD1598_WAKE_UP))
			{
				//since these op modes require an external interrupt
				pyd1598_direct_link_set_as_interrupt_input(direct_link->hardware_inteface);
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	6a58      	ldr	r0, [r3, #36]	; 0x24
 80023b8:	6a99      	ldr	r1, [r3, #40]	; 0x28
 80023ba:	f000 fbb7 	bl	8002b2c <pyd1598_direct_link_set_as_interrupt_input>
				readout_status = READOUT_READY;
 80023be:	231f      	movs	r3, #31
 80023c0:	18fb      	adds	r3, r7, r3
 80023c2:	2200      	movs	r2, #0
 80023c4:	701a      	strb	r2, [r3, #0]
				readout_state = PYD1598_READOUT_IDLE;
 80023c6:	231e      	movs	r3, #30
 80023c8:	18fb      	adds	r3, r7, r3
 80023ca:	2200      	movs	r2, #0
 80023cc:	701a      	strb	r2, [r3, #0]
				time_update_idx = 0;
 80023ce:	231d      	movs	r3, #29
 80023d0:	18fb      	adds	r3, r7, r3
 80023d2:	2200      	movs	r2, #0
 80023d4:	701a      	strb	r2, [r3, #0]

				if(op_mode == PYD1598_WAKE_UP)
 80023d6:	1cfb      	adds	r3, r7, #3
 80023d8:	781b      	ldrb	r3, [r3, #0]
 80023da:	2b02      	cmp	r3, #2
 80023dc:	d10c      	bne.n	80023f8 <pyd1598_dl_readout_fsm+0x1d4>
				{
					wakeup_isr_status = PYD1598_WAKEUP_ISR_UNATTENDED;
 80023de:	231b      	movs	r3, #27
 80023e0:	18fb      	adds	r3, r7, r3
 80023e2:	2202      	movs	r2, #2
 80023e4:	701a      	strb	r2, [r3, #0]
				if(op_mode == PYD1598_WAKE_UP)
 80023e6:	e007      	b.n	80023f8 <pyd1598_dl_readout_fsm+0x1d4>


			}
			else
			{
				readout_status = READOUT_BUSY;
 80023e8:	231f      	movs	r3, #31
 80023ea:	18fb      	adds	r3, r7, r3
 80023ec:	2201      	movs	r2, #1
 80023ee:	701a      	strb	r2, [r3, #0]
				readout_state = PYD1598_READOUT_UPDATE;
 80023f0:	231e      	movs	r3, #30
 80023f2:	18fb      	adds	r3, r7, r3
 80023f4:	2202      	movs	r2, #2
 80023f6:	701a      	strb	r2, [r3, #0]
			// 					120s < t_{DS} < 150s,
			//and since
			//					t_{UP} >  1250s
			//this state should remain at least 1250/120 = 10.42 -> 11 cycles.

			time_update_idx++;
 80023f8:	211d      	movs	r1, #29
 80023fa:	187b      	adds	r3, r7, r1
 80023fc:	781a      	ldrb	r2, [r3, #0]
 80023fe:	187b      	adds	r3, r7, r1
 8002400:	3201      	adds	r2, #1
 8002402:	701a      	strb	r2, [r3, #0]

			//TODO: (low) create a mechanism to configure the number of cycles
			if(time_update_idx >= 11)
 8002404:	187b      	adds	r3, r7, r1
 8002406:	781b      	ldrb	r3, [r3, #0]
 8002408:	2b0a      	cmp	r3, #10
 800240a:	d93d      	bls.n	8002488 <pyd1598_dl_readout_fsm+0x264>
			{
				time_update_idx = 0;
 800240c:	187b      	adds	r3, r7, r1
 800240e:	2200      	movs	r2, #0
 8002410:	701a      	strb	r2, [r3, #0]
				readout_status = READOUT_BUSY;
 8002412:	231f      	movs	r3, #31
 8002414:	18fb      	adds	r3, r7, r3
 8002416:	2201      	movs	r2, #1
 8002418:	701a      	strb	r2, [r3, #0]
				readout_state = PYD1598_READOUT_END_COM;
 800241a:	231e      	movs	r3, #30
 800241c:	18fb      	adds	r3, r7, r3
 800241e:	2204      	movs	r2, #4
 8002420:	701a      	strb	r2, [r3, #0]
			}

			break;
 8002422:	e031      	b.n	8002488 <pyd1598_dl_readout_fsm+0x264>
		case PYD1598_READOUT_END_COM:
			//TODO: (low) check if this conditional is required since it is done
			//in PYD1598_READOUT_SIGNAL_DOWN.

			//release DIRECT LINK (High Z)
			if(op_mode == PYD1598_FORCE_READOUT)
 8002424:	1cfb      	adds	r3, r7, #3
 8002426:	781b      	ldrb	r3, [r3, #0]
 8002428:	2b00      	cmp	r3, #0
 800242a:	d105      	bne.n	8002438 <pyd1598_dl_readout_fsm+0x214>
			{
				pyd1598_direct_link_set_as_input(direct_link->hardware_inteface);
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8002430:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8002432:	f000 fb67 	bl	8002b04 <pyd1598_direct_link_set_as_input>
 8002436:	e014      	b.n	8002462 <pyd1598_dl_readout_fsm+0x23e>
			}
			else if((op_mode == PYD1598_INTERRUPT_READOUT) ||
 8002438:	1cfb      	adds	r3, r7, #3
 800243a:	781b      	ldrb	r3, [r3, #0]
 800243c:	2b01      	cmp	r3, #1
 800243e:	d003      	beq.n	8002448 <pyd1598_dl_readout_fsm+0x224>
 8002440:	1cfb      	adds	r3, r7, #3
 8002442:	781b      	ldrb	r3, [r3, #0]
 8002444:	2b02      	cmp	r3, #2
 8002446:	d10c      	bne.n	8002462 <pyd1598_dl_readout_fsm+0x23e>
					(op_mode == PYD1598_WAKE_UP))
			{
				//since this op modes require an external interrupt
				pyd1598_direct_link_set_as_interrupt_input(direct_link->hardware_inteface);
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	6a58      	ldr	r0, [r3, #36]	; 0x24
 800244c:	6a99      	ldr	r1, [r3, #40]	; 0x28
 800244e:	f000 fb6d 	bl	8002b2c <pyd1598_direct_link_set_as_interrupt_input>

				if(op_mode == PYD1598_WAKE_UP)
 8002452:	1cfb      	adds	r3, r7, #3
 8002454:	781b      	ldrb	r3, [r3, #0]
 8002456:	2b02      	cmp	r3, #2
 8002458:	d103      	bne.n	8002462 <pyd1598_dl_readout_fsm+0x23e>
				{
					wakeup_isr_status = PYD1598_WAKEUP_ISR_UNATTENDED;
 800245a:	231b      	movs	r3, #27
 800245c:	18fb      	adds	r3, r7, r3
 800245e:	2202      	movs	r2, #2
 8002460:	701a      	strb	r2, [r3, #0]
				}

			}
			readout_status = READOUT_READY;
 8002462:	231f      	movs	r3, #31
 8002464:	18fb      	adds	r3, r7, r3
 8002466:	2200      	movs	r2, #0
 8002468:	701a      	strb	r2, [r3, #0]
			readout_state = PYD1598_READOUT_IDLE;
 800246a:	231e      	movs	r3, #30
 800246c:	18fb      	adds	r3, r7, r3
 800246e:	2200      	movs	r2, #0
 8002470:	701a      	strb	r2, [r3, #0]

		default:
			readout_state = PYD1598_READOUT_IDLE;
 8002472:	231e      	movs	r3, #30
 8002474:	18fb      	adds	r3, r7, r3
 8002476:	2200      	movs	r2, #0
 8002478:	701a      	strb	r2, [r3, #0]
			readout_status = READOUT_READY;
 800247a:	231f      	movs	r3, #31
 800247c:	18fb      	adds	r3, r7, r3
 800247e:	2200      	movs	r2, #0
 8002480:	701a      	strb	r2, [r3, #0]
			break;
 8002482:	e002      	b.n	800248a <pyd1598_dl_readout_fsm+0x266>
			break;
 8002484:	46c0      	nop			; (mov r8, r8)
 8002486:	e000      	b.n	800248a <pyd1598_dl_readout_fsm+0x266>
			break;
 8002488:	46c0      	nop			; (mov r8, r8)
	}

	direct_link->readout_state = readout_state;
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	221e      	movs	r2, #30
 800248e:	18ba      	adds	r2, r7, r2
 8002490:	2120      	movs	r1, #32
 8002492:	7812      	ldrb	r2, [r2, #0]
 8002494:	545a      	strb	r2, [r3, r1]
	direct_link->readout_status = readout_status;
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	221f      	movs	r2, #31
 800249a:	18ba      	adds	r2, r7, r2
 800249c:	7812      	ldrb	r2, [r2, #0]
 800249e:	77da      	strb	r2, [r3, #31]
	direct_link->time_update_idx = time_update_idx;
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	221d      	movs	r2, #29
 80024a4:	18ba      	adds	r2, r7, r2
 80024a6:	2122      	movs	r1, #34	; 0x22
 80024a8:	7812      	ldrb	r2, [r2, #0]
 80024aa:	545a      	strb	r2, [r3, r1]
	direct_link->start_fsm = start_fsm;
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	221c      	movs	r2, #28
 80024b0:	18ba      	adds	r2, r7, r2
 80024b2:	2121      	movs	r1, #33	; 0x21
 80024b4:	7812      	ldrb	r2, [r2, #0]
 80024b6:	545a      	strb	r2, [r3, r1]
	//Saving datagram to be read outside the ISR:
	direct_link->datagram_bufffer = datagram_bufffer;
 80024b8:	68ba      	ldr	r2, [r7, #8]
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	6879      	ldr	r1, [r7, #4]
 80024be:	610a      	str	r2, [r1, #16]
 80024c0:	614b      	str	r3, [r1, #20]
	direct_link->wakeup_isr_status = wakeup_isr_status;
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	221b      	movs	r2, #27
 80024c6:	18ba      	adds	r2, r7, r2
 80024c8:	2123      	movs	r1, #35	; 0x23
 80024ca:	7812      	ldrb	r2, [r2, #0]
 80024cc:	545a      	strb	r2, [r3, r1]


}
 80024ce:	46c0      	nop			; (mov r8, r8)
 80024d0:	46bd      	mov	sp, r7
 80024d2:	b008      	add	sp, #32
 80024d4:	bd80      	pop	{r7, pc}
 80024d6:	46c0      	nop			; (mov r8, r8)
 80024d8:	0800576c 	.word	0x0800576c

080024dc <pyd1598_request_write>:


/*____________________________________SERIN FSM_______________________________*/

void pyd1598_request_write(pyd1598_sensor_t *sensor)
{
 80024dc:	b580      	push	{r7, lr}
 80024de:	b082      	sub	sp, #8
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	6078      	str	r0, [r7, #4]
	sensor->serin.start_fsm = true;
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	2201      	movs	r2, #1
 80024e8:	755a      	strb	r2, [r3, #21]
}
 80024ea:	46c0      	nop			; (mov r8, r8)
 80024ec:	46bd      	mov	sp, r7
 80024ee:	b002      	add	sp, #8
 80024f0:	bd80      	pop	{r7, pc}
	...

080024f4 <pyd1598_serin_send_datagram_fsm>:


void pyd1598_serin_send_datagram_fsm(pyd1598_serin_t *serin,
									pyd1598_hardware_interface_t data_link_pin)
{
 80024f4:	b590      	push	{r4, r7, lr}
 80024f6:	b08f      	sub	sp, #60	; 0x3c
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	60f8      	str	r0, [r7, #12]
 80024fc:	1d3b      	adds	r3, r7, #4
 80024fe:	6019      	str	r1, [r3, #0]
 8002500:	605a      	str	r2, [r3, #4]
	//Declaring the FSM variables and define them to protect the serin variables
	//from any outside change

	pyd1598_serin_state_t state = serin->state;//Define if it requires to be static
 8002502:	2437      	movs	r4, #55	; 0x37
 8002504:	193b      	adds	r3, r7, r4
 8002506:	68fa      	ldr	r2, [r7, #12]
 8002508:	7d12      	ldrb	r2, [r2, #20]
 800250a:	701a      	strb	r2, [r3, #0]
	uint32_t data_idx = serin->data_idx;
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	691b      	ldr	r3, [r3, #16]
 8002510:	633b      	str	r3, [r7, #48]	; 0x30
	bool start_fsm = serin->start_fsm;
 8002512:	232f      	movs	r3, #47	; 0x2f
 8002514:	18fb      	adds	r3, r7, r3
 8002516:	68fa      	ldr	r2, [r7, #12]
 8002518:	7d52      	ldrb	r2, [r2, #21]
 800251a:	701a      	strb	r2, [r3, #0]
	pyd1598_config_t config = serin->config;
 800251c:	231c      	movs	r3, #28
 800251e:	18fb      	adds	r3, r7, r3
 8002520:	68fa      	ldr	r2, [r7, #12]
 8002522:	ca03      	ldmia	r2!, {r0, r1}
 8002524:	c303      	stmia	r3!, {r0, r1}
	uint32_t mask = serin->mask;
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	68db      	ldr	r3, [r3, #12]
 800252a:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t conf_datagram = serin->conf_datagram;
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	689b      	ldr	r3, [r3, #8]
 8002530:	627b      	str	r3, [r7, #36]	; 0x24

	pyd1598_hardware_interface_t output = serin->hardware_inteface;
 8002532:	2314      	movs	r3, #20
 8002534:	18fa      	adds	r2, r7, r3
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	3318      	adds	r3, #24
 800253a:	cb03      	ldmia	r3!, {r0, r1}
 800253c:	c203      	stmia	r2!, {r0, r1}

	switch(state)
 800253e:	193b      	adds	r3, r7, r4
 8002540:	781b      	ldrb	r3, [r3, #0]
 8002542:	2b05      	cmp	r3, #5
 8002544:	d900      	bls.n	8002548 <pyd1598_serin_send_datagram_fsm+0x54>
 8002546:	e07f      	b.n	8002648 <pyd1598_serin_send_datagram_fsm+0x154>
 8002548:	009a      	lsls	r2, r3, #2
 800254a:	4b4e      	ldr	r3, [pc, #312]	; (8002684 <pyd1598_serin_send_datagram_fsm+0x190>)
 800254c:	18d3      	adds	r3, r2, r3
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	469f      	mov	pc, r3
	{
		case PYD1598_SERIN_IDLE:
			if(start_fsm == true)
 8002552:	242f      	movs	r4, #47	; 0x2f
 8002554:	193b      	adds	r3, r7, r4
 8002556:	781b      	ldrb	r3, [r3, #0]
 8002558:	2b00      	cmp	r3, #0
 800255a:	d100      	bne.n	800255e <pyd1598_serin_send_datagram_fsm+0x6a>
 800255c:	e079      	b.n	8002652 <pyd1598_serin_send_datagram_fsm+0x15e>
			{
				pyd1598_direct_link_set_as_output(data_link_pin);
 800255e:	1d3b      	adds	r3, r7, #4
 8002560:	6818      	ldr	r0, [r3, #0]
 8002562:	6859      	ldr	r1, [r3, #4]
 8002564:	f000 faba 	bl	8002adc <pyd1598_direct_link_set_as_output>
				pyd1598_direct_link_set_negative_edge(data_link_pin);
 8002568:	1d3b      	adds	r3, r7, #4
 800256a:	6818      	ldr	r0, [r3, #0]
 800256c:	6859      	ldr	r1, [r3, #4]
 800256e:	f000 fb0b 	bl	8002b88 <pyd1598_direct_link_set_negative_edge>
				state = PYD1598_SERIN_SETUP_FOR_MESSAGE;
 8002572:	2337      	movs	r3, #55	; 0x37
 8002574:	18fb      	adds	r3, r7, r3
 8002576:	2201      	movs	r2, #1
 8002578:	701a      	strb	r2, [r3, #0]
				start_fsm = false;
 800257a:	193b      	adds	r3, r7, r4
 800257c:	2200      	movs	r2, #0
 800257e:	701a      	strb	r2, [r3, #0]
			}
			break;
 8002580:	e067      	b.n	8002652 <pyd1598_serin_send_datagram_fsm+0x15e>
		case PYD1598_SERIN_SETUP_FOR_MESSAGE:

			data_idx = 0;
 8002582:	2300      	movs	r3, #0
 8002584:	633b      	str	r3, [r7, #48]	; 0x30
//			pyd1598_direct_link_set_as_output();
//			pyd1598_direct_link_set_negative_edge();

			mask = PYD1598_SERIN_BIT_24_MASK;
 8002586:	2380      	movs	r3, #128	; 0x80
 8002588:	045b      	lsls	r3, r3, #17
 800258a:	62bb      	str	r3, [r7, #40]	; 0x28
			state = PYD1598_SERIN_SEND_MSG;
 800258c:	2337      	movs	r3, #55	; 0x37
 800258e:	18fb      	adds	r3, r7, r3
 8002590:	2202      	movs	r2, #2
 8002592:	701a      	strb	r2, [r3, #0]

			break;
 8002594:	e05e      	b.n	8002654 <pyd1598_serin_send_datagram_fsm+0x160>
		case PYD1598_SERIN_SEND_MSG:
			// program the timer interrupt considering: t_{SHD} = 80-150s
			if((conf_datagram & mask) == 0)
 8002596:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002598:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800259a:	4013      	ands	r3, r2
 800259c:	d106      	bne.n	80025ac <pyd1598_serin_send_datagram_fsm+0xb8>
			{
				pyd1598_serin_set_zero_pulse(output);
 800259e:	2314      	movs	r3, #20
 80025a0:	18fb      	adds	r3, r7, r3
 80025a2:	6818      	ldr	r0, [r3, #0]
 80025a4:	6859      	ldr	r1, [r3, #4]
 80025a6:	f000 fa5d 	bl	8002a64 <pyd1598_serin_set_zero_pulse>
 80025aa:	e005      	b.n	80025b8 <pyd1598_serin_send_datagram_fsm+0xc4>
			}
			else
			{
				pyd1598_serin_set_one_pulse(output);
 80025ac:	2314      	movs	r3, #20
 80025ae:	18fb      	adds	r3, r7, r3
 80025b0:	6818      	ldr	r0, [r3, #0]
 80025b2:	6859      	ldr	r1, [r3, #4]
 80025b4:	f000 fa78 	bl	8002aa8 <pyd1598_serin_set_one_pulse>
			}

			mask >>= 1;
 80025b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80025ba:	085b      	lsrs	r3, r3, #1
 80025bc:	62bb      	str	r3, [r7, #40]	; 0x28

//			if(data_idx >= (PYD1598_SERIN_MSG_LONG+1))
			if(mask == 0)
 80025be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d104      	bne.n	80025ce <pyd1598_serin_send_datagram_fsm+0xda>
			{
				state = PYD1598_SERIN_SEND_DOWN;
 80025c4:	2337      	movs	r3, #55	; 0x37
 80025c6:	18fb      	adds	r3, r7, r3
 80025c8:	2203      	movs	r2, #3
 80025ca:	701a      	strb	r2, [r3, #0]
			else
			{
				data_idx++;
			}

			break;
 80025cc:	e042      	b.n	8002654 <pyd1598_serin_send_datagram_fsm+0x160>
				data_idx++;
 80025ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80025d0:	3301      	adds	r3, #1
 80025d2:	633b      	str	r3, [r7, #48]	; 0x30
			break;
 80025d4:	e03e      	b.n	8002654 <pyd1598_serin_send_datagram_fsm+0x160>
		case PYD1598_SERIN_SEND_DOWN:
			pyd1598_direct_link_set_as_output(data_link_pin);
 80025d6:	1d3b      	adds	r3, r7, #4
 80025d8:	6818      	ldr	r0, [r3, #0]
 80025da:	6859      	ldr	r1, [r3, #4]
 80025dc:	f000 fa7e 	bl	8002adc <pyd1598_direct_link_set_as_output>
			pyd1598_direct_link_set_negative_edge(data_link_pin);
 80025e0:	1d3b      	adds	r3, r7, #4
 80025e2:	6818      	ldr	r0, [r3, #0]
 80025e4:	6859      	ldr	r1, [r3, #4]
 80025e6:	f000 facf 	bl	8002b88 <pyd1598_direct_link_set_negative_edge>
			state = PYD1598_SERIN_WAIT_LOAD_TIME;
 80025ea:	2337      	movs	r3, #55	; 0x37
 80025ec:	18fb      	adds	r3, r7, r3
 80025ee:	2204      	movs	r2, #4
 80025f0:	701a      	strb	r2, [r3, #0]

			break;
 80025f2:	e02f      	b.n	8002654 <pyd1598_serin_send_datagram_fsm+0x160>

		case PYD1598_SERIN_WAIT_LOAD_TIME:
			//Data Load Time t_{SLT} > 650s. i.e. 8.125 to 4.333 times
			//(9 times for a 80s interrupt or 4 times for a 150s interrupt)
			if(data_idx >= PYD1598_SERIN_COUNT_TSLT)
 80025f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80025f6:	2b22      	cmp	r3, #34	; 0x22
 80025f8:	d904      	bls.n	8002604 <pyd1598_serin_send_datagram_fsm+0x110>
			{
				state = PYD1598_SERIN_END_COM;
 80025fa:	2337      	movs	r3, #55	; 0x37
 80025fc:	18fb      	adds	r3, r7, r3
 80025fe:	2205      	movs	r2, #5
 8002600:	701a      	strb	r2, [r3, #0]
			}
			else
			{
				data_idx++;
			}
			break;
 8002602:	e027      	b.n	8002654 <pyd1598_serin_send_datagram_fsm+0x160>
				data_idx++;
 8002604:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002606:	3301      	adds	r3, #1
 8002608:	633b      	str	r3, [r7, #48]	; 0x30
			break;
 800260a:	e023      	b.n	8002654 <pyd1598_serin_send_datagram_fsm+0x160>
		case PYD1598_SERIN_END_COM:

			if(config.op_mode == PYD1598_FORCE_READOUT)
 800260c:	231c      	movs	r3, #28
 800260e:	18fb      	adds	r3, r7, r3
 8002610:	791b      	ldrb	r3, [r3, #4]
 8002612:	2b00      	cmp	r3, #0
 8002614:	d105      	bne.n	8002622 <pyd1598_serin_send_datagram_fsm+0x12e>
			{
				pyd1598_direct_link_set_as_input(data_link_pin);
 8002616:	1d3b      	adds	r3, r7, #4
 8002618:	6818      	ldr	r0, [r3, #0]
 800261a:	6859      	ldr	r1, [r3, #4]
 800261c:	f000 fa72 	bl	8002b04 <pyd1598_direct_link_set_as_input>
 8002620:	e00d      	b.n	800263e <pyd1598_serin_send_datagram_fsm+0x14a>
			}
			else if((config.op_mode == PYD1598_INTERRUPT_READOUT) ||
 8002622:	221c      	movs	r2, #28
 8002624:	18bb      	adds	r3, r7, r2
 8002626:	791b      	ldrb	r3, [r3, #4]
 8002628:	2b01      	cmp	r3, #1
 800262a:	d003      	beq.n	8002634 <pyd1598_serin_send_datagram_fsm+0x140>
					(config.op_mode == PYD1598_WAKE_UP) )
 800262c:	18bb      	adds	r3, r7, r2
 800262e:	791b      	ldrb	r3, [r3, #4]
			else if((config.op_mode == PYD1598_INTERRUPT_READOUT) ||
 8002630:	2b02      	cmp	r3, #2
 8002632:	d104      	bne.n	800263e <pyd1598_serin_send_datagram_fsm+0x14a>
			{
				pyd1598_direct_link_set_as_interrupt_input(data_link_pin);
 8002634:	1d3b      	adds	r3, r7, #4
 8002636:	6818      	ldr	r0, [r3, #0]
 8002638:	6859      	ldr	r1, [r3, #4]
 800263a:	f000 fa77 	bl	8002b2c <pyd1598_direct_link_set_as_interrupt_input>
			}
			state = PYD1598_SERIN_IDLE;
 800263e:	2337      	movs	r3, #55	; 0x37
 8002640:	18fb      	adds	r3, r7, r3
 8002642:	2200      	movs	r2, #0
 8002644:	701a      	strb	r2, [r3, #0]
			break;
 8002646:	e005      	b.n	8002654 <pyd1598_serin_send_datagram_fsm+0x160>
		default:
			state = PYD1598_SERIN_IDLE;
 8002648:	2337      	movs	r3, #55	; 0x37
 800264a:	18fb      	adds	r3, r7, r3
 800264c:	2200      	movs	r2, #0
 800264e:	701a      	strb	r2, [r3, #0]
			break;
 8002650:	e000      	b.n	8002654 <pyd1598_serin_send_datagram_fsm+0x160>
			break;
 8002652:	46c0      	nop			; (mov r8, r8)

	}

	//This are the FSM variables that are changed in this function.
	serin->state = state;
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	2237      	movs	r2, #55	; 0x37
 8002658:	18ba      	adds	r2, r7, r2
 800265a:	7812      	ldrb	r2, [r2, #0]
 800265c:	751a      	strb	r2, [r3, #20]
	serin->data_idx = data_idx;
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002662:	611a      	str	r2, [r3, #16]
	serin->start_fsm = false;
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	2200      	movs	r2, #0
 8002668:	755a      	strb	r2, [r3, #21]
	serin->mask = mask;
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800266e:	60da      	str	r2, [r3, #12]
	serin->start_fsm = start_fsm;
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	222f      	movs	r2, #47	; 0x2f
 8002674:	18ba      	adds	r2, r7, r2
 8002676:	7812      	ldrb	r2, [r2, #0]
 8002678:	755a      	strb	r2, [r3, #21]

}
 800267a:	46c0      	nop			; (mov r8, r8)
 800267c:	46bd      	mov	sp, r7
 800267e:	b00f      	add	sp, #60	; 0x3c
 8002680:	bd90      	pop	{r4, r7, pc}
 8002682:	46c0      	nop			; (mov r8, r8)
 8002684:	08005780 	.word	0x08005780

08002688 <pyd1598_check_isr_request>:
/*---------------------------Middleware Level functions-----------------------*/
/*____________________________Direct link functions___________________________*/

uint8_t pyd1598_check_isr_request(pyd1598_sensor_t sensor,
								pyd1598_motion_isr_status_t *motion_isr_status)
{
 8002688:	b084      	sub	sp, #16
 800268a:	b5b0      	push	{r4, r5, r7, lr}
 800268c:	af00      	add	r7, sp, #0
 800268e:	250c      	movs	r5, #12
 8002690:	1d2c      	adds	r4, r5, #4
 8002692:	19e4      	adds	r4, r4, r7
 8002694:	6020      	str	r0, [r4, #0]
 8002696:	6061      	str	r1, [r4, #4]
 8002698:	60a2      	str	r2, [r4, #8]
 800269a:	60e3      	str	r3, [r4, #12]
	*motion_isr_status = sensor.motion_sensed;
 800269c:	1d2b      	adds	r3, r5, #4
 800269e:	19db      	adds	r3, r3, r7
 80026a0:	2258      	movs	r2, #88	; 0x58
 80026a2:	5c9a      	ldrb	r2, [r3, r2]
 80026a4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80026a6:	701a      	strb	r2, [r3, #0]
	return 0;
 80026a8:	2300      	movs	r3, #0
}
 80026aa:	0018      	movs	r0, r3
 80026ac:	46bd      	mov	sp, r7
 80026ae:	bcb0      	pop	{r4, r5, r7}
 80026b0:	bc08      	pop	{r3}
 80026b2:	b004      	add	sp, #16
 80026b4:	4718      	bx	r3

080026b6 <pyd1598_read_wakeup_signal>:

//Use this in the main loop
uint8_t pyd1598_read_wakeup_signal(pyd1598_sensor_t *sensor,
								pyd1598_motion_isr_status_t *motion_isr_status)
{
 80026b6:	b580      	push	{r7, lr}
 80026b8:	b082      	sub	sp, #8
 80026ba:	af00      	add	r7, sp, #0
 80026bc:	6078      	str	r0, [r7, #4]
 80026be:	6039      	str	r1, [r7, #0]

	if( sensor->direct_link.wakeup_isr_status == PYD1598_WAKEUP_ISR_UNATTENDED)
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	2243      	movs	r2, #67	; 0x43
 80026c4:	5c9b      	ldrb	r3, [r3, r2]
 80026c6:	2b02      	cmp	r3, #2
 80026c8:	d10a      	bne.n	80026e0 <pyd1598_read_wakeup_signal+0x2a>
	{
		sensor->direct_link.wakeup_isr_status = PYD1598_WAKEUP_ISR_ATTENDED;
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	2243      	movs	r2, #67	; 0x43
 80026ce:	2100      	movs	r1, #0
 80026d0:	5499      	strb	r1, [r3, r2]
		*motion_isr_status = PYD1598_MOTION_ISR_UNATTENDED;
 80026d2:	683b      	ldr	r3, [r7, #0]
 80026d4:	2202      	movs	r2, #2
 80026d6:	701a      	strb	r2, [r3, #0]
		sensor->motion_sensed = PYD1598_MOTION_ISR_UNATTENDED;
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	2258      	movs	r2, #88	; 0x58
 80026dc:	2102      	movs	r1, #2
 80026de:	5499      	strb	r1, [r3, r2]
	}

	return 0;
 80026e0:	2300      	movs	r3, #0
}
 80026e2:	0018      	movs	r0, r3
 80026e4:	46bd      	mov	sp, r7
 80026e6:	b002      	add	sp, #8
 80026e8:	bd80      	pop	{r7, pc}

080026ea <pyd1598_serin_add_all_conf>:
/*______________________________SERIN functions_______________________________*/


uint8_t pyd1598_serin_add_all_conf(pyd1598_config_t config,
													pyd1598_serin_t *serin)
{
 80026ea:	b5b0      	push	{r4, r5, r7, lr}
 80026ec:	b086      	sub	sp, #24
 80026ee:	af00      	add	r7, sp, #0
 80026f0:	2408      	movs	r4, #8
 80026f2:	193b      	adds	r3, r7, r4
 80026f4:	6018      	str	r0, [r3, #0]
 80026f6:	6059      	str	r1, [r3, #4]
 80026f8:	607a      	str	r2, [r7, #4]
	uint8_t status = 0;
 80026fa:	2517      	movs	r5, #23
 80026fc:	197b      	adds	r3, r7, r5
 80026fe:	2200      	movs	r2, #0
 8002700:	701a      	strb	r2, [r3, #0]
	//TODO: (low) set error handler
	pyd1598_serin_add_threshold(config.threshold, serin);
 8002702:	193b      	adds	r3, r7, r4
 8002704:	781b      	ldrb	r3, [r3, #0]
 8002706:	687a      	ldr	r2, [r7, #4]
 8002708:	0011      	movs	r1, r2
 800270a:	0018      	movs	r0, r3
 800270c:	f000 f838 	bl	8002780 <pyd1598_serin_add_threshold>
	pyd1598_serin_add_blind_time(config.blind_time, serin);
 8002710:	193b      	adds	r3, r7, r4
 8002712:	785b      	ldrb	r3, [r3, #1]
 8002714:	687a      	ldr	r2, [r7, #4]
 8002716:	0011      	movs	r1, r2
 8002718:	0018      	movs	r0, r3
 800271a:	f000 f855 	bl	80027c8 <pyd1598_serin_add_blind_time>
	pyd1598_serin_add_pulse_counter(config.pulse_counter, serin);
 800271e:	193b      	adds	r3, r7, r4
 8002720:	789b      	ldrb	r3, [r3, #2]
 8002722:	687a      	ldr	r2, [r7, #4]
 8002724:	0011      	movs	r1, r2
 8002726:	0018      	movs	r0, r3
 8002728:	f000 f878 	bl	800281c <pyd1598_serin_add_pulse_counter>
	pyd1598_serin_add_window_time(config.window_time, serin);
 800272c:	193b      	adds	r3, r7, r4
 800272e:	78db      	ldrb	r3, [r3, #3]
 8002730:	687a      	ldr	r2, [r7, #4]
 8002732:	0011      	movs	r1, r2
 8002734:	0018      	movs	r0, r3
 8002736:	f000 f89b 	bl	8002870 <pyd1598_serin_add_window_time>
	pyd1598_serin_add_operation_mode(config.op_mode, serin);
 800273a:	193b      	adds	r3, r7, r4
 800273c:	791b      	ldrb	r3, [r3, #4]
 800273e:	687a      	ldr	r2, [r7, #4]
 8002740:	0011      	movs	r1, r2
 8002742:	0018      	movs	r0, r3
 8002744:	f000 f8be 	bl	80028c4 <pyd1598_serin_add_operation_mode>
	pyd1598_serin_add_signal_source(config.signal_source, serin);
 8002748:	193b      	adds	r3, r7, r4
 800274a:	795b      	ldrb	r3, [r3, #5]
 800274c:	687a      	ldr	r2, [r7, #4]
 800274e:	0011      	movs	r1, r2
 8002750:	0018      	movs	r0, r3
 8002752:	f000 f8db 	bl	800290c <pyd1598_serin_add_signal_source>
	pyd1598_serin_add_hpf_cutoff(config.hpf_cutoff, serin);
 8002756:	193b      	adds	r3, r7, r4
 8002758:	799b      	ldrb	r3, [r3, #6]
 800275a:	687a      	ldr	r2, [r7, #4]
 800275c:	0011      	movs	r1, r2
 800275e:	0018      	movs	r0, r3
 8002760:	f000 f8fe 	bl	8002960 <pyd1598_serin_add_hpf_cutoff>
	pyd1598_serin_add_count_mode(config.count_mode, serin);
 8002764:	193b      	adds	r3, r7, r4
 8002766:	79db      	ldrb	r3, [r3, #7]
 8002768:	687a      	ldr	r2, [r7, #4]
 800276a:	0011      	movs	r1, r2
 800276c:	0018      	movs	r0, r3
 800276e:	f000 f921 	bl	80029b4 <pyd1598_serin_add_count_mode>
	return status;
 8002772:	197b      	adds	r3, r7, r5
 8002774:	781b      	ldrb	r3, [r3, #0]
}
 8002776:	0018      	movs	r0, r3
 8002778:	46bd      	mov	sp, r7
 800277a:	b006      	add	sp, #24
 800277c:	bdb0      	pop	{r4, r5, r7, pc}
	...

08002780 <pyd1598_serin_add_threshold>:


//uint8_t pyd1598_serin_add_threshold(uint8_t new_threshold, uint32_t *datagram)
uint8_t pyd1598_serin_add_threshold(uint8_t new_threshold,
														pyd1598_serin_t *serin)
{
 8002780:	b5b0      	push	{r4, r5, r7, lr}
 8002782:	b084      	sub	sp, #16
 8002784:	af00      	add	r7, sp, #0
 8002786:	0002      	movs	r2, r0
 8002788:	6039      	str	r1, [r7, #0]
 800278a:	1dfb      	adds	r3, r7, #7
 800278c:	701a      	strb	r2, [r3, #0]
	uint8_t status = 0;
 800278e:	200f      	movs	r0, #15
 8002790:	183b      	adds	r3, r7, r0
 8002792:	2200      	movs	r2, #0
 8002794:	701a      	strb	r2, [r3, #0]

	serin->config.threshold = new_threshold;
 8002796:	683b      	ldr	r3, [r7, #0]
 8002798:	1dfa      	adds	r2, r7, #7
 800279a:	7812      	ldrb	r2, [r2, #0]
 800279c:	701a      	strb	r2, [r3, #0]
	status = pyd1598_serin_add_to_datagram(new_threshold, &serin->conf_datagram,
 800279e:	683b      	ldr	r3, [r7, #0]
 80027a0:	3308      	adds	r3, #8
 80027a2:	0019      	movs	r1, r3
 80027a4:	0005      	movs	r5, r0
 80027a6:	183c      	adds	r4, r7, r0
 80027a8:	4a06      	ldr	r2, [pc, #24]	; (80027c4 <pyd1598_serin_add_threshold+0x44>)
 80027aa:	1dfb      	adds	r3, r7, #7
 80027ac:	7818      	ldrb	r0, [r3, #0]
 80027ae:	2311      	movs	r3, #17
 80027b0:	f000 f92a 	bl	8002a08 <pyd1598_serin_add_to_datagram>
 80027b4:	0003      	movs	r3, r0
 80027b6:	7023      	strb	r3, [r4, #0]
											PYD1598_MASK_THRESHOLD,
											PYD1598_SHIFT_THRESHOLD);
	return status;
 80027b8:	197b      	adds	r3, r7, r5
 80027ba:	781b      	ldrb	r3, [r3, #0]
}
 80027bc:	0018      	movs	r0, r3
 80027be:	46bd      	mov	sp, r7
 80027c0:	b004      	add	sp, #16
 80027c2:	bdb0      	pop	{r4, r5, r7, pc}
 80027c4:	0001ffff 	.word	0x0001ffff

080027c8 <pyd1598_serin_add_blind_time>:
//Reg Val is 4 bits ...
//max_value 8sec =8000ms
//min value 0.5sec =500ms
uint8_t pyd1598_serin_add_blind_time(pyd1598_blind_time_t new_blind_time,
														pyd1598_serin_t *serin)
{
 80027c8:	b5b0      	push	{r4, r5, r7, lr}
 80027ca:	b084      	sub	sp, #16
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	0002      	movs	r2, r0
 80027d0:	6039      	str	r1, [r7, #0]
 80027d2:	1dfb      	adds	r3, r7, #7
 80027d4:	701a      	strb	r2, [r3, #0]
	uint8_t status = 0;
 80027d6:	200f      	movs	r0, #15
 80027d8:	183b      	adds	r3, r7, r0
 80027da:	2200      	movs	r2, #0
 80027dc:	701a      	strb	r2, [r3, #0]

	new_blind_time &= 0x0F;
 80027de:	1dfb      	adds	r3, r7, #7
 80027e0:	1dfa      	adds	r2, r7, #7
 80027e2:	7812      	ldrb	r2, [r2, #0]
 80027e4:	210f      	movs	r1, #15
 80027e6:	400a      	ands	r2, r1
 80027e8:	701a      	strb	r2, [r3, #0]
	serin->config.blind_time = new_blind_time;
 80027ea:	683b      	ldr	r3, [r7, #0]
 80027ec:	1dfa      	adds	r2, r7, #7
 80027ee:	7812      	ldrb	r2, [r2, #0]
 80027f0:	705a      	strb	r2, [r3, #1]
	status = pyd1598_serin_add_to_datagram(new_blind_time,
 80027f2:	683b      	ldr	r3, [r7, #0]
 80027f4:	3308      	adds	r3, #8
 80027f6:	0019      	movs	r1, r3
 80027f8:	0005      	movs	r5, r0
 80027fa:	183c      	adds	r4, r7, r0
 80027fc:	4a06      	ldr	r2, [pc, #24]	; (8002818 <pyd1598_serin_add_blind_time+0x50>)
 80027fe:	1dfb      	adds	r3, r7, #7
 8002800:	7818      	ldrb	r0, [r3, #0]
 8002802:	230d      	movs	r3, #13
 8002804:	f000 f900 	bl	8002a08 <pyd1598_serin_add_to_datagram>
 8002808:	0003      	movs	r3, r0
 800280a:	7023      	strb	r3, [r4, #0]
											&serin->conf_datagram,
											PYD1598_MASK_BLIND_TIME,
											PYD1598_SHIFT_BLIND_TIME);
	return status;
 800280c:	197b      	adds	r3, r7, r5
 800280e:	781b      	ldrb	r3, [r3, #0]
}
 8002810:	0018      	movs	r0, r3
 8002812:	46bd      	mov	sp, r7
 8002814:	b004      	add	sp, #16
 8002816:	bdb0      	pop	{r4, r5, r7, pc}
 8002818:	01fe1fff 	.word	0x01fe1fff

0800281c <pyd1598_serin_add_pulse_counter>:

uint8_t pyd1598_serin_add_pulse_counter(pyd1598_pulse_counter_t pulse_counter,
														pyd1598_serin_t *serin)
{
 800281c:	b5b0      	push	{r4, r5, r7, lr}
 800281e:	b084      	sub	sp, #16
 8002820:	af00      	add	r7, sp, #0
 8002822:	0002      	movs	r2, r0
 8002824:	6039      	str	r1, [r7, #0]
 8002826:	1dfb      	adds	r3, r7, #7
 8002828:	701a      	strb	r2, [r3, #0]
	uint8_t status = 0;
 800282a:	200f      	movs	r0, #15
 800282c:	183b      	adds	r3, r7, r0
 800282e:	2200      	movs	r2, #0
 8002830:	701a      	strb	r2, [r3, #0]

	pulse_counter &= 0x03;
 8002832:	1dfb      	adds	r3, r7, #7
 8002834:	1dfa      	adds	r2, r7, #7
 8002836:	7812      	ldrb	r2, [r2, #0]
 8002838:	2103      	movs	r1, #3
 800283a:	400a      	ands	r2, r1
 800283c:	701a      	strb	r2, [r3, #0]
	serin->config.pulse_counter = pulse_counter;
 800283e:	683b      	ldr	r3, [r7, #0]
 8002840:	1dfa      	adds	r2, r7, #7
 8002842:	7812      	ldrb	r2, [r2, #0]
 8002844:	709a      	strb	r2, [r3, #2]
	status = pyd1598_serin_add_to_datagram(pulse_counter, &serin->conf_datagram,
 8002846:	683b      	ldr	r3, [r7, #0]
 8002848:	3308      	adds	r3, #8
 800284a:	0019      	movs	r1, r3
 800284c:	0005      	movs	r5, r0
 800284e:	183c      	adds	r4, r7, r0
 8002850:	4a06      	ldr	r2, [pc, #24]	; (800286c <pyd1598_serin_add_pulse_counter+0x50>)
 8002852:	1dfb      	adds	r3, r7, #7
 8002854:	7818      	ldrb	r0, [r3, #0]
 8002856:	230b      	movs	r3, #11
 8002858:	f000 f8d6 	bl	8002a08 <pyd1598_serin_add_to_datagram>
 800285c:	0003      	movs	r3, r0
 800285e:	7023      	strb	r3, [r4, #0]
											PYD1598_MASK_PULSE_COUNTER,
											PYD1598_SHIFT_PULSE_COUNTER);
	return status;
 8002860:	197b      	adds	r3, r7, r5
 8002862:	781b      	ldrb	r3, [r3, #0]
}
 8002864:	0018      	movs	r0, r3
 8002866:	46bd      	mov	sp, r7
 8002868:	b004      	add	sp, #16
 800286a:	bdb0      	pop	{r4, r5, r7, pc}
 800286c:	01ffe7ff 	.word	0x01ffe7ff

08002870 <pyd1598_serin_add_window_time>:
uint8_t pyd1598_serin_add_window_time(pyd1598_window_time_t window_time,
														pyd1598_serin_t *serin)
{
 8002870:	b5b0      	push	{r4, r5, r7, lr}
 8002872:	b084      	sub	sp, #16
 8002874:	af00      	add	r7, sp, #0
 8002876:	0002      	movs	r2, r0
 8002878:	6039      	str	r1, [r7, #0]
 800287a:	1dfb      	adds	r3, r7, #7
 800287c:	701a      	strb	r2, [r3, #0]
	uint8_t status = 0;
 800287e:	200f      	movs	r0, #15
 8002880:	183b      	adds	r3, r7, r0
 8002882:	2200      	movs	r2, #0
 8002884:	701a      	strb	r2, [r3, #0]

	window_time &= 0x03;
 8002886:	1dfb      	adds	r3, r7, #7
 8002888:	1dfa      	adds	r2, r7, #7
 800288a:	7812      	ldrb	r2, [r2, #0]
 800288c:	2103      	movs	r1, #3
 800288e:	400a      	ands	r2, r1
 8002890:	701a      	strb	r2, [r3, #0]
	serin->config.window_time = window_time;
 8002892:	683b      	ldr	r3, [r7, #0]
 8002894:	1dfa      	adds	r2, r7, #7
 8002896:	7812      	ldrb	r2, [r2, #0]
 8002898:	70da      	strb	r2, [r3, #3]
	status = pyd1598_serin_add_to_datagram(window_time, &serin->conf_datagram,
 800289a:	683b      	ldr	r3, [r7, #0]
 800289c:	3308      	adds	r3, #8
 800289e:	0019      	movs	r1, r3
 80028a0:	0005      	movs	r5, r0
 80028a2:	183c      	adds	r4, r7, r0
 80028a4:	4a06      	ldr	r2, [pc, #24]	; (80028c0 <pyd1598_serin_add_window_time+0x50>)
 80028a6:	1dfb      	adds	r3, r7, #7
 80028a8:	7818      	ldrb	r0, [r3, #0]
 80028aa:	2309      	movs	r3, #9
 80028ac:	f000 f8ac 	bl	8002a08 <pyd1598_serin_add_to_datagram>
 80028b0:	0003      	movs	r3, r0
 80028b2:	7023      	strb	r3, [r4, #0]
										PYD1598_MASK_WINDOW_TIME,
										PYD1598_SHIFT_WINDOW_TIME);
	return status;
 80028b4:	197b      	adds	r3, r7, r5
 80028b6:	781b      	ldrb	r3, [r3, #0]
}
 80028b8:	0018      	movs	r0, r3
 80028ba:	46bd      	mov	sp, r7
 80028bc:	b004      	add	sp, #16
 80028be:	bdb0      	pop	{r4, r5, r7, pc}
 80028c0:	01fff9ff 	.word	0x01fff9ff

080028c4 <pyd1598_serin_add_operation_mode>:
uint8_t pyd1598_serin_add_operation_mode(pyd1598_op_mode_t new_op_mode,
														pyd1598_serin_t *serin)
{
 80028c4:	b5b0      	push	{r4, r5, r7, lr}
 80028c6:	b084      	sub	sp, #16
 80028c8:	af00      	add	r7, sp, #0
 80028ca:	0002      	movs	r2, r0
 80028cc:	6039      	str	r1, [r7, #0]
 80028ce:	1dfb      	adds	r3, r7, #7
 80028d0:	701a      	strb	r2, [r3, #0]
	uint8_t status = 0;
 80028d2:	200f      	movs	r0, #15
 80028d4:	183b      	adds	r3, r7, r0
 80028d6:	2200      	movs	r2, #0
 80028d8:	701a      	strb	r2, [r3, #0]
	serin->config.op_mode = new_op_mode;
 80028da:	683b      	ldr	r3, [r7, #0]
 80028dc:	1dfa      	adds	r2, r7, #7
 80028de:	7812      	ldrb	r2, [r2, #0]
 80028e0:	711a      	strb	r2, [r3, #4]
	status = pyd1598_serin_add_to_datagram((uint8_t) new_op_mode,
 80028e2:	683b      	ldr	r3, [r7, #0]
 80028e4:	3308      	adds	r3, #8
 80028e6:	0019      	movs	r1, r3
 80028e8:	0005      	movs	r5, r0
 80028ea:	183c      	adds	r4, r7, r0
 80028ec:	4a06      	ldr	r2, [pc, #24]	; (8002908 <pyd1598_serin_add_operation_mode+0x44>)
 80028ee:	1dfb      	adds	r3, r7, #7
 80028f0:	7818      	ldrb	r0, [r3, #0]
 80028f2:	2307      	movs	r3, #7
 80028f4:	f000 f888 	bl	8002a08 <pyd1598_serin_add_to_datagram>
 80028f8:	0003      	movs	r3, r0
 80028fa:	7023      	strb	r3, [r4, #0]
											&serin->conf_datagram,
											PYD1598_MASK_OPERATION_MODES,
											PYD1598_SHIFT_OPERATION_MODES);
	return status;
 80028fc:	197b      	adds	r3, r7, r5
 80028fe:	781b      	ldrb	r3, [r3, #0]
}
 8002900:	0018      	movs	r0, r3
 8002902:	46bd      	mov	sp, r7
 8002904:	b004      	add	sp, #16
 8002906:	bdb0      	pop	{r4, r5, r7, pc}
 8002908:	01fffe7f 	.word	0x01fffe7f

0800290c <pyd1598_serin_add_signal_source>:
uint8_t pyd1598_serin_add_signal_source(pyd1598_signal_source_t signal_source,
														pyd1598_serin_t *serin)
{
 800290c:	b5b0      	push	{r4, r5, r7, lr}
 800290e:	b084      	sub	sp, #16
 8002910:	af00      	add	r7, sp, #0
 8002912:	0002      	movs	r2, r0
 8002914:	6039      	str	r1, [r7, #0]
 8002916:	1dfb      	adds	r3, r7, #7
 8002918:	701a      	strb	r2, [r3, #0]
	uint8_t status = 0;
 800291a:	200f      	movs	r0, #15
 800291c:	183b      	adds	r3, r7, r0
 800291e:	2200      	movs	r2, #0
 8002920:	701a      	strb	r2, [r3, #0]

	signal_source &= 0x03;
 8002922:	1dfb      	adds	r3, r7, #7
 8002924:	1dfa      	adds	r2, r7, #7
 8002926:	7812      	ldrb	r2, [r2, #0]
 8002928:	2103      	movs	r1, #3
 800292a:	400a      	ands	r2, r1
 800292c:	701a      	strb	r2, [r3, #0]
	serin->config.signal_source = signal_source;
 800292e:	683b      	ldr	r3, [r7, #0]
 8002930:	1dfa      	adds	r2, r7, #7
 8002932:	7812      	ldrb	r2, [r2, #0]
 8002934:	715a      	strb	r2, [r3, #5]
	status = pyd1598_serin_add_to_datagram((uint8_t) signal_source,
 8002936:	683b      	ldr	r3, [r7, #0]
 8002938:	3308      	adds	r3, #8
 800293a:	0019      	movs	r1, r3
 800293c:	0005      	movs	r5, r0
 800293e:	183c      	adds	r4, r7, r0
 8002940:	4a06      	ldr	r2, [pc, #24]	; (800295c <pyd1598_serin_add_signal_source+0x50>)
 8002942:	1dfb      	adds	r3, r7, #7
 8002944:	7818      	ldrb	r0, [r3, #0]
 8002946:	2305      	movs	r3, #5
 8002948:	f000 f85e 	bl	8002a08 <pyd1598_serin_add_to_datagram>
 800294c:	0003      	movs	r3, r0
 800294e:	7023      	strb	r3, [r4, #0]
												&serin->conf_datagram,
												PYD1598_MASK_SIGNAL_SOURCE,
												PYD1598_SHIFT_SIGNAL_SOURCE);
	return status;
 8002950:	197b      	adds	r3, r7, r5
 8002952:	781b      	ldrb	r3, [r3, #0]
}
 8002954:	0018      	movs	r0, r3
 8002956:	46bd      	mov	sp, r7
 8002958:	b004      	add	sp, #16
 800295a:	bdb0      	pop	{r4, r5, r7, pc}
 800295c:	01ffff9f 	.word	0x01ffff9f

08002960 <pyd1598_serin_add_hpf_cutoff>:

uint8_t pyd1598_serin_add_hpf_cutoff(pyd1598_hpf_cutoff_t new_hpf_cutoff,
														pyd1598_serin_t *serin)
{
 8002960:	b5b0      	push	{r4, r5, r7, lr}
 8002962:	b084      	sub	sp, #16
 8002964:	af00      	add	r7, sp, #0
 8002966:	0002      	movs	r2, r0
 8002968:	6039      	str	r1, [r7, #0]
 800296a:	1dfb      	adds	r3, r7, #7
 800296c:	701a      	strb	r2, [r3, #0]
	uint8_t status = 0;
 800296e:	200f      	movs	r0, #15
 8002970:	183b      	adds	r3, r7, r0
 8002972:	2200      	movs	r2, #0
 8002974:	701a      	strb	r2, [r3, #0]

	new_hpf_cutoff &= 0x03;
 8002976:	1dfb      	adds	r3, r7, #7
 8002978:	1dfa      	adds	r2, r7, #7
 800297a:	7812      	ldrb	r2, [r2, #0]
 800297c:	2103      	movs	r1, #3
 800297e:	400a      	ands	r2, r1
 8002980:	701a      	strb	r2, [r3, #0]
	serin->config.hpf_cutoff = new_hpf_cutoff;
 8002982:	683b      	ldr	r3, [r7, #0]
 8002984:	1dfa      	adds	r2, r7, #7
 8002986:	7812      	ldrb	r2, [r2, #0]
 8002988:	719a      	strb	r2, [r3, #6]
	status = pyd1598_serin_add_to_datagram((uint8_t) new_hpf_cutoff,
 800298a:	683b      	ldr	r3, [r7, #0]
 800298c:	3308      	adds	r3, #8
 800298e:	0019      	movs	r1, r3
 8002990:	0005      	movs	r5, r0
 8002992:	183c      	adds	r4, r7, r0
 8002994:	4a06      	ldr	r2, [pc, #24]	; (80029b0 <pyd1598_serin_add_hpf_cutoff+0x50>)
 8002996:	1dfb      	adds	r3, r7, #7
 8002998:	7818      	ldrb	r0, [r3, #0]
 800299a:	2302      	movs	r3, #2
 800299c:	f000 f834 	bl	8002a08 <pyd1598_serin_add_to_datagram>
 80029a0:	0003      	movs	r3, r0
 80029a2:	7023      	strb	r3, [r4, #0]
											&serin->conf_datagram,
											PYD1598_MASK_HPF_CUTOFF,
											PYD1598_SHIFT_HPF_CUTOFF);
	return status;
 80029a4:	197b      	adds	r3, r7, r5
 80029a6:	781b      	ldrb	r3, [r3, #0]
}
 80029a8:	0018      	movs	r0, r3
 80029aa:	46bd      	mov	sp, r7
 80029ac:	b004      	add	sp, #16
 80029ae:	bdb0      	pop	{r4, r5, r7, pc}
 80029b0:	01fffffb 	.word	0x01fffffb

080029b4 <pyd1598_serin_add_count_mode>:

uint8_t pyd1598_serin_add_count_mode(pyd1598_count_mode_t new_count_mode,
														pyd1598_serin_t *serin)
{
 80029b4:	b5b0      	push	{r4, r5, r7, lr}
 80029b6:	b084      	sub	sp, #16
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	0002      	movs	r2, r0
 80029bc:	6039      	str	r1, [r7, #0]
 80029be:	1dfb      	adds	r3, r7, #7
 80029c0:	701a      	strb	r2, [r3, #0]
	uint8_t status = 0;
 80029c2:	200f      	movs	r0, #15
 80029c4:	183b      	adds	r3, r7, r0
 80029c6:	2200      	movs	r2, #0
 80029c8:	701a      	strb	r2, [r3, #0]

	new_count_mode &= 0x03;
 80029ca:	1dfb      	adds	r3, r7, #7
 80029cc:	1dfa      	adds	r2, r7, #7
 80029ce:	7812      	ldrb	r2, [r2, #0]
 80029d0:	2103      	movs	r1, #3
 80029d2:	400a      	ands	r2, r1
 80029d4:	701a      	strb	r2, [r3, #0]
	serin->config.count_mode = new_count_mode;
 80029d6:	683b      	ldr	r3, [r7, #0]
 80029d8:	1dfa      	adds	r2, r7, #7
 80029da:	7812      	ldrb	r2, [r2, #0]
 80029dc:	71da      	strb	r2, [r3, #7]
	status = pyd1598_serin_add_to_datagram((uint8_t) new_count_mode,
 80029de:	683b      	ldr	r3, [r7, #0]
 80029e0:	3308      	adds	r3, #8
 80029e2:	0019      	movs	r1, r3
 80029e4:	0005      	movs	r5, r0
 80029e6:	183c      	adds	r4, r7, r0
 80029e8:	4a06      	ldr	r2, [pc, #24]	; (8002a04 <pyd1598_serin_add_count_mode+0x50>)
 80029ea:	1dfb      	adds	r3, r7, #7
 80029ec:	7818      	ldrb	r0, [r3, #0]
 80029ee:	2300      	movs	r3, #0
 80029f0:	f000 f80a 	bl	8002a08 <pyd1598_serin_add_to_datagram>
 80029f4:	0003      	movs	r3, r0
 80029f6:	7023      	strb	r3, [r4, #0]
											&serin->conf_datagram,
											PYD1598_MASK_COUNT_MODE,
											PYD1598_SHIFT_COUNT_MODE);
	return status;
 80029f8:	197b      	adds	r3, r7, r5
 80029fa:	781b      	ldrb	r3, [r3, #0]
}
 80029fc:	0018      	movs	r0, r3
 80029fe:	46bd      	mov	sp, r7
 8002a00:	b004      	add	sp, #16
 8002a02:	bdb0      	pop	{r4, r5, r7, pc}
 8002a04:	01fffffd 	.word	0x01fffffd

08002a08 <pyd1598_serin_add_to_datagram>:

uint8_t pyd1598_serin_add_to_datagram(uint8_t data, uint32_t *datagram,
												uint32_t mask, uint8_t shift)
{
 8002a08:	b590      	push	{r4, r7, lr}
 8002a0a:	b087      	sub	sp, #28
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	60b9      	str	r1, [r7, #8]
 8002a10:	607a      	str	r2, [r7, #4]
 8002a12:	0019      	movs	r1, r3
 8002a14:	240f      	movs	r4, #15
 8002a16:	193b      	adds	r3, r7, r4
 8002a18:	1c02      	adds	r2, r0, #0
 8002a1a:	701a      	strb	r2, [r3, #0]
 8002a1c:	200e      	movs	r0, #14
 8002a1e:	183b      	adds	r3, r7, r0
 8002a20:	1c0a      	adds	r2, r1, #0
 8002a22:	701a      	strb	r2, [r3, #0]
	uint32_t old_config = 0;
 8002a24:	2300      	movs	r3, #0
 8002a26:	617b      	str	r3, [r7, #20]
	uint32_t new_config = 0;
 8002a28:	2300      	movs	r3, #0
 8002a2a:	613b      	str	r3, [r7, #16]

	//generating copy of the datagram to handle the changes
	//(protecting from possible changes due to interrupts)
	old_config = *datagram;
 8002a2c:	68bb      	ldr	r3, [r7, #8]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	617b      	str	r3, [r7, #20]

	//Clear section of the datagram copy to set the new data
	old_config &= mask;
 8002a32:	697b      	ldr	r3, [r7, #20]
 8002a34:	687a      	ldr	r2, [r7, #4]
 8002a36:	4013      	ands	r3, r2
 8002a38:	617b      	str	r3, [r7, #20]

	//Shifting data to the position of the datagram copy
	new_config |= (((uint32_t) data) << shift);
 8002a3a:	193b      	adds	r3, r7, r4
 8002a3c:	781a      	ldrb	r2, [r3, #0]
 8002a3e:	183b      	adds	r3, r7, r0
 8002a40:	781b      	ldrb	r3, [r3, #0]
 8002a42:	409a      	lsls	r2, r3
 8002a44:	0013      	movs	r3, r2
 8002a46:	693a      	ldr	r2, [r7, #16]
 8002a48:	4313      	orrs	r3, r2
 8002a4a:	613b      	str	r3, [r7, #16]

	//Adding data to the datagram copy
	new_config |= old_config;
 8002a4c:	693a      	ldr	r2, [r7, #16]
 8002a4e:	697b      	ldr	r3, [r7, #20]
 8002a50:	4313      	orrs	r3, r2
 8002a52:	613b      	str	r3, [r7, #16]

	//substitute the values of the datagram with the new configuration
	*datagram = new_config;
 8002a54:	68bb      	ldr	r3, [r7, #8]
 8002a56:	693a      	ldr	r2, [r7, #16]
 8002a58:	601a      	str	r2, [r3, #0]

	return 0;
 8002a5a:	2300      	movs	r3, #0
}
 8002a5c:	0018      	movs	r0, r3
 8002a5e:	46bd      	mov	sp, r7
 8002a60:	b007      	add	sp, #28
 8002a62:	bd90      	pop	{r4, r7, pc}

08002a64 <pyd1598_serin_set_zero_pulse>:
//Information from:
//https://www.excelitas.com/product/pyd-1588-pyd-1598-low-power-digipyros

//TODO: (high) change this to decouple from the main.h header.
void pyd1598_serin_set_zero_pulse(pyd1598_hardware_interface_t gpio)
{
 8002a64:	b580      	push	{r7, lr}
 8002a66:	b082      	sub	sp, #8
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	003b      	movs	r3, r7
 8002a6c:	6018      	str	r0, [r3, #0]
 8002a6e:	6059      	str	r1, [r3, #4]
	//This should takes less than t_{DL}=200-2000ns
	HAL_GPIO_WritePin(gpio.port, gpio.pin, GPIO_PIN_RESET);
 8002a70:	003b      	movs	r3, r7
 8002a72:	6818      	ldr	r0, [r3, #0]
 8002a74:	003b      	movs	r3, r7
 8002a76:	889b      	ldrh	r3, [r3, #4]
 8002a78:	2200      	movs	r2, #0
 8002a7a:	0019      	movs	r1, r3
 8002a7c:	f001 f8f5 	bl	8003c6a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(gpio.port, gpio.pin, GPIO_PIN_SET);
 8002a80:	003b      	movs	r3, r7
 8002a82:	6818      	ldr	r0, [r3, #0]
 8002a84:	003b      	movs	r3, r7
 8002a86:	889b      	ldrh	r3, [r3, #4]
 8002a88:	2201      	movs	r2, #1
 8002a8a:	0019      	movs	r1, r3
 8002a8c:	f001 f8ed 	bl	8003c6a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(gpio.port, gpio.pin, GPIO_PIN_RESET);
 8002a90:	003b      	movs	r3, r7
 8002a92:	6818      	ldr	r0, [r3, #0]
 8002a94:	003b      	movs	r3, r7
 8002a96:	889b      	ldrh	r3, [r3, #4]
 8002a98:	2200      	movs	r2, #0
 8002a9a:	0019      	movs	r1, r3
 8002a9c:	f001 f8e5 	bl	8003c6a <HAL_GPIO_WritePin>
}
 8002aa0:	46c0      	nop			; (mov r8, r8)
 8002aa2:	46bd      	mov	sp, r7
 8002aa4:	b002      	add	sp, #8
 8002aa6:	bd80      	pop	{r7, pc}

08002aa8 <pyd1598_serin_set_one_pulse>:

void pyd1598_serin_set_one_pulse(pyd1598_hardware_interface_t gpio)
{
 8002aa8:	b580      	push	{r7, lr}
 8002aaa:	b082      	sub	sp, #8
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	003b      	movs	r3, r7
 8002ab0:	6018      	str	r0, [r3, #0]
 8002ab2:	6059      	str	r1, [r3, #4]
	HAL_GPIO_WritePin(gpio.port, gpio.pin, GPIO_PIN_RESET);
 8002ab4:	003b      	movs	r3, r7
 8002ab6:	6818      	ldr	r0, [r3, #0]
 8002ab8:	003b      	movs	r3, r7
 8002aba:	889b      	ldrh	r3, [r3, #4]
 8002abc:	2200      	movs	r2, #0
 8002abe:	0019      	movs	r1, r3
 8002ac0:	f001 f8d3 	bl	8003c6a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(gpio.port, gpio.pin, GPIO_PIN_SET);
 8002ac4:	003b      	movs	r3, r7
 8002ac6:	6818      	ldr	r0, [r3, #0]
 8002ac8:	003b      	movs	r3, r7
 8002aca:	889b      	ldrh	r3, [r3, #4]
 8002acc:	2201      	movs	r2, #1
 8002ace:	0019      	movs	r1, r3
 8002ad0:	f001 f8cb 	bl	8003c6a <HAL_GPIO_WritePin>
}
 8002ad4:	46c0      	nop			; (mov r8, r8)
 8002ad6:	46bd      	mov	sp, r7
 8002ad8:	b002      	add	sp, #8
 8002ada:	bd80      	pop	{r7, pc}

08002adc <pyd1598_direct_link_set_as_output>:
{
	HAL_GPIO_WritePin(gpio.port, gpio.pin, GPIO_PIN_RESET);
}

void pyd1598_direct_link_set_as_output(pyd1598_hardware_interface_t gpio)
{
 8002adc:	b580      	push	{r7, lr}
 8002ade:	b082      	sub	sp, #8
 8002ae0:	af00      	add	r7, sp, #0
 8002ae2:	003b      	movs	r3, r7
 8002ae4:	6018      	str	r0, [r3, #0]
 8002ae6:	6059      	str	r1, [r3, #4]
	HAL_DIRECT_LINK_conf_as_output(gpio.port, gpio.pin, gpio.irq_type);
 8002ae8:	003b      	movs	r3, r7
 8002aea:	6818      	ldr	r0, [r3, #0]
 8002aec:	003b      	movs	r3, r7
 8002aee:	8899      	ldrh	r1, [r3, #4]
 8002af0:	003b      	movs	r3, r7
 8002af2:	799b      	ldrb	r3, [r3, #6]
 8002af4:	b25b      	sxtb	r3, r3
 8002af6:	001a      	movs	r2, r3
 8002af8:	f7fd fe1a 	bl	8000730 <HAL_DIRECT_LINK_conf_as_output>
}
 8002afc:	46c0      	nop			; (mov r8, r8)
 8002afe:	46bd      	mov	sp, r7
 8002b00:	b002      	add	sp, #8
 8002b02:	bd80      	pop	{r7, pc}

08002b04 <pyd1598_direct_link_set_as_input>:

void pyd1598_direct_link_set_as_input(pyd1598_hardware_interface_t gpio)
{
 8002b04:	b580      	push	{r7, lr}
 8002b06:	b082      	sub	sp, #8
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	003b      	movs	r3, r7
 8002b0c:	6018      	str	r0, [r3, #0]
 8002b0e:	6059      	str	r1, [r3, #4]
	HAL_DIRECT_LINK_conf_as_input(gpio.port, gpio.pin, gpio.irq_type);
 8002b10:	003b      	movs	r3, r7
 8002b12:	6818      	ldr	r0, [r3, #0]
 8002b14:	003b      	movs	r3, r7
 8002b16:	8899      	ldrh	r1, [r3, #4]
 8002b18:	003b      	movs	r3, r7
 8002b1a:	799b      	ldrb	r3, [r3, #6]
 8002b1c:	b25b      	sxtb	r3, r3
 8002b1e:	001a      	movs	r2, r3
 8002b20:	f7fd fd90 	bl	8000644 <HAL_DIRECT_LINK_conf_as_input>
}
 8002b24:	46c0      	nop			; (mov r8, r8)
 8002b26:	46bd      	mov	sp, r7
 8002b28:	b002      	add	sp, #8
 8002b2a:	bd80      	pop	{r7, pc}

08002b2c <pyd1598_direct_link_set_as_interrupt_input>:

void pyd1598_direct_link_set_as_interrupt_input(pyd1598_hardware_interface_t gpio)
{
 8002b2c:	b580      	push	{r7, lr}
 8002b2e:	b082      	sub	sp, #8
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	003b      	movs	r3, r7
 8002b34:	6018      	str	r0, [r3, #0]
 8002b36:	6059      	str	r1, [r3, #4]
	HAL_DIRECT_LINK_conf_as_interrupt_input(gpio.port, gpio.pin, gpio.irq_type);
 8002b38:	003b      	movs	r3, r7
 8002b3a:	6818      	ldr	r0, [r3, #0]
 8002b3c:	003b      	movs	r3, r7
 8002b3e:	8899      	ldrh	r1, [r3, #4]
 8002b40:	003b      	movs	r3, r7
 8002b42:	799b      	ldrb	r3, [r3, #6]
 8002b44:	b25b      	sxtb	r3, r3
 8002b46:	001a      	movs	r2, r3
 8002b48:	f7fd fdb2 	bl	80006b0 <HAL_DIRECT_LINK_conf_as_interrupt_input>
}
 8002b4c:	46c0      	nop			; (mov r8, r8)
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	b002      	add	sp, #8
 8002b52:	bd80      	pop	{r7, pc}

08002b54 <pyd1598_direct_link_set_one_pulse>:
	HAL_GPIO_WritePin(gpio.port, gpio.pin, GPIO_PIN_RESET);
	HAL_GPIO_WritePin(gpio.port, gpio.pin, GPIO_PIN_SET);
	HAL_GPIO_WritePin(gpio.port, gpio.pin, GPIO_PIN_RESET);
}
void pyd1598_direct_link_set_one_pulse(pyd1598_hardware_interface_t gpio)
{
 8002b54:	b580      	push	{r7, lr}
 8002b56:	b082      	sub	sp, #8
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	003b      	movs	r3, r7
 8002b5c:	6018      	str	r0, [r3, #0]
 8002b5e:	6059      	str	r1, [r3, #4]
	HAL_GPIO_WritePin(gpio.port, gpio.pin, GPIO_PIN_RESET);
 8002b60:	003b      	movs	r3, r7
 8002b62:	6818      	ldr	r0, [r3, #0]
 8002b64:	003b      	movs	r3, r7
 8002b66:	889b      	ldrh	r3, [r3, #4]
 8002b68:	2200      	movs	r2, #0
 8002b6a:	0019      	movs	r1, r3
 8002b6c:	f001 f87d 	bl	8003c6a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(gpio.port, gpio.pin, GPIO_PIN_SET);
 8002b70:	003b      	movs	r3, r7
 8002b72:	6818      	ldr	r0, [r3, #0]
 8002b74:	003b      	movs	r3, r7
 8002b76:	889b      	ldrh	r3, [r3, #4]
 8002b78:	2201      	movs	r2, #1
 8002b7a:	0019      	movs	r1, r3
 8002b7c:	f001 f875 	bl	8003c6a <HAL_GPIO_WritePin>
}
 8002b80:	46c0      	nop			; (mov r8, r8)
 8002b82:	46bd      	mov	sp, r7
 8002b84:	b002      	add	sp, #8
 8002b86:	bd80      	pop	{r7, pc}

08002b88 <pyd1598_direct_link_set_negative_edge>:
void pyd1598_direct_link_set_negative_edge(pyd1598_hardware_interface_t gpio)
{
 8002b88:	b580      	push	{r7, lr}
 8002b8a:	b082      	sub	sp, #8
 8002b8c:	af00      	add	r7, sp, #0
 8002b8e:	003b      	movs	r3, r7
 8002b90:	6018      	str	r0, [r3, #0]
 8002b92:	6059      	str	r1, [r3, #4]
	HAL_GPIO_WritePin(gpio.port, gpio.pin, GPIO_PIN_RESET);
 8002b94:	003b      	movs	r3, r7
 8002b96:	6818      	ldr	r0, [r3, #0]
 8002b98:	003b      	movs	r3, r7
 8002b9a:	889b      	ldrh	r3, [r3, #4]
 8002b9c:	2200      	movs	r2, #0
 8002b9e:	0019      	movs	r1, r3
 8002ba0:	f001 f863 	bl	8003c6a <HAL_GPIO_WritePin>
}
 8002ba4:	46c0      	nop			; (mov r8, r8)
 8002ba6:	46bd      	mov	sp, r7
 8002ba8:	b002      	add	sp, #8
 8002baa:	bd80      	pop	{r7, pc}

08002bac <pyd1598_direct_link_read_pin>:
}


uint8_t pyd1598_direct_link_read_pin(pyd1598_hardware_interface_t gpio,
											uint64_t *buffer, uint32_t shift)
{
 8002bac:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002bae:	b08f      	sub	sp, #60	; 0x3c
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	2608      	movs	r6, #8
 8002bb4:	2418      	movs	r4, #24
 8002bb6:	1935      	adds	r5, r6, r4
 8002bb8:	2608      	movs	r6, #8
 8002bba:	19be      	adds	r6, r7, r6
 8002bbc:	19ae      	adds	r6, r5, r6
 8002bbe:	6030      	str	r0, [r6, #0]
 8002bc0:	6071      	str	r1, [r6, #4]
 8002bc2:	627a      	str	r2, [r7, #36]	; 0x24
 8002bc4:	623b      	str	r3, [r7, #32]
	static uint64_t readout_mask = (uint64_t) PYD1598_DIRECT_LINK_MASK;
	GPIO_PinState pin_value = GPIO_PIN_RESET;
 8002bc6:	2017      	movs	r0, #23
 8002bc8:	0026      	movs	r6, r4
 8002bca:	1983      	adds	r3, r0, r6
 8002bcc:	2208      	movs	r2, #8
 8002bce:	4694      	mov	ip, r2
 8002bd0:	44bc      	add	ip, r7
 8002bd2:	4463      	add	r3, ip
 8002bd4:	2200      	movs	r2, #0
 8002bd6:	701a      	strb	r2, [r3, #0]

	pin_value = HAL_GPIO_ReadPin(gpio.port, gpio.pin);
 8002bd8:	2108      	movs	r1, #8
 8002bda:	198b      	adds	r3, r1, r6
 8002bdc:	2208      	movs	r2, #8
 8002bde:	4694      	mov	ip, r2
 8002be0:	44bc      	add	ip, r7
 8002be2:	4463      	add	r3, ip
 8002be4:	681a      	ldr	r2, [r3, #0]
 8002be6:	198b      	adds	r3, r1, r6
 8002be8:	2108      	movs	r1, #8
 8002bea:	468c      	mov	ip, r1
 8002bec:	44bc      	add	ip, r7
 8002bee:	4463      	add	r3, ip
 8002bf0:	889b      	ldrh	r3, [r3, #4]
 8002bf2:	0034      	movs	r4, r6
 8002bf4:	1981      	adds	r1, r0, r6
 8002bf6:	2008      	movs	r0, #8
 8002bf8:	1838      	adds	r0, r7, r0
 8002bfa:	180e      	adds	r6, r1, r0
 8002bfc:	0019      	movs	r1, r3
 8002bfe:	0010      	movs	r0, r2
 8002c00:	f001 f816 	bl	8003c30 <HAL_GPIO_ReadPin>
 8002c04:	0003      	movs	r3, r0
 8002c06:	7033      	strb	r3, [r6, #0]

	if(pin_value == GPIO_PIN_SET)
 8002c08:	2017      	movs	r0, #23
 8002c0a:	0026      	movs	r6, r4
 8002c0c:	1983      	adds	r3, r0, r6
 8002c0e:	2208      	movs	r2, #8
 8002c10:	4694      	mov	ip, r2
 8002c12:	44bc      	add	ip, r7
 8002c14:	4463      	add	r3, ip
 8002c16:	781b      	ldrb	r3, [r3, #0]
 8002c18:	2b01      	cmp	r3, #1
 8002c1a:	d110      	bne.n	8002c3e <pyd1598_direct_link_read_pin+0x92>
	{
		*buffer  |= readout_mask;
 8002c1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c1e:	6818      	ldr	r0, [r3, #0]
 8002c20:	6859      	ldr	r1, [r3, #4]
 8002c22:	4b27      	ldr	r3, [pc, #156]	; (8002cc0 <pyd1598_direct_link_read_pin+0x114>)
 8002c24:	681a      	ldr	r2, [r3, #0]
 8002c26:	685b      	ldr	r3, [r3, #4]
 8002c28:	0006      	movs	r6, r0
 8002c2a:	4316      	orrs	r6, r2
 8002c2c:	613e      	str	r6, [r7, #16]
 8002c2e:	4319      	orrs	r1, r3
 8002c30:	6179      	str	r1, [r7, #20]
 8002c32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c34:	6939      	ldr	r1, [r7, #16]
 8002c36:	697a      	ldr	r2, [r7, #20]
 8002c38:	6019      	str	r1, [r3, #0]
 8002c3a:	605a      	str	r2, [r3, #4]
 8002c3c:	e020      	b.n	8002c80 <pyd1598_direct_link_read_pin+0xd4>
	}
	else if(pin_value == GPIO_PIN_RESET)
 8002c3e:	2317      	movs	r3, #23
 8002c40:	2218      	movs	r2, #24
 8002c42:	189b      	adds	r3, r3, r2
 8002c44:	2208      	movs	r2, #8
 8002c46:	4694      	mov	ip, r2
 8002c48:	44bc      	add	ip, r7
 8002c4a:	4463      	add	r3, ip
 8002c4c:	781b      	ldrb	r3, [r3, #0]
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d115      	bne.n	8002c7e <pyd1598_direct_link_read_pin+0xd2>
	{
		*buffer  &= ~readout_mask;
 8002c52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c54:	681a      	ldr	r2, [r3, #0]
 8002c56:	685b      	ldr	r3, [r3, #4]
 8002c58:	4919      	ldr	r1, [pc, #100]	; (8002cc0 <pyd1598_direct_link_read_pin+0x114>)
 8002c5a:	6808      	ldr	r0, [r1, #0]
 8002c5c:	6849      	ldr	r1, [r1, #4]
 8002c5e:	43c6      	mvns	r6, r0
 8002c60:	61be      	str	r6, [r7, #24]
 8002c62:	43c9      	mvns	r1, r1
 8002c64:	61f9      	str	r1, [r7, #28]
 8002c66:	69b9      	ldr	r1, [r7, #24]
 8002c68:	4011      	ands	r1, r2
 8002c6a:	60b9      	str	r1, [r7, #8]
 8002c6c:	69f9      	ldr	r1, [r7, #28]
 8002c6e:	4019      	ands	r1, r3
 8002c70:	60f9      	str	r1, [r7, #12]
 8002c72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c74:	68b9      	ldr	r1, [r7, #8]
 8002c76:	68fa      	ldr	r2, [r7, #12]
 8002c78:	6019      	str	r1, [r3, #0]
 8002c7a:	605a      	str	r2, [r3, #4]
 8002c7c:	e000      	b.n	8002c80 <pyd1598_direct_link_read_pin+0xd4>
	}
	else
	{
		__NOP();
 8002c7e:	46c0      	nop			; (mov r8, r8)
	}

	readout_mask = (readout_mask >> 1);
 8002c80:	4b0f      	ldr	r3, [pc, #60]	; (8002cc0 <pyd1598_direct_link_read_pin+0x114>)
 8002c82:	681a      	ldr	r2, [r3, #0]
 8002c84:	685b      	ldr	r3, [r3, #4]
 8002c86:	07d9      	lsls	r1, r3, #31
 8002c88:	0850      	lsrs	r0, r2, #1
 8002c8a:	6038      	str	r0, [r7, #0]
 8002c8c:	6838      	ldr	r0, [r7, #0]
 8002c8e:	4308      	orrs	r0, r1
 8002c90:	6038      	str	r0, [r7, #0]
 8002c92:	085b      	lsrs	r3, r3, #1
 8002c94:	607b      	str	r3, [r7, #4]
 8002c96:	4b0a      	ldr	r3, [pc, #40]	; (8002cc0 <pyd1598_direct_link_read_pin+0x114>)
 8002c98:	6839      	ldr	r1, [r7, #0]
 8002c9a:	687a      	ldr	r2, [r7, #4]
 8002c9c:	6019      	str	r1, [r3, #0]
 8002c9e:	605a      	str	r2, [r3, #4]

	if(readout_mask == ((uint64_t) 0))
 8002ca0:	4b07      	ldr	r3, [pc, #28]	; (8002cc0 <pyd1598_direct_link_read_pin+0x114>)
 8002ca2:	681a      	ldr	r2, [r3, #0]
 8002ca4:	685b      	ldr	r3, [r3, #4]
 8002ca6:	0011      	movs	r1, r2
 8002ca8:	4319      	orrs	r1, r3
 8002caa:	d104      	bne.n	8002cb6 <pyd1598_direct_link_read_pin+0x10a>
	{
		readout_mask  = (uint64_t) PYD1598_DIRECT_LINK_MASK;
 8002cac:	4904      	ldr	r1, [pc, #16]	; (8002cc0 <pyd1598_direct_link_read_pin+0x114>)
 8002cae:	2200      	movs	r2, #0
 8002cb0:	2380      	movs	r3, #128	; 0x80
 8002cb2:	600a      	str	r2, [r1, #0]
 8002cb4:	604b      	str	r3, [r1, #4]
	}
	return 0;
 8002cb6:	2300      	movs	r3, #0

}
 8002cb8:	0018      	movs	r0, r3
 8002cba:	46bd      	mov	sp, r7
 8002cbc:	b00f      	add	sp, #60	; 0x3c
 8002cbe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002cc0:	20000008 	.word	0x20000008

08002cc4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002cc4:	b580      	push	{r7, lr}
 8002cc6:	b082      	sub	sp, #8
 8002cc8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002cca:	4b12      	ldr	r3, [pc, #72]	; (8002d14 <HAL_MspInit+0x50>)
 8002ccc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002cce:	4b11      	ldr	r3, [pc, #68]	; (8002d14 <HAL_MspInit+0x50>)
 8002cd0:	2101      	movs	r1, #1
 8002cd2:	430a      	orrs	r2, r1
 8002cd4:	641a      	str	r2, [r3, #64]	; 0x40
 8002cd6:	4b0f      	ldr	r3, [pc, #60]	; (8002d14 <HAL_MspInit+0x50>)
 8002cd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cda:	2201      	movs	r2, #1
 8002cdc:	4013      	ands	r3, r2
 8002cde:	607b      	str	r3, [r7, #4]
 8002ce0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002ce2:	4b0c      	ldr	r3, [pc, #48]	; (8002d14 <HAL_MspInit+0x50>)
 8002ce4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002ce6:	4b0b      	ldr	r3, [pc, #44]	; (8002d14 <HAL_MspInit+0x50>)
 8002ce8:	2180      	movs	r1, #128	; 0x80
 8002cea:	0549      	lsls	r1, r1, #21
 8002cec:	430a      	orrs	r2, r1
 8002cee:	63da      	str	r2, [r3, #60]	; 0x3c
 8002cf0:	4b08      	ldr	r3, [pc, #32]	; (8002d14 <HAL_MspInit+0x50>)
 8002cf2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002cf4:	2380      	movs	r3, #128	; 0x80
 8002cf6:	055b      	lsls	r3, r3, #21
 8002cf8:	4013      	ands	r3, r2
 8002cfa:	603b      	str	r3, [r7, #0]
 8002cfc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  HAL_SYSCFG_EnableRemap(SYSCFG_REMAP_PA11);
 8002cfe:	2008      	movs	r0, #8
 8002d00:	f000 fc3c 	bl	800357c <HAL_SYSCFG_EnableRemap>
  HAL_SYSCFG_EnableRemap(SYSCFG_REMAP_PA12);
 8002d04:	2010      	movs	r0, #16
 8002d06:	f000 fc39 	bl	800357c <HAL_SYSCFG_EnableRemap>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002d0a:	46c0      	nop			; (mov r8, r8)
 8002d0c:	46bd      	mov	sp, r7
 8002d0e:	b002      	add	sp, #8
 8002d10:	bd80      	pop	{r7, pc}
 8002d12:	46c0      	nop			; (mov r8, r8)
 8002d14:	40021000 	.word	0x40021000

08002d18 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002d18:	b580      	push	{r7, lr}
 8002d1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002d1c:	e7fe      	b.n	8002d1c <NMI_Handler+0x4>

08002d1e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002d1e:	b580      	push	{r7, lr}
 8002d20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002d22:	e7fe      	b.n	8002d22 <HardFault_Handler+0x4>

08002d24 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002d24:	b580      	push	{r7, lr}
 8002d26:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8002d28:	46c0      	nop			; (mov r8, r8)
 8002d2a:	46bd      	mov	sp, r7
 8002d2c:	bd80      	pop	{r7, pc}

08002d2e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002d2e:	b580      	push	{r7, lr}
 8002d30:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002d32:	46c0      	nop			; (mov r8, r8)
 8002d34:	46bd      	mov	sp, r7
 8002d36:	bd80      	pop	{r7, pc}

08002d38 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002d38:	b580      	push	{r7, lr}
 8002d3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002d3c:	f000 fbde 	bl	80034fc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002d40:	46c0      	nop			; (mov r8, r8)
 8002d42:	46bd      	mov	sp, r7
 8002d44:	bd80      	pop	{r7, pc}

08002d46 <EXTI2_3_IRQHandler>:

/**
  * @brief This function handles EXTI line 2 and line 3 interrupts.
  */
void EXTI2_3_IRQHandler(void)
{
 8002d46:	b580      	push	{r7, lr}
 8002d48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_3_IRQn 0 */

  /* USER CODE END EXTI2_3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(UV_IN_Pin);
 8002d4a:	2004      	movs	r0, #4
 8002d4c:	f000 ffc6 	bl	8003cdc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LAMP2_IN_Pin);
 8002d50:	2008      	movs	r0, #8
 8002d52:	f000 ffc3 	bl	8003cdc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_3_IRQn 1 */

  /* USER CODE END EXTI2_3_IRQn 1 */
}
 8002d56:	46c0      	nop			; (mov r8, r8)
 8002d58:	46bd      	mov	sp, r7
 8002d5a:	bd80      	pop	{r7, pc}

08002d5c <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8002d5c:	b580      	push	{r7, lr}
 8002d5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(DIRLINK_Pin);
 8002d60:	2080      	movs	r0, #128	; 0x80
 8002d62:	f000 ffbb 	bl	8003cdc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LAMP1_IN_Pin);
 8002d66:	2380      	movs	r3, #128	; 0x80
 8002d68:	009b      	lsls	r3, r3, #2
 8002d6a:	0018      	movs	r0, r3
 8002d6c:	f000 ffb6 	bl	8003cdc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8002d70:	46c0      	nop			; (mov r8, r8)
 8002d72:	46bd      	mov	sp, r7
 8002d74:	bd80      	pop	{r7, pc}
	...

08002d78 <TIM1_BRK_UP_TRG_COM_IRQHandler>:

/**
  * @brief This function handles TIM1 break, update, trigger and commutation interrupts.
  */
void TIM1_BRK_UP_TRG_COM_IRQHandler(void)
{
 8002d78:	b580      	push	{r7, lr}
 8002d7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 0 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002d7c:	4b03      	ldr	r3, [pc, #12]	; (8002d8c <TIM1_BRK_UP_TRG_COM_IRQHandler+0x14>)
 8002d7e:	0018      	movs	r0, r3
 8002d80:	f001 fc66 	bl	8004650 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 1 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 1 */
}
 8002d84:	46c0      	nop			; (mov r8, r8)
 8002d86:	46bd      	mov	sp, r7
 8002d88:	bd80      	pop	{r7, pc}
 8002d8a:	46c0      	nop			; (mov r8, r8)
 8002d8c:	200006f0 	.word	0x200006f0

08002d90 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8002d90:	b580      	push	{r7, lr}
 8002d92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002d94:	4b03      	ldr	r3, [pc, #12]	; (8002da4 <TIM1_CC_IRQHandler+0x14>)
 8002d96:	0018      	movs	r0, r3
 8002d98:	f001 fc5a 	bl	8004650 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8002d9c:	46c0      	nop			; (mov r8, r8)
 8002d9e:	46bd      	mov	sp, r7
 8002da0:	bd80      	pop	{r7, pc}
 8002da2:	46c0      	nop			; (mov r8, r8)
 8002da4:	200006f0 	.word	0x200006f0

08002da8 <TIM14_IRQHandler>:

/**
  * @brief This function handles TIM14 global interrupt.
  */
void TIM14_IRQHandler(void)
{
 8002da8:	b580      	push	{r7, lr}
 8002daa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM14_IRQn 0 */

  /* USER CODE END TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 8002dac:	4b03      	ldr	r3, [pc, #12]	; (8002dbc <TIM14_IRQHandler+0x14>)
 8002dae:	0018      	movs	r0, r3
 8002db0:	f001 fc4e 	bl	8004650 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM14_IRQn 1 */

  /* USER CODE END TIM14_IRQn 1 */
}
 8002db4:	46c0      	nop			; (mov r8, r8)
 8002db6:	46bd      	mov	sp, r7
 8002db8:	bd80      	pop	{r7, pc}
 8002dba:	46c0      	nop			; (mov r8, r8)
 8002dbc:	20000788 	.word	0x20000788

08002dc0 <TIM16_IRQHandler>:

/**
  * @brief This function handles TIM16 global interrupt.
  */
void TIM16_IRQHandler(void)
{
 8002dc0:	b580      	push	{r7, lr}
 8002dc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM16_IRQn 0 */

  /* USER CODE END TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 8002dc4:	4b03      	ldr	r3, [pc, #12]	; (8002dd4 <TIM16_IRQHandler+0x14>)
 8002dc6:	0018      	movs	r0, r3
 8002dc8:	f001 fc42 	bl	8004650 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM16_IRQn 1 */

  /* USER CODE END TIM16_IRQn 1 */
}
 8002dcc:	46c0      	nop			; (mov r8, r8)
 8002dce:	46bd      	mov	sp, r7
 8002dd0:	bd80      	pop	{r7, pc}
 8002dd2:	46c0      	nop			; (mov r8, r8)
 8002dd4:	200007d4 	.word	0x200007d4

08002dd8 <TIM17_IRQHandler>:

/**
  * @brief This function handles TIM17 global interrupt.
  */
void TIM17_IRQHandler(void)
{
 8002dd8:	b580      	push	{r7, lr}
 8002dda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM17_IRQn 0 */

  /* USER CODE END TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 8002ddc:	4b03      	ldr	r3, [pc, #12]	; (8002dec <TIM17_IRQHandler+0x14>)
 8002dde:	0018      	movs	r0, r3
 8002de0:	f001 fc36 	bl	8004650 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM17_IRQn 1 */

  /* USER CODE END TIM17_IRQn 1 */
}
 8002de4:	46c0      	nop			; (mov r8, r8)
 8002de6:	46bd      	mov	sp, r7
 8002de8:	bd80      	pop	{r7, pc}
 8002dea:	46c0      	nop			; (mov r8, r8)
 8002dec:	20000820 	.word	0x20000820

08002df0 <switch_selector_setup>:
#include "switch_selector.h"

uint8_t switch_selector_setup(switch_selector_t *switch_selector,
								switch_selector_gpio_t *switch_selector_gpio,
								uint8_t switch_size)
{
 8002df0:	b5b0      	push	{r4, r5, r7, lr}
 8002df2:	b088      	sub	sp, #32
 8002df4:	af00      	add	r7, sp, #0
 8002df6:	60f8      	str	r0, [r7, #12]
 8002df8:	60b9      	str	r1, [r7, #8]
 8002dfa:	1dfb      	adds	r3, r7, #7
 8002dfc:	701a      	strb	r2, [r3, #0]

	uint8_t status = 0;
 8002dfe:	231f      	movs	r3, #31
 8002e00:	18fb      	adds	r3, r7, r3
 8002e02:	2200      	movs	r2, #0
 8002e04:	701a      	strb	r2, [r3, #0]
	uint8_t idx = 0;
 8002e06:	231e      	movs	r3, #30
 8002e08:	18fb      	adds	r3, r7, r3
 8002e0a:	2200      	movs	r2, #0
 8002e0c:	701a      	strb	r2, [r3, #0]



	if(switch_size > 32)
 8002e0e:	1dfb      	adds	r3, r7, #7
 8002e10:	781b      	ldrb	r3, [r3, #0]
 8002e12:	2b20      	cmp	r3, #32
 8002e14:	d901      	bls.n	8002e1a <switch_selector_setup+0x2a>
	{
		return 2;
 8002e16:	2302      	movs	r3, #2
 8002e18:	e050      	b.n	8002ebc <switch_selector_setup+0xcc>
	}


	switch_selector->value = 0;
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	2200      	movs	r2, #0
 8002e1e:	609a      	str	r2, [r3, #8]
	switch_selector->switch_size = switch_size;
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	1dfa      	adds	r2, r7, #7
 8002e24:	7812      	ldrb	r2, [r2, #0]
 8002e26:	711a      	strb	r2, [r3, #4]
	switch_selector->switch_selector_gpio = (switch_selector_gpio_t*)malloc(switch_size * sizeof(switch_selector_gpio_t) );
 8002e28:	1dfb      	adds	r3, r7, #7
 8002e2a:	781b      	ldrb	r3, [r3, #0]
 8002e2c:	00db      	lsls	r3, r3, #3
 8002e2e:	0018      	movs	r0, r3
 8002e30:	f002 fb60 	bl	80054f4 <malloc>
 8002e34:	0003      	movs	r3, r0
 8002e36:	001a      	movs	r2, r3
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	601a      	str	r2, [r3, #0]
	uint32_t value;
	switch_selector_status_t pin_status;

	for(idx = 0; idx < switch_size; idx++)
 8002e3c:	231e      	movs	r3, #30
 8002e3e:	18fb      	adds	r3, r7, r3
 8002e40:	2200      	movs	r2, #0
 8002e42:	701a      	strb	r2, [r3, #0]
 8002e44:	e030      	b.n	8002ea8 <switch_selector_setup+0xb8>
	{
		if((switch_selector_gpio + idx) != NULL)
 8002e46:	201e      	movs	r0, #30
 8002e48:	183b      	adds	r3, r7, r0
 8002e4a:	781b      	ldrb	r3, [r3, #0]
 8002e4c:	00db      	lsls	r3, r3, #3
 8002e4e:	68ba      	ldr	r2, [r7, #8]
 8002e50:	18d3      	adds	r3, r2, r3
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d012      	beq.n	8002e7c <switch_selector_setup+0x8c>
		{
//			switch_selector->switch_selector_gpio[idx] = switch_selector_gpio[idx];
			*(switch_selector->switch_selector_gpio + idx) = *(switch_selector_gpio + idx);
 8002e56:	183b      	adds	r3, r7, r0
 8002e58:	781b      	ldrb	r3, [r3, #0]
 8002e5a:	00db      	lsls	r3, r3, #3
 8002e5c:	68ba      	ldr	r2, [r7, #8]
 8002e5e:	18d1      	adds	r1, r2, r3
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	681a      	ldr	r2, [r3, #0]
 8002e64:	183b      	adds	r3, r7, r0
 8002e66:	781b      	ldrb	r3, [r3, #0]
 8002e68:	00db      	lsls	r3, r3, #3
 8002e6a:	18d3      	adds	r3, r2, r3
 8002e6c:	000a      	movs	r2, r1
 8002e6e:	ca03      	ldmia	r2!, {r0, r1}
 8002e70:	c303      	stmia	r3!, {r0, r1}

			status = 0;
 8002e72:	231f      	movs	r3, #31
 8002e74:	18fb      	adds	r3, r7, r3
 8002e76:	2200      	movs	r2, #0
 8002e78:	701a      	strb	r2, [r3, #0]
 8002e7a:	e004      	b.n	8002e86 <switch_selector_setup+0x96>
		}
		else
		{
			status = 1;
 8002e7c:	231f      	movs	r3, #31
 8002e7e:	18fb      	adds	r3, r7, r3
 8002e80:	2201      	movs	r2, #1
 8002e82:	701a      	strb	r2, [r3, #0]
			break;
 8002e84:	e017      	b.n	8002eb6 <switch_selector_setup+0xc6>
		}

		switch_selector_read_bit(switch_selector, idx, &pin_status, &value);
 8002e86:	2318      	movs	r3, #24
 8002e88:	18fc      	adds	r4, r7, r3
 8002e8a:	2317      	movs	r3, #23
 8002e8c:	18fa      	adds	r2, r7, r3
 8002e8e:	251e      	movs	r5, #30
 8002e90:	197b      	adds	r3, r7, r5
 8002e92:	7819      	ldrb	r1, [r3, #0]
 8002e94:	68f8      	ldr	r0, [r7, #12]
 8002e96:	0023      	movs	r3, r4
 8002e98:	f000 f814 	bl	8002ec4 <switch_selector_read_bit>
	for(idx = 0; idx < switch_size; idx++)
 8002e9c:	0029      	movs	r1, r5
 8002e9e:	187b      	adds	r3, r7, r1
 8002ea0:	781a      	ldrb	r2, [r3, #0]
 8002ea2:	187b      	adds	r3, r7, r1
 8002ea4:	3201      	adds	r2, #1
 8002ea6:	701a      	strb	r2, [r3, #0]
 8002ea8:	231e      	movs	r3, #30
 8002eaa:	18fa      	adds	r2, r7, r3
 8002eac:	1dfb      	adds	r3, r7, #7
 8002eae:	7812      	ldrb	r2, [r2, #0]
 8002eb0:	781b      	ldrb	r3, [r3, #0]
 8002eb2:	429a      	cmp	r2, r3
 8002eb4:	d3c7      	bcc.n	8002e46 <switch_selector_setup+0x56>

	}

	return status;
 8002eb6:	231f      	movs	r3, #31
 8002eb8:	18fb      	adds	r3, r7, r3
 8002eba:	781b      	ldrb	r3, [r3, #0]

}
 8002ebc:	0018      	movs	r0, r3
 8002ebe:	46bd      	mov	sp, r7
 8002ec0:	b008      	add	sp, #32
 8002ec2:	bdb0      	pop	{r4, r5, r7, pc}

08002ec4 <switch_selector_read_bit>:

uint8_t switch_selector_read_bit(switch_selector_t *switch_selector,
										uint8_t pin,
										switch_selector_status_t *pin_status,
										uint32_t *value)
{
 8002ec4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002ec6:	b087      	sub	sp, #28
 8002ec8:	af00      	add	r7, sp, #0
 8002eca:	60f8      	str	r0, [r7, #12]
 8002ecc:	607a      	str	r2, [r7, #4]
 8002ece:	603b      	str	r3, [r7, #0]
 8002ed0:	250b      	movs	r5, #11
 8002ed2:	197b      	adds	r3, r7, r5
 8002ed4:	1c0a      	adds	r2, r1, #0
 8002ed6:	701a      	strb	r2, [r3, #0]
	GPIO_PinState pin_value;
	uint32_t switch_mask = 0x00000001;
 8002ed8:	2301      	movs	r3, #1
 8002eda:	617b      	str	r3, [r7, #20]

	switch_mask <<= pin;
 8002edc:	197b      	adds	r3, r7, r5
 8002ede:	781b      	ldrb	r3, [r3, #0]
 8002ee0:	697a      	ldr	r2, [r7, #20]
 8002ee2:	409a      	lsls	r2, r3
 8002ee4:	0013      	movs	r3, r2
 8002ee6:	617b      	str	r3, [r7, #20]

	pin_value = HAL_GPIO_ReadPin((switch_selector->switch_selector_gpio + pin)->port,
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	681a      	ldr	r2, [r3, #0]
 8002eec:	197b      	adds	r3, r7, r5
 8002eee:	781b      	ldrb	r3, [r3, #0]
 8002ef0:	00db      	lsls	r3, r3, #3
 8002ef2:	18d3      	adds	r3, r2, r3
 8002ef4:	6818      	ldr	r0, [r3, #0]
							(switch_selector->switch_selector_gpio + pin)->pin);
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	681a      	ldr	r2, [r3, #0]
 8002efa:	197b      	adds	r3, r7, r5
 8002efc:	781b      	ldrb	r3, [r3, #0]
 8002efe:	00db      	lsls	r3, r3, #3
 8002f00:	18d3      	adds	r3, r2, r3
	pin_value = HAL_GPIO_ReadPin((switch_selector->switch_selector_gpio + pin)->port,
 8002f02:	889b      	ldrh	r3, [r3, #4]
 8002f04:	2613      	movs	r6, #19
 8002f06:	19bc      	adds	r4, r7, r6
 8002f08:	0019      	movs	r1, r3
 8002f0a:	f000 fe91 	bl	8003c30 <HAL_GPIO_ReadPin>
 8002f0e:	0003      	movs	r3, r0
 8002f10:	7023      	strb	r3, [r4, #0]

	if(pin_value == GPIO_PIN_SET)
 8002f12:	19bb      	adds	r3, r7, r6
 8002f14:	781b      	ldrb	r3, [r3, #0]
 8002f16:	2b01      	cmp	r3, #1
 8002f18:	d10e      	bne.n	8002f38 <switch_selector_read_bit+0x74>
	{
		(switch_selector->switch_selector_gpio + pin)->status = SWITCH_SELECTOR_ON;
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	681a      	ldr	r2, [r3, #0]
 8002f1e:	197b      	adds	r3, r7, r5
 8002f20:	781b      	ldrb	r3, [r3, #0]
 8002f22:	00db      	lsls	r3, r3, #3
 8002f24:	18d3      	adds	r3, r2, r3
 8002f26:	2201      	movs	r2, #1
 8002f28:	719a      	strb	r2, [r3, #6]

		switch_selector->value |= switch_mask;
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	689a      	ldr	r2, [r3, #8]
 8002f2e:	697b      	ldr	r3, [r7, #20]
 8002f30:	431a      	orrs	r2, r3
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	609a      	str	r2, [r3, #8]
 8002f36:	e00f      	b.n	8002f58 <switch_selector_read_bit+0x94>
	}
	else
	{
		(switch_selector->switch_selector_gpio + pin)->status = SWITCH_SELECTOR_OFF;
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	681a      	ldr	r2, [r3, #0]
 8002f3c:	230b      	movs	r3, #11
 8002f3e:	18fb      	adds	r3, r7, r3
 8002f40:	781b      	ldrb	r3, [r3, #0]
 8002f42:	00db      	lsls	r3, r3, #3
 8002f44:	18d3      	adds	r3, r2, r3
 8002f46:	2200      	movs	r2, #0
 8002f48:	719a      	strb	r2, [r3, #6]

		switch_selector->value &= ~switch_mask;
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	689b      	ldr	r3, [r3, #8]
 8002f4e:	697a      	ldr	r2, [r7, #20]
 8002f50:	43d2      	mvns	r2, r2
 8002f52:	401a      	ands	r2, r3
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	609a      	str	r2, [r3, #8]
	}

	*pin_status = (switch_selector->switch_selector_gpio + pin)->status;
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	681a      	ldr	r2, [r3, #0]
 8002f5c:	230b      	movs	r3, #11
 8002f5e:	18fb      	adds	r3, r7, r3
 8002f60:	781b      	ldrb	r3, [r3, #0]
 8002f62:	00db      	lsls	r3, r3, #3
 8002f64:	18d3      	adds	r3, r2, r3
 8002f66:	799a      	ldrb	r2, [r3, #6]
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	701a      	strb	r2, [r3, #0]

	*value = switch_selector->value;
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	689a      	ldr	r2, [r3, #8]
 8002f70:	683b      	ldr	r3, [r7, #0]
 8002f72:	601a      	str	r2, [r3, #0]

	return 0;
 8002f74:	2300      	movs	r3, #0
}
 8002f76:	0018      	movs	r0, r3
 8002f78:	46bd      	mov	sp, r7
 8002f7a:	b007      	add	sp, #28
 8002f7c:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08002f80 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002f80:	b580      	push	{r7, lr}
 8002f82:	b086      	sub	sp, #24
 8002f84:	af00      	add	r7, sp, #0
 8002f86:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002f88:	4a14      	ldr	r2, [pc, #80]	; (8002fdc <_sbrk+0x5c>)
 8002f8a:	4b15      	ldr	r3, [pc, #84]	; (8002fe0 <_sbrk+0x60>)
 8002f8c:	1ad3      	subs	r3, r2, r3
 8002f8e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002f90:	697b      	ldr	r3, [r7, #20]
 8002f92:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002f94:	4b13      	ldr	r3, [pc, #76]	; (8002fe4 <_sbrk+0x64>)
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d102      	bne.n	8002fa2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002f9c:	4b11      	ldr	r3, [pc, #68]	; (8002fe4 <_sbrk+0x64>)
 8002f9e:	4a12      	ldr	r2, [pc, #72]	; (8002fe8 <_sbrk+0x68>)
 8002fa0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002fa2:	4b10      	ldr	r3, [pc, #64]	; (8002fe4 <_sbrk+0x64>)
 8002fa4:	681a      	ldr	r2, [r3, #0]
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	18d3      	adds	r3, r2, r3
 8002faa:	693a      	ldr	r2, [r7, #16]
 8002fac:	429a      	cmp	r2, r3
 8002fae:	d207      	bcs.n	8002fc0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002fb0:	f002 fb78 	bl	80056a4 <__errno>
 8002fb4:	0003      	movs	r3, r0
 8002fb6:	220c      	movs	r2, #12
 8002fb8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002fba:	2301      	movs	r3, #1
 8002fbc:	425b      	negs	r3, r3
 8002fbe:	e009      	b.n	8002fd4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002fc0:	4b08      	ldr	r3, [pc, #32]	; (8002fe4 <_sbrk+0x64>)
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002fc6:	4b07      	ldr	r3, [pc, #28]	; (8002fe4 <_sbrk+0x64>)
 8002fc8:	681a      	ldr	r2, [r3, #0]
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	18d2      	adds	r2, r2, r3
 8002fce:	4b05      	ldr	r3, [pc, #20]	; (8002fe4 <_sbrk+0x64>)
 8002fd0:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8002fd2:	68fb      	ldr	r3, [r7, #12]
}
 8002fd4:	0018      	movs	r0, r3
 8002fd6:	46bd      	mov	sp, r7
 8002fd8:	b006      	add	sp, #24
 8002fda:	bd80      	pop	{r7, pc}
 8002fdc:	20001800 	.word	0x20001800
 8002fe0:	00000400 	.word	0x00000400
 8002fe4:	200006ec 	.word	0x200006ec
 8002fe8:	200009b8 	.word	0x200009b8

08002fec <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002fec:	b580      	push	{r7, lr}
 8002fee:	af00      	add	r7, sp, #0
  
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002ff0:	4b03      	ldr	r3, [pc, #12]	; (8003000 <SystemInit+0x14>)
 8002ff2:	2280      	movs	r2, #128	; 0x80
 8002ff4:	0512      	lsls	r2, r2, #20
 8002ff6:	609a      	str	r2, [r3, #8]
#endif
}
 8002ff8:	46c0      	nop			; (mov r8, r8)
 8002ffa:	46bd      	mov	sp, r7
 8002ffc:	bd80      	pop	{r7, pc}
 8002ffe:	46c0      	nop			; (mov r8, r8)
 8003000:	e000ed00 	.word	0xe000ed00

08003004 <MX_TIM1_Init>:
TIM_HandleTypeDef htim16;
TIM_HandleTypeDef htim17;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8003004:	b580      	push	{r7, lr}
 8003006:	b088      	sub	sp, #32
 8003008:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800300a:	2310      	movs	r3, #16
 800300c:	18fb      	adds	r3, r7, r3
 800300e:	0018      	movs	r0, r3
 8003010:	2310      	movs	r3, #16
 8003012:	001a      	movs	r2, r3
 8003014:	2100      	movs	r1, #0
 8003016:	f002 fb2b 	bl	8005670 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800301a:	1d3b      	adds	r3, r7, #4
 800301c:	0018      	movs	r0, r3
 800301e:	230c      	movs	r3, #12
 8003020:	001a      	movs	r2, r3
 8003022:	2100      	movs	r1, #0
 8003024:	f002 fb24 	bl	8005670 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8003028:	4b21      	ldr	r3, [pc, #132]	; (80030b0 <MX_TIM1_Init+0xac>)
 800302a:	4a22      	ldr	r2, [pc, #136]	; (80030b4 <MX_TIM1_Init+0xb0>)
 800302c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 48-1;
 800302e:	4b20      	ldr	r3, [pc, #128]	; (80030b0 <MX_TIM1_Init+0xac>)
 8003030:	222f      	movs	r2, #47	; 0x2f
 8003032:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003034:	4b1e      	ldr	r3, [pc, #120]	; (80030b0 <MX_TIM1_Init+0xac>)
 8003036:	2200      	movs	r2, #0
 8003038:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000;
 800303a:	4b1d      	ldr	r3, [pc, #116]	; (80030b0 <MX_TIM1_Init+0xac>)
 800303c:	22fa      	movs	r2, #250	; 0xfa
 800303e:	0092      	lsls	r2, r2, #2
 8003040:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003042:	4b1b      	ldr	r3, [pc, #108]	; (80030b0 <MX_TIM1_Init+0xac>)
 8003044:	2200      	movs	r2, #0
 8003046:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8003048:	4b19      	ldr	r3, [pc, #100]	; (80030b0 <MX_TIM1_Init+0xac>)
 800304a:	2200      	movs	r2, #0
 800304c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800304e:	4b18      	ldr	r3, [pc, #96]	; (80030b0 <MX_TIM1_Init+0xac>)
 8003050:	2200      	movs	r2, #0
 8003052:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8003054:	4b16      	ldr	r3, [pc, #88]	; (80030b0 <MX_TIM1_Init+0xac>)
 8003056:	0018      	movs	r0, r3
 8003058:	f001 f99a 	bl	8004390 <HAL_TIM_Base_Init>
 800305c:	1e03      	subs	r3, r0, #0
 800305e:	d001      	beq.n	8003064 <MX_TIM1_Init+0x60>
  {
    Error_Handler();
 8003060:	f7ff f812 	bl	8002088 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003064:	2110      	movs	r1, #16
 8003066:	187b      	adds	r3, r7, r1
 8003068:	2280      	movs	r2, #128	; 0x80
 800306a:	0152      	lsls	r2, r2, #5
 800306c:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800306e:	187a      	adds	r2, r7, r1
 8003070:	4b0f      	ldr	r3, [pc, #60]	; (80030b0 <MX_TIM1_Init+0xac>)
 8003072:	0011      	movs	r1, r2
 8003074:	0018      	movs	r0, r3
 8003076:	f001 fc4d 	bl	8004914 <HAL_TIM_ConfigClockSource>
 800307a:	1e03      	subs	r3, r0, #0
 800307c:	d001      	beq.n	8003082 <MX_TIM1_Init+0x7e>
  {
    Error_Handler();
 800307e:	f7ff f803 	bl	8002088 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC1REF;
 8003082:	1d3b      	adds	r3, r7, #4
 8003084:	2240      	movs	r2, #64	; 0x40
 8003086:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8003088:	1d3b      	adds	r3, r7, #4
 800308a:	2200      	movs	r2, #0
 800308c:	605a      	str	r2, [r3, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800308e:	1d3b      	adds	r3, r7, #4
 8003090:	2200      	movs	r2, #0
 8003092:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8003094:	1d3a      	adds	r2, r7, #4
 8003096:	4b06      	ldr	r3, [pc, #24]	; (80030b0 <MX_TIM1_Init+0xac>)
 8003098:	0011      	movs	r1, r2
 800309a:	0018      	movs	r0, r3
 800309c:	f002 f9b0 	bl	8005400 <HAL_TIMEx_MasterConfigSynchronization>
 80030a0:	1e03      	subs	r3, r0, #0
 80030a2:	d001      	beq.n	80030a8 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 80030a4:	f7fe fff0 	bl	8002088 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80030a8:	46c0      	nop			; (mov r8, r8)
 80030aa:	46bd      	mov	sp, r7
 80030ac:	b008      	add	sp, #32
 80030ae:	bd80      	pop	{r7, pc}
 80030b0:	200006f0 	.word	0x200006f0
 80030b4:	40012c00 	.word	0x40012c00

080030b8 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80030b8:	b580      	push	{r7, lr}
 80030ba:	b090      	sub	sp, #64	; 0x40
 80030bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80030be:	232c      	movs	r3, #44	; 0x2c
 80030c0:	18fb      	adds	r3, r7, r3
 80030c2:	0018      	movs	r0, r3
 80030c4:	2314      	movs	r3, #20
 80030c6:	001a      	movs	r2, r3
 80030c8:	2100      	movs	r1, #0
 80030ca:	f002 fad1 	bl	8005670 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80030ce:	2320      	movs	r3, #32
 80030d0:	18fb      	adds	r3, r7, r3
 80030d2:	0018      	movs	r0, r3
 80030d4:	230c      	movs	r3, #12
 80030d6:	001a      	movs	r2, r3
 80030d8:	2100      	movs	r1, #0
 80030da:	f002 fac9 	bl	8005670 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 80030de:	1d3b      	adds	r3, r7, #4
 80030e0:	0018      	movs	r0, r3
 80030e2:	231c      	movs	r3, #28
 80030e4:	001a      	movs	r2, r3
 80030e6:	2100      	movs	r1, #0
 80030e8:	f002 fac2 	bl	8005670 <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80030ec:	4b33      	ldr	r3, [pc, #204]	; (80031bc <MX_TIM3_Init+0x104>)
 80030ee:	4a34      	ldr	r2, [pc, #208]	; (80031c0 <MX_TIM3_Init+0x108>)
 80030f0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 47;
 80030f2:	4b32      	ldr	r3, [pc, #200]	; (80031bc <MX_TIM3_Init+0x104>)
 80030f4:	222f      	movs	r2, #47	; 0x2f
 80030f6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80030f8:	4b30      	ldr	r3, [pc, #192]	; (80031bc <MX_TIM3_Init+0x104>)
 80030fa:	2200      	movs	r2, #0
 80030fc:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80030fe:	4b2f      	ldr	r3, [pc, #188]	; (80031bc <MX_TIM3_Init+0x104>)
 8003100:	4a30      	ldr	r2, [pc, #192]	; (80031c4 <MX_TIM3_Init+0x10c>)
 8003102:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003104:	4b2d      	ldr	r3, [pc, #180]	; (80031bc <MX_TIM3_Init+0x104>)
 8003106:	2200      	movs	r2, #0
 8003108:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800310a:	4b2c      	ldr	r3, [pc, #176]	; (80031bc <MX_TIM3_Init+0x104>)
 800310c:	2200      	movs	r2, #0
 800310e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8003110:	4b2a      	ldr	r3, [pc, #168]	; (80031bc <MX_TIM3_Init+0x104>)
 8003112:	0018      	movs	r0, r3
 8003114:	f001 f93c 	bl	8004390 <HAL_TIM_Base_Init>
 8003118:	1e03      	subs	r3, r0, #0
 800311a:	d001      	beq.n	8003120 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 800311c:	f7fe ffb4 	bl	8002088 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim3) != HAL_OK)
 8003120:	4b26      	ldr	r3, [pc, #152]	; (80031bc <MX_TIM3_Init+0x104>)
 8003122:	0018      	movs	r0, r3
 8003124:	f001 f9da 	bl	80044dc <HAL_TIM_OC_Init>
 8003128:	1e03      	subs	r3, r0, #0
 800312a:	d001      	beq.n	8003130 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 800312c:	f7fe ffac 	bl	8002088 <Error_Handler>
  }
  if (HAL_TIM_OnePulse_Init(&htim3, TIM_OPMODE_SINGLE) != HAL_OK)
 8003130:	4b22      	ldr	r3, [pc, #136]	; (80031bc <MX_TIM3_Init+0x104>)
 8003132:	2108      	movs	r1, #8
 8003134:	0018      	movs	r0, r3
 8003136:	f001 fa31 	bl	800459c <HAL_TIM_OnePulse_Init>
 800313a:	1e03      	subs	r3, r0, #0
 800313c:	d001      	beq.n	8003142 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 800313e:	f7fe ffa3 	bl	8002088 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_DISABLE;
 8003142:	212c      	movs	r1, #44	; 0x2c
 8003144:	187b      	adds	r3, r7, r1
 8003146:	2200      	movs	r2, #0
 8003148:	601a      	str	r2, [r3, #0]
  sSlaveConfig.InputTrigger = TIM_TS_ITR1;
 800314a:	187b      	adds	r3, r7, r1
 800314c:	2210      	movs	r2, #16
 800314e:	605a      	str	r2, [r3, #4]
  if (HAL_TIM_SlaveConfigSynchro(&htim3, &sSlaveConfig) != HAL_OK)
 8003150:	187a      	adds	r2, r7, r1
 8003152:	4b1a      	ldr	r3, [pc, #104]	; (80031bc <MX_TIM3_Init+0x104>)
 8003154:	0011      	movs	r1, r2
 8003156:	0018      	movs	r0, r3
 8003158:	f001 fcb2 	bl	8004ac0 <HAL_TIM_SlaveConfigSynchro>
 800315c:	1e03      	subs	r3, r0, #0
 800315e:	d001      	beq.n	8003164 <MX_TIM3_Init+0xac>
  {
    Error_Handler();
 8003160:	f7fe ff92 	bl	8002088 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003164:	2120      	movs	r1, #32
 8003166:	187b      	adds	r3, r7, r1
 8003168:	2200      	movs	r2, #0
 800316a:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800316c:	187b      	adds	r3, r7, r1
 800316e:	2200      	movs	r2, #0
 8003170:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003172:	187a      	adds	r2, r7, r1
 8003174:	4b11      	ldr	r3, [pc, #68]	; (80031bc <MX_TIM3_Init+0x104>)
 8003176:	0011      	movs	r1, r2
 8003178:	0018      	movs	r0, r3
 800317a:	f002 f941 	bl	8005400 <HAL_TIMEx_MasterConfigSynchronization>
 800317e:	1e03      	subs	r3, r0, #0
 8003180:	d001      	beq.n	8003186 <MX_TIM3_Init+0xce>
  {
    Error_Handler();
 8003182:	f7fe ff81 	bl	8002088 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8003186:	1d3b      	adds	r3, r7, #4
 8003188:	2200      	movs	r2, #0
 800318a:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 130;
 800318c:	1d3b      	adds	r3, r7, #4
 800318e:	2282      	movs	r2, #130	; 0x82
 8003190:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003192:	1d3b      	adds	r3, r7, #4
 8003194:	2200      	movs	r2, #0
 8003196:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003198:	1d3b      	adds	r3, r7, #4
 800319a:	2200      	movs	r2, #0
 800319c:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800319e:	1d39      	adds	r1, r7, #4
 80031a0:	4b06      	ldr	r3, [pc, #24]	; (80031bc <MX_TIM3_Init+0x104>)
 80031a2:	2200      	movs	r2, #0
 80031a4:	0018      	movs	r0, r3
 80031a6:	f001 fb55 	bl	8004854 <HAL_TIM_OC_ConfigChannel>
 80031aa:	1e03      	subs	r3, r0, #0
 80031ac:	d001      	beq.n	80031b2 <MX_TIM3_Init+0xfa>
  {
    Error_Handler();
 80031ae:	f7fe ff6b 	bl	8002088 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80031b2:	46c0      	nop			; (mov r8, r8)
 80031b4:	46bd      	mov	sp, r7
 80031b6:	b010      	add	sp, #64	; 0x40
 80031b8:	bd80      	pop	{r7, pc}
 80031ba:	46c0      	nop			; (mov r8, r8)
 80031bc:	2000073c 	.word	0x2000073c
 80031c0:	40000400 	.word	0x40000400
 80031c4:	0000ffff 	.word	0x0000ffff

080031c8 <MX_TIM14_Init>:
/* TIM14 init function */
void MX_TIM14_Init(void)
{
 80031c8:	b580      	push	{r7, lr}
 80031ca:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 80031cc:	4b0e      	ldr	r3, [pc, #56]	; (8003208 <MX_TIM14_Init+0x40>)
 80031ce:	4a0f      	ldr	r2, [pc, #60]	; (800320c <MX_TIM14_Init+0x44>)
 80031d0:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 48-1;
 80031d2:	4b0d      	ldr	r3, [pc, #52]	; (8003208 <MX_TIM14_Init+0x40>)
 80031d4:	222f      	movs	r2, #47	; 0x2f
 80031d6:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 80031d8:	4b0b      	ldr	r3, [pc, #44]	; (8003208 <MX_TIM14_Init+0x40>)
 80031da:	2200      	movs	r2, #0
 80031dc:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 145;
 80031de:	4b0a      	ldr	r3, [pc, #40]	; (8003208 <MX_TIM14_Init+0x40>)
 80031e0:	2291      	movs	r2, #145	; 0x91
 80031e2:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80031e4:	4b08      	ldr	r3, [pc, #32]	; (8003208 <MX_TIM14_Init+0x40>)
 80031e6:	2200      	movs	r2, #0
 80031e8:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80031ea:	4b07      	ldr	r3, [pc, #28]	; (8003208 <MX_TIM14_Init+0x40>)
 80031ec:	2200      	movs	r2, #0
 80031ee:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 80031f0:	4b05      	ldr	r3, [pc, #20]	; (8003208 <MX_TIM14_Init+0x40>)
 80031f2:	0018      	movs	r0, r3
 80031f4:	f001 f8cc 	bl	8004390 <HAL_TIM_Base_Init>
 80031f8:	1e03      	subs	r3, r0, #0
 80031fa:	d001      	beq.n	8003200 <MX_TIM14_Init+0x38>
  {
    Error_Handler();
 80031fc:	f7fe ff44 	bl	8002088 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 8003200:	46c0      	nop			; (mov r8, r8)
 8003202:	46bd      	mov	sp, r7
 8003204:	bd80      	pop	{r7, pc}
 8003206:	46c0      	nop			; (mov r8, r8)
 8003208:	20000788 	.word	0x20000788
 800320c:	40002000 	.word	0x40002000

08003210 <MX_TIM16_Init>:
/* TIM16 init function */
void MX_TIM16_Init(void)
{
 8003210:	b580      	push	{r7, lr}
 8003212:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8003214:	4b10      	ldr	r3, [pc, #64]	; (8003258 <MX_TIM16_Init+0x48>)
 8003216:	4a11      	ldr	r2, [pc, #68]	; (800325c <MX_TIM16_Init+0x4c>)
 8003218:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 48-1;
 800321a:	4b0f      	ldr	r3, [pc, #60]	; (8003258 <MX_TIM16_Init+0x48>)
 800321c:	222f      	movs	r2, #47	; 0x2f
 800321e:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003220:	4b0d      	ldr	r3, [pc, #52]	; (8003258 <MX_TIM16_Init+0x48>)
 8003222:	2200      	movs	r2, #0
 8003224:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 1000;
 8003226:	4b0c      	ldr	r3, [pc, #48]	; (8003258 <MX_TIM16_Init+0x48>)
 8003228:	22fa      	movs	r2, #250	; 0xfa
 800322a:	0092      	lsls	r2, r2, #2
 800322c:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800322e:	4b0a      	ldr	r3, [pc, #40]	; (8003258 <MX_TIM16_Init+0x48>)
 8003230:	2200      	movs	r2, #0
 8003232:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8003234:	4b08      	ldr	r3, [pc, #32]	; (8003258 <MX_TIM16_Init+0x48>)
 8003236:	2200      	movs	r2, #0
 8003238:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800323a:	4b07      	ldr	r3, [pc, #28]	; (8003258 <MX_TIM16_Init+0x48>)
 800323c:	2200      	movs	r2, #0
 800323e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8003240:	4b05      	ldr	r3, [pc, #20]	; (8003258 <MX_TIM16_Init+0x48>)
 8003242:	0018      	movs	r0, r3
 8003244:	f001 f8a4 	bl	8004390 <HAL_TIM_Base_Init>
 8003248:	1e03      	subs	r3, r0, #0
 800324a:	d001      	beq.n	8003250 <MX_TIM16_Init+0x40>
  {
    Error_Handler();
 800324c:	f7fe ff1c 	bl	8002088 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 8003250:	46c0      	nop			; (mov r8, r8)
 8003252:	46bd      	mov	sp, r7
 8003254:	bd80      	pop	{r7, pc}
 8003256:	46c0      	nop			; (mov r8, r8)
 8003258:	200007d4 	.word	0x200007d4
 800325c:	40014400 	.word	0x40014400

08003260 <MX_TIM17_Init>:
/* TIM17 init function */
void MX_TIM17_Init(void)
{
 8003260:	b580      	push	{r7, lr}
 8003262:	af00      	add	r7, sp, #0
  /* USER CODE END TIM17_Init 0 */

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 8003264:	4b0f      	ldr	r3, [pc, #60]	; (80032a4 <MX_TIM17_Init+0x44>)
 8003266:	4a10      	ldr	r2, [pc, #64]	; (80032a8 <MX_TIM17_Init+0x48>)
 8003268:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 48-1;
 800326a:	4b0e      	ldr	r3, [pc, #56]	; (80032a4 <MX_TIM17_Init+0x44>)
 800326c:	222f      	movs	r2, #47	; 0x2f
 800326e:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003270:	4b0c      	ldr	r3, [pc, #48]	; (80032a4 <MX_TIM17_Init+0x44>)
 8003272:	2200      	movs	r2, #0
 8003274:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 130;
 8003276:	4b0b      	ldr	r3, [pc, #44]	; (80032a4 <MX_TIM17_Init+0x44>)
 8003278:	2282      	movs	r2, #130	; 0x82
 800327a:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800327c:	4b09      	ldr	r3, [pc, #36]	; (80032a4 <MX_TIM17_Init+0x44>)
 800327e:	2200      	movs	r2, #0
 8003280:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 8003282:	4b08      	ldr	r3, [pc, #32]	; (80032a4 <MX_TIM17_Init+0x44>)
 8003284:	2200      	movs	r2, #0
 8003286:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003288:	4b06      	ldr	r3, [pc, #24]	; (80032a4 <MX_TIM17_Init+0x44>)
 800328a:	2200      	movs	r2, #0
 800328c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 800328e:	4b05      	ldr	r3, [pc, #20]	; (80032a4 <MX_TIM17_Init+0x44>)
 8003290:	0018      	movs	r0, r3
 8003292:	f001 f87d 	bl	8004390 <HAL_TIM_Base_Init>
 8003296:	1e03      	subs	r3, r0, #0
 8003298:	d001      	beq.n	800329e <MX_TIM17_Init+0x3e>
  {
    Error_Handler();
 800329a:	f7fe fef5 	bl	8002088 <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */

}
 800329e:	46c0      	nop			; (mov r8, r8)
 80032a0:	46bd      	mov	sp, r7
 80032a2:	bd80      	pop	{r7, pc}
 80032a4:	20000820 	.word	0x20000820
 80032a8:	40014800 	.word	0x40014800

080032ac <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80032ac:	b580      	push	{r7, lr}
 80032ae:	b088      	sub	sp, #32
 80032b0:	af00      	add	r7, sp, #0
 80032b2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	4a45      	ldr	r2, [pc, #276]	; (80033d0 <HAL_TIM_Base_MspInit+0x124>)
 80032ba:	4293      	cmp	r3, r2
 80032bc:	d11e      	bne.n	80032fc <HAL_TIM_Base_MspInit+0x50>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80032be:	4b45      	ldr	r3, [pc, #276]	; (80033d4 <HAL_TIM_Base_MspInit+0x128>)
 80032c0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80032c2:	4b44      	ldr	r3, [pc, #272]	; (80033d4 <HAL_TIM_Base_MspInit+0x128>)
 80032c4:	2180      	movs	r1, #128	; 0x80
 80032c6:	0109      	lsls	r1, r1, #4
 80032c8:	430a      	orrs	r2, r1
 80032ca:	641a      	str	r2, [r3, #64]	; 0x40
 80032cc:	4b41      	ldr	r3, [pc, #260]	; (80033d4 <HAL_TIM_Base_MspInit+0x128>)
 80032ce:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80032d0:	2380      	movs	r3, #128	; 0x80
 80032d2:	011b      	lsls	r3, r3, #4
 80032d4:	4013      	ands	r3, r2
 80032d6:	61fb      	str	r3, [r7, #28]
 80032d8:	69fb      	ldr	r3, [r7, #28]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_UP_TRG_COM_IRQn, 0, 0);
 80032da:	2200      	movs	r2, #0
 80032dc:	2100      	movs	r1, #0
 80032de:	200d      	movs	r0, #13
 80032e0:	f000 fa2a 	bl	8003738 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_UP_TRG_COM_IRQn);
 80032e4:	200d      	movs	r0, #13
 80032e6:	f000 fa3c 	bl	8003762 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 80032ea:	2200      	movs	r2, #0
 80032ec:	2100      	movs	r1, #0
 80032ee:	200e      	movs	r0, #14
 80032f0:	f000 fa22 	bl	8003738 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 80032f4:	200e      	movs	r0, #14
 80032f6:	f000 fa34 	bl	8003762 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM17_IRQn);
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }
}
 80032fa:	e064      	b.n	80033c6 <HAL_TIM_Base_MspInit+0x11a>
  else if(tim_baseHandle->Instance==TIM3)
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	4a35      	ldr	r2, [pc, #212]	; (80033d8 <HAL_TIM_Base_MspInit+0x12c>)
 8003302:	4293      	cmp	r3, r2
 8003304:	d10c      	bne.n	8003320 <HAL_TIM_Base_MspInit+0x74>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003306:	4b33      	ldr	r3, [pc, #204]	; (80033d4 <HAL_TIM_Base_MspInit+0x128>)
 8003308:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800330a:	4b32      	ldr	r3, [pc, #200]	; (80033d4 <HAL_TIM_Base_MspInit+0x128>)
 800330c:	2102      	movs	r1, #2
 800330e:	430a      	orrs	r2, r1
 8003310:	63da      	str	r2, [r3, #60]	; 0x3c
 8003312:	4b30      	ldr	r3, [pc, #192]	; (80033d4 <HAL_TIM_Base_MspInit+0x128>)
 8003314:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003316:	2202      	movs	r2, #2
 8003318:	4013      	ands	r3, r2
 800331a:	61bb      	str	r3, [r7, #24]
 800331c:	69bb      	ldr	r3, [r7, #24]
}
 800331e:	e052      	b.n	80033c6 <HAL_TIM_Base_MspInit+0x11a>
  else if(tim_baseHandle->Instance==TIM14)
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	4a2d      	ldr	r2, [pc, #180]	; (80033dc <HAL_TIM_Base_MspInit+0x130>)
 8003326:	4293      	cmp	r3, r2
 8003328:	d116      	bne.n	8003358 <HAL_TIM_Base_MspInit+0xac>
    __HAL_RCC_TIM14_CLK_ENABLE();
 800332a:	4b2a      	ldr	r3, [pc, #168]	; (80033d4 <HAL_TIM_Base_MspInit+0x128>)
 800332c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800332e:	4b29      	ldr	r3, [pc, #164]	; (80033d4 <HAL_TIM_Base_MspInit+0x128>)
 8003330:	2180      	movs	r1, #128	; 0x80
 8003332:	0209      	lsls	r1, r1, #8
 8003334:	430a      	orrs	r2, r1
 8003336:	641a      	str	r2, [r3, #64]	; 0x40
 8003338:	4b26      	ldr	r3, [pc, #152]	; (80033d4 <HAL_TIM_Base_MspInit+0x128>)
 800333a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800333c:	2380      	movs	r3, #128	; 0x80
 800333e:	021b      	lsls	r3, r3, #8
 8003340:	4013      	ands	r3, r2
 8003342:	617b      	str	r3, [r7, #20]
 8003344:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM14_IRQn, 0, 0);
 8003346:	2200      	movs	r2, #0
 8003348:	2100      	movs	r1, #0
 800334a:	2013      	movs	r0, #19
 800334c:	f000 f9f4 	bl	8003738 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM14_IRQn);
 8003350:	2013      	movs	r0, #19
 8003352:	f000 fa06 	bl	8003762 <HAL_NVIC_EnableIRQ>
}
 8003356:	e036      	b.n	80033c6 <HAL_TIM_Base_MspInit+0x11a>
  else if(tim_baseHandle->Instance==TIM16)
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	4a20      	ldr	r2, [pc, #128]	; (80033e0 <HAL_TIM_Base_MspInit+0x134>)
 800335e:	4293      	cmp	r3, r2
 8003360:	d116      	bne.n	8003390 <HAL_TIM_Base_MspInit+0xe4>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8003362:	4b1c      	ldr	r3, [pc, #112]	; (80033d4 <HAL_TIM_Base_MspInit+0x128>)
 8003364:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003366:	4b1b      	ldr	r3, [pc, #108]	; (80033d4 <HAL_TIM_Base_MspInit+0x128>)
 8003368:	2180      	movs	r1, #128	; 0x80
 800336a:	0289      	lsls	r1, r1, #10
 800336c:	430a      	orrs	r2, r1
 800336e:	641a      	str	r2, [r3, #64]	; 0x40
 8003370:	4b18      	ldr	r3, [pc, #96]	; (80033d4 <HAL_TIM_Base_MspInit+0x128>)
 8003372:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003374:	2380      	movs	r3, #128	; 0x80
 8003376:	029b      	lsls	r3, r3, #10
 8003378:	4013      	ands	r3, r2
 800337a:	613b      	str	r3, [r7, #16]
 800337c:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM16_IRQn, 0, 0);
 800337e:	2200      	movs	r2, #0
 8003380:	2100      	movs	r1, #0
 8003382:	2015      	movs	r0, #21
 8003384:	f000 f9d8 	bl	8003738 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM16_IRQn);
 8003388:	2015      	movs	r0, #21
 800338a:	f000 f9ea 	bl	8003762 <HAL_NVIC_EnableIRQ>
}
 800338e:	e01a      	b.n	80033c6 <HAL_TIM_Base_MspInit+0x11a>
  else if(tim_baseHandle->Instance==TIM17)
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	4a13      	ldr	r2, [pc, #76]	; (80033e4 <HAL_TIM_Base_MspInit+0x138>)
 8003396:	4293      	cmp	r3, r2
 8003398:	d115      	bne.n	80033c6 <HAL_TIM_Base_MspInit+0x11a>
    __HAL_RCC_TIM17_CLK_ENABLE();
 800339a:	4b0e      	ldr	r3, [pc, #56]	; (80033d4 <HAL_TIM_Base_MspInit+0x128>)
 800339c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800339e:	4b0d      	ldr	r3, [pc, #52]	; (80033d4 <HAL_TIM_Base_MspInit+0x128>)
 80033a0:	2180      	movs	r1, #128	; 0x80
 80033a2:	02c9      	lsls	r1, r1, #11
 80033a4:	430a      	orrs	r2, r1
 80033a6:	641a      	str	r2, [r3, #64]	; 0x40
 80033a8:	4b0a      	ldr	r3, [pc, #40]	; (80033d4 <HAL_TIM_Base_MspInit+0x128>)
 80033aa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80033ac:	2380      	movs	r3, #128	; 0x80
 80033ae:	02db      	lsls	r3, r3, #11
 80033b0:	4013      	ands	r3, r2
 80033b2:	60fb      	str	r3, [r7, #12]
 80033b4:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM17_IRQn, 0, 0);
 80033b6:	2200      	movs	r2, #0
 80033b8:	2100      	movs	r1, #0
 80033ba:	2016      	movs	r0, #22
 80033bc:	f000 f9bc 	bl	8003738 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM17_IRQn);
 80033c0:	2016      	movs	r0, #22
 80033c2:	f000 f9ce 	bl	8003762 <HAL_NVIC_EnableIRQ>
}
 80033c6:	46c0      	nop			; (mov r8, r8)
 80033c8:	46bd      	mov	sp, r7
 80033ca:	b008      	add	sp, #32
 80033cc:	bd80      	pop	{r7, pc}
 80033ce:	46c0      	nop			; (mov r8, r8)
 80033d0:	40012c00 	.word	0x40012c00
 80033d4:	40021000 	.word	0x40021000
 80033d8:	40000400 	.word	0x40000400
 80033dc:	40002000 	.word	0x40002000
 80033e0:	40014400 	.word	0x40014400
 80033e4:	40014800 	.word	0x40014800

080033e8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80033e8:	480d      	ldr	r0, [pc, #52]	; (8003420 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80033ea:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80033ec:	f7ff fdfe 	bl	8002fec <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80033f0:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80033f2:	e003      	b.n	80033fc <LoopCopyDataInit>

080033f4 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80033f4:	4b0b      	ldr	r3, [pc, #44]	; (8003424 <LoopForever+0x6>)
  ldr r3, [r3, r1]
 80033f6:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80033f8:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80033fa:	3104      	adds	r1, #4

080033fc <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80033fc:	480a      	ldr	r0, [pc, #40]	; (8003428 <LoopForever+0xa>)
  ldr r3, =_edata
 80033fe:	4b0b      	ldr	r3, [pc, #44]	; (800342c <LoopForever+0xe>)
  adds r2, r0, r1
 8003400:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8003402:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8003404:	d3f6      	bcc.n	80033f4 <CopyDataInit>
  ldr r2, =_sbss
 8003406:	4a0a      	ldr	r2, [pc, #40]	; (8003430 <LoopForever+0x12>)
  b LoopFillZerobss
 8003408:	e002      	b.n	8003410 <LoopFillZerobss>

0800340a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800340a:	2300      	movs	r3, #0
  str  r3, [r2]
 800340c:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800340e:	3204      	adds	r2, #4

08003410 <LoopFillZerobss>:


LoopFillZerobss:
  ldr r3, = _ebss
 8003410:	4b08      	ldr	r3, [pc, #32]	; (8003434 <LoopForever+0x16>)
  cmp r2, r3
 8003412:	429a      	cmp	r2, r3
  bcc FillZerobss
 8003414:	d3f9      	bcc.n	800340a <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 8003416:	f002 f94b 	bl	80056b0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800341a:	f7fd fde3 	bl	8000fe4 <main>

0800341e <LoopForever>:

LoopForever:
    b LoopForever
 800341e:	e7fe      	b.n	800341e <LoopForever>
  ldr   r0, =_estack
 8003420:	20001800 	.word	0x20001800
  ldr r3, =_sidata
 8003424:	08005834 	.word	0x08005834
  ldr r0, =_sdata
 8003428:	20000000 	.word	0x20000000
  ldr r3, =_edata
 800342c:	2000006c 	.word	0x2000006c
  ldr r2, =_sbss
 8003430:	20000070 	.word	0x20000070
  ldr r3, = _ebss
 8003434:	200009b8 	.word	0x200009b8

08003438 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003438:	e7fe      	b.n	8003438 <ADC1_IRQHandler>

0800343a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800343a:	b580      	push	{r7, lr}
 800343c:	b082      	sub	sp, #8
 800343e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003440:	1dfb      	adds	r3, r7, #7
 8003442:	2200      	movs	r2, #0
 8003444:	701a      	strb	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003446:	2003      	movs	r0, #3
 8003448:	f000 f80e 	bl	8003468 <HAL_InitTick>
 800344c:	1e03      	subs	r3, r0, #0
 800344e:	d003      	beq.n	8003458 <HAL_Init+0x1e>
  {
    status = HAL_ERROR;
 8003450:	1dfb      	adds	r3, r7, #7
 8003452:	2201      	movs	r2, #1
 8003454:	701a      	strb	r2, [r3, #0]
 8003456:	e001      	b.n	800345c <HAL_Init+0x22>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003458:	f7ff fc34 	bl	8002cc4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800345c:	1dfb      	adds	r3, r7, #7
 800345e:	781b      	ldrb	r3, [r3, #0]
}
 8003460:	0018      	movs	r0, r3
 8003462:	46bd      	mov	sp, r7
 8003464:	b002      	add	sp, #8
 8003466:	bd80      	pop	{r7, pc}

08003468 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003468:	b590      	push	{r4, r7, lr}
 800346a:	b085      	sub	sp, #20
 800346c:	af00      	add	r7, sp, #0
 800346e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003470:	230f      	movs	r3, #15
 8003472:	18fb      	adds	r3, r7, r3
 8003474:	2200      	movs	r2, #0
 8003476:	701a      	strb	r2, [r3, #0]

  if ((uint32_t)uwTickFreq != 0UL)
 8003478:	4b1d      	ldr	r3, [pc, #116]	; (80034f0 <HAL_InitTick+0x88>)
 800347a:	781b      	ldrb	r3, [r3, #0]
 800347c:	2b00      	cmp	r3, #0
 800347e:	d02b      	beq.n	80034d8 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) == 0U)
 8003480:	4b1c      	ldr	r3, [pc, #112]	; (80034f4 <HAL_InitTick+0x8c>)
 8003482:	681c      	ldr	r4, [r3, #0]
 8003484:	4b1a      	ldr	r3, [pc, #104]	; (80034f0 <HAL_InitTick+0x88>)
 8003486:	781b      	ldrb	r3, [r3, #0]
 8003488:	0019      	movs	r1, r3
 800348a:	23fa      	movs	r3, #250	; 0xfa
 800348c:	0098      	lsls	r0, r3, #2
 800348e:	f7fc fe3b 	bl	8000108 <__udivsi3>
 8003492:	0003      	movs	r3, r0
 8003494:	0019      	movs	r1, r3
 8003496:	0020      	movs	r0, r4
 8003498:	f7fc fe36 	bl	8000108 <__udivsi3>
 800349c:	0003      	movs	r3, r0
 800349e:	0018      	movs	r0, r3
 80034a0:	f000 f97f 	bl	80037a2 <HAL_SYSTICK_Config>
 80034a4:	1e03      	subs	r3, r0, #0
 80034a6:	d112      	bne.n	80034ce <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	2b03      	cmp	r3, #3
 80034ac:	d80a      	bhi.n	80034c4 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80034ae:	6879      	ldr	r1, [r7, #4]
 80034b0:	2301      	movs	r3, #1
 80034b2:	425b      	negs	r3, r3
 80034b4:	2200      	movs	r2, #0
 80034b6:	0018      	movs	r0, r3
 80034b8:	f000 f93e 	bl	8003738 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80034bc:	4b0e      	ldr	r3, [pc, #56]	; (80034f8 <HAL_InitTick+0x90>)
 80034be:	687a      	ldr	r2, [r7, #4]
 80034c0:	601a      	str	r2, [r3, #0]
 80034c2:	e00d      	b.n	80034e0 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 80034c4:	230f      	movs	r3, #15
 80034c6:	18fb      	adds	r3, r7, r3
 80034c8:	2201      	movs	r2, #1
 80034ca:	701a      	strb	r2, [r3, #0]
 80034cc:	e008      	b.n	80034e0 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 80034ce:	230f      	movs	r3, #15
 80034d0:	18fb      	adds	r3, r7, r3
 80034d2:	2201      	movs	r2, #1
 80034d4:	701a      	strb	r2, [r3, #0]
 80034d6:	e003      	b.n	80034e0 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 80034d8:	230f      	movs	r3, #15
 80034da:	18fb      	adds	r3, r7, r3
 80034dc:	2201      	movs	r2, #1
 80034de:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 80034e0:	230f      	movs	r3, #15
 80034e2:	18fb      	adds	r3, r7, r3
 80034e4:	781b      	ldrb	r3, [r3, #0]
}
 80034e6:	0018      	movs	r0, r3
 80034e8:	46bd      	mov	sp, r7
 80034ea:	b005      	add	sp, #20
 80034ec:	bd90      	pop	{r4, r7, pc}
 80034ee:	46c0      	nop			; (mov r8, r8)
 80034f0:	20000018 	.word	0x20000018
 80034f4:	20000010 	.word	0x20000010
 80034f8:	20000014 	.word	0x20000014

080034fc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80034fc:	b580      	push	{r7, lr}
 80034fe:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003500:	4b05      	ldr	r3, [pc, #20]	; (8003518 <HAL_IncTick+0x1c>)
 8003502:	781b      	ldrb	r3, [r3, #0]
 8003504:	001a      	movs	r2, r3
 8003506:	4b05      	ldr	r3, [pc, #20]	; (800351c <HAL_IncTick+0x20>)
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	18d2      	adds	r2, r2, r3
 800350c:	4b03      	ldr	r3, [pc, #12]	; (800351c <HAL_IncTick+0x20>)
 800350e:	601a      	str	r2, [r3, #0]
}
 8003510:	46c0      	nop			; (mov r8, r8)
 8003512:	46bd      	mov	sp, r7
 8003514:	bd80      	pop	{r7, pc}
 8003516:	46c0      	nop			; (mov r8, r8)
 8003518:	20000018 	.word	0x20000018
 800351c:	2000086c 	.word	0x2000086c

08003520 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003520:	b580      	push	{r7, lr}
 8003522:	af00      	add	r7, sp, #0
  return uwTick;
 8003524:	4b02      	ldr	r3, [pc, #8]	; (8003530 <HAL_GetTick+0x10>)
 8003526:	681b      	ldr	r3, [r3, #0]
}
 8003528:	0018      	movs	r0, r3
 800352a:	46bd      	mov	sp, r7
 800352c:	bd80      	pop	{r7, pc}
 800352e:	46c0      	nop			; (mov r8, r8)
 8003530:	2000086c 	.word	0x2000086c

08003534 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003534:	b580      	push	{r7, lr}
 8003536:	b084      	sub	sp, #16
 8003538:	af00      	add	r7, sp, #0
 800353a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800353c:	f7ff fff0 	bl	8003520 <HAL_GetTick>
 8003540:	0003      	movs	r3, r0
 8003542:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	3301      	adds	r3, #1
 800354c:	d005      	beq.n	800355a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800354e:	4b0a      	ldr	r3, [pc, #40]	; (8003578 <HAL_Delay+0x44>)
 8003550:	781b      	ldrb	r3, [r3, #0]
 8003552:	001a      	movs	r2, r3
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	189b      	adds	r3, r3, r2
 8003558:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800355a:	46c0      	nop			; (mov r8, r8)
 800355c:	f7ff ffe0 	bl	8003520 <HAL_GetTick>
 8003560:	0002      	movs	r2, r0
 8003562:	68bb      	ldr	r3, [r7, #8]
 8003564:	1ad3      	subs	r3, r2, r3
 8003566:	68fa      	ldr	r2, [r7, #12]
 8003568:	429a      	cmp	r2, r3
 800356a:	d8f7      	bhi.n	800355c <HAL_Delay+0x28>
  {
  }
}
 800356c:	46c0      	nop			; (mov r8, r8)
 800356e:	46c0      	nop			; (mov r8, r8)
 8003570:	46bd      	mov	sp, r7
 8003572:	b004      	add	sp, #16
 8003574:	bd80      	pop	{r7, pc}
 8003576:	46c0      	nop			; (mov r8, r8)
 8003578:	20000018 	.word	0x20000018

0800357c <HAL_SYSCFG_EnableRemap>:
  *         @arg @ref SYSCFG_REMAP_PA11
  *         @arg @ref SYSCFG_REMAP_PA12
  * @retval None
  */
void HAL_SYSCFG_EnableRemap(uint32_t PinRemap)
{
 800357c:	b580      	push	{r7, lr}
 800357e:	b082      	sub	sp, #8
 8003580:	af00      	add	r7, sp, #0
 8003582:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_HAL_REMAP_PIN(PinRemap));
  SET_BIT(SYSCFG->CFGR1, PinRemap);
 8003584:	4b04      	ldr	r3, [pc, #16]	; (8003598 <HAL_SYSCFG_EnableRemap+0x1c>)
 8003586:	6819      	ldr	r1, [r3, #0]
 8003588:	4b03      	ldr	r3, [pc, #12]	; (8003598 <HAL_SYSCFG_EnableRemap+0x1c>)
 800358a:	687a      	ldr	r2, [r7, #4]
 800358c:	430a      	orrs	r2, r1
 800358e:	601a      	str	r2, [r3, #0]
}
 8003590:	46c0      	nop			; (mov r8, r8)
 8003592:	46bd      	mov	sp, r7
 8003594:	b002      	add	sp, #8
 8003596:	bd80      	pop	{r7, pc}
 8003598:	40010000 	.word	0x40010000

0800359c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800359c:	b580      	push	{r7, lr}
 800359e:	b082      	sub	sp, #8
 80035a0:	af00      	add	r7, sp, #0
 80035a2:	0002      	movs	r2, r0
 80035a4:	1dfb      	adds	r3, r7, #7
 80035a6:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80035a8:	1dfb      	adds	r3, r7, #7
 80035aa:	781b      	ldrb	r3, [r3, #0]
 80035ac:	2b7f      	cmp	r3, #127	; 0x7f
 80035ae:	d809      	bhi.n	80035c4 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80035b0:	1dfb      	adds	r3, r7, #7
 80035b2:	781b      	ldrb	r3, [r3, #0]
 80035b4:	001a      	movs	r2, r3
 80035b6:	231f      	movs	r3, #31
 80035b8:	401a      	ands	r2, r3
 80035ba:	4b04      	ldr	r3, [pc, #16]	; (80035cc <__NVIC_EnableIRQ+0x30>)
 80035bc:	2101      	movs	r1, #1
 80035be:	4091      	lsls	r1, r2
 80035c0:	000a      	movs	r2, r1
 80035c2:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 80035c4:	46c0      	nop			; (mov r8, r8)
 80035c6:	46bd      	mov	sp, r7
 80035c8:	b002      	add	sp, #8
 80035ca:	bd80      	pop	{r7, pc}
 80035cc:	e000e100 	.word	0xe000e100

080035d0 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80035d0:	b580      	push	{r7, lr}
 80035d2:	b082      	sub	sp, #8
 80035d4:	af00      	add	r7, sp, #0
 80035d6:	0002      	movs	r2, r0
 80035d8:	1dfb      	adds	r3, r7, #7
 80035da:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80035dc:	1dfb      	adds	r3, r7, #7
 80035de:	781b      	ldrb	r3, [r3, #0]
 80035e0:	2b7f      	cmp	r3, #127	; 0x7f
 80035e2:	d810      	bhi.n	8003606 <__NVIC_DisableIRQ+0x36>
  {
    NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80035e4:	1dfb      	adds	r3, r7, #7
 80035e6:	781b      	ldrb	r3, [r3, #0]
 80035e8:	001a      	movs	r2, r3
 80035ea:	231f      	movs	r3, #31
 80035ec:	4013      	ands	r3, r2
 80035ee:	4908      	ldr	r1, [pc, #32]	; (8003610 <__NVIC_DisableIRQ+0x40>)
 80035f0:	2201      	movs	r2, #1
 80035f2:	409a      	lsls	r2, r3
 80035f4:	0013      	movs	r3, r2
 80035f6:	2280      	movs	r2, #128	; 0x80
 80035f8:	508b      	str	r3, [r1, r2]
  __ASM volatile ("dsb 0xF":::"memory");
 80035fa:	f3bf 8f4f 	dsb	sy
}
 80035fe:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("isb 0xF":::"memory");
 8003600:	f3bf 8f6f 	isb	sy
}
 8003604:	46c0      	nop			; (mov r8, r8)
    __DSB();
    __ISB();
  }
}
 8003606:	46c0      	nop			; (mov r8, r8)
 8003608:	46bd      	mov	sp, r7
 800360a:	b002      	add	sp, #8
 800360c:	bd80      	pop	{r7, pc}
 800360e:	46c0      	nop			; (mov r8, r8)
 8003610:	e000e100 	.word	0xe000e100

08003614 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003614:	b590      	push	{r4, r7, lr}
 8003616:	b083      	sub	sp, #12
 8003618:	af00      	add	r7, sp, #0
 800361a:	0002      	movs	r2, r0
 800361c:	6039      	str	r1, [r7, #0]
 800361e:	1dfb      	adds	r3, r7, #7
 8003620:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8003622:	1dfb      	adds	r3, r7, #7
 8003624:	781b      	ldrb	r3, [r3, #0]
 8003626:	2b7f      	cmp	r3, #127	; 0x7f
 8003628:	d828      	bhi.n	800367c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800362a:	4a2f      	ldr	r2, [pc, #188]	; (80036e8 <__NVIC_SetPriority+0xd4>)
 800362c:	1dfb      	adds	r3, r7, #7
 800362e:	781b      	ldrb	r3, [r3, #0]
 8003630:	b25b      	sxtb	r3, r3
 8003632:	089b      	lsrs	r3, r3, #2
 8003634:	33c0      	adds	r3, #192	; 0xc0
 8003636:	009b      	lsls	r3, r3, #2
 8003638:	589b      	ldr	r3, [r3, r2]
 800363a:	1dfa      	adds	r2, r7, #7
 800363c:	7812      	ldrb	r2, [r2, #0]
 800363e:	0011      	movs	r1, r2
 8003640:	2203      	movs	r2, #3
 8003642:	400a      	ands	r2, r1
 8003644:	00d2      	lsls	r2, r2, #3
 8003646:	21ff      	movs	r1, #255	; 0xff
 8003648:	4091      	lsls	r1, r2
 800364a:	000a      	movs	r2, r1
 800364c:	43d2      	mvns	r2, r2
 800364e:	401a      	ands	r2, r3
 8003650:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003652:	683b      	ldr	r3, [r7, #0]
 8003654:	019b      	lsls	r3, r3, #6
 8003656:	22ff      	movs	r2, #255	; 0xff
 8003658:	401a      	ands	r2, r3
 800365a:	1dfb      	adds	r3, r7, #7
 800365c:	781b      	ldrb	r3, [r3, #0]
 800365e:	0018      	movs	r0, r3
 8003660:	2303      	movs	r3, #3
 8003662:	4003      	ands	r3, r0
 8003664:	00db      	lsls	r3, r3, #3
 8003666:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003668:	481f      	ldr	r0, [pc, #124]	; (80036e8 <__NVIC_SetPriority+0xd4>)
 800366a:	1dfb      	adds	r3, r7, #7
 800366c:	781b      	ldrb	r3, [r3, #0]
 800366e:	b25b      	sxtb	r3, r3
 8003670:	089b      	lsrs	r3, r3, #2
 8003672:	430a      	orrs	r2, r1
 8003674:	33c0      	adds	r3, #192	; 0xc0
 8003676:	009b      	lsls	r3, r3, #2
 8003678:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800367a:	e031      	b.n	80036e0 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800367c:	4a1b      	ldr	r2, [pc, #108]	; (80036ec <__NVIC_SetPriority+0xd8>)
 800367e:	1dfb      	adds	r3, r7, #7
 8003680:	781b      	ldrb	r3, [r3, #0]
 8003682:	0019      	movs	r1, r3
 8003684:	230f      	movs	r3, #15
 8003686:	400b      	ands	r3, r1
 8003688:	3b08      	subs	r3, #8
 800368a:	089b      	lsrs	r3, r3, #2
 800368c:	3306      	adds	r3, #6
 800368e:	009b      	lsls	r3, r3, #2
 8003690:	18d3      	adds	r3, r2, r3
 8003692:	3304      	adds	r3, #4
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	1dfa      	adds	r2, r7, #7
 8003698:	7812      	ldrb	r2, [r2, #0]
 800369a:	0011      	movs	r1, r2
 800369c:	2203      	movs	r2, #3
 800369e:	400a      	ands	r2, r1
 80036a0:	00d2      	lsls	r2, r2, #3
 80036a2:	21ff      	movs	r1, #255	; 0xff
 80036a4:	4091      	lsls	r1, r2
 80036a6:	000a      	movs	r2, r1
 80036a8:	43d2      	mvns	r2, r2
 80036aa:	401a      	ands	r2, r3
 80036ac:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80036ae:	683b      	ldr	r3, [r7, #0]
 80036b0:	019b      	lsls	r3, r3, #6
 80036b2:	22ff      	movs	r2, #255	; 0xff
 80036b4:	401a      	ands	r2, r3
 80036b6:	1dfb      	adds	r3, r7, #7
 80036b8:	781b      	ldrb	r3, [r3, #0]
 80036ba:	0018      	movs	r0, r3
 80036bc:	2303      	movs	r3, #3
 80036be:	4003      	ands	r3, r0
 80036c0:	00db      	lsls	r3, r3, #3
 80036c2:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80036c4:	4809      	ldr	r0, [pc, #36]	; (80036ec <__NVIC_SetPriority+0xd8>)
 80036c6:	1dfb      	adds	r3, r7, #7
 80036c8:	781b      	ldrb	r3, [r3, #0]
 80036ca:	001c      	movs	r4, r3
 80036cc:	230f      	movs	r3, #15
 80036ce:	4023      	ands	r3, r4
 80036d0:	3b08      	subs	r3, #8
 80036d2:	089b      	lsrs	r3, r3, #2
 80036d4:	430a      	orrs	r2, r1
 80036d6:	3306      	adds	r3, #6
 80036d8:	009b      	lsls	r3, r3, #2
 80036da:	18c3      	adds	r3, r0, r3
 80036dc:	3304      	adds	r3, #4
 80036de:	601a      	str	r2, [r3, #0]
}
 80036e0:	46c0      	nop			; (mov r8, r8)
 80036e2:	46bd      	mov	sp, r7
 80036e4:	b003      	add	sp, #12
 80036e6:	bd90      	pop	{r4, r7, pc}
 80036e8:	e000e100 	.word	0xe000e100
 80036ec:	e000ed00 	.word	0xe000ed00

080036f0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80036f0:	b580      	push	{r7, lr}
 80036f2:	b082      	sub	sp, #8
 80036f4:	af00      	add	r7, sp, #0
 80036f6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	1e5a      	subs	r2, r3, #1
 80036fc:	2380      	movs	r3, #128	; 0x80
 80036fe:	045b      	lsls	r3, r3, #17
 8003700:	429a      	cmp	r2, r3
 8003702:	d301      	bcc.n	8003708 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003704:	2301      	movs	r3, #1
 8003706:	e010      	b.n	800372a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003708:	4b0a      	ldr	r3, [pc, #40]	; (8003734 <SysTick_Config+0x44>)
 800370a:	687a      	ldr	r2, [r7, #4]
 800370c:	3a01      	subs	r2, #1
 800370e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003710:	2301      	movs	r3, #1
 8003712:	425b      	negs	r3, r3
 8003714:	2103      	movs	r1, #3
 8003716:	0018      	movs	r0, r3
 8003718:	f7ff ff7c 	bl	8003614 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800371c:	4b05      	ldr	r3, [pc, #20]	; (8003734 <SysTick_Config+0x44>)
 800371e:	2200      	movs	r2, #0
 8003720:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003722:	4b04      	ldr	r3, [pc, #16]	; (8003734 <SysTick_Config+0x44>)
 8003724:	2207      	movs	r2, #7
 8003726:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003728:	2300      	movs	r3, #0
}
 800372a:	0018      	movs	r0, r3
 800372c:	46bd      	mov	sp, r7
 800372e:	b002      	add	sp, #8
 8003730:	bd80      	pop	{r7, pc}
 8003732:	46c0      	nop			; (mov r8, r8)
 8003734:	e000e010 	.word	0xe000e010

08003738 <HAL_NVIC_SetPriority>:
  *         with stm32c0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003738:	b580      	push	{r7, lr}
 800373a:	b084      	sub	sp, #16
 800373c:	af00      	add	r7, sp, #0
 800373e:	60b9      	str	r1, [r7, #8]
 8003740:	607a      	str	r2, [r7, #4]
 8003742:	210f      	movs	r1, #15
 8003744:	187b      	adds	r3, r7, r1
 8003746:	1c02      	adds	r2, r0, #0
 8003748:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 800374a:	68ba      	ldr	r2, [r7, #8]
 800374c:	187b      	adds	r3, r7, r1
 800374e:	781b      	ldrb	r3, [r3, #0]
 8003750:	b25b      	sxtb	r3, r3
 8003752:	0011      	movs	r1, r2
 8003754:	0018      	movs	r0, r3
 8003756:	f7ff ff5d 	bl	8003614 <__NVIC_SetPriority>
}
 800375a:	46c0      	nop			; (mov r8, r8)
 800375c:	46bd      	mov	sp, r7
 800375e:	b004      	add	sp, #16
 8003760:	bd80      	pop	{r7, pc}

08003762 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *         CMSIS device file (stm32c0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003762:	b580      	push	{r7, lr}
 8003764:	b082      	sub	sp, #8
 8003766:	af00      	add	r7, sp, #0
 8003768:	0002      	movs	r2, r0
 800376a:	1dfb      	adds	r3, r7, #7
 800376c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800376e:	1dfb      	adds	r3, r7, #7
 8003770:	781b      	ldrb	r3, [r3, #0]
 8003772:	b25b      	sxtb	r3, r3
 8003774:	0018      	movs	r0, r3
 8003776:	f7ff ff11 	bl	800359c <__NVIC_EnableIRQ>
}
 800377a:	46c0      	nop			; (mov r8, r8)
 800377c:	46bd      	mov	sp, r7
 800377e:	b002      	add	sp, #8
 8003780:	bd80      	pop	{r7, pc}

08003782 <HAL_NVIC_DisableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *         CMSIS device file (stm32c0xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8003782:	b580      	push	{r7, lr}
 8003784:	b082      	sub	sp, #8
 8003786:	af00      	add	r7, sp, #0
 8003788:	0002      	movs	r2, r0
 800378a:	1dfb      	adds	r3, r7, #7
 800378c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 800378e:	1dfb      	adds	r3, r7, #7
 8003790:	781b      	ldrb	r3, [r3, #0]
 8003792:	b25b      	sxtb	r3, r3
 8003794:	0018      	movs	r0, r3
 8003796:	f7ff ff1b 	bl	80035d0 <__NVIC_DisableIRQ>
}
 800379a:	46c0      	nop			; (mov r8, r8)
 800379c:	46bd      	mov	sp, r7
 800379e:	b002      	add	sp, #8
 80037a0:	bd80      	pop	{r7, pc}

080037a2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80037a2:	b580      	push	{r7, lr}
 80037a4:	b082      	sub	sp, #8
 80037a6:	af00      	add	r7, sp, #0
 80037a8:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	0018      	movs	r0, r3
 80037ae:	f7ff ff9f 	bl	80036f0 <SysTick_Config>
 80037b2:	0003      	movs	r3, r0
}
 80037b4:	0018      	movs	r0, r3
 80037b6:	46bd      	mov	sp, r7
 80037b8:	b002      	add	sp, #8
 80037ba:	bd80      	pop	{r7, pc}

080037bc <HAL_GPIO_Init>:
  * @param  pGPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 80037bc:	b580      	push	{r7, lr}
 80037be:	b086      	sub	sp, #24
 80037c0:	af00      	add	r7, sp, #0
 80037c2:	6078      	str	r0, [r7, #4]
 80037c4:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 80037c6:	2300      	movs	r3, #0
 80037c8:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 80037ca:	e14d      	b.n	8003a68 <HAL_GPIO_Init+0x2ac>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 80037cc:	683b      	ldr	r3, [r7, #0]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	2101      	movs	r1, #1
 80037d2:	693a      	ldr	r2, [r7, #16]
 80037d4:	4091      	lsls	r1, r2
 80037d6:	000a      	movs	r2, r1
 80037d8:	4013      	ands	r3, r2
 80037da:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d100      	bne.n	80037e4 <HAL_GPIO_Init+0x28>
 80037e2:	e13e      	b.n	8003a62 <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80037e4:	683b      	ldr	r3, [r7, #0]
 80037e6:	685b      	ldr	r3, [r3, #4]
 80037e8:	2b02      	cmp	r3, #2
 80037ea:	d003      	beq.n	80037f4 <HAL_GPIO_Init+0x38>
 80037ec:	683b      	ldr	r3, [r7, #0]
 80037ee:	685b      	ldr	r3, [r3, #4]
 80037f0:	2b12      	cmp	r3, #18
 80037f2:	d125      	bne.n	8003840 <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 80037f4:	693b      	ldr	r3, [r7, #16]
 80037f6:	08da      	lsrs	r2, r3, #3
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	3208      	adds	r2, #8
 80037fc:	0092      	lsls	r2, r2, #2
 80037fe:	58d3      	ldr	r3, [r2, r3]
 8003800:	617b      	str	r3, [r7, #20]
        tmp &= ~(0xFUL << ((position & 0x07U) * 4U)) ;
 8003802:	693b      	ldr	r3, [r7, #16]
 8003804:	2207      	movs	r2, #7
 8003806:	4013      	ands	r3, r2
 8003808:	009b      	lsls	r3, r3, #2
 800380a:	220f      	movs	r2, #15
 800380c:	409a      	lsls	r2, r3
 800380e:	0013      	movs	r3, r2
 8003810:	43da      	mvns	r2, r3
 8003812:	697b      	ldr	r3, [r7, #20]
 8003814:	4013      	ands	r3, r2
 8003816:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * 4U));
 8003818:	683b      	ldr	r3, [r7, #0]
 800381a:	691b      	ldr	r3, [r3, #16]
 800381c:	220f      	movs	r2, #15
 800381e:	401a      	ands	r2, r3
 8003820:	693b      	ldr	r3, [r7, #16]
 8003822:	2107      	movs	r1, #7
 8003824:	400b      	ands	r3, r1
 8003826:	009b      	lsls	r3, r3, #2
 8003828:	409a      	lsls	r2, r3
 800382a:	0013      	movs	r3, r2
 800382c:	697a      	ldr	r2, [r7, #20]
 800382e:	4313      	orrs	r3, r2
 8003830:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 8003832:	693b      	ldr	r3, [r7, #16]
 8003834:	08da      	lsrs	r2, r3, #3
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	3208      	adds	r2, #8
 800383a:	0092      	lsls	r2, r2, #2
 800383c:	6979      	ldr	r1, [r7, #20]
 800383e:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003846:	693b      	ldr	r3, [r7, #16]
 8003848:	005b      	lsls	r3, r3, #1
 800384a:	2203      	movs	r2, #3
 800384c:	409a      	lsls	r2, r3
 800384e:	0013      	movs	r3, r2
 8003850:	43da      	mvns	r2, r3
 8003852:	697b      	ldr	r3, [r7, #20]
 8003854:	4013      	ands	r3, r2
 8003856:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003858:	683b      	ldr	r3, [r7, #0]
 800385a:	685b      	ldr	r3, [r3, #4]
 800385c:	2203      	movs	r2, #3
 800385e:	401a      	ands	r2, r3
 8003860:	693b      	ldr	r3, [r7, #16]
 8003862:	005b      	lsls	r3, r3, #1
 8003864:	409a      	lsls	r2, r3
 8003866:	0013      	movs	r3, r2
 8003868:	697a      	ldr	r2, [r7, #20]
 800386a:	4313      	orrs	r3, r2
 800386c:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	697a      	ldr	r2, [r7, #20]
 8003872:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003874:	683b      	ldr	r3, [r7, #0]
 8003876:	685b      	ldr	r3, [r3, #4]
 8003878:	2b01      	cmp	r3, #1
 800387a:	d00b      	beq.n	8003894 <HAL_GPIO_Init+0xd8>
 800387c:	683b      	ldr	r3, [r7, #0]
 800387e:	685b      	ldr	r3, [r3, #4]
 8003880:	2b02      	cmp	r3, #2
 8003882:	d007      	beq.n	8003894 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003884:	683b      	ldr	r3, [r7, #0]
 8003886:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003888:	2b11      	cmp	r3, #17
 800388a:	d003      	beq.n	8003894 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 800388c:	683b      	ldr	r3, [r7, #0]
 800388e:	685b      	ldr	r3, [r3, #4]
 8003890:	2b12      	cmp	r3, #18
 8003892:	d130      	bne.n	80038f6 <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	689b      	ldr	r3, [r3, #8]
 8003898:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800389a:	693b      	ldr	r3, [r7, #16]
 800389c:	005b      	lsls	r3, r3, #1
 800389e:	2203      	movs	r2, #3
 80038a0:	409a      	lsls	r2, r3
 80038a2:	0013      	movs	r3, r2
 80038a4:	43da      	mvns	r2, r3
 80038a6:	697b      	ldr	r3, [r7, #20]
 80038a8:	4013      	ands	r3, r2
 80038aa:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * 2U));
 80038ac:	683b      	ldr	r3, [r7, #0]
 80038ae:	68da      	ldr	r2, [r3, #12]
 80038b0:	693b      	ldr	r3, [r7, #16]
 80038b2:	005b      	lsls	r3, r3, #1
 80038b4:	409a      	lsls	r2, r3
 80038b6:	0013      	movs	r3, r2
 80038b8:	697a      	ldr	r2, [r7, #20]
 80038ba:	4313      	orrs	r3, r2
 80038bc:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	697a      	ldr	r2, [r7, #20]
 80038c2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	685b      	ldr	r3, [r3, #4]
 80038c8:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 80038ca:	2201      	movs	r2, #1
 80038cc:	693b      	ldr	r3, [r7, #16]
 80038ce:	409a      	lsls	r2, r3
 80038d0:	0013      	movs	r3, r2
 80038d2:	43da      	mvns	r2, r3
 80038d4:	697b      	ldr	r3, [r7, #20]
 80038d6:	4013      	ands	r3, r2
 80038d8:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80038da:	683b      	ldr	r3, [r7, #0]
 80038dc:	685b      	ldr	r3, [r3, #4]
 80038de:	091b      	lsrs	r3, r3, #4
 80038e0:	2201      	movs	r2, #1
 80038e2:	401a      	ands	r2, r3
 80038e4:	693b      	ldr	r3, [r7, #16]
 80038e6:	409a      	lsls	r2, r3
 80038e8:	0013      	movs	r3, r2
 80038ea:	697a      	ldr	r2, [r7, #20]
 80038ec:	4313      	orrs	r3, r2
 80038ee:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	697a      	ldr	r2, [r7, #20]
 80038f4:	605a      	str	r2, [r3, #4]
      }

      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 80038f6:	683b      	ldr	r3, [r7, #0]
 80038f8:	685b      	ldr	r3, [r3, #4]
 80038fa:	2b03      	cmp	r3, #3
 80038fc:	d017      	beq.n	800392e <HAL_GPIO_Init+0x172>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	68db      	ldr	r3, [r3, #12]
 8003902:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003904:	693b      	ldr	r3, [r7, #16]
 8003906:	005b      	lsls	r3, r3, #1
 8003908:	2203      	movs	r2, #3
 800390a:	409a      	lsls	r2, r3
 800390c:	0013      	movs	r3, r2
 800390e:	43da      	mvns	r2, r3
 8003910:	697b      	ldr	r3, [r7, #20]
 8003912:	4013      	ands	r3, r2
 8003914:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * 2U));
 8003916:	683b      	ldr	r3, [r7, #0]
 8003918:	689a      	ldr	r2, [r3, #8]
 800391a:	693b      	ldr	r3, [r7, #16]
 800391c:	005b      	lsls	r3, r3, #1
 800391e:	409a      	lsls	r2, r3
 8003920:	0013      	movs	r3, r2
 8003922:	697a      	ldr	r2, [r7, #20]
 8003924:	4313      	orrs	r3, r2
 8003926:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	697a      	ldr	r2, [r7, #20]
 800392c:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800392e:	683b      	ldr	r3, [r7, #0]
 8003930:	685a      	ldr	r2, [r3, #4]
 8003932:	2380      	movs	r3, #128	; 0x80
 8003934:	055b      	lsls	r3, r3, #21
 8003936:	4013      	ands	r3, r2
 8003938:	d100      	bne.n	800393c <HAL_GPIO_Init+0x180>
 800393a:	e092      	b.n	8003a62 <HAL_GPIO_Init+0x2a6>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 800393c:	4a50      	ldr	r2, [pc, #320]	; (8003a80 <HAL_GPIO_Init+0x2c4>)
 800393e:	693b      	ldr	r3, [r7, #16]
 8003940:	089b      	lsrs	r3, r3, #2
 8003942:	3318      	adds	r3, #24
 8003944:	009b      	lsls	r3, r3, #2
 8003946:	589b      	ldr	r3, [r3, r2]
 8003948:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << (8U * (position & 0x03U)));
 800394a:	693b      	ldr	r3, [r7, #16]
 800394c:	2203      	movs	r2, #3
 800394e:	4013      	ands	r3, r2
 8003950:	00db      	lsls	r3, r3, #3
 8003952:	220f      	movs	r2, #15
 8003954:	409a      	lsls	r2, r3
 8003956:	0013      	movs	r3, r2
 8003958:	43da      	mvns	r2, r3
 800395a:	697b      	ldr	r3, [r7, #20]
 800395c:	4013      	ands	r3, r2
 800395e:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U)));
 8003960:	687a      	ldr	r2, [r7, #4]
 8003962:	23a0      	movs	r3, #160	; 0xa0
 8003964:	05db      	lsls	r3, r3, #23
 8003966:	429a      	cmp	r2, r3
 8003968:	d013      	beq.n	8003992 <HAL_GPIO_Init+0x1d6>
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	4a45      	ldr	r2, [pc, #276]	; (8003a84 <HAL_GPIO_Init+0x2c8>)
 800396e:	4293      	cmp	r3, r2
 8003970:	d00d      	beq.n	800398e <HAL_GPIO_Init+0x1d2>
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	4a44      	ldr	r2, [pc, #272]	; (8003a88 <HAL_GPIO_Init+0x2cc>)
 8003976:	4293      	cmp	r3, r2
 8003978:	d007      	beq.n	800398a <HAL_GPIO_Init+0x1ce>
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	4a43      	ldr	r2, [pc, #268]	; (8003a8c <HAL_GPIO_Init+0x2d0>)
 800397e:	4293      	cmp	r3, r2
 8003980:	d101      	bne.n	8003986 <HAL_GPIO_Init+0x1ca>
 8003982:	2305      	movs	r3, #5
 8003984:	e006      	b.n	8003994 <HAL_GPIO_Init+0x1d8>
 8003986:	2306      	movs	r3, #6
 8003988:	e004      	b.n	8003994 <HAL_GPIO_Init+0x1d8>
 800398a:	2302      	movs	r3, #2
 800398c:	e002      	b.n	8003994 <HAL_GPIO_Init+0x1d8>
 800398e:	2301      	movs	r3, #1
 8003990:	e000      	b.n	8003994 <HAL_GPIO_Init+0x1d8>
 8003992:	2300      	movs	r3, #0
 8003994:	693a      	ldr	r2, [r7, #16]
 8003996:	2103      	movs	r1, #3
 8003998:	400a      	ands	r2, r1
 800399a:	00d2      	lsls	r2, r2, #3
 800399c:	4093      	lsls	r3, r2
 800399e:	697a      	ldr	r2, [r7, #20]
 80039a0:	4313      	orrs	r3, r2
 80039a2:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 80039a4:	4936      	ldr	r1, [pc, #216]	; (8003a80 <HAL_GPIO_Init+0x2c4>)
 80039a6:	693b      	ldr	r3, [r7, #16]
 80039a8:	089b      	lsrs	r3, r3, #2
 80039aa:	3318      	adds	r3, #24
 80039ac:	009b      	lsls	r3, r3, #2
 80039ae:	697a      	ldr	r2, [r7, #20]
 80039b0:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        tmp = EXTI->IMR1;
 80039b2:	4a33      	ldr	r2, [pc, #204]	; (8003a80 <HAL_GPIO_Init+0x2c4>)
 80039b4:	2380      	movs	r3, #128	; 0x80
 80039b6:	58d3      	ldr	r3, [r2, r3]
 80039b8:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	43da      	mvns	r2, r3
 80039be:	697b      	ldr	r3, [r7, #20]
 80039c0:	4013      	ands	r3, r2
 80039c2:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80039c4:	683b      	ldr	r3, [r7, #0]
 80039c6:	685a      	ldr	r2, [r3, #4]
 80039c8:	2380      	movs	r3, #128	; 0x80
 80039ca:	025b      	lsls	r3, r3, #9
 80039cc:	4013      	ands	r3, r2
 80039ce:	d003      	beq.n	80039d8 <HAL_GPIO_Init+0x21c>
        {
          tmp |= iocurrent;
 80039d0:	697a      	ldr	r2, [r7, #20]
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	4313      	orrs	r3, r2
 80039d6:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 80039d8:	4929      	ldr	r1, [pc, #164]	; (8003a80 <HAL_GPIO_Init+0x2c4>)
 80039da:	2280      	movs	r2, #128	; 0x80
 80039dc:	697b      	ldr	r3, [r7, #20]
 80039de:	508b      	str	r3, [r1, r2]

        tmp = EXTI->EMR1;
 80039e0:	4a27      	ldr	r2, [pc, #156]	; (8003a80 <HAL_GPIO_Init+0x2c4>)
 80039e2:	2384      	movs	r3, #132	; 0x84
 80039e4:	58d3      	ldr	r3, [r2, r3]
 80039e6:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	43da      	mvns	r2, r3
 80039ec:	697b      	ldr	r3, [r7, #20]
 80039ee:	4013      	ands	r3, r2
 80039f0:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80039f2:	683b      	ldr	r3, [r7, #0]
 80039f4:	685a      	ldr	r2, [r3, #4]
 80039f6:	2380      	movs	r3, #128	; 0x80
 80039f8:	029b      	lsls	r3, r3, #10
 80039fa:	4013      	ands	r3, r2
 80039fc:	d003      	beq.n	8003a06 <HAL_GPIO_Init+0x24a>
        {
          tmp |= iocurrent;
 80039fe:	697a      	ldr	r2, [r7, #20]
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	4313      	orrs	r3, r2
 8003a04:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 8003a06:	491e      	ldr	r1, [pc, #120]	; (8003a80 <HAL_GPIO_Init+0x2c4>)
 8003a08:	2284      	movs	r2, #132	; 0x84
 8003a0a:	697b      	ldr	r3, [r7, #20]
 8003a0c:	508b      	str	r3, [r1, r2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8003a0e:	4b1c      	ldr	r3, [pc, #112]	; (8003a80 <HAL_GPIO_Init+0x2c4>)
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	43da      	mvns	r2, r3
 8003a18:	697b      	ldr	r3, [r7, #20]
 8003a1a:	4013      	ands	r3, r2
 8003a1c:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003a1e:	683b      	ldr	r3, [r7, #0]
 8003a20:	685a      	ldr	r2, [r3, #4]
 8003a22:	2380      	movs	r3, #128	; 0x80
 8003a24:	035b      	lsls	r3, r3, #13
 8003a26:	4013      	ands	r3, r2
 8003a28:	d003      	beq.n	8003a32 <HAL_GPIO_Init+0x276>
        {
          tmp |= iocurrent;
 8003a2a:	697a      	ldr	r2, [r7, #20]
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	4313      	orrs	r3, r2
 8003a30:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 8003a32:	4b13      	ldr	r3, [pc, #76]	; (8003a80 <HAL_GPIO_Init+0x2c4>)
 8003a34:	697a      	ldr	r2, [r7, #20]
 8003a36:	601a      	str	r2, [r3, #0]

        tmp = EXTI->FTSR1;
 8003a38:	4b11      	ldr	r3, [pc, #68]	; (8003a80 <HAL_GPIO_Init+0x2c4>)
 8003a3a:	685b      	ldr	r3, [r3, #4]
 8003a3c:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	43da      	mvns	r2, r3
 8003a42:	697b      	ldr	r3, [r7, #20]
 8003a44:	4013      	ands	r3, r2
 8003a46:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003a48:	683b      	ldr	r3, [r7, #0]
 8003a4a:	685a      	ldr	r2, [r3, #4]
 8003a4c:	2380      	movs	r3, #128	; 0x80
 8003a4e:	039b      	lsls	r3, r3, #14
 8003a50:	4013      	ands	r3, r2
 8003a52:	d003      	beq.n	8003a5c <HAL_GPIO_Init+0x2a0>
        {
          tmp |= iocurrent;
 8003a54:	697a      	ldr	r2, [r7, #20]
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	4313      	orrs	r3, r2
 8003a5a:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 8003a5c:	4b08      	ldr	r3, [pc, #32]	; (8003a80 <HAL_GPIO_Init+0x2c4>)
 8003a5e:	697a      	ldr	r2, [r7, #20]
 8003a60:	605a      	str	r2, [r3, #4]
      }
    }

    position++;
 8003a62:	693b      	ldr	r3, [r7, #16]
 8003a64:	3301      	adds	r3, #1
 8003a66:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8003a68:	683b      	ldr	r3, [r7, #0]
 8003a6a:	681a      	ldr	r2, [r3, #0]
 8003a6c:	693b      	ldr	r3, [r7, #16]
 8003a6e:	40da      	lsrs	r2, r3
 8003a70:	1e13      	subs	r3, r2, #0
 8003a72:	d000      	beq.n	8003a76 <HAL_GPIO_Init+0x2ba>
 8003a74:	e6aa      	b.n	80037cc <HAL_GPIO_Init+0x10>
  }
}
 8003a76:	46c0      	nop			; (mov r8, r8)
 8003a78:	46c0      	nop			; (mov r8, r8)
 8003a7a:	46bd      	mov	sp, r7
 8003a7c:	b006      	add	sp, #24
 8003a7e:	bd80      	pop	{r7, pc}
 8003a80:	40021800 	.word	0x40021800
 8003a84:	50000400 	.word	0x50000400
 8003a88:	50000800 	.word	0x50000800
 8003a8c:	50001400 	.word	0x50001400

08003a90 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8003a90:	b580      	push	{r7, lr}
 8003a92:	b086      	sub	sp, #24
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	6078      	str	r0, [r7, #4]
 8003a98:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 8003a9a:	2300      	movs	r3, #0
 8003a9c:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0U)
 8003a9e:	e0b4      	b.n	8003c0a <HAL_GPIO_DeInit+0x17a>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1UL << position);
 8003aa0:	2201      	movs	r2, #1
 8003aa2:	697b      	ldr	r3, [r7, #20]
 8003aa4:	409a      	lsls	r2, r3
 8003aa6:	683b      	ldr	r3, [r7, #0]
 8003aa8:	4013      	ands	r3, r2
 8003aaa:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0U)
 8003aac:	693b      	ldr	r3, [r7, #16]
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d100      	bne.n	8003ab4 <HAL_GPIO_DeInit+0x24>
 8003ab2:	e0a7      	b.n	8003c04 <HAL_GPIO_DeInit+0x174>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */
      tmp = EXTI->EXTICR[position >> 2U];
 8003ab4:	4a5a      	ldr	r2, [pc, #360]	; (8003c20 <HAL_GPIO_DeInit+0x190>)
 8003ab6:	697b      	ldr	r3, [r7, #20]
 8003ab8:	089b      	lsrs	r3, r3, #2
 8003aba:	3318      	adds	r3, #24
 8003abc:	009b      	lsls	r3, r3, #2
 8003abe:	589b      	ldr	r3, [r3, r2]
 8003ac0:	60fb      	str	r3, [r7, #12]
      tmp &= ((0x0FUL) << (8U * (position & 0x03U)));
 8003ac2:	697b      	ldr	r3, [r7, #20]
 8003ac4:	2203      	movs	r2, #3
 8003ac6:	4013      	ands	r3, r2
 8003ac8:	00db      	lsls	r3, r3, #3
 8003aca:	220f      	movs	r2, #15
 8003acc:	409a      	lsls	r2, r3
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	4013      	ands	r3, r2
 8003ad2:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U))))
 8003ad4:	687a      	ldr	r2, [r7, #4]
 8003ad6:	23a0      	movs	r3, #160	; 0xa0
 8003ad8:	05db      	lsls	r3, r3, #23
 8003ada:	429a      	cmp	r2, r3
 8003adc:	d013      	beq.n	8003b06 <HAL_GPIO_DeInit+0x76>
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	4a50      	ldr	r2, [pc, #320]	; (8003c24 <HAL_GPIO_DeInit+0x194>)
 8003ae2:	4293      	cmp	r3, r2
 8003ae4:	d00d      	beq.n	8003b02 <HAL_GPIO_DeInit+0x72>
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	4a4f      	ldr	r2, [pc, #316]	; (8003c28 <HAL_GPIO_DeInit+0x198>)
 8003aea:	4293      	cmp	r3, r2
 8003aec:	d007      	beq.n	8003afe <HAL_GPIO_DeInit+0x6e>
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	4a4e      	ldr	r2, [pc, #312]	; (8003c2c <HAL_GPIO_DeInit+0x19c>)
 8003af2:	4293      	cmp	r3, r2
 8003af4:	d101      	bne.n	8003afa <HAL_GPIO_DeInit+0x6a>
 8003af6:	2305      	movs	r3, #5
 8003af8:	e006      	b.n	8003b08 <HAL_GPIO_DeInit+0x78>
 8003afa:	2306      	movs	r3, #6
 8003afc:	e004      	b.n	8003b08 <HAL_GPIO_DeInit+0x78>
 8003afe:	2302      	movs	r3, #2
 8003b00:	e002      	b.n	8003b08 <HAL_GPIO_DeInit+0x78>
 8003b02:	2301      	movs	r3, #1
 8003b04:	e000      	b.n	8003b08 <HAL_GPIO_DeInit+0x78>
 8003b06:	2300      	movs	r3, #0
 8003b08:	697a      	ldr	r2, [r7, #20]
 8003b0a:	2103      	movs	r1, #3
 8003b0c:	400a      	ands	r2, r1
 8003b0e:	00d2      	lsls	r2, r2, #3
 8003b10:	4093      	lsls	r3, r2
 8003b12:	68fa      	ldr	r2, [r7, #12]
 8003b14:	429a      	cmp	r2, r3
 8003b16:	d136      	bne.n	8003b86 <HAL_GPIO_DeInit+0xf6>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8003b18:	4a41      	ldr	r2, [pc, #260]	; (8003c20 <HAL_GPIO_DeInit+0x190>)
 8003b1a:	2380      	movs	r3, #128	; 0x80
 8003b1c:	58d3      	ldr	r3, [r2, r3]
 8003b1e:	693a      	ldr	r2, [r7, #16]
 8003b20:	43d2      	mvns	r2, r2
 8003b22:	493f      	ldr	r1, [pc, #252]	; (8003c20 <HAL_GPIO_DeInit+0x190>)
 8003b24:	4013      	ands	r3, r2
 8003b26:	2280      	movs	r2, #128	; 0x80
 8003b28:	508b      	str	r3, [r1, r2]
        EXTI->EMR1 &= ~(iocurrent);
 8003b2a:	4a3d      	ldr	r2, [pc, #244]	; (8003c20 <HAL_GPIO_DeInit+0x190>)
 8003b2c:	2384      	movs	r3, #132	; 0x84
 8003b2e:	58d3      	ldr	r3, [r2, r3]
 8003b30:	693a      	ldr	r2, [r7, #16]
 8003b32:	43d2      	mvns	r2, r2
 8003b34:	493a      	ldr	r1, [pc, #232]	; (8003c20 <HAL_GPIO_DeInit+0x190>)
 8003b36:	4013      	ands	r3, r2
 8003b38:	2284      	movs	r2, #132	; 0x84
 8003b3a:	508b      	str	r3, [r1, r2]

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 8003b3c:	4b38      	ldr	r3, [pc, #224]	; (8003c20 <HAL_GPIO_DeInit+0x190>)
 8003b3e:	681a      	ldr	r2, [r3, #0]
 8003b40:	693b      	ldr	r3, [r7, #16]
 8003b42:	43d9      	mvns	r1, r3
 8003b44:	4b36      	ldr	r3, [pc, #216]	; (8003c20 <HAL_GPIO_DeInit+0x190>)
 8003b46:	400a      	ands	r2, r1
 8003b48:	601a      	str	r2, [r3, #0]
        EXTI->FTSR1 &= ~(iocurrent);
 8003b4a:	4b35      	ldr	r3, [pc, #212]	; (8003c20 <HAL_GPIO_DeInit+0x190>)
 8003b4c:	685a      	ldr	r2, [r3, #4]
 8003b4e:	693b      	ldr	r3, [r7, #16]
 8003b50:	43d9      	mvns	r1, r3
 8003b52:	4b33      	ldr	r3, [pc, #204]	; (8003c20 <HAL_GPIO_DeInit+0x190>)
 8003b54:	400a      	ands	r2, r1
 8003b56:	605a      	str	r2, [r3, #4]

        tmp = (0x0FUL) << (8U * (position & 0x03U));
 8003b58:	697b      	ldr	r3, [r7, #20]
 8003b5a:	2203      	movs	r2, #3
 8003b5c:	4013      	ands	r3, r2
 8003b5e:	00db      	lsls	r3, r3, #3
 8003b60:	220f      	movs	r2, #15
 8003b62:	409a      	lsls	r2, r3
 8003b64:	0013      	movs	r3, r2
 8003b66:	60fb      	str	r3, [r7, #12]
        EXTI->EXTICR[position >> 2U] &= ~tmp;
 8003b68:	4a2d      	ldr	r2, [pc, #180]	; (8003c20 <HAL_GPIO_DeInit+0x190>)
 8003b6a:	697b      	ldr	r3, [r7, #20]
 8003b6c:	089b      	lsrs	r3, r3, #2
 8003b6e:	3318      	adds	r3, #24
 8003b70:	009b      	lsls	r3, r3, #2
 8003b72:	589a      	ldr	r2, [r3, r2]
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	43d9      	mvns	r1, r3
 8003b78:	4829      	ldr	r0, [pc, #164]	; (8003c20 <HAL_GPIO_DeInit+0x190>)
 8003b7a:	697b      	ldr	r3, [r7, #20]
 8003b7c:	089b      	lsrs	r3, r3, #2
 8003b7e:	400a      	ands	r2, r1
 8003b80:	3318      	adds	r3, #24
 8003b82:	009b      	lsls	r3, r3, #2
 8003b84:	501a      	str	r2, [r3, r0]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681a      	ldr	r2, [r3, #0]
 8003b8a:	697b      	ldr	r3, [r7, #20]
 8003b8c:	005b      	lsls	r3, r3, #1
 8003b8e:	2103      	movs	r1, #3
 8003b90:	4099      	lsls	r1, r3
 8003b92:	000b      	movs	r3, r1
 8003b94:	431a      	orrs	r2, r3
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0x0FUL << ((position & 0x07U) * 4U)) ;
 8003b9a:	697b      	ldr	r3, [r7, #20]
 8003b9c:	08da      	lsrs	r2, r3, #3
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	3208      	adds	r2, #8
 8003ba2:	0092      	lsls	r2, r2, #2
 8003ba4:	58d3      	ldr	r3, [r2, r3]
 8003ba6:	697a      	ldr	r2, [r7, #20]
 8003ba8:	2107      	movs	r1, #7
 8003baa:	400a      	ands	r2, r1
 8003bac:	0092      	lsls	r2, r2, #2
 8003bae:	210f      	movs	r1, #15
 8003bb0:	4091      	lsls	r1, r2
 8003bb2:	000a      	movs	r2, r1
 8003bb4:	43d1      	mvns	r1, r2
 8003bb6:	697a      	ldr	r2, [r7, #20]
 8003bb8:	08d2      	lsrs	r2, r2, #3
 8003bba:	4019      	ands	r1, r3
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	3208      	adds	r2, #8
 8003bc0:	0092      	lsls	r2, r2, #2
 8003bc2:	50d1      	str	r1, [r2, r3]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	689b      	ldr	r3, [r3, #8]
 8003bc8:	697a      	ldr	r2, [r7, #20]
 8003bca:	0052      	lsls	r2, r2, #1
 8003bcc:	2103      	movs	r1, #3
 8003bce:	4091      	lsls	r1, r2
 8003bd0:	000a      	movs	r2, r1
 8003bd2:	43d2      	mvns	r2, r2
 8003bd4:	401a      	ands	r2, r3
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position);
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	685b      	ldr	r3, [r3, #4]
 8003bde:	2101      	movs	r1, #1
 8003be0:	697a      	ldr	r2, [r7, #20]
 8003be2:	4091      	lsls	r1, r2
 8003be4:	000a      	movs	r2, r1
 8003be6:	43d2      	mvns	r2, r2
 8003be8:	401a      	ands	r2, r3
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	68db      	ldr	r3, [r3, #12]
 8003bf2:	697a      	ldr	r2, [r7, #20]
 8003bf4:	0052      	lsls	r2, r2, #1
 8003bf6:	2103      	movs	r1, #3
 8003bf8:	4091      	lsls	r1, r2
 8003bfa:	000a      	movs	r2, r1
 8003bfc:	43d2      	mvns	r2, r2
 8003bfe:	401a      	ands	r2, r3
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	60da      	str	r2, [r3, #12]
    }

    position++;
 8003c04:	697b      	ldr	r3, [r7, #20]
 8003c06:	3301      	adds	r3, #1
 8003c08:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0U)
 8003c0a:	683a      	ldr	r2, [r7, #0]
 8003c0c:	697b      	ldr	r3, [r7, #20]
 8003c0e:	40da      	lsrs	r2, r3
 8003c10:	1e13      	subs	r3, r2, #0
 8003c12:	d000      	beq.n	8003c16 <HAL_GPIO_DeInit+0x186>
 8003c14:	e744      	b.n	8003aa0 <HAL_GPIO_DeInit+0x10>
  }
}
 8003c16:	46c0      	nop			; (mov r8, r8)
 8003c18:	46c0      	nop			; (mov r8, r8)
 8003c1a:	46bd      	mov	sp, r7
 8003c1c:	b006      	add	sp, #24
 8003c1e:	bd80      	pop	{r7, pc}
 8003c20:	40021800 	.word	0x40021800
 8003c24:	50000400 	.word	0x50000400
 8003c28:	50000800 	.word	0x50000800
 8003c2c:	50001400 	.word	0x50001400

08003c30 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(const GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003c30:	b580      	push	{r7, lr}
 8003c32:	b084      	sub	sp, #16
 8003c34:	af00      	add	r7, sp, #0
 8003c36:	6078      	str	r0, [r7, #4]
 8003c38:	000a      	movs	r2, r1
 8003c3a:	1cbb      	adds	r3, r7, #2
 8003c3c:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0U)
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	691b      	ldr	r3, [r3, #16]
 8003c42:	1cba      	adds	r2, r7, #2
 8003c44:	8812      	ldrh	r2, [r2, #0]
 8003c46:	4013      	ands	r3, r2
 8003c48:	d004      	beq.n	8003c54 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8003c4a:	230f      	movs	r3, #15
 8003c4c:	18fb      	adds	r3, r7, r3
 8003c4e:	2201      	movs	r2, #1
 8003c50:	701a      	strb	r2, [r3, #0]
 8003c52:	e003      	b.n	8003c5c <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003c54:	230f      	movs	r3, #15
 8003c56:	18fb      	adds	r3, r7, r3
 8003c58:	2200      	movs	r2, #0
 8003c5a:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8003c5c:	230f      	movs	r3, #15
 8003c5e:	18fb      	adds	r3, r7, r3
 8003c60:	781b      	ldrb	r3, [r3, #0]
}
 8003c62:	0018      	movs	r0, r3
 8003c64:	46bd      	mov	sp, r7
 8003c66:	b004      	add	sp, #16
 8003c68:	bd80      	pop	{r7, pc}

08003c6a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003c6a:	b580      	push	{r7, lr}
 8003c6c:	b082      	sub	sp, #8
 8003c6e:	af00      	add	r7, sp, #0
 8003c70:	6078      	str	r0, [r7, #4]
 8003c72:	0008      	movs	r0, r1
 8003c74:	0011      	movs	r1, r2
 8003c76:	1cbb      	adds	r3, r7, #2
 8003c78:	1c02      	adds	r2, r0, #0
 8003c7a:	801a      	strh	r2, [r3, #0]
 8003c7c:	1c7b      	adds	r3, r7, #1
 8003c7e:	1c0a      	adds	r2, r1, #0
 8003c80:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003c82:	1c7b      	adds	r3, r7, #1
 8003c84:	781b      	ldrb	r3, [r3, #0]
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d004      	beq.n	8003c94 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003c8a:	1cbb      	adds	r3, r7, #2
 8003c8c:	881a      	ldrh	r2, [r3, #0]
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003c92:	e003      	b.n	8003c9c <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003c94:	1cbb      	adds	r3, r7, #2
 8003c96:	881a      	ldrh	r2, [r3, #0]
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003c9c:	46c0      	nop			; (mov r8, r8)
 8003c9e:	46bd      	mov	sp, r7
 8003ca0:	b002      	add	sp, #8
 8003ca2:	bd80      	pop	{r7, pc}

08003ca4 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..I) to select the GPIO peripheral for STM32C0 family
  * @param  GPIO_Pin: specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003ca4:	b580      	push	{r7, lr}
 8003ca6:	b084      	sub	sp, #16
 8003ca8:	af00      	add	r7, sp, #0
 8003caa:	6078      	str	r0, [r7, #4]
 8003cac:	000a      	movs	r2, r1
 8003cae:	1cbb      	adds	r3, r7, #2
 8003cb0:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	695b      	ldr	r3, [r3, #20]
 8003cb6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003cb8:	1cbb      	adds	r3, r7, #2
 8003cba:	881b      	ldrh	r3, [r3, #0]
 8003cbc:	68fa      	ldr	r2, [r7, #12]
 8003cbe:	4013      	ands	r3, r2
 8003cc0:	041a      	lsls	r2, r3, #16
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	43db      	mvns	r3, r3
 8003cc6:	1cb9      	adds	r1, r7, #2
 8003cc8:	8809      	ldrh	r1, [r1, #0]
 8003cca:	400b      	ands	r3, r1
 8003ccc:	431a      	orrs	r2, r3
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	619a      	str	r2, [r3, #24]
}
 8003cd2:	46c0      	nop			; (mov r8, r8)
 8003cd4:	46bd      	mov	sp, r7
 8003cd6:	b004      	add	sp, #16
 8003cd8:	bd80      	pop	{r7, pc}
	...

08003cdc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003cdc:	b580      	push	{r7, lr}
 8003cde:	b082      	sub	sp, #8
 8003ce0:	af00      	add	r7, sp, #0
 8003ce2:	0002      	movs	r2, r0
 8003ce4:	1dbb      	adds	r3, r7, #6
 8003ce6:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0U)
 8003ce8:	4b10      	ldr	r3, [pc, #64]	; (8003d2c <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8003cea:	68db      	ldr	r3, [r3, #12]
 8003cec:	1dba      	adds	r2, r7, #6
 8003cee:	8812      	ldrh	r2, [r2, #0]
 8003cf0:	4013      	ands	r3, r2
 8003cf2:	d008      	beq.n	8003d06 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 8003cf4:	4b0d      	ldr	r3, [pc, #52]	; (8003d2c <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8003cf6:	1dba      	adds	r2, r7, #6
 8003cf8:	8812      	ldrh	r2, [r2, #0]
 8003cfa:	60da      	str	r2, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 8003cfc:	1dbb      	adds	r3, r7, #6
 8003cfe:	881b      	ldrh	r3, [r3, #0]
 8003d00:	0018      	movs	r0, r3
 8003d02:	f7fe f91d 	bl	8001f40 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0U)
 8003d06:	4b09      	ldr	r3, [pc, #36]	; (8003d2c <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8003d08:	691b      	ldr	r3, [r3, #16]
 8003d0a:	1dba      	adds	r2, r7, #6
 8003d0c:	8812      	ldrh	r2, [r2, #0]
 8003d0e:	4013      	ands	r3, r2
 8003d10:	d008      	beq.n	8003d24 <HAL_GPIO_EXTI_IRQHandler+0x48>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 8003d12:	4b06      	ldr	r3, [pc, #24]	; (8003d2c <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8003d14:	1dba      	adds	r2, r7, #6
 8003d16:	8812      	ldrh	r2, [r2, #0]
 8003d18:	611a      	str	r2, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 8003d1a:	1dbb      	adds	r3, r7, #6
 8003d1c:	881b      	ldrh	r3, [r3, #0]
 8003d1e:	0018      	movs	r0, r3
 8003d20:	f7fe f96a 	bl	8001ff8 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 8003d24:	46c0      	nop			; (mov r8, r8)
 8003d26:	46bd      	mov	sp, r7
 8003d28:	b002      	add	sp, #8
 8003d2a:	bd80      	pop	{r7, pc}
 8003d2c:	40021800 	.word	0x40021800

08003d30 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003d30:	b580      	push	{r7, lr}
 8003d32:	b086      	sub	sp, #24
 8003d34:	af00      	add	r7, sp, #0
 8003d36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d101      	bne.n	8003d42 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003d3e:	2301      	movs	r3, #1
 8003d40:	e1d0      	b.n	80040e4 <HAL_RCC_OscConfig+0x3b4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	2201      	movs	r2, #1
 8003d48:	4013      	ands	r3, r2
 8003d4a:	d100      	bne.n	8003d4e <HAL_RCC_OscConfig+0x1e>
 8003d4c:	e069      	b.n	8003e22 <HAL_RCC_OscConfig+0xf2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003d4e:	4bc8      	ldr	r3, [pc, #800]	; (8004070 <HAL_RCC_OscConfig+0x340>)
 8003d50:	689b      	ldr	r3, [r3, #8]
 8003d52:	2238      	movs	r2, #56	; 0x38
 8003d54:	4013      	ands	r3, r2
 8003d56:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock in these cases it is not allowed to be disabled */
    if (temp_sysclksrc == RCC_CFGR_SWS_HSE)
 8003d58:	697b      	ldr	r3, [r7, #20]
 8003d5a:	2b08      	cmp	r3, #8
 8003d5c:	d105      	bne.n	8003d6a <HAL_RCC_OscConfig+0x3a>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	685b      	ldr	r3, [r3, #4]
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d15d      	bne.n	8003e22 <HAL_RCC_OscConfig+0xf2>
      {
        return HAL_ERROR;
 8003d66:	2301      	movs	r3, #1
 8003d68:	e1bc      	b.n	80040e4 <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	685a      	ldr	r2, [r3, #4]
 8003d6e:	2380      	movs	r3, #128	; 0x80
 8003d70:	025b      	lsls	r3, r3, #9
 8003d72:	429a      	cmp	r2, r3
 8003d74:	d107      	bne.n	8003d86 <HAL_RCC_OscConfig+0x56>
 8003d76:	4bbe      	ldr	r3, [pc, #760]	; (8004070 <HAL_RCC_OscConfig+0x340>)
 8003d78:	681a      	ldr	r2, [r3, #0]
 8003d7a:	4bbd      	ldr	r3, [pc, #756]	; (8004070 <HAL_RCC_OscConfig+0x340>)
 8003d7c:	2180      	movs	r1, #128	; 0x80
 8003d7e:	0249      	lsls	r1, r1, #9
 8003d80:	430a      	orrs	r2, r1
 8003d82:	601a      	str	r2, [r3, #0]
 8003d84:	e020      	b.n	8003dc8 <HAL_RCC_OscConfig+0x98>
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	685a      	ldr	r2, [r3, #4]
 8003d8a:	23a0      	movs	r3, #160	; 0xa0
 8003d8c:	02db      	lsls	r3, r3, #11
 8003d8e:	429a      	cmp	r2, r3
 8003d90:	d10e      	bne.n	8003db0 <HAL_RCC_OscConfig+0x80>
 8003d92:	4bb7      	ldr	r3, [pc, #732]	; (8004070 <HAL_RCC_OscConfig+0x340>)
 8003d94:	681a      	ldr	r2, [r3, #0]
 8003d96:	4bb6      	ldr	r3, [pc, #728]	; (8004070 <HAL_RCC_OscConfig+0x340>)
 8003d98:	2180      	movs	r1, #128	; 0x80
 8003d9a:	02c9      	lsls	r1, r1, #11
 8003d9c:	430a      	orrs	r2, r1
 8003d9e:	601a      	str	r2, [r3, #0]
 8003da0:	4bb3      	ldr	r3, [pc, #716]	; (8004070 <HAL_RCC_OscConfig+0x340>)
 8003da2:	681a      	ldr	r2, [r3, #0]
 8003da4:	4bb2      	ldr	r3, [pc, #712]	; (8004070 <HAL_RCC_OscConfig+0x340>)
 8003da6:	2180      	movs	r1, #128	; 0x80
 8003da8:	0249      	lsls	r1, r1, #9
 8003daa:	430a      	orrs	r2, r1
 8003dac:	601a      	str	r2, [r3, #0]
 8003dae:	e00b      	b.n	8003dc8 <HAL_RCC_OscConfig+0x98>
 8003db0:	4baf      	ldr	r3, [pc, #700]	; (8004070 <HAL_RCC_OscConfig+0x340>)
 8003db2:	681a      	ldr	r2, [r3, #0]
 8003db4:	4bae      	ldr	r3, [pc, #696]	; (8004070 <HAL_RCC_OscConfig+0x340>)
 8003db6:	49af      	ldr	r1, [pc, #700]	; (8004074 <HAL_RCC_OscConfig+0x344>)
 8003db8:	400a      	ands	r2, r1
 8003dba:	601a      	str	r2, [r3, #0]
 8003dbc:	4bac      	ldr	r3, [pc, #688]	; (8004070 <HAL_RCC_OscConfig+0x340>)
 8003dbe:	681a      	ldr	r2, [r3, #0]
 8003dc0:	4bab      	ldr	r3, [pc, #684]	; (8004070 <HAL_RCC_OscConfig+0x340>)
 8003dc2:	49ad      	ldr	r1, [pc, #692]	; (8004078 <HAL_RCC_OscConfig+0x348>)
 8003dc4:	400a      	ands	r2, r1
 8003dc6:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	685b      	ldr	r3, [r3, #4]
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d014      	beq.n	8003dfa <HAL_RCC_OscConfig+0xca>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003dd0:	f7ff fba6 	bl	8003520 <HAL_GetTick>
 8003dd4:	0003      	movs	r3, r0
 8003dd6:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003dd8:	e008      	b.n	8003dec <HAL_RCC_OscConfig+0xbc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8003dda:	f7ff fba1 	bl	8003520 <HAL_GetTick>
 8003dde:	0002      	movs	r2, r0
 8003de0:	693b      	ldr	r3, [r7, #16]
 8003de2:	1ad3      	subs	r3, r2, r3
 8003de4:	2b64      	cmp	r3, #100	; 0x64
 8003de6:	d901      	bls.n	8003dec <HAL_RCC_OscConfig+0xbc>
          {
            return HAL_TIMEOUT;
 8003de8:	2303      	movs	r3, #3
 8003dea:	e17b      	b.n	80040e4 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003dec:	4ba0      	ldr	r3, [pc, #640]	; (8004070 <HAL_RCC_OscConfig+0x340>)
 8003dee:	681a      	ldr	r2, [r3, #0]
 8003df0:	2380      	movs	r3, #128	; 0x80
 8003df2:	029b      	lsls	r3, r3, #10
 8003df4:	4013      	ands	r3, r2
 8003df6:	d0f0      	beq.n	8003dda <HAL_RCC_OscConfig+0xaa>
 8003df8:	e013      	b.n	8003e22 <HAL_RCC_OscConfig+0xf2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003dfa:	f7ff fb91 	bl	8003520 <HAL_GetTick>
 8003dfe:	0003      	movs	r3, r0
 8003e00:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003e02:	e008      	b.n	8003e16 <HAL_RCC_OscConfig+0xe6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8003e04:	f7ff fb8c 	bl	8003520 <HAL_GetTick>
 8003e08:	0002      	movs	r2, r0
 8003e0a:	693b      	ldr	r3, [r7, #16]
 8003e0c:	1ad3      	subs	r3, r2, r3
 8003e0e:	2b64      	cmp	r3, #100	; 0x64
 8003e10:	d901      	bls.n	8003e16 <HAL_RCC_OscConfig+0xe6>
          {
            return HAL_TIMEOUT;
 8003e12:	2303      	movs	r3, #3
 8003e14:	e166      	b.n	80040e4 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003e16:	4b96      	ldr	r3, [pc, #600]	; (8004070 <HAL_RCC_OscConfig+0x340>)
 8003e18:	681a      	ldr	r2, [r3, #0]
 8003e1a:	2380      	movs	r3, #128	; 0x80
 8003e1c:	029b      	lsls	r3, r3, #10
 8003e1e:	4013      	ands	r3, r2
 8003e20:	d1f0      	bne.n	8003e04 <HAL_RCC_OscConfig+0xd4>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	2202      	movs	r2, #2
 8003e28:	4013      	ands	r3, r2
 8003e2a:	d100      	bne.n	8003e2e <HAL_RCC_OscConfig+0xfe>
 8003e2c:	e086      	b.n	8003f3c <HAL_RCC_OscConfig+0x20c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI48 is used as system clock  */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003e2e:	4b90      	ldr	r3, [pc, #576]	; (8004070 <HAL_RCC_OscConfig+0x340>)
 8003e30:	689b      	ldr	r3, [r3, #8]
 8003e32:	2238      	movs	r2, #56	; 0x38
 8003e34:	4013      	ands	r3, r2
 8003e36:	617b      	str	r3, [r7, #20]

    if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 8003e38:	697b      	ldr	r3, [r7, #20]
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d12f      	bne.n	8003e9e <HAL_RCC_OscConfig+0x16e>
    {
      /* When HSI is used as system clock it can not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	68db      	ldr	r3, [r3, #12]
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d101      	bne.n	8003e4a <HAL_RCC_OscConfig+0x11a>
      {
        return HAL_ERROR;
 8003e46:	2301      	movs	r3, #1
 8003e48:	e14c      	b.n	80040e4 <HAL_RCC_OscConfig+0x3b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e4a:	4b89      	ldr	r3, [pc, #548]	; (8004070 <HAL_RCC_OscConfig+0x340>)
 8003e4c:	685b      	ldr	r3, [r3, #4]
 8003e4e:	4a8b      	ldr	r2, [pc, #556]	; (800407c <HAL_RCC_OscConfig+0x34c>)
 8003e50:	4013      	ands	r3, r2
 8003e52:	0019      	movs	r1, r3
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	695b      	ldr	r3, [r3, #20]
 8003e58:	021a      	lsls	r2, r3, #8
 8003e5a:	4b85      	ldr	r3, [pc, #532]	; (8004070 <HAL_RCC_OscConfig+0x340>)
 8003e5c:	430a      	orrs	r2, r1
 8003e5e:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 8003e60:	697b      	ldr	r3, [r7, #20]
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d112      	bne.n	8003e8c <HAL_RCC_OscConfig+0x15c>
        {
          /* Adjust the HSI48 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8003e66:	4b82      	ldr	r3, [pc, #520]	; (8004070 <HAL_RCC_OscConfig+0x340>)
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	4a85      	ldr	r2, [pc, #532]	; (8004080 <HAL_RCC_OscConfig+0x350>)
 8003e6c:	4013      	ands	r3, r2
 8003e6e:	0019      	movs	r1, r3
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	691a      	ldr	r2, [r3, #16]
 8003e74:	4b7e      	ldr	r3, [pc, #504]	; (8004070 <HAL_RCC_OscConfig+0x340>)
 8003e76:	430a      	orrs	r2, r1
 8003e78:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8003e7a:	4b7d      	ldr	r3, [pc, #500]	; (8004070 <HAL_RCC_OscConfig+0x340>)
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	0adb      	lsrs	r3, r3, #11
 8003e80:	2207      	movs	r2, #7
 8003e82:	4013      	ands	r3, r2
 8003e84:	4a7f      	ldr	r2, [pc, #508]	; (8004084 <HAL_RCC_OscConfig+0x354>)
 8003e86:	40da      	lsrs	r2, r3
 8003e88:	4b7f      	ldr	r3, [pc, #508]	; (8004088 <HAL_RCC_OscConfig+0x358>)
 8003e8a:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003e8c:	4b7f      	ldr	r3, [pc, #508]	; (800408c <HAL_RCC_OscConfig+0x35c>)
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	0018      	movs	r0, r3
 8003e92:	f7ff fae9 	bl	8003468 <HAL_InitTick>
 8003e96:	1e03      	subs	r3, r0, #0
 8003e98:	d050      	beq.n	8003f3c <HAL_RCC_OscConfig+0x20c>
        {
          return HAL_ERROR;
 8003e9a:	2301      	movs	r3, #1
 8003e9c:	e122      	b.n	80040e4 <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	68db      	ldr	r3, [r3, #12]
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d030      	beq.n	8003f08 <HAL_RCC_OscConfig+0x1d8>
      {
        /* Configure the HSI48 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8003ea6:	4b72      	ldr	r3, [pc, #456]	; (8004070 <HAL_RCC_OscConfig+0x340>)
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	4a75      	ldr	r2, [pc, #468]	; (8004080 <HAL_RCC_OscConfig+0x350>)
 8003eac:	4013      	ands	r3, r2
 8003eae:	0019      	movs	r1, r3
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	691a      	ldr	r2, [r3, #16]
 8003eb4:	4b6e      	ldr	r3, [pc, #440]	; (8004070 <HAL_RCC_OscConfig+0x340>)
 8003eb6:	430a      	orrs	r2, r1
 8003eb8:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI_ENABLE();
 8003eba:	4b6d      	ldr	r3, [pc, #436]	; (8004070 <HAL_RCC_OscConfig+0x340>)
 8003ebc:	681a      	ldr	r2, [r3, #0]
 8003ebe:	4b6c      	ldr	r3, [pc, #432]	; (8004070 <HAL_RCC_OscConfig+0x340>)
 8003ec0:	2180      	movs	r1, #128	; 0x80
 8003ec2:	0049      	lsls	r1, r1, #1
 8003ec4:	430a      	orrs	r2, r1
 8003ec6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ec8:	f7ff fb2a 	bl	8003520 <HAL_GetTick>
 8003ecc:	0003      	movs	r3, r0
 8003ece:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003ed0:	e008      	b.n	8003ee4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8003ed2:	f7ff fb25 	bl	8003520 <HAL_GetTick>
 8003ed6:	0002      	movs	r2, r0
 8003ed8:	693b      	ldr	r3, [r7, #16]
 8003eda:	1ad3      	subs	r3, r2, r3
 8003edc:	2b02      	cmp	r3, #2
 8003ede:	d901      	bls.n	8003ee4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003ee0:	2303      	movs	r3, #3
 8003ee2:	e0ff      	b.n	80040e4 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003ee4:	4b62      	ldr	r3, [pc, #392]	; (8004070 <HAL_RCC_OscConfig+0x340>)
 8003ee6:	681a      	ldr	r2, [r3, #0]
 8003ee8:	2380      	movs	r3, #128	; 0x80
 8003eea:	00db      	lsls	r3, r3, #3
 8003eec:	4013      	ands	r3, r2
 8003eee:	d0f0      	beq.n	8003ed2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ef0:	4b5f      	ldr	r3, [pc, #380]	; (8004070 <HAL_RCC_OscConfig+0x340>)
 8003ef2:	685b      	ldr	r3, [r3, #4]
 8003ef4:	4a61      	ldr	r2, [pc, #388]	; (800407c <HAL_RCC_OscConfig+0x34c>)
 8003ef6:	4013      	ands	r3, r2
 8003ef8:	0019      	movs	r1, r3
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	695b      	ldr	r3, [r3, #20]
 8003efe:	021a      	lsls	r2, r3, #8
 8003f00:	4b5b      	ldr	r3, [pc, #364]	; (8004070 <HAL_RCC_OscConfig+0x340>)
 8003f02:	430a      	orrs	r2, r1
 8003f04:	605a      	str	r2, [r3, #4]
 8003f06:	e019      	b.n	8003f3c <HAL_RCC_OscConfig+0x20c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI_DISABLE();
 8003f08:	4b59      	ldr	r3, [pc, #356]	; (8004070 <HAL_RCC_OscConfig+0x340>)
 8003f0a:	681a      	ldr	r2, [r3, #0]
 8003f0c:	4b58      	ldr	r3, [pc, #352]	; (8004070 <HAL_RCC_OscConfig+0x340>)
 8003f0e:	4960      	ldr	r1, [pc, #384]	; (8004090 <HAL_RCC_OscConfig+0x360>)
 8003f10:	400a      	ands	r2, r1
 8003f12:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f14:	f7ff fb04 	bl	8003520 <HAL_GetTick>
 8003f18:	0003      	movs	r3, r0
 8003f1a:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003f1c:	e008      	b.n	8003f30 <HAL_RCC_OscConfig+0x200>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8003f1e:	f7ff faff 	bl	8003520 <HAL_GetTick>
 8003f22:	0002      	movs	r2, r0
 8003f24:	693b      	ldr	r3, [r7, #16]
 8003f26:	1ad3      	subs	r3, r2, r3
 8003f28:	2b02      	cmp	r3, #2
 8003f2a:	d901      	bls.n	8003f30 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 8003f2c:	2303      	movs	r3, #3
 8003f2e:	e0d9      	b.n	80040e4 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003f30:	4b4f      	ldr	r3, [pc, #316]	; (8004070 <HAL_RCC_OscConfig+0x340>)
 8003f32:	681a      	ldr	r2, [r3, #0]
 8003f34:	2380      	movs	r3, #128	; 0x80
 8003f36:	00db      	lsls	r3, r3, #3
 8003f38:	4013      	ands	r3, r2
 8003f3a:	d1f0      	bne.n	8003f1e <HAL_RCC_OscConfig+0x1ee>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	2208      	movs	r2, #8
 8003f42:	4013      	ands	r3, r2
 8003f44:	d042      	beq.n	8003fcc <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8003f46:	4b4a      	ldr	r3, [pc, #296]	; (8004070 <HAL_RCC_OscConfig+0x340>)
 8003f48:	689b      	ldr	r3, [r3, #8]
 8003f4a:	2238      	movs	r2, #56	; 0x38
 8003f4c:	4013      	ands	r3, r2
 8003f4e:	2b18      	cmp	r3, #24
 8003f50:	d105      	bne.n	8003f5e <HAL_RCC_OscConfig+0x22e>
    {
      /* When LSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->LSIState == RCC_LSI_OFF)
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	699b      	ldr	r3, [r3, #24]
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d138      	bne.n	8003fcc <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 8003f5a:	2301      	movs	r3, #1
 8003f5c:	e0c2      	b.n	80040e4 <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	699b      	ldr	r3, [r3, #24]
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d019      	beq.n	8003f9a <HAL_RCC_OscConfig+0x26a>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8003f66:	4b42      	ldr	r3, [pc, #264]	; (8004070 <HAL_RCC_OscConfig+0x340>)
 8003f68:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003f6a:	4b41      	ldr	r3, [pc, #260]	; (8004070 <HAL_RCC_OscConfig+0x340>)
 8003f6c:	2101      	movs	r1, #1
 8003f6e:	430a      	orrs	r2, r1
 8003f70:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f72:	f7ff fad5 	bl	8003520 <HAL_GetTick>
 8003f76:	0003      	movs	r3, r0
 8003f78:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8003f7a:	e008      	b.n	8003f8e <HAL_RCC_OscConfig+0x25e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8003f7c:	f7ff fad0 	bl	8003520 <HAL_GetTick>
 8003f80:	0002      	movs	r2, r0
 8003f82:	693b      	ldr	r3, [r7, #16]
 8003f84:	1ad3      	subs	r3, r2, r3
 8003f86:	2b02      	cmp	r3, #2
 8003f88:	d901      	bls.n	8003f8e <HAL_RCC_OscConfig+0x25e>
          {
            return HAL_TIMEOUT;
 8003f8a:	2303      	movs	r3, #3
 8003f8c:	e0aa      	b.n	80040e4 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8003f8e:	4b38      	ldr	r3, [pc, #224]	; (8004070 <HAL_RCC_OscConfig+0x340>)
 8003f90:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003f92:	2202      	movs	r2, #2
 8003f94:	4013      	ands	r3, r2
 8003f96:	d0f1      	beq.n	8003f7c <HAL_RCC_OscConfig+0x24c>
 8003f98:	e018      	b.n	8003fcc <HAL_RCC_OscConfig+0x29c>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8003f9a:	4b35      	ldr	r3, [pc, #212]	; (8004070 <HAL_RCC_OscConfig+0x340>)
 8003f9c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003f9e:	4b34      	ldr	r3, [pc, #208]	; (8004070 <HAL_RCC_OscConfig+0x340>)
 8003fa0:	2101      	movs	r1, #1
 8003fa2:	438a      	bics	r2, r1
 8003fa4:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fa6:	f7ff fabb 	bl	8003520 <HAL_GetTick>
 8003faa:	0003      	movs	r3, r0
 8003fac:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 8003fae:	e008      	b.n	8003fc2 <HAL_RCC_OscConfig+0x292>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8003fb0:	f7ff fab6 	bl	8003520 <HAL_GetTick>
 8003fb4:	0002      	movs	r2, r0
 8003fb6:	693b      	ldr	r3, [r7, #16]
 8003fb8:	1ad3      	subs	r3, r2, r3
 8003fba:	2b02      	cmp	r3, #2
 8003fbc:	d901      	bls.n	8003fc2 <HAL_RCC_OscConfig+0x292>
          {
            return HAL_TIMEOUT;
 8003fbe:	2303      	movs	r3, #3
 8003fc0:	e090      	b.n	80040e4 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 8003fc2:	4b2b      	ldr	r3, [pc, #172]	; (8004070 <HAL_RCC_OscConfig+0x340>)
 8003fc4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003fc6:	2202      	movs	r2, #2
 8003fc8:	4013      	ands	r3, r2
 8003fca:	d1f1      	bne.n	8003fb0 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	2204      	movs	r2, #4
 8003fd2:	4013      	ands	r3, r2
 8003fd4:	d100      	bne.n	8003fd8 <HAL_RCC_OscConfig+0x2a8>
 8003fd6:	e084      	b.n	80040e2 <HAL_RCC_OscConfig+0x3b2>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003fd8:	230f      	movs	r3, #15
 8003fda:	18fb      	adds	r3, r7, r3
 8003fdc:	2200      	movs	r2, #0
 8003fde:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 8003fe0:	4b23      	ldr	r3, [pc, #140]	; (8004070 <HAL_RCC_OscConfig+0x340>)
 8003fe2:	689b      	ldr	r3, [r3, #8]
 8003fe4:	2238      	movs	r2, #56	; 0x38
 8003fe6:	4013      	ands	r3, r2
 8003fe8:	2b20      	cmp	r3, #32
 8003fea:	d106      	bne.n	8003ffa <HAL_RCC_OscConfig+0x2ca>
    {
      if (RCC_OscInitStruct->LSEState == RCC_LSE_OFF)
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	689b      	ldr	r3, [r3, #8]
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d000      	beq.n	8003ff6 <HAL_RCC_OscConfig+0x2c6>
 8003ff4:	e075      	b.n	80040e2 <HAL_RCC_OscConfig+0x3b2>
      {
        return HAL_ERROR;
 8003ff6:	2301      	movs	r3, #1
 8003ff8:	e074      	b.n	80040e4 <HAL_RCC_OscConfig+0x3b4>
    }
    else
    {
      /* Update LSE configuration in RTC Domain control register    */
      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	689b      	ldr	r3, [r3, #8]
 8003ffe:	2b01      	cmp	r3, #1
 8004000:	d106      	bne.n	8004010 <HAL_RCC_OscConfig+0x2e0>
 8004002:	4b1b      	ldr	r3, [pc, #108]	; (8004070 <HAL_RCC_OscConfig+0x340>)
 8004004:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004006:	4b1a      	ldr	r3, [pc, #104]	; (8004070 <HAL_RCC_OscConfig+0x340>)
 8004008:	2101      	movs	r1, #1
 800400a:	430a      	orrs	r2, r1
 800400c:	65da      	str	r2, [r3, #92]	; 0x5c
 800400e:	e01c      	b.n	800404a <HAL_RCC_OscConfig+0x31a>
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	689b      	ldr	r3, [r3, #8]
 8004014:	2b05      	cmp	r3, #5
 8004016:	d10c      	bne.n	8004032 <HAL_RCC_OscConfig+0x302>
 8004018:	4b15      	ldr	r3, [pc, #84]	; (8004070 <HAL_RCC_OscConfig+0x340>)
 800401a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800401c:	4b14      	ldr	r3, [pc, #80]	; (8004070 <HAL_RCC_OscConfig+0x340>)
 800401e:	2104      	movs	r1, #4
 8004020:	430a      	orrs	r2, r1
 8004022:	65da      	str	r2, [r3, #92]	; 0x5c
 8004024:	4b12      	ldr	r3, [pc, #72]	; (8004070 <HAL_RCC_OscConfig+0x340>)
 8004026:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004028:	4b11      	ldr	r3, [pc, #68]	; (8004070 <HAL_RCC_OscConfig+0x340>)
 800402a:	2101      	movs	r1, #1
 800402c:	430a      	orrs	r2, r1
 800402e:	65da      	str	r2, [r3, #92]	; 0x5c
 8004030:	e00b      	b.n	800404a <HAL_RCC_OscConfig+0x31a>
 8004032:	4b0f      	ldr	r3, [pc, #60]	; (8004070 <HAL_RCC_OscConfig+0x340>)
 8004034:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004036:	4b0e      	ldr	r3, [pc, #56]	; (8004070 <HAL_RCC_OscConfig+0x340>)
 8004038:	2101      	movs	r1, #1
 800403a:	438a      	bics	r2, r1
 800403c:	65da      	str	r2, [r3, #92]	; 0x5c
 800403e:	4b0c      	ldr	r3, [pc, #48]	; (8004070 <HAL_RCC_OscConfig+0x340>)
 8004040:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004042:	4b0b      	ldr	r3, [pc, #44]	; (8004070 <HAL_RCC_OscConfig+0x340>)
 8004044:	2104      	movs	r1, #4
 8004046:	438a      	bics	r2, r1
 8004048:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	689b      	ldr	r3, [r3, #8]
 800404e:	2b00      	cmp	r3, #0
 8004050:	d028      	beq.n	80040a4 <HAL_RCC_OscConfig+0x374>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004052:	f7ff fa65 	bl	8003520 <HAL_GetTick>
 8004056:	0003      	movs	r3, r0
 8004058:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 800405a:	e01d      	b.n	8004098 <HAL_RCC_OscConfig+0x368>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800405c:	f7ff fa60 	bl	8003520 <HAL_GetTick>
 8004060:	0002      	movs	r2, r0
 8004062:	693b      	ldr	r3, [r7, #16]
 8004064:	1ad3      	subs	r3, r2, r3
 8004066:	4a0b      	ldr	r2, [pc, #44]	; (8004094 <HAL_RCC_OscConfig+0x364>)
 8004068:	4293      	cmp	r3, r2
 800406a:	d915      	bls.n	8004098 <HAL_RCC_OscConfig+0x368>
          {
            return HAL_TIMEOUT;
 800406c:	2303      	movs	r3, #3
 800406e:	e039      	b.n	80040e4 <HAL_RCC_OscConfig+0x3b4>
 8004070:	40021000 	.word	0x40021000
 8004074:	fffeffff 	.word	0xfffeffff
 8004078:	fffbffff 	.word	0xfffbffff
 800407c:	ffff80ff 	.word	0xffff80ff
 8004080:	ffffc7ff 	.word	0xffffc7ff
 8004084:	02dc6c00 	.word	0x02dc6c00
 8004088:	20000010 	.word	0x20000010
 800408c:	20000014 	.word	0x20000014
 8004090:	fffffeff 	.word	0xfffffeff
 8004094:	00001388 	.word	0x00001388
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8004098:	4b14      	ldr	r3, [pc, #80]	; (80040ec <HAL_RCC_OscConfig+0x3bc>)
 800409a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800409c:	2202      	movs	r2, #2
 800409e:	4013      	ands	r3, r2
 80040a0:	d0dc      	beq.n	800405c <HAL_RCC_OscConfig+0x32c>
 80040a2:	e013      	b.n	80040cc <HAL_RCC_OscConfig+0x39c>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040a4:	f7ff fa3c 	bl	8003520 <HAL_GetTick>
 80040a8:	0003      	movs	r3, r0
 80040aa:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 80040ac:	e009      	b.n	80040c2 <HAL_RCC_OscConfig+0x392>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80040ae:	f7ff fa37 	bl	8003520 <HAL_GetTick>
 80040b2:	0002      	movs	r2, r0
 80040b4:	693b      	ldr	r3, [r7, #16]
 80040b6:	1ad3      	subs	r3, r2, r3
 80040b8:	4a0d      	ldr	r2, [pc, #52]	; (80040f0 <HAL_RCC_OscConfig+0x3c0>)
 80040ba:	4293      	cmp	r3, r2
 80040bc:	d901      	bls.n	80040c2 <HAL_RCC_OscConfig+0x392>
          {
            return HAL_TIMEOUT;
 80040be:	2303      	movs	r3, #3
 80040c0:	e010      	b.n	80040e4 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 80040c2:	4b0a      	ldr	r3, [pc, #40]	; (80040ec <HAL_RCC_OscConfig+0x3bc>)
 80040c4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80040c6:	2202      	movs	r2, #2
 80040c8:	4013      	ands	r3, r2
 80040ca:	d1f0      	bne.n	80040ae <HAL_RCC_OscConfig+0x37e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 80040cc:	230f      	movs	r3, #15
 80040ce:	18fb      	adds	r3, r7, r3
 80040d0:	781b      	ldrb	r3, [r3, #0]
 80040d2:	2b01      	cmp	r3, #1
 80040d4:	d105      	bne.n	80040e2 <HAL_RCC_OscConfig+0x3b2>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 80040d6:	4b05      	ldr	r3, [pc, #20]	; (80040ec <HAL_RCC_OscConfig+0x3bc>)
 80040d8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80040da:	4b04      	ldr	r3, [pc, #16]	; (80040ec <HAL_RCC_OscConfig+0x3bc>)
 80040dc:	4905      	ldr	r1, [pc, #20]	; (80040f4 <HAL_RCC_OscConfig+0x3c4>)
 80040de:	400a      	ands	r2, r1
 80040e0:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
  }
  return HAL_OK;
 80040e2:	2300      	movs	r3, #0
}
 80040e4:	0018      	movs	r0, r3
 80040e6:	46bd      	mov	sp, r7
 80040e8:	b006      	add	sp, #24
 80040ea:	bd80      	pop	{r7, pc}
 80040ec:	40021000 	.word	0x40021000
 80040f0:	00001388 	.word	0x00001388
 80040f4:	efffffff 	.word	0xefffffff

080040f8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80040f8:	b580      	push	{r7, lr}
 80040fa:	b084      	sub	sp, #16
 80040fc:	af00      	add	r7, sp, #0
 80040fe:	6078      	str	r0, [r7, #4]
 8004100:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	2b00      	cmp	r3, #0
 8004106:	d101      	bne.n	800410c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004108:	2301      	movs	r3, #1
 800410a:	e0e9      	b.n	80042e0 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800410c:	4b76      	ldr	r3, [pc, #472]	; (80042e8 <HAL_RCC_ClockConfig+0x1f0>)
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	2207      	movs	r2, #7
 8004112:	4013      	ands	r3, r2
 8004114:	683a      	ldr	r2, [r7, #0]
 8004116:	429a      	cmp	r2, r3
 8004118:	d91e      	bls.n	8004158 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800411a:	4b73      	ldr	r3, [pc, #460]	; (80042e8 <HAL_RCC_ClockConfig+0x1f0>)
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	2207      	movs	r2, #7
 8004120:	4393      	bics	r3, r2
 8004122:	0019      	movs	r1, r3
 8004124:	4b70      	ldr	r3, [pc, #448]	; (80042e8 <HAL_RCC_ClockConfig+0x1f0>)
 8004126:	683a      	ldr	r2, [r7, #0]
 8004128:	430a      	orrs	r2, r1
 800412a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800412c:	f7ff f9f8 	bl	8003520 <HAL_GetTick>
 8004130:	0003      	movs	r3, r0
 8004132:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004134:	e009      	b.n	800414a <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8004136:	f7ff f9f3 	bl	8003520 <HAL_GetTick>
 800413a:	0002      	movs	r2, r0
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	1ad3      	subs	r3, r2, r3
 8004140:	4a6a      	ldr	r2, [pc, #424]	; (80042ec <HAL_RCC_ClockConfig+0x1f4>)
 8004142:	4293      	cmp	r3, r2
 8004144:	d901      	bls.n	800414a <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8004146:	2303      	movs	r3, #3
 8004148:	e0ca      	b.n	80042e0 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800414a:	4b67      	ldr	r3, [pc, #412]	; (80042e8 <HAL_RCC_ClockConfig+0x1f0>)
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	2207      	movs	r2, #7
 8004150:	4013      	ands	r3, r2
 8004152:	683a      	ldr	r2, [r7, #0]
 8004154:	429a      	cmp	r2, r3
 8004156:	d1ee      	bne.n	8004136 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	2202      	movs	r2, #2
 800415e:	4013      	ands	r3, r2
 8004160:	d017      	beq.n	8004192 <HAL_RCC_ClockConfig+0x9a>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	2204      	movs	r2, #4
 8004168:	4013      	ands	r3, r2
 800416a:	d008      	beq.n	800417e <HAL_RCC_ClockConfig+0x86>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800416c:	4b60      	ldr	r3, [pc, #384]	; (80042f0 <HAL_RCC_ClockConfig+0x1f8>)
 800416e:	689b      	ldr	r3, [r3, #8]
 8004170:	4a60      	ldr	r2, [pc, #384]	; (80042f4 <HAL_RCC_ClockConfig+0x1fc>)
 8004172:	401a      	ands	r2, r3
 8004174:	4b5e      	ldr	r3, [pc, #376]	; (80042f0 <HAL_RCC_ClockConfig+0x1f8>)
 8004176:	21b0      	movs	r1, #176	; 0xb0
 8004178:	0109      	lsls	r1, r1, #4
 800417a:	430a      	orrs	r2, r1
 800417c:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800417e:	4b5c      	ldr	r3, [pc, #368]	; (80042f0 <HAL_RCC_ClockConfig+0x1f8>)
 8004180:	689b      	ldr	r3, [r3, #8]
 8004182:	4a5d      	ldr	r2, [pc, #372]	; (80042f8 <HAL_RCC_ClockConfig+0x200>)
 8004184:	4013      	ands	r3, r2
 8004186:	0019      	movs	r1, r3
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	68da      	ldr	r2, [r3, #12]
 800418c:	4b58      	ldr	r3, [pc, #352]	; (80042f0 <HAL_RCC_ClockConfig+0x1f8>)
 800418e:	430a      	orrs	r2, r1
 8004190:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	2201      	movs	r2, #1
 8004198:	4013      	ands	r3, r2
 800419a:	d055      	beq.n	8004248 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    MODIFY_REG(RCC->CR, RCC_CR_SYSDIV, RCC_ClkInitStruct->SYSCLKDivider);
 800419c:	4b54      	ldr	r3, [pc, #336]	; (80042f0 <HAL_RCC_ClockConfig+0x1f8>)
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	221c      	movs	r2, #28
 80041a2:	4393      	bics	r3, r2
 80041a4:	0019      	movs	r1, r3
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	689a      	ldr	r2, [r3, #8]
 80041aa:	4b51      	ldr	r3, [pc, #324]	; (80042f0 <HAL_RCC_ClockConfig+0x1f8>)
 80041ac:	430a      	orrs	r2, r1
 80041ae:	601a      	str	r2, [r3, #0]

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	685b      	ldr	r3, [r3, #4]
 80041b4:	2b01      	cmp	r3, #1
 80041b6:	d107      	bne.n	80041c8 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80041b8:	4b4d      	ldr	r3, [pc, #308]	; (80042f0 <HAL_RCC_ClockConfig+0x1f8>)
 80041ba:	681a      	ldr	r2, [r3, #0]
 80041bc:	2380      	movs	r3, #128	; 0x80
 80041be:	029b      	lsls	r3, r3, #10
 80041c0:	4013      	ands	r3, r2
 80041c2:	d11f      	bne.n	8004204 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80041c4:	2301      	movs	r3, #1
 80041c6:	e08b      	b.n	80042e0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	685b      	ldr	r3, [r3, #4]
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d107      	bne.n	80041e0 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80041d0:	4b47      	ldr	r3, [pc, #284]	; (80042f0 <HAL_RCC_ClockConfig+0x1f8>)
 80041d2:	681a      	ldr	r2, [r3, #0]
 80041d4:	2380      	movs	r3, #128	; 0x80
 80041d6:	00db      	lsls	r3, r3, #3
 80041d8:	4013      	ands	r3, r2
 80041da:	d113      	bne.n	8004204 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80041dc:	2301      	movs	r3, #1
 80041de:	e07f      	b.n	80042e0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	685b      	ldr	r3, [r3, #4]
 80041e4:	2b03      	cmp	r3, #3
 80041e6:	d106      	bne.n	80041f6 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 80041e8:	4b41      	ldr	r3, [pc, #260]	; (80042f0 <HAL_RCC_ClockConfig+0x1f8>)
 80041ea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80041ec:	2202      	movs	r2, #2
 80041ee:	4013      	ands	r3, r2
 80041f0:	d108      	bne.n	8004204 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80041f2:	2301      	movs	r3, #1
 80041f4:	e074      	b.n	80042e0 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 80041f6:	4b3e      	ldr	r3, [pc, #248]	; (80042f0 <HAL_RCC_ClockConfig+0x1f8>)
 80041f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80041fa:	2202      	movs	r2, #2
 80041fc:	4013      	ands	r3, r2
 80041fe:	d101      	bne.n	8004204 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004200:	2301      	movs	r3, #1
 8004202:	e06d      	b.n	80042e0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004204:	4b3a      	ldr	r3, [pc, #232]	; (80042f0 <HAL_RCC_ClockConfig+0x1f8>)
 8004206:	689b      	ldr	r3, [r3, #8]
 8004208:	2207      	movs	r2, #7
 800420a:	4393      	bics	r3, r2
 800420c:	0019      	movs	r1, r3
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	685a      	ldr	r2, [r3, #4]
 8004212:	4b37      	ldr	r3, [pc, #220]	; (80042f0 <HAL_RCC_ClockConfig+0x1f8>)
 8004214:	430a      	orrs	r2, r1
 8004216:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004218:	f7ff f982 	bl	8003520 <HAL_GetTick>
 800421c:	0003      	movs	r3, r0
 800421e:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004220:	e009      	b.n	8004236 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8004222:	f7ff f97d 	bl	8003520 <HAL_GetTick>
 8004226:	0002      	movs	r2, r0
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	1ad3      	subs	r3, r2, r3
 800422c:	4a2f      	ldr	r2, [pc, #188]	; (80042ec <HAL_RCC_ClockConfig+0x1f4>)
 800422e:	4293      	cmp	r3, r2
 8004230:	d901      	bls.n	8004236 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8004232:	2303      	movs	r3, #3
 8004234:	e054      	b.n	80042e0 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004236:	4b2e      	ldr	r3, [pc, #184]	; (80042f0 <HAL_RCC_ClockConfig+0x1f8>)
 8004238:	689b      	ldr	r3, [r3, #8]
 800423a:	2238      	movs	r2, #56	; 0x38
 800423c:	401a      	ands	r2, r3
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	685b      	ldr	r3, [r3, #4]
 8004242:	00db      	lsls	r3, r3, #3
 8004244:	429a      	cmp	r2, r3
 8004246:	d1ec      	bne.n	8004222 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004248:	4b27      	ldr	r3, [pc, #156]	; (80042e8 <HAL_RCC_ClockConfig+0x1f0>)
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	2207      	movs	r2, #7
 800424e:	4013      	ands	r3, r2
 8004250:	683a      	ldr	r2, [r7, #0]
 8004252:	429a      	cmp	r2, r3
 8004254:	d21e      	bcs.n	8004294 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004256:	4b24      	ldr	r3, [pc, #144]	; (80042e8 <HAL_RCC_ClockConfig+0x1f0>)
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	2207      	movs	r2, #7
 800425c:	4393      	bics	r3, r2
 800425e:	0019      	movs	r1, r3
 8004260:	4b21      	ldr	r3, [pc, #132]	; (80042e8 <HAL_RCC_ClockConfig+0x1f0>)
 8004262:	683a      	ldr	r2, [r7, #0]
 8004264:	430a      	orrs	r2, r1
 8004266:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004268:	f7ff f95a 	bl	8003520 <HAL_GetTick>
 800426c:	0003      	movs	r3, r0
 800426e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004270:	e009      	b.n	8004286 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8004272:	f7ff f955 	bl	8003520 <HAL_GetTick>
 8004276:	0002      	movs	r2, r0
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	1ad3      	subs	r3, r2, r3
 800427c:	4a1b      	ldr	r2, [pc, #108]	; (80042ec <HAL_RCC_ClockConfig+0x1f4>)
 800427e:	4293      	cmp	r3, r2
 8004280:	d901      	bls.n	8004286 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8004282:	2303      	movs	r3, #3
 8004284:	e02c      	b.n	80042e0 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004286:	4b18      	ldr	r3, [pc, #96]	; (80042e8 <HAL_RCC_ClockConfig+0x1f0>)
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	2207      	movs	r2, #7
 800428c:	4013      	ands	r3, r2
 800428e:	683a      	ldr	r2, [r7, #0]
 8004290:	429a      	cmp	r2, r3
 8004292:	d1ee      	bne.n	8004272 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	2204      	movs	r2, #4
 800429a:	4013      	ands	r3, r2
 800429c:	d009      	beq.n	80042b2 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800429e:	4b14      	ldr	r3, [pc, #80]	; (80042f0 <HAL_RCC_ClockConfig+0x1f8>)
 80042a0:	689b      	ldr	r3, [r3, #8]
 80042a2:	4a16      	ldr	r2, [pc, #88]	; (80042fc <HAL_RCC_ClockConfig+0x204>)
 80042a4:	4013      	ands	r3, r2
 80042a6:	0019      	movs	r1, r3
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	691a      	ldr	r2, [r3, #16]
 80042ac:	4b10      	ldr	r3, [pc, #64]	; (80042f0 <HAL_RCC_ClockConfig+0x1f8>)
 80042ae:	430a      	orrs	r2, r1
 80042b0:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80042b2:	f000 f82b 	bl	800430c <HAL_RCC_GetSysClockFreq>
 80042b6:	0001      	movs	r1, r0
 80042b8:	4b0d      	ldr	r3, [pc, #52]	; (80042f0 <HAL_RCC_ClockConfig+0x1f8>)
 80042ba:	689b      	ldr	r3, [r3, #8]
 80042bc:	0a1b      	lsrs	r3, r3, #8
 80042be:	220f      	movs	r2, #15
 80042c0:	401a      	ands	r2, r3
 80042c2:	4b0f      	ldr	r3, [pc, #60]	; (8004300 <HAL_RCC_ClockConfig+0x208>)
 80042c4:	0092      	lsls	r2, r2, #2
 80042c6:	58d3      	ldr	r3, [r2, r3]
 80042c8:	221f      	movs	r2, #31
 80042ca:	4013      	ands	r3, r2
 80042cc:	000a      	movs	r2, r1
 80042ce:	40da      	lsrs	r2, r3
 80042d0:	4b0c      	ldr	r3, [pc, #48]	; (8004304 <HAL_RCC_ClockConfig+0x20c>)
 80042d2:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80042d4:	4b0c      	ldr	r3, [pc, #48]	; (8004308 <HAL_RCC_ClockConfig+0x210>)
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	0018      	movs	r0, r3
 80042da:	f7ff f8c5 	bl	8003468 <HAL_InitTick>
 80042de:	0003      	movs	r3, r0
}
 80042e0:	0018      	movs	r0, r3
 80042e2:	46bd      	mov	sp, r7
 80042e4:	b004      	add	sp, #16
 80042e6:	bd80      	pop	{r7, pc}
 80042e8:	40022000 	.word	0x40022000
 80042ec:	00001388 	.word	0x00001388
 80042f0:	40021000 	.word	0x40021000
 80042f4:	ffff84ff 	.word	0xffff84ff
 80042f8:	fffff0ff 	.word	0xfffff0ff
 80042fc:	ffff8fff 	.word	0xffff8fff
 8004300:	08005798 	.word	0x08005798
 8004304:	20000010 	.word	0x20000010
 8004308:	20000014 	.word	0x20000014

0800430c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800430c:	b580      	push	{r7, lr}
 800430e:	b082      	sub	sp, #8
 8004310:	af00      	add	r7, sp, #0
  uint32_t hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8004312:	4b1c      	ldr	r3, [pc, #112]	; (8004384 <HAL_RCC_GetSysClockFreq+0x78>)
 8004314:	689b      	ldr	r3, [r3, #8]
 8004316:	2238      	movs	r2, #56	; 0x38
 8004318:	4013      	ands	r3, r2
 800431a:	d10f      	bne.n	800433c <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI48 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 800431c:	4b19      	ldr	r3, [pc, #100]	; (8004384 <HAL_RCC_GetSysClockFreq+0x78>)
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	0adb      	lsrs	r3, r3, #11
 8004322:	2207      	movs	r2, #7
 8004324:	4013      	ands	r3, r2
 8004326:	2201      	movs	r2, #1
 8004328:	409a      	lsls	r2, r3
 800432a:	0013      	movs	r3, r2
 800432c:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 800432e:	6839      	ldr	r1, [r7, #0]
 8004330:	4815      	ldr	r0, [pc, #84]	; (8004388 <HAL_RCC_GetSysClockFreq+0x7c>)
 8004332:	f7fb fee9 	bl	8000108 <__udivsi3>
 8004336:	0003      	movs	r3, r0
 8004338:	607b      	str	r3, [r7, #4]
 800433a:	e01e      	b.n	800437a <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800433c:	4b11      	ldr	r3, [pc, #68]	; (8004384 <HAL_RCC_GetSysClockFreq+0x78>)
 800433e:	689b      	ldr	r3, [r3, #8]
 8004340:	2238      	movs	r2, #56	; 0x38
 8004342:	4013      	ands	r3, r2
 8004344:	2b08      	cmp	r3, #8
 8004346:	d102      	bne.n	800434e <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004348:	4b10      	ldr	r3, [pc, #64]	; (800438c <HAL_RCC_GetSysClockFreq+0x80>)
 800434a:	607b      	str	r3, [r7, #4]
 800434c:	e015      	b.n	800437a <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 800434e:	4b0d      	ldr	r3, [pc, #52]	; (8004384 <HAL_RCC_GetSysClockFreq+0x78>)
 8004350:	689b      	ldr	r3, [r3, #8]
 8004352:	2238      	movs	r2, #56	; 0x38
 8004354:	4013      	ands	r3, r2
 8004356:	2b20      	cmp	r3, #32
 8004358:	d103      	bne.n	8004362 <HAL_RCC_GetSysClockFreq+0x56>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 800435a:	2380      	movs	r3, #128	; 0x80
 800435c:	021b      	lsls	r3, r3, #8
 800435e:	607b      	str	r3, [r7, #4]
 8004360:	e00b      	b.n	800437a <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8004362:	4b08      	ldr	r3, [pc, #32]	; (8004384 <HAL_RCC_GetSysClockFreq+0x78>)
 8004364:	689b      	ldr	r3, [r3, #8]
 8004366:	2238      	movs	r2, #56	; 0x38
 8004368:	4013      	ands	r3, r2
 800436a:	2b18      	cmp	r3, #24
 800436c:	d103      	bne.n	8004376 <HAL_RCC_GetSysClockFreq+0x6a>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 800436e:	23fa      	movs	r3, #250	; 0xfa
 8004370:	01db      	lsls	r3, r3, #7
 8004372:	607b      	str	r3, [r7, #4]
 8004374:	e001      	b.n	800437a <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else
  {
    sysclockfreq = 0U;
 8004376:	2300      	movs	r3, #0
 8004378:	607b      	str	r3, [r7, #4]
  }

  return sysclockfreq;
 800437a:	687b      	ldr	r3, [r7, #4]
}
 800437c:	0018      	movs	r0, r3
 800437e:	46bd      	mov	sp, r7
 8004380:	b002      	add	sp, #8
 8004382:	bd80      	pop	{r7, pc}
 8004384:	40021000 	.word	0x40021000
 8004388:	02dc6c00 	.word	0x02dc6c00
 800438c:	007a1200 	.word	0x007a1200

08004390 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004390:	b580      	push	{r7, lr}
 8004392:	b082      	sub	sp, #8
 8004394:	af00      	add	r7, sp, #0
 8004396:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	2b00      	cmp	r3, #0
 800439c:	d101      	bne.n	80043a2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800439e:	2301      	movs	r3, #1
 80043a0:	e04a      	b.n	8004438 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	223d      	movs	r2, #61	; 0x3d
 80043a6:	5c9b      	ldrb	r3, [r3, r2]
 80043a8:	b2db      	uxtb	r3, r3
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d107      	bne.n	80043be <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	223c      	movs	r2, #60	; 0x3c
 80043b2:	2100      	movs	r1, #0
 80043b4:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	0018      	movs	r0, r3
 80043ba:	f7fe ff77 	bl	80032ac <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	223d      	movs	r2, #61	; 0x3d
 80043c2:	2102      	movs	r1, #2
 80043c4:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681a      	ldr	r2, [r3, #0]
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	3304      	adds	r3, #4
 80043ce:	0019      	movs	r1, r3
 80043d0:	0010      	movs	r0, r2
 80043d2:	f000 fbdb 	bl	8004b8c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	2248      	movs	r2, #72	; 0x48
 80043da:	2101      	movs	r1, #1
 80043dc:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	223e      	movs	r2, #62	; 0x3e
 80043e2:	2101      	movs	r1, #1
 80043e4:	5499      	strb	r1, [r3, r2]
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	223f      	movs	r2, #63	; 0x3f
 80043ea:	2101      	movs	r1, #1
 80043ec:	5499      	strb	r1, [r3, r2]
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	2240      	movs	r2, #64	; 0x40
 80043f2:	2101      	movs	r1, #1
 80043f4:	5499      	strb	r1, [r3, r2]
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	2241      	movs	r2, #65	; 0x41
 80043fa:	2101      	movs	r1, #1
 80043fc:	5499      	strb	r1, [r3, r2]
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	2242      	movs	r2, #66	; 0x42
 8004402:	2101      	movs	r1, #1
 8004404:	5499      	strb	r1, [r3, r2]
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	2243      	movs	r2, #67	; 0x43
 800440a:	2101      	movs	r1, #1
 800440c:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	2244      	movs	r2, #68	; 0x44
 8004412:	2101      	movs	r1, #1
 8004414:	5499      	strb	r1, [r3, r2]
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	2245      	movs	r2, #69	; 0x45
 800441a:	2101      	movs	r1, #1
 800441c:	5499      	strb	r1, [r3, r2]
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	2246      	movs	r2, #70	; 0x46
 8004422:	2101      	movs	r1, #1
 8004424:	5499      	strb	r1, [r3, r2]
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	2247      	movs	r2, #71	; 0x47
 800442a:	2101      	movs	r1, #1
 800442c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	223d      	movs	r2, #61	; 0x3d
 8004432:	2101      	movs	r1, #1
 8004434:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004436:	2300      	movs	r3, #0
}
 8004438:	0018      	movs	r0, r3
 800443a:	46bd      	mov	sp, r7
 800443c:	b002      	add	sp, #8
 800443e:	bd80      	pop	{r7, pc}

08004440 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004440:	b580      	push	{r7, lr}
 8004442:	b084      	sub	sp, #16
 8004444:	af00      	add	r7, sp, #0
 8004446:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	223d      	movs	r2, #61	; 0x3d
 800444c:	5c9b      	ldrb	r3, [r3, r2]
 800444e:	b2db      	uxtb	r3, r3
 8004450:	2b01      	cmp	r3, #1
 8004452:	d001      	beq.n	8004458 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004454:	2301      	movs	r3, #1
 8004456:	e037      	b.n	80044c8 <HAL_TIM_Base_Start_IT+0x88>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	223d      	movs	r2, #61	; 0x3d
 800445c:	2102      	movs	r1, #2
 800445e:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	68da      	ldr	r2, [r3, #12]
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	2101      	movs	r1, #1
 800446c:	430a      	orrs	r2, r1
 800446e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	4a16      	ldr	r2, [pc, #88]	; (80044d0 <HAL_TIM_Base_Start_IT+0x90>)
 8004476:	4293      	cmp	r3, r2
 8004478:	d004      	beq.n	8004484 <HAL_TIM_Base_Start_IT+0x44>
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	4a15      	ldr	r2, [pc, #84]	; (80044d4 <HAL_TIM_Base_Start_IT+0x94>)
 8004480:	4293      	cmp	r3, r2
 8004482:	d116      	bne.n	80044b2 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	689b      	ldr	r3, [r3, #8]
 800448a:	4a13      	ldr	r2, [pc, #76]	; (80044d8 <HAL_TIM_Base_Start_IT+0x98>)
 800448c:	4013      	ands	r3, r2
 800448e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	2b06      	cmp	r3, #6
 8004494:	d016      	beq.n	80044c4 <HAL_TIM_Base_Start_IT+0x84>
 8004496:	68fa      	ldr	r2, [r7, #12]
 8004498:	2380      	movs	r3, #128	; 0x80
 800449a:	025b      	lsls	r3, r3, #9
 800449c:	429a      	cmp	r2, r3
 800449e:	d011      	beq.n	80044c4 <HAL_TIM_Base_Start_IT+0x84>
    {
      __HAL_TIM_ENABLE(htim);
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	681a      	ldr	r2, [r3, #0]
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	2101      	movs	r1, #1
 80044ac:	430a      	orrs	r2, r1
 80044ae:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80044b0:	e008      	b.n	80044c4 <HAL_TIM_Base_Start_IT+0x84>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	681a      	ldr	r2, [r3, #0]
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	2101      	movs	r1, #1
 80044be:	430a      	orrs	r2, r1
 80044c0:	601a      	str	r2, [r3, #0]
 80044c2:	e000      	b.n	80044c6 <HAL_TIM_Base_Start_IT+0x86>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80044c4:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 80044c6:	2300      	movs	r3, #0
}
 80044c8:	0018      	movs	r0, r3
 80044ca:	46bd      	mov	sp, r7
 80044cc:	b004      	add	sp, #16
 80044ce:	bd80      	pop	{r7, pc}
 80044d0:	40012c00 	.word	0x40012c00
 80044d4:	40000400 	.word	0x40000400
 80044d8:	00010007 	.word	0x00010007

080044dc <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 80044dc:	b580      	push	{r7, lr}
 80044de:	b082      	sub	sp, #8
 80044e0:	af00      	add	r7, sp, #0
 80044e2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d101      	bne.n	80044ee <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 80044ea:	2301      	movs	r3, #1
 80044ec:	e04a      	b.n	8004584 <HAL_TIM_OC_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	223d      	movs	r2, #61	; 0x3d
 80044f2:	5c9b      	ldrb	r3, [r3, r2]
 80044f4:	b2db      	uxtb	r3, r3
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d107      	bne.n	800450a <HAL_TIM_OC_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	223c      	movs	r2, #60	; 0x3c
 80044fe:	2100      	movs	r1, #0
 8004500:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	0018      	movs	r0, r3
 8004506:	f000 f841 	bl	800458c <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	223d      	movs	r2, #61	; 0x3d
 800450e:	2102      	movs	r1, #2
 8004510:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681a      	ldr	r2, [r3, #0]
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	3304      	adds	r3, #4
 800451a:	0019      	movs	r1, r3
 800451c:	0010      	movs	r0, r2
 800451e:	f000 fb35 	bl	8004b8c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	2248      	movs	r2, #72	; 0x48
 8004526:	2101      	movs	r1, #1
 8004528:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	223e      	movs	r2, #62	; 0x3e
 800452e:	2101      	movs	r1, #1
 8004530:	5499      	strb	r1, [r3, r2]
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	223f      	movs	r2, #63	; 0x3f
 8004536:	2101      	movs	r1, #1
 8004538:	5499      	strb	r1, [r3, r2]
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	2240      	movs	r2, #64	; 0x40
 800453e:	2101      	movs	r1, #1
 8004540:	5499      	strb	r1, [r3, r2]
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	2241      	movs	r2, #65	; 0x41
 8004546:	2101      	movs	r1, #1
 8004548:	5499      	strb	r1, [r3, r2]
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	2242      	movs	r2, #66	; 0x42
 800454e:	2101      	movs	r1, #1
 8004550:	5499      	strb	r1, [r3, r2]
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	2243      	movs	r2, #67	; 0x43
 8004556:	2101      	movs	r1, #1
 8004558:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	2244      	movs	r2, #68	; 0x44
 800455e:	2101      	movs	r1, #1
 8004560:	5499      	strb	r1, [r3, r2]
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	2245      	movs	r2, #69	; 0x45
 8004566:	2101      	movs	r1, #1
 8004568:	5499      	strb	r1, [r3, r2]
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	2246      	movs	r2, #70	; 0x46
 800456e:	2101      	movs	r1, #1
 8004570:	5499      	strb	r1, [r3, r2]
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	2247      	movs	r2, #71	; 0x47
 8004576:	2101      	movs	r1, #1
 8004578:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	223d      	movs	r2, #61	; 0x3d
 800457e:	2101      	movs	r1, #1
 8004580:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004582:	2300      	movs	r3, #0
}
 8004584:	0018      	movs	r0, r3
 8004586:	46bd      	mov	sp, r7
 8004588:	b002      	add	sp, #8
 800458a:	bd80      	pop	{r7, pc}

0800458c <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 800458c:	b580      	push	{r7, lr}
 800458e:	b082      	sub	sp, #8
 8004590:	af00      	add	r7, sp, #0
 8004592:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8004594:	46c0      	nop			; (mov r8, r8)
 8004596:	46bd      	mov	sp, r7
 8004598:	b002      	add	sp, #8
 800459a:	bd80      	pop	{r7, pc}

0800459c <HAL_TIM_OnePulse_Init>:
  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
{
 800459c:	b580      	push	{r7, lr}
 800459e:	b082      	sub	sp, #8
 80045a0:	af00      	add	r7, sp, #0
 80045a2:	6078      	str	r0, [r7, #4]
 80045a4:	6039      	str	r1, [r7, #0]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d101      	bne.n	80045b0 <HAL_TIM_OnePulse_Init+0x14>
  {
    return HAL_ERROR;
 80045ac:	2301      	movs	r3, #1
 80045ae:	e042      	b.n	8004636 <HAL_TIM_OnePulse_Init+0x9a>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	223d      	movs	r2, #61	; 0x3d
 80045b4:	5c9b      	ldrb	r3, [r3, r2]
 80045b6:	b2db      	uxtb	r3, r3
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d107      	bne.n	80045cc <HAL_TIM_OnePulse_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	223c      	movs	r2, #60	; 0x3c
 80045c0:	2100      	movs	r1, #0
 80045c2:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OnePulse_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OnePulse_MspInit(htim);
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	0018      	movs	r0, r3
 80045c8:	f000 f839 	bl	800463e <HAL_TIM_OnePulse_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	223d      	movs	r2, #61	; 0x3d
 80045d0:	2102      	movs	r1, #2
 80045d2:	5499      	strb	r1, [r3, r2]

  /* Configure the Time base in the One Pulse Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681a      	ldr	r2, [r3, #0]
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	3304      	adds	r3, #4
 80045dc:	0019      	movs	r1, r3
 80045de:	0010      	movs	r0, r2
 80045e0:	f000 fad4 	bl	8004b8c <TIM_Base_SetConfig>

  /* Reset the OPM Bit */
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	681a      	ldr	r2, [r3, #0]
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	2108      	movs	r1, #8
 80045f0:	438a      	bics	r2, r1
 80045f2:	601a      	str	r2, [r3, #0]

  /* Configure the OPM Mode */
  htim->Instance->CR1 |= OnePulseMode;
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	6819      	ldr	r1, [r3, #0]
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	683a      	ldr	r2, [r7, #0]
 8004600:	430a      	orrs	r2, r1
 8004602:	601a      	str	r2, [r3, #0]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	2248      	movs	r2, #72	; 0x48
 8004608:	2101      	movs	r1, #1
 800460a:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	223e      	movs	r2, #62	; 0x3e
 8004610:	2101      	movs	r1, #1
 8004612:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	223f      	movs	r2, #63	; 0x3f
 8004618:	2101      	movs	r1, #1
 800461a:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	2244      	movs	r2, #68	; 0x44
 8004620:	2101      	movs	r1, #1
 8004622:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	2245      	movs	r2, #69	; 0x45
 8004628:	2101      	movs	r1, #1
 800462a:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	223d      	movs	r2, #61	; 0x3d
 8004630:	2101      	movs	r1, #1
 8004632:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004634:	2300      	movs	r3, #0
}
 8004636:	0018      	movs	r0, r3
 8004638:	46bd      	mov	sp, r7
 800463a:	b002      	add	sp, #8
 800463c:	bd80      	pop	{r7, pc}

0800463e <HAL_TIM_OnePulse_MspInit>:
  * @brief  Initializes the TIM One Pulse MSP.
  * @param  htim TIM One Pulse handle
  * @retval None
  */
__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
{
 800463e:	b580      	push	{r7, lr}
 8004640:	b082      	sub	sp, #8
 8004642:	af00      	add	r7, sp, #0
 8004644:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OnePulse_MspInit could be implemented in the user file
   */
}
 8004646:	46c0      	nop			; (mov r8, r8)
 8004648:	46bd      	mov	sp, r7
 800464a:	b002      	add	sp, #8
 800464c:	bd80      	pop	{r7, pc}
	...

08004650 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004650:	b580      	push	{r7, lr}
 8004652:	b084      	sub	sp, #16
 8004654:	af00      	add	r7, sp, #0
 8004656:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	68db      	ldr	r3, [r3, #12]
 800465e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	691b      	ldr	r3, [r3, #16]
 8004666:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004668:	68bb      	ldr	r3, [r7, #8]
 800466a:	2202      	movs	r2, #2
 800466c:	4013      	ands	r3, r2
 800466e:	d021      	beq.n	80046b4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	2202      	movs	r2, #2
 8004674:	4013      	ands	r3, r2
 8004676:	d01d      	beq.n	80046b4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	2203      	movs	r2, #3
 800467e:	4252      	negs	r2, r2
 8004680:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	2201      	movs	r2, #1
 8004686:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	699b      	ldr	r3, [r3, #24]
 800468e:	2203      	movs	r2, #3
 8004690:	4013      	ands	r3, r2
 8004692:	d004      	beq.n	800469e <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	0018      	movs	r0, r3
 8004698:	f000 fa60 	bl	8004b5c <HAL_TIM_IC_CaptureCallback>
 800469c:	e007      	b.n	80046ae <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	0018      	movs	r0, r3
 80046a2:	f000 fa53 	bl	8004b4c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	0018      	movs	r0, r3
 80046aa:	f000 fa5f 	bl	8004b6c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	2200      	movs	r2, #0
 80046b2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80046b4:	68bb      	ldr	r3, [r7, #8]
 80046b6:	2204      	movs	r2, #4
 80046b8:	4013      	ands	r3, r2
 80046ba:	d022      	beq.n	8004702 <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	2204      	movs	r2, #4
 80046c0:	4013      	ands	r3, r2
 80046c2:	d01e      	beq.n	8004702 <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	2205      	movs	r2, #5
 80046ca:	4252      	negs	r2, r2
 80046cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	2202      	movs	r2, #2
 80046d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	699a      	ldr	r2, [r3, #24]
 80046da:	23c0      	movs	r3, #192	; 0xc0
 80046dc:	009b      	lsls	r3, r3, #2
 80046de:	4013      	ands	r3, r2
 80046e0:	d004      	beq.n	80046ec <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	0018      	movs	r0, r3
 80046e6:	f000 fa39 	bl	8004b5c <HAL_TIM_IC_CaptureCallback>
 80046ea:	e007      	b.n	80046fc <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	0018      	movs	r0, r3
 80046f0:	f000 fa2c 	bl	8004b4c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	0018      	movs	r0, r3
 80046f8:	f000 fa38 	bl	8004b6c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	2200      	movs	r2, #0
 8004700:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004702:	68bb      	ldr	r3, [r7, #8]
 8004704:	2208      	movs	r2, #8
 8004706:	4013      	ands	r3, r2
 8004708:	d021      	beq.n	800474e <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	2208      	movs	r2, #8
 800470e:	4013      	ands	r3, r2
 8004710:	d01d      	beq.n	800474e <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	2209      	movs	r2, #9
 8004718:	4252      	negs	r2, r2
 800471a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	2204      	movs	r2, #4
 8004720:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	69db      	ldr	r3, [r3, #28]
 8004728:	2203      	movs	r2, #3
 800472a:	4013      	ands	r3, r2
 800472c:	d004      	beq.n	8004738 <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	0018      	movs	r0, r3
 8004732:	f000 fa13 	bl	8004b5c <HAL_TIM_IC_CaptureCallback>
 8004736:	e007      	b.n	8004748 <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	0018      	movs	r0, r3
 800473c:	f000 fa06 	bl	8004b4c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	0018      	movs	r0, r3
 8004744:	f000 fa12 	bl	8004b6c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	2200      	movs	r2, #0
 800474c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800474e:	68bb      	ldr	r3, [r7, #8]
 8004750:	2210      	movs	r2, #16
 8004752:	4013      	ands	r3, r2
 8004754:	d022      	beq.n	800479c <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	2210      	movs	r2, #16
 800475a:	4013      	ands	r3, r2
 800475c:	d01e      	beq.n	800479c <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	2211      	movs	r2, #17
 8004764:	4252      	negs	r2, r2
 8004766:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	2208      	movs	r2, #8
 800476c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	69da      	ldr	r2, [r3, #28]
 8004774:	23c0      	movs	r3, #192	; 0xc0
 8004776:	009b      	lsls	r3, r3, #2
 8004778:	4013      	ands	r3, r2
 800477a:	d004      	beq.n	8004786 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	0018      	movs	r0, r3
 8004780:	f000 f9ec 	bl	8004b5c <HAL_TIM_IC_CaptureCallback>
 8004784:	e007      	b.n	8004796 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	0018      	movs	r0, r3
 800478a:	f000 f9df 	bl	8004b4c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	0018      	movs	r0, r3
 8004792:	f000 f9eb 	bl	8004b6c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	2200      	movs	r2, #0
 800479a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800479c:	68bb      	ldr	r3, [r7, #8]
 800479e:	2201      	movs	r2, #1
 80047a0:	4013      	ands	r3, r2
 80047a2:	d00c      	beq.n	80047be <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	2201      	movs	r2, #1
 80047a8:	4013      	ands	r3, r2
 80047aa:	d008      	beq.n	80047be <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	2202      	movs	r2, #2
 80047b2:	4252      	negs	r2, r2
 80047b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	0018      	movs	r0, r3
 80047ba:	f7fd fb53 	bl	8001e64 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80047be:	68bb      	ldr	r3, [r7, #8]
 80047c0:	2280      	movs	r2, #128	; 0x80
 80047c2:	4013      	ands	r3, r2
 80047c4:	d00c      	beq.n	80047e0 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	2280      	movs	r2, #128	; 0x80
 80047ca:	4013      	ands	r3, r2
 80047cc:	d008      	beq.n	80047e0 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	2281      	movs	r2, #129	; 0x81
 80047d4:	4252      	negs	r2, r2
 80047d6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	0018      	movs	r0, r3
 80047dc:	f000 fe7a 	bl	80054d4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80047e0:	68ba      	ldr	r2, [r7, #8]
 80047e2:	2380      	movs	r3, #128	; 0x80
 80047e4:	005b      	lsls	r3, r3, #1
 80047e6:	4013      	ands	r3, r2
 80047e8:	d00b      	beq.n	8004802 <HAL_TIM_IRQHandler+0x1b2>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	2280      	movs	r2, #128	; 0x80
 80047ee:	4013      	ands	r3, r2
 80047f0:	d007      	beq.n	8004802 <HAL_TIM_IRQHandler+0x1b2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	4a16      	ldr	r2, [pc, #88]	; (8004850 <HAL_TIM_IRQHandler+0x200>)
 80047f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	0018      	movs	r0, r3
 80047fe:	f000 fe71 	bl	80054e4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004802:	68bb      	ldr	r3, [r7, #8]
 8004804:	2240      	movs	r2, #64	; 0x40
 8004806:	4013      	ands	r3, r2
 8004808:	d00c      	beq.n	8004824 <HAL_TIM_IRQHandler+0x1d4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	2240      	movs	r2, #64	; 0x40
 800480e:	4013      	ands	r3, r2
 8004810:	d008      	beq.n	8004824 <HAL_TIM_IRQHandler+0x1d4>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	2241      	movs	r2, #65	; 0x41
 8004818:	4252      	negs	r2, r2
 800481a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	0018      	movs	r0, r3
 8004820:	f000 f9ac 	bl	8004b7c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004824:	68bb      	ldr	r3, [r7, #8]
 8004826:	2220      	movs	r2, #32
 8004828:	4013      	ands	r3, r2
 800482a:	d00c      	beq.n	8004846 <HAL_TIM_IRQHandler+0x1f6>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	2220      	movs	r2, #32
 8004830:	4013      	ands	r3, r2
 8004832:	d008      	beq.n	8004846 <HAL_TIM_IRQHandler+0x1f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	2221      	movs	r2, #33	; 0x21
 800483a:	4252      	negs	r2, r2
 800483c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	0018      	movs	r0, r3
 8004842:	f000 fe3f 	bl	80054c4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004846:	46c0      	nop			; (mov r8, r8)
 8004848:	46bd      	mov	sp, r7
 800484a:	b004      	add	sp, #16
 800484c:	bd80      	pop	{r7, pc}
 800484e:	46c0      	nop			; (mov r8, r8)
 8004850:	fffffeff 	.word	0xfffffeff

08004854 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8004854:	b580      	push	{r7, lr}
 8004856:	b086      	sub	sp, #24
 8004858:	af00      	add	r7, sp, #0
 800485a:	60f8      	str	r0, [r7, #12]
 800485c:	60b9      	str	r1, [r7, #8]
 800485e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004860:	2317      	movs	r3, #23
 8004862:	18fb      	adds	r3, r7, r3
 8004864:	2200      	movs	r2, #0
 8004866:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	223c      	movs	r2, #60	; 0x3c
 800486c:	5c9b      	ldrb	r3, [r3, r2]
 800486e:	2b01      	cmp	r3, #1
 8004870:	d101      	bne.n	8004876 <HAL_TIM_OC_ConfigChannel+0x22>
 8004872:	2302      	movs	r3, #2
 8004874:	e048      	b.n	8004908 <HAL_TIM_OC_ConfigChannel+0xb4>
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	223c      	movs	r2, #60	; 0x3c
 800487a:	2101      	movs	r1, #1
 800487c:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	2b14      	cmp	r3, #20
 8004882:	d835      	bhi.n	80048f0 <HAL_TIM_OC_ConfigChannel+0x9c>
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	009a      	lsls	r2, r3, #2
 8004888:	4b21      	ldr	r3, [pc, #132]	; (8004910 <HAL_TIM_OC_ConfigChannel+0xbc>)
 800488a:	18d3      	adds	r3, r2, r3
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	68ba      	ldr	r2, [r7, #8]
 8004896:	0011      	movs	r1, r2
 8004898:	0018      	movs	r0, r3
 800489a:	f000 f9e3 	bl	8004c64 <TIM_OC1_SetConfig>
      break;
 800489e:	e02c      	b.n	80048fa <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	68ba      	ldr	r2, [r7, #8]
 80048a6:	0011      	movs	r1, r2
 80048a8:	0018      	movs	r0, r3
 80048aa:	f000 fa5b 	bl	8004d64 <TIM_OC2_SetConfig>
      break;
 80048ae:	e024      	b.n	80048fa <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	68ba      	ldr	r2, [r7, #8]
 80048b6:	0011      	movs	r1, r2
 80048b8:	0018      	movs	r0, r3
 80048ba:	f000 fad1 	bl	8004e60 <TIM_OC3_SetConfig>
      break;
 80048be:	e01c      	b.n	80048fa <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	68ba      	ldr	r2, [r7, #8]
 80048c6:	0011      	movs	r1, r2
 80048c8:	0018      	movs	r0, r3
 80048ca:	f000 fb4b 	bl	8004f64 <TIM_OC4_SetConfig>
      break;
 80048ce:	e014      	b.n	80048fa <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	68ba      	ldr	r2, [r7, #8]
 80048d6:	0011      	movs	r1, r2
 80048d8:	0018      	movs	r0, r3
 80048da:	f000 fba7 	bl	800502c <TIM_OC5_SetConfig>
      break;
 80048de:	e00c      	b.n	80048fa <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	68ba      	ldr	r2, [r7, #8]
 80048e6:	0011      	movs	r1, r2
 80048e8:	0018      	movs	r0, r3
 80048ea:	f000 fbf9 	bl	80050e0 <TIM_OC6_SetConfig>
      break;
 80048ee:	e004      	b.n	80048fa <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 80048f0:	2317      	movs	r3, #23
 80048f2:	18fb      	adds	r3, r7, r3
 80048f4:	2201      	movs	r2, #1
 80048f6:	701a      	strb	r2, [r3, #0]
      break;
 80048f8:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	223c      	movs	r2, #60	; 0x3c
 80048fe:	2100      	movs	r1, #0
 8004900:	5499      	strb	r1, [r3, r2]

  return status;
 8004902:	2317      	movs	r3, #23
 8004904:	18fb      	adds	r3, r7, r3
 8004906:	781b      	ldrb	r3, [r3, #0]
}
 8004908:	0018      	movs	r0, r3
 800490a:	46bd      	mov	sp, r7
 800490c:	b006      	add	sp, #24
 800490e:	bd80      	pop	{r7, pc}
 8004910:	080057d8 	.word	0x080057d8

08004914 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004914:	b580      	push	{r7, lr}
 8004916:	b084      	sub	sp, #16
 8004918:	af00      	add	r7, sp, #0
 800491a:	6078      	str	r0, [r7, #4]
 800491c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800491e:	230f      	movs	r3, #15
 8004920:	18fb      	adds	r3, r7, r3
 8004922:	2200      	movs	r2, #0
 8004924:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	223c      	movs	r2, #60	; 0x3c
 800492a:	5c9b      	ldrb	r3, [r3, r2]
 800492c:	2b01      	cmp	r3, #1
 800492e:	d101      	bne.n	8004934 <HAL_TIM_ConfigClockSource+0x20>
 8004930:	2302      	movs	r3, #2
 8004932:	e0bc      	b.n	8004aae <HAL_TIM_ConfigClockSource+0x19a>
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	223c      	movs	r2, #60	; 0x3c
 8004938:	2101      	movs	r1, #1
 800493a:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	223d      	movs	r2, #61	; 0x3d
 8004940:	2102      	movs	r1, #2
 8004942:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	689b      	ldr	r3, [r3, #8]
 800494a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800494c:	68bb      	ldr	r3, [r7, #8]
 800494e:	4a5a      	ldr	r2, [pc, #360]	; (8004ab8 <HAL_TIM_ConfigClockSource+0x1a4>)
 8004950:	4013      	ands	r3, r2
 8004952:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004954:	68bb      	ldr	r3, [r7, #8]
 8004956:	4a59      	ldr	r2, [pc, #356]	; (8004abc <HAL_TIM_ConfigClockSource+0x1a8>)
 8004958:	4013      	ands	r3, r2
 800495a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	68ba      	ldr	r2, [r7, #8]
 8004962:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004964:	683b      	ldr	r3, [r7, #0]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	2280      	movs	r2, #128	; 0x80
 800496a:	0192      	lsls	r2, r2, #6
 800496c:	4293      	cmp	r3, r2
 800496e:	d040      	beq.n	80049f2 <HAL_TIM_ConfigClockSource+0xde>
 8004970:	2280      	movs	r2, #128	; 0x80
 8004972:	0192      	lsls	r2, r2, #6
 8004974:	4293      	cmp	r3, r2
 8004976:	d900      	bls.n	800497a <HAL_TIM_ConfigClockSource+0x66>
 8004978:	e088      	b.n	8004a8c <HAL_TIM_ConfigClockSource+0x178>
 800497a:	2280      	movs	r2, #128	; 0x80
 800497c:	0152      	lsls	r2, r2, #5
 800497e:	4293      	cmp	r3, r2
 8004980:	d100      	bne.n	8004984 <HAL_TIM_ConfigClockSource+0x70>
 8004982:	e088      	b.n	8004a96 <HAL_TIM_ConfigClockSource+0x182>
 8004984:	2280      	movs	r2, #128	; 0x80
 8004986:	0152      	lsls	r2, r2, #5
 8004988:	4293      	cmp	r3, r2
 800498a:	d900      	bls.n	800498e <HAL_TIM_ConfigClockSource+0x7a>
 800498c:	e07e      	b.n	8004a8c <HAL_TIM_ConfigClockSource+0x178>
 800498e:	2b70      	cmp	r3, #112	; 0x70
 8004990:	d018      	beq.n	80049c4 <HAL_TIM_ConfigClockSource+0xb0>
 8004992:	d900      	bls.n	8004996 <HAL_TIM_ConfigClockSource+0x82>
 8004994:	e07a      	b.n	8004a8c <HAL_TIM_ConfigClockSource+0x178>
 8004996:	2b60      	cmp	r3, #96	; 0x60
 8004998:	d04f      	beq.n	8004a3a <HAL_TIM_ConfigClockSource+0x126>
 800499a:	d900      	bls.n	800499e <HAL_TIM_ConfigClockSource+0x8a>
 800499c:	e076      	b.n	8004a8c <HAL_TIM_ConfigClockSource+0x178>
 800499e:	2b50      	cmp	r3, #80	; 0x50
 80049a0:	d03b      	beq.n	8004a1a <HAL_TIM_ConfigClockSource+0x106>
 80049a2:	d900      	bls.n	80049a6 <HAL_TIM_ConfigClockSource+0x92>
 80049a4:	e072      	b.n	8004a8c <HAL_TIM_ConfigClockSource+0x178>
 80049a6:	2b40      	cmp	r3, #64	; 0x40
 80049a8:	d057      	beq.n	8004a5a <HAL_TIM_ConfigClockSource+0x146>
 80049aa:	d900      	bls.n	80049ae <HAL_TIM_ConfigClockSource+0x9a>
 80049ac:	e06e      	b.n	8004a8c <HAL_TIM_ConfigClockSource+0x178>
 80049ae:	2b30      	cmp	r3, #48	; 0x30
 80049b0:	d063      	beq.n	8004a7a <HAL_TIM_ConfigClockSource+0x166>
 80049b2:	d86b      	bhi.n	8004a8c <HAL_TIM_ConfigClockSource+0x178>
 80049b4:	2b20      	cmp	r3, #32
 80049b6:	d060      	beq.n	8004a7a <HAL_TIM_ConfigClockSource+0x166>
 80049b8:	d868      	bhi.n	8004a8c <HAL_TIM_ConfigClockSource+0x178>
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d05d      	beq.n	8004a7a <HAL_TIM_ConfigClockSource+0x166>
 80049be:	2b10      	cmp	r3, #16
 80049c0:	d05b      	beq.n	8004a7a <HAL_TIM_ConfigClockSource+0x166>
 80049c2:	e063      	b.n	8004a8c <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80049c8:	683b      	ldr	r3, [r7, #0]
 80049ca:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80049cc:	683b      	ldr	r3, [r7, #0]
 80049ce:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80049d0:	683b      	ldr	r3, [r7, #0]
 80049d2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80049d4:	f000 fcf4 	bl	80053c0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	689b      	ldr	r3, [r3, #8]
 80049de:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80049e0:	68bb      	ldr	r3, [r7, #8]
 80049e2:	2277      	movs	r2, #119	; 0x77
 80049e4:	4313      	orrs	r3, r2
 80049e6:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	68ba      	ldr	r2, [r7, #8]
 80049ee:	609a      	str	r2, [r3, #8]
      break;
 80049f0:	e052      	b.n	8004a98 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80049f6:	683b      	ldr	r3, [r7, #0]
 80049f8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80049fa:	683b      	ldr	r3, [r7, #0]
 80049fc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80049fe:	683b      	ldr	r3, [r7, #0]
 8004a00:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004a02:	f000 fcdd 	bl	80053c0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	689a      	ldr	r2, [r3, #8]
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	2180      	movs	r1, #128	; 0x80
 8004a12:	01c9      	lsls	r1, r1, #7
 8004a14:	430a      	orrs	r2, r1
 8004a16:	609a      	str	r2, [r3, #8]
      break;
 8004a18:	e03e      	b.n	8004a98 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004a1e:	683b      	ldr	r3, [r7, #0]
 8004a20:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004a22:	683b      	ldr	r3, [r7, #0]
 8004a24:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004a26:	001a      	movs	r2, r3
 8004a28:	f000 fc4e 	bl	80052c8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	2150      	movs	r1, #80	; 0x50
 8004a32:	0018      	movs	r0, r3
 8004a34:	f000 fca8 	bl	8005388 <TIM_ITRx_SetConfig>
      break;
 8004a38:	e02e      	b.n	8004a98 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004a3e:	683b      	ldr	r3, [r7, #0]
 8004a40:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004a42:	683b      	ldr	r3, [r7, #0]
 8004a44:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004a46:	001a      	movs	r2, r3
 8004a48:	f000 fc6c 	bl	8005324 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	2160      	movs	r1, #96	; 0x60
 8004a52:	0018      	movs	r0, r3
 8004a54:	f000 fc98 	bl	8005388 <TIM_ITRx_SetConfig>
      break;
 8004a58:	e01e      	b.n	8004a98 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004a5e:	683b      	ldr	r3, [r7, #0]
 8004a60:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004a62:	683b      	ldr	r3, [r7, #0]
 8004a64:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004a66:	001a      	movs	r2, r3
 8004a68:	f000 fc2e 	bl	80052c8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	2140      	movs	r1, #64	; 0x40
 8004a72:	0018      	movs	r0, r3
 8004a74:	f000 fc88 	bl	8005388 <TIM_ITRx_SetConfig>
      break;
 8004a78:	e00e      	b.n	8004a98 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681a      	ldr	r2, [r3, #0]
 8004a7e:	683b      	ldr	r3, [r7, #0]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	0019      	movs	r1, r3
 8004a84:	0010      	movs	r0, r2
 8004a86:	f000 fc7f 	bl	8005388 <TIM_ITRx_SetConfig>
      break;
 8004a8a:	e005      	b.n	8004a98 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8004a8c:	230f      	movs	r3, #15
 8004a8e:	18fb      	adds	r3, r7, r3
 8004a90:	2201      	movs	r2, #1
 8004a92:	701a      	strb	r2, [r3, #0]
      break;
 8004a94:	e000      	b.n	8004a98 <HAL_TIM_ConfigClockSource+0x184>
      break;
 8004a96:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	223d      	movs	r2, #61	; 0x3d
 8004a9c:	2101      	movs	r1, #1
 8004a9e:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	223c      	movs	r2, #60	; 0x3c
 8004aa4:	2100      	movs	r1, #0
 8004aa6:	5499      	strb	r1, [r3, r2]

  return status;
 8004aa8:	230f      	movs	r3, #15
 8004aaa:	18fb      	adds	r3, r7, r3
 8004aac:	781b      	ldrb	r3, [r3, #0]
}
 8004aae:	0018      	movs	r0, r3
 8004ab0:	46bd      	mov	sp, r7
 8004ab2:	b004      	add	sp, #16
 8004ab4:	bd80      	pop	{r7, pc}
 8004ab6:	46c0      	nop			; (mov r8, r8)
 8004ab8:	ffceff88 	.word	0xffceff88
 8004abc:	ffff00ff 	.word	0xffff00ff

08004ac0 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8004ac0:	b580      	push	{r7, lr}
 8004ac2:	b082      	sub	sp, #8
 8004ac4:	af00      	add	r7, sp, #0
 8004ac6:	6078      	str	r0, [r7, #4]
 8004ac8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	223c      	movs	r2, #60	; 0x3c
 8004ace:	5c9b      	ldrb	r3, [r3, r2]
 8004ad0:	2b01      	cmp	r3, #1
 8004ad2:	d101      	bne.n	8004ad8 <HAL_TIM_SlaveConfigSynchro+0x18>
 8004ad4:	2302      	movs	r3, #2
 8004ad6:	e032      	b.n	8004b3e <HAL_TIM_SlaveConfigSynchro+0x7e>
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	223c      	movs	r2, #60	; 0x3c
 8004adc:	2101      	movs	r1, #1
 8004ade:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	223d      	movs	r2, #61	; 0x3d
 8004ae4:	2102      	movs	r1, #2
 8004ae6:	5499      	strb	r1, [r3, r2]

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8004ae8:	683a      	ldr	r2, [r7, #0]
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	0011      	movs	r1, r2
 8004aee:	0018      	movs	r0, r3
 8004af0:	f000 fb54 	bl	800519c <TIM_SlaveTimer_SetConfig>
 8004af4:	1e03      	subs	r3, r0, #0
 8004af6:	d009      	beq.n	8004b0c <HAL_TIM_SlaveConfigSynchro+0x4c>
  {
    htim->State = HAL_TIM_STATE_READY;
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	223d      	movs	r2, #61	; 0x3d
 8004afc:	2101      	movs	r1, #1
 8004afe:	5499      	strb	r1, [r3, r2]
    __HAL_UNLOCK(htim);
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	223c      	movs	r2, #60	; 0x3c
 8004b04:	2100      	movs	r1, #0
 8004b06:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8004b08:	2301      	movs	r3, #1
 8004b0a:	e018      	b.n	8004b3e <HAL_TIM_SlaveConfigSynchro+0x7e>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	68da      	ldr	r2, [r3, #12]
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	2140      	movs	r1, #64	; 0x40
 8004b18:	438a      	bics	r2, r1
 8004b1a:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	68da      	ldr	r2, [r3, #12]
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	4908      	ldr	r1, [pc, #32]	; (8004b48 <HAL_TIM_SlaveConfigSynchro+0x88>)
 8004b28:	400a      	ands	r2, r1
 8004b2a:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	223d      	movs	r2, #61	; 0x3d
 8004b30:	2101      	movs	r1, #1
 8004b32:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	223c      	movs	r2, #60	; 0x3c
 8004b38:	2100      	movs	r1, #0
 8004b3a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004b3c:	2300      	movs	r3, #0
}
 8004b3e:	0018      	movs	r0, r3
 8004b40:	46bd      	mov	sp, r7
 8004b42:	b002      	add	sp, #8
 8004b44:	bd80      	pop	{r7, pc}
 8004b46:	46c0      	nop			; (mov r8, r8)
 8004b48:	ffffbfff 	.word	0xffffbfff

08004b4c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004b4c:	b580      	push	{r7, lr}
 8004b4e:	b082      	sub	sp, #8
 8004b50:	af00      	add	r7, sp, #0
 8004b52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004b54:	46c0      	nop			; (mov r8, r8)
 8004b56:	46bd      	mov	sp, r7
 8004b58:	b002      	add	sp, #8
 8004b5a:	bd80      	pop	{r7, pc}

08004b5c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004b5c:	b580      	push	{r7, lr}
 8004b5e:	b082      	sub	sp, #8
 8004b60:	af00      	add	r7, sp, #0
 8004b62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004b64:	46c0      	nop			; (mov r8, r8)
 8004b66:	46bd      	mov	sp, r7
 8004b68:	b002      	add	sp, #8
 8004b6a:	bd80      	pop	{r7, pc}

08004b6c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004b6c:	b580      	push	{r7, lr}
 8004b6e:	b082      	sub	sp, #8
 8004b70:	af00      	add	r7, sp, #0
 8004b72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004b74:	46c0      	nop			; (mov r8, r8)
 8004b76:	46bd      	mov	sp, r7
 8004b78:	b002      	add	sp, #8
 8004b7a:	bd80      	pop	{r7, pc}

08004b7c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004b7c:	b580      	push	{r7, lr}
 8004b7e:	b082      	sub	sp, #8
 8004b80:	af00      	add	r7, sp, #0
 8004b82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004b84:	46c0      	nop			; (mov r8, r8)
 8004b86:	46bd      	mov	sp, r7
 8004b88:	b002      	add	sp, #8
 8004b8a:	bd80      	pop	{r7, pc}

08004b8c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004b8c:	b580      	push	{r7, lr}
 8004b8e:	b084      	sub	sp, #16
 8004b90:	af00      	add	r7, sp, #0
 8004b92:	6078      	str	r0, [r7, #4]
 8004b94:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	4a2b      	ldr	r2, [pc, #172]	; (8004c4c <TIM_Base_SetConfig+0xc0>)
 8004ba0:	4293      	cmp	r3, r2
 8004ba2:	d003      	beq.n	8004bac <TIM_Base_SetConfig+0x20>
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	4a2a      	ldr	r2, [pc, #168]	; (8004c50 <TIM_Base_SetConfig+0xc4>)
 8004ba8:	4293      	cmp	r3, r2
 8004baa:	d108      	bne.n	8004bbe <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	2270      	movs	r2, #112	; 0x70
 8004bb0:	4393      	bics	r3, r2
 8004bb2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004bb4:	683b      	ldr	r3, [r7, #0]
 8004bb6:	685b      	ldr	r3, [r3, #4]
 8004bb8:	68fa      	ldr	r2, [r7, #12]
 8004bba:	4313      	orrs	r3, r2
 8004bbc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	4a22      	ldr	r2, [pc, #136]	; (8004c4c <TIM_Base_SetConfig+0xc0>)
 8004bc2:	4293      	cmp	r3, r2
 8004bc4:	d00f      	beq.n	8004be6 <TIM_Base_SetConfig+0x5a>
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	4a21      	ldr	r2, [pc, #132]	; (8004c50 <TIM_Base_SetConfig+0xc4>)
 8004bca:	4293      	cmp	r3, r2
 8004bcc:	d00b      	beq.n	8004be6 <TIM_Base_SetConfig+0x5a>
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	4a20      	ldr	r2, [pc, #128]	; (8004c54 <TIM_Base_SetConfig+0xc8>)
 8004bd2:	4293      	cmp	r3, r2
 8004bd4:	d007      	beq.n	8004be6 <TIM_Base_SetConfig+0x5a>
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	4a1f      	ldr	r2, [pc, #124]	; (8004c58 <TIM_Base_SetConfig+0xcc>)
 8004bda:	4293      	cmp	r3, r2
 8004bdc:	d003      	beq.n	8004be6 <TIM_Base_SetConfig+0x5a>
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	4a1e      	ldr	r2, [pc, #120]	; (8004c5c <TIM_Base_SetConfig+0xd0>)
 8004be2:	4293      	cmp	r3, r2
 8004be4:	d108      	bne.n	8004bf8 <TIM_Base_SetConfig+0x6c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	4a1d      	ldr	r2, [pc, #116]	; (8004c60 <TIM_Base_SetConfig+0xd4>)
 8004bea:	4013      	ands	r3, r2
 8004bec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004bee:	683b      	ldr	r3, [r7, #0]
 8004bf0:	68db      	ldr	r3, [r3, #12]
 8004bf2:	68fa      	ldr	r2, [r7, #12]
 8004bf4:	4313      	orrs	r3, r2
 8004bf6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	2280      	movs	r2, #128	; 0x80
 8004bfc:	4393      	bics	r3, r2
 8004bfe:	001a      	movs	r2, r3
 8004c00:	683b      	ldr	r3, [r7, #0]
 8004c02:	695b      	ldr	r3, [r3, #20]
 8004c04:	4313      	orrs	r3, r2
 8004c06:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	68fa      	ldr	r2, [r7, #12]
 8004c0c:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004c0e:	683b      	ldr	r3, [r7, #0]
 8004c10:	689a      	ldr	r2, [r3, #8]
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004c16:	683b      	ldr	r3, [r7, #0]
 8004c18:	681a      	ldr	r2, [r3, #0]
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	4a0a      	ldr	r2, [pc, #40]	; (8004c4c <TIM_Base_SetConfig+0xc0>)
 8004c22:	4293      	cmp	r3, r2
 8004c24:	d007      	beq.n	8004c36 <TIM_Base_SetConfig+0xaa>
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	4a0b      	ldr	r2, [pc, #44]	; (8004c58 <TIM_Base_SetConfig+0xcc>)
 8004c2a:	4293      	cmp	r3, r2
 8004c2c:	d003      	beq.n	8004c36 <TIM_Base_SetConfig+0xaa>
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	4a0a      	ldr	r2, [pc, #40]	; (8004c5c <TIM_Base_SetConfig+0xd0>)
 8004c32:	4293      	cmp	r3, r2
 8004c34:	d103      	bne.n	8004c3e <TIM_Base_SetConfig+0xb2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004c36:	683b      	ldr	r3, [r7, #0]
 8004c38:	691a      	ldr	r2, [r3, #16]
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	2201      	movs	r2, #1
 8004c42:	615a      	str	r2, [r3, #20]
}
 8004c44:	46c0      	nop			; (mov r8, r8)
 8004c46:	46bd      	mov	sp, r7
 8004c48:	b004      	add	sp, #16
 8004c4a:	bd80      	pop	{r7, pc}
 8004c4c:	40012c00 	.word	0x40012c00
 8004c50:	40000400 	.word	0x40000400
 8004c54:	40002000 	.word	0x40002000
 8004c58:	40014400 	.word	0x40014400
 8004c5c:	40014800 	.word	0x40014800
 8004c60:	fffffcff 	.word	0xfffffcff

08004c64 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004c64:	b580      	push	{r7, lr}
 8004c66:	b086      	sub	sp, #24
 8004c68:	af00      	add	r7, sp, #0
 8004c6a:	6078      	str	r0, [r7, #4]
 8004c6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	6a1b      	ldr	r3, [r3, #32]
 8004c72:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	6a1b      	ldr	r3, [r3, #32]
 8004c78:	2201      	movs	r2, #1
 8004c7a:	4393      	bics	r3, r2
 8004c7c:	001a      	movs	r2, r3
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	685b      	ldr	r3, [r3, #4]
 8004c86:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	699b      	ldr	r3, [r3, #24]
 8004c8c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	4a2e      	ldr	r2, [pc, #184]	; (8004d4c <TIM_OC1_SetConfig+0xe8>)
 8004c92:	4013      	ands	r3, r2
 8004c94:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	2203      	movs	r2, #3
 8004c9a:	4393      	bics	r3, r2
 8004c9c:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004c9e:	683b      	ldr	r3, [r7, #0]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	68fa      	ldr	r2, [r7, #12]
 8004ca4:	4313      	orrs	r3, r2
 8004ca6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004ca8:	697b      	ldr	r3, [r7, #20]
 8004caa:	2202      	movs	r2, #2
 8004cac:	4393      	bics	r3, r2
 8004cae:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004cb0:	683b      	ldr	r3, [r7, #0]
 8004cb2:	689b      	ldr	r3, [r3, #8]
 8004cb4:	697a      	ldr	r2, [r7, #20]
 8004cb6:	4313      	orrs	r3, r2
 8004cb8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	4a24      	ldr	r2, [pc, #144]	; (8004d50 <TIM_OC1_SetConfig+0xec>)
 8004cbe:	4293      	cmp	r3, r2
 8004cc0:	d007      	beq.n	8004cd2 <TIM_OC1_SetConfig+0x6e>
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	4a23      	ldr	r2, [pc, #140]	; (8004d54 <TIM_OC1_SetConfig+0xf0>)
 8004cc6:	4293      	cmp	r3, r2
 8004cc8:	d003      	beq.n	8004cd2 <TIM_OC1_SetConfig+0x6e>
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	4a22      	ldr	r2, [pc, #136]	; (8004d58 <TIM_OC1_SetConfig+0xf4>)
 8004cce:	4293      	cmp	r3, r2
 8004cd0:	d10c      	bne.n	8004cec <TIM_OC1_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004cd2:	697b      	ldr	r3, [r7, #20]
 8004cd4:	2208      	movs	r2, #8
 8004cd6:	4393      	bics	r3, r2
 8004cd8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004cda:	683b      	ldr	r3, [r7, #0]
 8004cdc:	68db      	ldr	r3, [r3, #12]
 8004cde:	697a      	ldr	r2, [r7, #20]
 8004ce0:	4313      	orrs	r3, r2
 8004ce2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004ce4:	697b      	ldr	r3, [r7, #20]
 8004ce6:	2204      	movs	r2, #4
 8004ce8:	4393      	bics	r3, r2
 8004cea:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	4a18      	ldr	r2, [pc, #96]	; (8004d50 <TIM_OC1_SetConfig+0xec>)
 8004cf0:	4293      	cmp	r3, r2
 8004cf2:	d007      	beq.n	8004d04 <TIM_OC1_SetConfig+0xa0>
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	4a17      	ldr	r2, [pc, #92]	; (8004d54 <TIM_OC1_SetConfig+0xf0>)
 8004cf8:	4293      	cmp	r3, r2
 8004cfa:	d003      	beq.n	8004d04 <TIM_OC1_SetConfig+0xa0>
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	4a16      	ldr	r2, [pc, #88]	; (8004d58 <TIM_OC1_SetConfig+0xf4>)
 8004d00:	4293      	cmp	r3, r2
 8004d02:	d111      	bne.n	8004d28 <TIM_OC1_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004d04:	693b      	ldr	r3, [r7, #16]
 8004d06:	4a15      	ldr	r2, [pc, #84]	; (8004d5c <TIM_OC1_SetConfig+0xf8>)
 8004d08:	4013      	ands	r3, r2
 8004d0a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004d0c:	693b      	ldr	r3, [r7, #16]
 8004d0e:	4a14      	ldr	r2, [pc, #80]	; (8004d60 <TIM_OC1_SetConfig+0xfc>)
 8004d10:	4013      	ands	r3, r2
 8004d12:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004d14:	683b      	ldr	r3, [r7, #0]
 8004d16:	695b      	ldr	r3, [r3, #20]
 8004d18:	693a      	ldr	r2, [r7, #16]
 8004d1a:	4313      	orrs	r3, r2
 8004d1c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004d1e:	683b      	ldr	r3, [r7, #0]
 8004d20:	699b      	ldr	r3, [r3, #24]
 8004d22:	693a      	ldr	r2, [r7, #16]
 8004d24:	4313      	orrs	r3, r2
 8004d26:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	693a      	ldr	r2, [r7, #16]
 8004d2c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	68fa      	ldr	r2, [r7, #12]
 8004d32:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004d34:	683b      	ldr	r3, [r7, #0]
 8004d36:	685a      	ldr	r2, [r3, #4]
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	697a      	ldr	r2, [r7, #20]
 8004d40:	621a      	str	r2, [r3, #32]
}
 8004d42:	46c0      	nop			; (mov r8, r8)
 8004d44:	46bd      	mov	sp, r7
 8004d46:	b006      	add	sp, #24
 8004d48:	bd80      	pop	{r7, pc}
 8004d4a:	46c0      	nop			; (mov r8, r8)
 8004d4c:	fffeff8f 	.word	0xfffeff8f
 8004d50:	40012c00 	.word	0x40012c00
 8004d54:	40014400 	.word	0x40014400
 8004d58:	40014800 	.word	0x40014800
 8004d5c:	fffffeff 	.word	0xfffffeff
 8004d60:	fffffdff 	.word	0xfffffdff

08004d64 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004d64:	b580      	push	{r7, lr}
 8004d66:	b086      	sub	sp, #24
 8004d68:	af00      	add	r7, sp, #0
 8004d6a:	6078      	str	r0, [r7, #4]
 8004d6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	6a1b      	ldr	r3, [r3, #32]
 8004d72:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	6a1b      	ldr	r3, [r3, #32]
 8004d78:	2210      	movs	r2, #16
 8004d7a:	4393      	bics	r3, r2
 8004d7c:	001a      	movs	r2, r3
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	685b      	ldr	r3, [r3, #4]
 8004d86:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	699b      	ldr	r3, [r3, #24]
 8004d8c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	4a2c      	ldr	r2, [pc, #176]	; (8004e44 <TIM_OC2_SetConfig+0xe0>)
 8004d92:	4013      	ands	r3, r2
 8004d94:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	4a2b      	ldr	r2, [pc, #172]	; (8004e48 <TIM_OC2_SetConfig+0xe4>)
 8004d9a:	4013      	ands	r3, r2
 8004d9c:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004d9e:	683b      	ldr	r3, [r7, #0]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	021b      	lsls	r3, r3, #8
 8004da4:	68fa      	ldr	r2, [r7, #12]
 8004da6:	4313      	orrs	r3, r2
 8004da8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004daa:	697b      	ldr	r3, [r7, #20]
 8004dac:	2220      	movs	r2, #32
 8004dae:	4393      	bics	r3, r2
 8004db0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004db2:	683b      	ldr	r3, [r7, #0]
 8004db4:	689b      	ldr	r3, [r3, #8]
 8004db6:	011b      	lsls	r3, r3, #4
 8004db8:	697a      	ldr	r2, [r7, #20]
 8004dba:	4313      	orrs	r3, r2
 8004dbc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	4a22      	ldr	r2, [pc, #136]	; (8004e4c <TIM_OC2_SetConfig+0xe8>)
 8004dc2:	4293      	cmp	r3, r2
 8004dc4:	d10d      	bne.n	8004de2 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004dc6:	697b      	ldr	r3, [r7, #20]
 8004dc8:	2280      	movs	r2, #128	; 0x80
 8004dca:	4393      	bics	r3, r2
 8004dcc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004dce:	683b      	ldr	r3, [r7, #0]
 8004dd0:	68db      	ldr	r3, [r3, #12]
 8004dd2:	011b      	lsls	r3, r3, #4
 8004dd4:	697a      	ldr	r2, [r7, #20]
 8004dd6:	4313      	orrs	r3, r2
 8004dd8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004dda:	697b      	ldr	r3, [r7, #20]
 8004ddc:	2240      	movs	r2, #64	; 0x40
 8004dde:	4393      	bics	r3, r2
 8004de0:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	4a19      	ldr	r2, [pc, #100]	; (8004e4c <TIM_OC2_SetConfig+0xe8>)
 8004de6:	4293      	cmp	r3, r2
 8004de8:	d007      	beq.n	8004dfa <TIM_OC2_SetConfig+0x96>
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	4a18      	ldr	r2, [pc, #96]	; (8004e50 <TIM_OC2_SetConfig+0xec>)
 8004dee:	4293      	cmp	r3, r2
 8004df0:	d003      	beq.n	8004dfa <TIM_OC2_SetConfig+0x96>
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	4a17      	ldr	r2, [pc, #92]	; (8004e54 <TIM_OC2_SetConfig+0xf0>)
 8004df6:	4293      	cmp	r3, r2
 8004df8:	d113      	bne.n	8004e22 <TIM_OC2_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004dfa:	693b      	ldr	r3, [r7, #16]
 8004dfc:	4a16      	ldr	r2, [pc, #88]	; (8004e58 <TIM_OC2_SetConfig+0xf4>)
 8004dfe:	4013      	ands	r3, r2
 8004e00:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004e02:	693b      	ldr	r3, [r7, #16]
 8004e04:	4a15      	ldr	r2, [pc, #84]	; (8004e5c <TIM_OC2_SetConfig+0xf8>)
 8004e06:	4013      	ands	r3, r2
 8004e08:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004e0a:	683b      	ldr	r3, [r7, #0]
 8004e0c:	695b      	ldr	r3, [r3, #20]
 8004e0e:	009b      	lsls	r3, r3, #2
 8004e10:	693a      	ldr	r2, [r7, #16]
 8004e12:	4313      	orrs	r3, r2
 8004e14:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004e16:	683b      	ldr	r3, [r7, #0]
 8004e18:	699b      	ldr	r3, [r3, #24]
 8004e1a:	009b      	lsls	r3, r3, #2
 8004e1c:	693a      	ldr	r2, [r7, #16]
 8004e1e:	4313      	orrs	r3, r2
 8004e20:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	693a      	ldr	r2, [r7, #16]
 8004e26:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	68fa      	ldr	r2, [r7, #12]
 8004e2c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004e2e:	683b      	ldr	r3, [r7, #0]
 8004e30:	685a      	ldr	r2, [r3, #4]
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	697a      	ldr	r2, [r7, #20]
 8004e3a:	621a      	str	r2, [r3, #32]
}
 8004e3c:	46c0      	nop			; (mov r8, r8)
 8004e3e:	46bd      	mov	sp, r7
 8004e40:	b006      	add	sp, #24
 8004e42:	bd80      	pop	{r7, pc}
 8004e44:	feff8fff 	.word	0xfeff8fff
 8004e48:	fffffcff 	.word	0xfffffcff
 8004e4c:	40012c00 	.word	0x40012c00
 8004e50:	40014400 	.word	0x40014400
 8004e54:	40014800 	.word	0x40014800
 8004e58:	fffffbff 	.word	0xfffffbff
 8004e5c:	fffff7ff 	.word	0xfffff7ff

08004e60 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004e60:	b580      	push	{r7, lr}
 8004e62:	b086      	sub	sp, #24
 8004e64:	af00      	add	r7, sp, #0
 8004e66:	6078      	str	r0, [r7, #4]
 8004e68:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	6a1b      	ldr	r3, [r3, #32]
 8004e6e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	6a1b      	ldr	r3, [r3, #32]
 8004e74:	4a31      	ldr	r2, [pc, #196]	; (8004f3c <TIM_OC3_SetConfig+0xdc>)
 8004e76:	401a      	ands	r2, r3
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	685b      	ldr	r3, [r3, #4]
 8004e80:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	69db      	ldr	r3, [r3, #28]
 8004e86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	4a2d      	ldr	r2, [pc, #180]	; (8004f40 <TIM_OC3_SetConfig+0xe0>)
 8004e8c:	4013      	ands	r3, r2
 8004e8e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	2203      	movs	r2, #3
 8004e94:	4393      	bics	r3, r2
 8004e96:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004e98:	683b      	ldr	r3, [r7, #0]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	68fa      	ldr	r2, [r7, #12]
 8004e9e:	4313      	orrs	r3, r2
 8004ea0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004ea2:	697b      	ldr	r3, [r7, #20]
 8004ea4:	4a27      	ldr	r2, [pc, #156]	; (8004f44 <TIM_OC3_SetConfig+0xe4>)
 8004ea6:	4013      	ands	r3, r2
 8004ea8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004eaa:	683b      	ldr	r3, [r7, #0]
 8004eac:	689b      	ldr	r3, [r3, #8]
 8004eae:	021b      	lsls	r3, r3, #8
 8004eb0:	697a      	ldr	r2, [r7, #20]
 8004eb2:	4313      	orrs	r3, r2
 8004eb4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	4a23      	ldr	r2, [pc, #140]	; (8004f48 <TIM_OC3_SetConfig+0xe8>)
 8004eba:	4293      	cmp	r3, r2
 8004ebc:	d10d      	bne.n	8004eda <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004ebe:	697b      	ldr	r3, [r7, #20]
 8004ec0:	4a22      	ldr	r2, [pc, #136]	; (8004f4c <TIM_OC3_SetConfig+0xec>)
 8004ec2:	4013      	ands	r3, r2
 8004ec4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004ec6:	683b      	ldr	r3, [r7, #0]
 8004ec8:	68db      	ldr	r3, [r3, #12]
 8004eca:	021b      	lsls	r3, r3, #8
 8004ecc:	697a      	ldr	r2, [r7, #20]
 8004ece:	4313      	orrs	r3, r2
 8004ed0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004ed2:	697b      	ldr	r3, [r7, #20]
 8004ed4:	4a1e      	ldr	r2, [pc, #120]	; (8004f50 <TIM_OC3_SetConfig+0xf0>)
 8004ed6:	4013      	ands	r3, r2
 8004ed8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	4a1a      	ldr	r2, [pc, #104]	; (8004f48 <TIM_OC3_SetConfig+0xe8>)
 8004ede:	4293      	cmp	r3, r2
 8004ee0:	d007      	beq.n	8004ef2 <TIM_OC3_SetConfig+0x92>
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	4a1b      	ldr	r2, [pc, #108]	; (8004f54 <TIM_OC3_SetConfig+0xf4>)
 8004ee6:	4293      	cmp	r3, r2
 8004ee8:	d003      	beq.n	8004ef2 <TIM_OC3_SetConfig+0x92>
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	4a1a      	ldr	r2, [pc, #104]	; (8004f58 <TIM_OC3_SetConfig+0xf8>)
 8004eee:	4293      	cmp	r3, r2
 8004ef0:	d113      	bne.n	8004f1a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004ef2:	693b      	ldr	r3, [r7, #16]
 8004ef4:	4a19      	ldr	r2, [pc, #100]	; (8004f5c <TIM_OC3_SetConfig+0xfc>)
 8004ef6:	4013      	ands	r3, r2
 8004ef8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004efa:	693b      	ldr	r3, [r7, #16]
 8004efc:	4a18      	ldr	r2, [pc, #96]	; (8004f60 <TIM_OC3_SetConfig+0x100>)
 8004efe:	4013      	ands	r3, r2
 8004f00:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004f02:	683b      	ldr	r3, [r7, #0]
 8004f04:	695b      	ldr	r3, [r3, #20]
 8004f06:	011b      	lsls	r3, r3, #4
 8004f08:	693a      	ldr	r2, [r7, #16]
 8004f0a:	4313      	orrs	r3, r2
 8004f0c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004f0e:	683b      	ldr	r3, [r7, #0]
 8004f10:	699b      	ldr	r3, [r3, #24]
 8004f12:	011b      	lsls	r3, r3, #4
 8004f14:	693a      	ldr	r2, [r7, #16]
 8004f16:	4313      	orrs	r3, r2
 8004f18:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	693a      	ldr	r2, [r7, #16]
 8004f1e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	68fa      	ldr	r2, [r7, #12]
 8004f24:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004f26:	683b      	ldr	r3, [r7, #0]
 8004f28:	685a      	ldr	r2, [r3, #4]
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	697a      	ldr	r2, [r7, #20]
 8004f32:	621a      	str	r2, [r3, #32]
}
 8004f34:	46c0      	nop			; (mov r8, r8)
 8004f36:	46bd      	mov	sp, r7
 8004f38:	b006      	add	sp, #24
 8004f3a:	bd80      	pop	{r7, pc}
 8004f3c:	fffffeff 	.word	0xfffffeff
 8004f40:	fffeff8f 	.word	0xfffeff8f
 8004f44:	fffffdff 	.word	0xfffffdff
 8004f48:	40012c00 	.word	0x40012c00
 8004f4c:	fffff7ff 	.word	0xfffff7ff
 8004f50:	fffffbff 	.word	0xfffffbff
 8004f54:	40014400 	.word	0x40014400
 8004f58:	40014800 	.word	0x40014800
 8004f5c:	ffffefff 	.word	0xffffefff
 8004f60:	ffffdfff 	.word	0xffffdfff

08004f64 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004f64:	b580      	push	{r7, lr}
 8004f66:	b086      	sub	sp, #24
 8004f68:	af00      	add	r7, sp, #0
 8004f6a:	6078      	str	r0, [r7, #4]
 8004f6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	6a1b      	ldr	r3, [r3, #32]
 8004f72:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	6a1b      	ldr	r3, [r3, #32]
 8004f78:	4a24      	ldr	r2, [pc, #144]	; (800500c <TIM_OC4_SetConfig+0xa8>)
 8004f7a:	401a      	ands	r2, r3
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	685b      	ldr	r3, [r3, #4]
 8004f84:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	69db      	ldr	r3, [r3, #28]
 8004f8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	4a20      	ldr	r2, [pc, #128]	; (8005010 <TIM_OC4_SetConfig+0xac>)
 8004f90:	4013      	ands	r3, r2
 8004f92:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	4a1f      	ldr	r2, [pc, #124]	; (8005014 <TIM_OC4_SetConfig+0xb0>)
 8004f98:	4013      	ands	r3, r2
 8004f9a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004f9c:	683b      	ldr	r3, [r7, #0]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	021b      	lsls	r3, r3, #8
 8004fa2:	68fa      	ldr	r2, [r7, #12]
 8004fa4:	4313      	orrs	r3, r2
 8004fa6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004fa8:	693b      	ldr	r3, [r7, #16]
 8004faa:	4a1b      	ldr	r2, [pc, #108]	; (8005018 <TIM_OC4_SetConfig+0xb4>)
 8004fac:	4013      	ands	r3, r2
 8004fae:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004fb0:	683b      	ldr	r3, [r7, #0]
 8004fb2:	689b      	ldr	r3, [r3, #8]
 8004fb4:	031b      	lsls	r3, r3, #12
 8004fb6:	693a      	ldr	r2, [r7, #16]
 8004fb8:	4313      	orrs	r3, r2
 8004fba:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	4a17      	ldr	r2, [pc, #92]	; (800501c <TIM_OC4_SetConfig+0xb8>)
 8004fc0:	4293      	cmp	r3, r2
 8004fc2:	d007      	beq.n	8004fd4 <TIM_OC4_SetConfig+0x70>
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	4a16      	ldr	r2, [pc, #88]	; (8005020 <TIM_OC4_SetConfig+0xbc>)
 8004fc8:	4293      	cmp	r3, r2
 8004fca:	d003      	beq.n	8004fd4 <TIM_OC4_SetConfig+0x70>
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	4a15      	ldr	r2, [pc, #84]	; (8005024 <TIM_OC4_SetConfig+0xc0>)
 8004fd0:	4293      	cmp	r3, r2
 8004fd2:	d109      	bne.n	8004fe8 <TIM_OC4_SetConfig+0x84>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004fd4:	697b      	ldr	r3, [r7, #20]
 8004fd6:	4a14      	ldr	r2, [pc, #80]	; (8005028 <TIM_OC4_SetConfig+0xc4>)
 8004fd8:	4013      	ands	r3, r2
 8004fda:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004fdc:	683b      	ldr	r3, [r7, #0]
 8004fde:	695b      	ldr	r3, [r3, #20]
 8004fe0:	019b      	lsls	r3, r3, #6
 8004fe2:	697a      	ldr	r2, [r7, #20]
 8004fe4:	4313      	orrs	r3, r2
 8004fe6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	697a      	ldr	r2, [r7, #20]
 8004fec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	68fa      	ldr	r2, [r7, #12]
 8004ff2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004ff4:	683b      	ldr	r3, [r7, #0]
 8004ff6:	685a      	ldr	r2, [r3, #4]
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	693a      	ldr	r2, [r7, #16]
 8005000:	621a      	str	r2, [r3, #32]
}
 8005002:	46c0      	nop			; (mov r8, r8)
 8005004:	46bd      	mov	sp, r7
 8005006:	b006      	add	sp, #24
 8005008:	bd80      	pop	{r7, pc}
 800500a:	46c0      	nop			; (mov r8, r8)
 800500c:	ffffefff 	.word	0xffffefff
 8005010:	feff8fff 	.word	0xfeff8fff
 8005014:	fffffcff 	.word	0xfffffcff
 8005018:	ffffdfff 	.word	0xffffdfff
 800501c:	40012c00 	.word	0x40012c00
 8005020:	40014400 	.word	0x40014400
 8005024:	40014800 	.word	0x40014800
 8005028:	ffffbfff 	.word	0xffffbfff

0800502c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800502c:	b580      	push	{r7, lr}
 800502e:	b086      	sub	sp, #24
 8005030:	af00      	add	r7, sp, #0
 8005032:	6078      	str	r0, [r7, #4]
 8005034:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	6a1b      	ldr	r3, [r3, #32]
 800503a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	6a1b      	ldr	r3, [r3, #32]
 8005040:	4a21      	ldr	r2, [pc, #132]	; (80050c8 <TIM_OC5_SetConfig+0x9c>)
 8005042:	401a      	ands	r2, r3
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	685b      	ldr	r3, [r3, #4]
 800504c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005052:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	4a1d      	ldr	r2, [pc, #116]	; (80050cc <TIM_OC5_SetConfig+0xa0>)
 8005058:	4013      	ands	r3, r2
 800505a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800505c:	683b      	ldr	r3, [r7, #0]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	68fa      	ldr	r2, [r7, #12]
 8005062:	4313      	orrs	r3, r2
 8005064:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005066:	693b      	ldr	r3, [r7, #16]
 8005068:	4a19      	ldr	r2, [pc, #100]	; (80050d0 <TIM_OC5_SetConfig+0xa4>)
 800506a:	4013      	ands	r3, r2
 800506c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800506e:	683b      	ldr	r3, [r7, #0]
 8005070:	689b      	ldr	r3, [r3, #8]
 8005072:	041b      	lsls	r3, r3, #16
 8005074:	693a      	ldr	r2, [r7, #16]
 8005076:	4313      	orrs	r3, r2
 8005078:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	4a15      	ldr	r2, [pc, #84]	; (80050d4 <TIM_OC5_SetConfig+0xa8>)
 800507e:	4293      	cmp	r3, r2
 8005080:	d007      	beq.n	8005092 <TIM_OC5_SetConfig+0x66>
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	4a14      	ldr	r2, [pc, #80]	; (80050d8 <TIM_OC5_SetConfig+0xac>)
 8005086:	4293      	cmp	r3, r2
 8005088:	d003      	beq.n	8005092 <TIM_OC5_SetConfig+0x66>
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	4a13      	ldr	r2, [pc, #76]	; (80050dc <TIM_OC5_SetConfig+0xb0>)
 800508e:	4293      	cmp	r3, r2
 8005090:	d109      	bne.n	80050a6 <TIM_OC5_SetConfig+0x7a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005092:	697b      	ldr	r3, [r7, #20]
 8005094:	4a0c      	ldr	r2, [pc, #48]	; (80050c8 <TIM_OC5_SetConfig+0x9c>)
 8005096:	4013      	ands	r3, r2
 8005098:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800509a:	683b      	ldr	r3, [r7, #0]
 800509c:	695b      	ldr	r3, [r3, #20]
 800509e:	021b      	lsls	r3, r3, #8
 80050a0:	697a      	ldr	r2, [r7, #20]
 80050a2:	4313      	orrs	r3, r2
 80050a4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	697a      	ldr	r2, [r7, #20]
 80050aa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	68fa      	ldr	r2, [r7, #12]
 80050b0:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80050b2:	683b      	ldr	r3, [r7, #0]
 80050b4:	685a      	ldr	r2, [r3, #4]
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	693a      	ldr	r2, [r7, #16]
 80050be:	621a      	str	r2, [r3, #32]
}
 80050c0:	46c0      	nop			; (mov r8, r8)
 80050c2:	46bd      	mov	sp, r7
 80050c4:	b006      	add	sp, #24
 80050c6:	bd80      	pop	{r7, pc}
 80050c8:	fffeffff 	.word	0xfffeffff
 80050cc:	fffeff8f 	.word	0xfffeff8f
 80050d0:	fffdffff 	.word	0xfffdffff
 80050d4:	40012c00 	.word	0x40012c00
 80050d8:	40014400 	.word	0x40014400
 80050dc:	40014800 	.word	0x40014800

080050e0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80050e0:	b580      	push	{r7, lr}
 80050e2:	b086      	sub	sp, #24
 80050e4:	af00      	add	r7, sp, #0
 80050e6:	6078      	str	r0, [r7, #4]
 80050e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	6a1b      	ldr	r3, [r3, #32]
 80050ee:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	6a1b      	ldr	r3, [r3, #32]
 80050f4:	4a22      	ldr	r2, [pc, #136]	; (8005180 <TIM_OC6_SetConfig+0xa0>)
 80050f6:	401a      	ands	r2, r3
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	685b      	ldr	r3, [r3, #4]
 8005100:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005106:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	4a1e      	ldr	r2, [pc, #120]	; (8005184 <TIM_OC6_SetConfig+0xa4>)
 800510c:	4013      	ands	r3, r2
 800510e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005110:	683b      	ldr	r3, [r7, #0]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	021b      	lsls	r3, r3, #8
 8005116:	68fa      	ldr	r2, [r7, #12]
 8005118:	4313      	orrs	r3, r2
 800511a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800511c:	693b      	ldr	r3, [r7, #16]
 800511e:	4a1a      	ldr	r2, [pc, #104]	; (8005188 <TIM_OC6_SetConfig+0xa8>)
 8005120:	4013      	ands	r3, r2
 8005122:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005124:	683b      	ldr	r3, [r7, #0]
 8005126:	689b      	ldr	r3, [r3, #8]
 8005128:	051b      	lsls	r3, r3, #20
 800512a:	693a      	ldr	r2, [r7, #16]
 800512c:	4313      	orrs	r3, r2
 800512e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	4a16      	ldr	r2, [pc, #88]	; (800518c <TIM_OC6_SetConfig+0xac>)
 8005134:	4293      	cmp	r3, r2
 8005136:	d007      	beq.n	8005148 <TIM_OC6_SetConfig+0x68>
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	4a15      	ldr	r2, [pc, #84]	; (8005190 <TIM_OC6_SetConfig+0xb0>)
 800513c:	4293      	cmp	r3, r2
 800513e:	d003      	beq.n	8005148 <TIM_OC6_SetConfig+0x68>
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	4a14      	ldr	r2, [pc, #80]	; (8005194 <TIM_OC6_SetConfig+0xb4>)
 8005144:	4293      	cmp	r3, r2
 8005146:	d109      	bne.n	800515c <TIM_OC6_SetConfig+0x7c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005148:	697b      	ldr	r3, [r7, #20]
 800514a:	4a13      	ldr	r2, [pc, #76]	; (8005198 <TIM_OC6_SetConfig+0xb8>)
 800514c:	4013      	ands	r3, r2
 800514e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005150:	683b      	ldr	r3, [r7, #0]
 8005152:	695b      	ldr	r3, [r3, #20]
 8005154:	029b      	lsls	r3, r3, #10
 8005156:	697a      	ldr	r2, [r7, #20]
 8005158:	4313      	orrs	r3, r2
 800515a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	697a      	ldr	r2, [r7, #20]
 8005160:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	68fa      	ldr	r2, [r7, #12]
 8005166:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005168:	683b      	ldr	r3, [r7, #0]
 800516a:	685a      	ldr	r2, [r3, #4]
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	693a      	ldr	r2, [r7, #16]
 8005174:	621a      	str	r2, [r3, #32]
}
 8005176:	46c0      	nop			; (mov r8, r8)
 8005178:	46bd      	mov	sp, r7
 800517a:	b006      	add	sp, #24
 800517c:	bd80      	pop	{r7, pc}
 800517e:	46c0      	nop			; (mov r8, r8)
 8005180:	ffefffff 	.word	0xffefffff
 8005184:	feff8fff 	.word	0xfeff8fff
 8005188:	ffdfffff 	.word	0xffdfffff
 800518c:	40012c00 	.word	0x40012c00
 8005190:	40014400 	.word	0x40014400
 8005194:	40014800 	.word	0x40014800
 8005198:	fffbffff 	.word	0xfffbffff

0800519c <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800519c:	b580      	push	{r7, lr}
 800519e:	b086      	sub	sp, #24
 80051a0:	af00      	add	r7, sp, #0
 80051a2:	6078      	str	r0, [r7, #4]
 80051a4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80051a6:	2317      	movs	r3, #23
 80051a8:	18fb      	adds	r3, r7, r3
 80051aa:	2200      	movs	r2, #0
 80051ac:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	689b      	ldr	r3, [r3, #8]
 80051b4:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80051b6:	693b      	ldr	r3, [r7, #16]
 80051b8:	4a41      	ldr	r2, [pc, #260]	; (80052c0 <TIM_SlaveTimer_SetConfig+0x124>)
 80051ba:	4013      	ands	r3, r2
 80051bc:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 80051be:	683b      	ldr	r3, [r7, #0]
 80051c0:	685b      	ldr	r3, [r3, #4]
 80051c2:	693a      	ldr	r2, [r7, #16]
 80051c4:	4313      	orrs	r3, r2
 80051c6:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 80051c8:	693b      	ldr	r3, [r7, #16]
 80051ca:	4a3e      	ldr	r2, [pc, #248]	; (80052c4 <TIM_SlaveTimer_SetConfig+0x128>)
 80051cc:	4013      	ands	r3, r2
 80051ce:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 80051d0:	683b      	ldr	r3, [r7, #0]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	693a      	ldr	r2, [r7, #16]
 80051d6:	4313      	orrs	r3, r2
 80051d8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	693a      	ldr	r2, [r7, #16]
 80051e0:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 80051e2:	683b      	ldr	r3, [r7, #0]
 80051e4:	685b      	ldr	r3, [r3, #4]
 80051e6:	2b70      	cmp	r3, #112	; 0x70
 80051e8:	d015      	beq.n	8005216 <TIM_SlaveTimer_SetConfig+0x7a>
 80051ea:	d900      	bls.n	80051ee <TIM_SlaveTimer_SetConfig+0x52>
 80051ec:	e05b      	b.n	80052a6 <TIM_SlaveTimer_SetConfig+0x10a>
 80051ee:	2b60      	cmp	r3, #96	; 0x60
 80051f0:	d04f      	beq.n	8005292 <TIM_SlaveTimer_SetConfig+0xf6>
 80051f2:	d858      	bhi.n	80052a6 <TIM_SlaveTimer_SetConfig+0x10a>
 80051f4:	2b50      	cmp	r3, #80	; 0x50
 80051f6:	d042      	beq.n	800527e <TIM_SlaveTimer_SetConfig+0xe2>
 80051f8:	d855      	bhi.n	80052a6 <TIM_SlaveTimer_SetConfig+0x10a>
 80051fa:	2b40      	cmp	r3, #64	; 0x40
 80051fc:	d016      	beq.n	800522c <TIM_SlaveTimer_SetConfig+0x90>
 80051fe:	d852      	bhi.n	80052a6 <TIM_SlaveTimer_SetConfig+0x10a>
 8005200:	2b30      	cmp	r3, #48	; 0x30
 8005202:	d055      	beq.n	80052b0 <TIM_SlaveTimer_SetConfig+0x114>
 8005204:	d84f      	bhi.n	80052a6 <TIM_SlaveTimer_SetConfig+0x10a>
 8005206:	2b20      	cmp	r3, #32
 8005208:	d052      	beq.n	80052b0 <TIM_SlaveTimer_SetConfig+0x114>
 800520a:	d84c      	bhi.n	80052a6 <TIM_SlaveTimer_SetConfig+0x10a>
 800520c:	2b00      	cmp	r3, #0
 800520e:	d04f      	beq.n	80052b0 <TIM_SlaveTimer_SetConfig+0x114>
 8005210:	2b10      	cmp	r3, #16
 8005212:	d04d      	beq.n	80052b0 <TIM_SlaveTimer_SetConfig+0x114>
 8005214:	e047      	b.n	80052a6 <TIM_SlaveTimer_SetConfig+0x10a>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 800521a:	683b      	ldr	r3, [r7, #0]
 800521c:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 800521e:	683b      	ldr	r3, [r7, #0]
 8005220:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 8005222:	683b      	ldr	r3, [r7, #0]
 8005224:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 8005226:	f000 f8cb 	bl	80053c0 <TIM_ETR_SetConfig>
      break;
 800522a:	e042      	b.n	80052b2 <TIM_SlaveTimer_SetConfig+0x116>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 800522c:	683b      	ldr	r3, [r7, #0]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	2b05      	cmp	r3, #5
 8005232:	d101      	bne.n	8005238 <TIM_SlaveTimer_SetConfig+0x9c>
      {
        return HAL_ERROR;
 8005234:	2301      	movs	r3, #1
 8005236:	e03f      	b.n	80052b8 <TIM_SlaveTimer_SetConfig+0x11c>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	6a1b      	ldr	r3, [r3, #32]
 800523e:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	6a1a      	ldr	r2, [r3, #32]
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	2101      	movs	r1, #1
 800524c:	438a      	bics	r2, r1
 800524e:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	699b      	ldr	r3, [r3, #24]
 8005256:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005258:	68bb      	ldr	r3, [r7, #8]
 800525a:	22f0      	movs	r2, #240	; 0xf0
 800525c:	4393      	bics	r3, r2
 800525e:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8005260:	683b      	ldr	r3, [r7, #0]
 8005262:	691b      	ldr	r3, [r3, #16]
 8005264:	011b      	lsls	r3, r3, #4
 8005266:	68ba      	ldr	r2, [r7, #8]
 8005268:	4313      	orrs	r3, r2
 800526a:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	68ba      	ldr	r2, [r7, #8]
 8005272:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	68fa      	ldr	r2, [r7, #12]
 800527a:	621a      	str	r2, [r3, #32]
      break;
 800527c:	e019      	b.n	80052b2 <TIM_SlaveTimer_SetConfig+0x116>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8005282:	683b      	ldr	r3, [r7, #0]
 8005284:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8005286:	683b      	ldr	r3, [r7, #0]
 8005288:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800528a:	001a      	movs	r2, r3
 800528c:	f000 f81c 	bl	80052c8 <TIM_TI1_ConfigInputStage>
      break;
 8005290:	e00f      	b.n	80052b2 <TIM_SlaveTimer_SetConfig+0x116>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8005296:	683b      	ldr	r3, [r7, #0]
 8005298:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 800529a:	683b      	ldr	r3, [r7, #0]
 800529c:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800529e:	001a      	movs	r2, r3
 80052a0:	f000 f840 	bl	8005324 <TIM_TI2_ConfigInputStage>
      break;
 80052a4:	e005      	b.n	80052b2 <TIM_SlaveTimer_SetConfig+0x116>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 80052a6:	2317      	movs	r3, #23
 80052a8:	18fb      	adds	r3, r7, r3
 80052aa:	2201      	movs	r2, #1
 80052ac:	701a      	strb	r2, [r3, #0]
      break;
 80052ae:	e000      	b.n	80052b2 <TIM_SlaveTimer_SetConfig+0x116>
      break;
 80052b0:	46c0      	nop			; (mov r8, r8)
  }

  return status;
 80052b2:	2317      	movs	r3, #23
 80052b4:	18fb      	adds	r3, r7, r3
 80052b6:	781b      	ldrb	r3, [r3, #0]
}
 80052b8:	0018      	movs	r0, r3
 80052ba:	46bd      	mov	sp, r7
 80052bc:	b006      	add	sp, #24
 80052be:	bd80      	pop	{r7, pc}
 80052c0:	ffcfff8f 	.word	0xffcfff8f
 80052c4:	fffefff8 	.word	0xfffefff8

080052c8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80052c8:	b580      	push	{r7, lr}
 80052ca:	b086      	sub	sp, #24
 80052cc:	af00      	add	r7, sp, #0
 80052ce:	60f8      	str	r0, [r7, #12]
 80052d0:	60b9      	str	r1, [r7, #8]
 80052d2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	6a1b      	ldr	r3, [r3, #32]
 80052d8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	6a1b      	ldr	r3, [r3, #32]
 80052de:	2201      	movs	r2, #1
 80052e0:	4393      	bics	r3, r2
 80052e2:	001a      	movs	r2, r3
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	699b      	ldr	r3, [r3, #24]
 80052ec:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80052ee:	693b      	ldr	r3, [r7, #16]
 80052f0:	22f0      	movs	r2, #240	; 0xf0
 80052f2:	4393      	bics	r3, r2
 80052f4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	011b      	lsls	r3, r3, #4
 80052fa:	693a      	ldr	r2, [r7, #16]
 80052fc:	4313      	orrs	r3, r2
 80052fe:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005300:	697b      	ldr	r3, [r7, #20]
 8005302:	220a      	movs	r2, #10
 8005304:	4393      	bics	r3, r2
 8005306:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005308:	697a      	ldr	r2, [r7, #20]
 800530a:	68bb      	ldr	r3, [r7, #8]
 800530c:	4313      	orrs	r3, r2
 800530e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	693a      	ldr	r2, [r7, #16]
 8005314:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	697a      	ldr	r2, [r7, #20]
 800531a:	621a      	str	r2, [r3, #32]
}
 800531c:	46c0      	nop			; (mov r8, r8)
 800531e:	46bd      	mov	sp, r7
 8005320:	b006      	add	sp, #24
 8005322:	bd80      	pop	{r7, pc}

08005324 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005324:	b580      	push	{r7, lr}
 8005326:	b086      	sub	sp, #24
 8005328:	af00      	add	r7, sp, #0
 800532a:	60f8      	str	r0, [r7, #12]
 800532c:	60b9      	str	r1, [r7, #8]
 800532e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	6a1b      	ldr	r3, [r3, #32]
 8005334:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	6a1b      	ldr	r3, [r3, #32]
 800533a:	2210      	movs	r2, #16
 800533c:	4393      	bics	r3, r2
 800533e:	001a      	movs	r2, r3
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	699b      	ldr	r3, [r3, #24]
 8005348:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800534a:	693b      	ldr	r3, [r7, #16]
 800534c:	4a0d      	ldr	r2, [pc, #52]	; (8005384 <TIM_TI2_ConfigInputStage+0x60>)
 800534e:	4013      	ands	r3, r2
 8005350:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	031b      	lsls	r3, r3, #12
 8005356:	693a      	ldr	r2, [r7, #16]
 8005358:	4313      	orrs	r3, r2
 800535a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800535c:	697b      	ldr	r3, [r7, #20]
 800535e:	22a0      	movs	r2, #160	; 0xa0
 8005360:	4393      	bics	r3, r2
 8005362:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005364:	68bb      	ldr	r3, [r7, #8]
 8005366:	011b      	lsls	r3, r3, #4
 8005368:	697a      	ldr	r2, [r7, #20]
 800536a:	4313      	orrs	r3, r2
 800536c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	693a      	ldr	r2, [r7, #16]
 8005372:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	697a      	ldr	r2, [r7, #20]
 8005378:	621a      	str	r2, [r3, #32]
}
 800537a:	46c0      	nop			; (mov r8, r8)
 800537c:	46bd      	mov	sp, r7
 800537e:	b006      	add	sp, #24
 8005380:	bd80      	pop	{r7, pc}
 8005382:	46c0      	nop			; (mov r8, r8)
 8005384:	ffff0fff 	.word	0xffff0fff

08005388 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005388:	b580      	push	{r7, lr}
 800538a:	b084      	sub	sp, #16
 800538c:	af00      	add	r7, sp, #0
 800538e:	6078      	str	r0, [r7, #4]
 8005390:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	689b      	ldr	r3, [r3, #8]
 8005396:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	4a08      	ldr	r2, [pc, #32]	; (80053bc <TIM_ITRx_SetConfig+0x34>)
 800539c:	4013      	ands	r3, r2
 800539e:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80053a0:	683a      	ldr	r2, [r7, #0]
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	4313      	orrs	r3, r2
 80053a6:	2207      	movs	r2, #7
 80053a8:	4313      	orrs	r3, r2
 80053aa:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	68fa      	ldr	r2, [r7, #12]
 80053b0:	609a      	str	r2, [r3, #8]
}
 80053b2:	46c0      	nop			; (mov r8, r8)
 80053b4:	46bd      	mov	sp, r7
 80053b6:	b004      	add	sp, #16
 80053b8:	bd80      	pop	{r7, pc}
 80053ba:	46c0      	nop			; (mov r8, r8)
 80053bc:	ffcfff8f 	.word	0xffcfff8f

080053c0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80053c0:	b580      	push	{r7, lr}
 80053c2:	b086      	sub	sp, #24
 80053c4:	af00      	add	r7, sp, #0
 80053c6:	60f8      	str	r0, [r7, #12]
 80053c8:	60b9      	str	r1, [r7, #8]
 80053ca:	607a      	str	r2, [r7, #4]
 80053cc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	689b      	ldr	r3, [r3, #8]
 80053d2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80053d4:	697b      	ldr	r3, [r7, #20]
 80053d6:	4a09      	ldr	r2, [pc, #36]	; (80053fc <TIM_ETR_SetConfig+0x3c>)
 80053d8:	4013      	ands	r3, r2
 80053da:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80053dc:	683b      	ldr	r3, [r7, #0]
 80053de:	021a      	lsls	r2, r3, #8
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	431a      	orrs	r2, r3
 80053e4:	68bb      	ldr	r3, [r7, #8]
 80053e6:	4313      	orrs	r3, r2
 80053e8:	697a      	ldr	r2, [r7, #20]
 80053ea:	4313      	orrs	r3, r2
 80053ec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	697a      	ldr	r2, [r7, #20]
 80053f2:	609a      	str	r2, [r3, #8]
}
 80053f4:	46c0      	nop			; (mov r8, r8)
 80053f6:	46bd      	mov	sp, r7
 80053f8:	b006      	add	sp, #24
 80053fa:	bd80      	pop	{r7, pc}
 80053fc:	ffff00ff 	.word	0xffff00ff

08005400 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005400:	b580      	push	{r7, lr}
 8005402:	b084      	sub	sp, #16
 8005404:	af00      	add	r7, sp, #0
 8005406:	6078      	str	r0, [r7, #4]
 8005408:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	223c      	movs	r2, #60	; 0x3c
 800540e:	5c9b      	ldrb	r3, [r3, r2]
 8005410:	2b01      	cmp	r3, #1
 8005412:	d101      	bne.n	8005418 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005414:	2302      	movs	r3, #2
 8005416:	e04a      	b.n	80054ae <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	223c      	movs	r2, #60	; 0x3c
 800541c:	2101      	movs	r1, #1
 800541e:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	223d      	movs	r2, #61	; 0x3d
 8005424:	2102      	movs	r1, #2
 8005426:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	685b      	ldr	r3, [r3, #4]
 800542e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	689b      	ldr	r3, [r3, #8]
 8005436:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	4a1e      	ldr	r2, [pc, #120]	; (80054b8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800543e:	4293      	cmp	r3, r2
 8005440:	d108      	bne.n	8005454 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	4a1d      	ldr	r2, [pc, #116]	; (80054bc <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 8005446:	4013      	ands	r3, r2
 8005448:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800544a:	683b      	ldr	r3, [r7, #0]
 800544c:	685b      	ldr	r3, [r3, #4]
 800544e:	68fa      	ldr	r2, [r7, #12]
 8005450:	4313      	orrs	r3, r2
 8005452:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	2270      	movs	r2, #112	; 0x70
 8005458:	4393      	bics	r3, r2
 800545a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800545c:	683b      	ldr	r3, [r7, #0]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	68fa      	ldr	r2, [r7, #12]
 8005462:	4313      	orrs	r3, r2
 8005464:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	68fa      	ldr	r2, [r7, #12]
 800546c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	4a11      	ldr	r2, [pc, #68]	; (80054b8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8005474:	4293      	cmp	r3, r2
 8005476:	d004      	beq.n	8005482 <HAL_TIMEx_MasterConfigSynchronization+0x82>
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	4a10      	ldr	r2, [pc, #64]	; (80054c0 <HAL_TIMEx_MasterConfigSynchronization+0xc0>)
 800547e:	4293      	cmp	r3, r2
 8005480:	d10c      	bne.n	800549c <HAL_TIMEx_MasterConfigSynchronization+0x9c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005482:	68bb      	ldr	r3, [r7, #8]
 8005484:	2280      	movs	r2, #128	; 0x80
 8005486:	4393      	bics	r3, r2
 8005488:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800548a:	683b      	ldr	r3, [r7, #0]
 800548c:	689b      	ldr	r3, [r3, #8]
 800548e:	68ba      	ldr	r2, [r7, #8]
 8005490:	4313      	orrs	r3, r2
 8005492:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	68ba      	ldr	r2, [r7, #8]
 800549a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	223d      	movs	r2, #61	; 0x3d
 80054a0:	2101      	movs	r1, #1
 80054a2:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	223c      	movs	r2, #60	; 0x3c
 80054a8:	2100      	movs	r1, #0
 80054aa:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80054ac:	2300      	movs	r3, #0
}
 80054ae:	0018      	movs	r0, r3
 80054b0:	46bd      	mov	sp, r7
 80054b2:	b004      	add	sp, #16
 80054b4:	bd80      	pop	{r7, pc}
 80054b6:	46c0      	nop			; (mov r8, r8)
 80054b8:	40012c00 	.word	0x40012c00
 80054bc:	ff0fffff 	.word	0xff0fffff
 80054c0:	40000400 	.word	0x40000400

080054c4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80054c4:	b580      	push	{r7, lr}
 80054c6:	b082      	sub	sp, #8
 80054c8:	af00      	add	r7, sp, #0
 80054ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80054cc:	46c0      	nop			; (mov r8, r8)
 80054ce:	46bd      	mov	sp, r7
 80054d0:	b002      	add	sp, #8
 80054d2:	bd80      	pop	{r7, pc}

080054d4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80054d4:	b580      	push	{r7, lr}
 80054d6:	b082      	sub	sp, #8
 80054d8:	af00      	add	r7, sp, #0
 80054da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80054dc:	46c0      	nop			; (mov r8, r8)
 80054de:	46bd      	mov	sp, r7
 80054e0:	b002      	add	sp, #8
 80054e2:	bd80      	pop	{r7, pc}

080054e4 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80054e4:	b580      	push	{r7, lr}
 80054e6:	b082      	sub	sp, #8
 80054e8:	af00      	add	r7, sp, #0
 80054ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80054ec:	46c0      	nop			; (mov r8, r8)
 80054ee:	46bd      	mov	sp, r7
 80054f0:	b002      	add	sp, #8
 80054f2:	bd80      	pop	{r7, pc}

080054f4 <malloc>:
 80054f4:	b510      	push	{r4, lr}
 80054f6:	4b03      	ldr	r3, [pc, #12]	; (8005504 <malloc+0x10>)
 80054f8:	0001      	movs	r1, r0
 80054fa:	6818      	ldr	r0, [r3, #0]
 80054fc:	f000 f826 	bl	800554c <_malloc_r>
 8005500:	bd10      	pop	{r4, pc}
 8005502:	46c0      	nop			; (mov r8, r8)
 8005504:	20000068 	.word	0x20000068

08005508 <sbrk_aligned>:
 8005508:	b570      	push	{r4, r5, r6, lr}
 800550a:	4e0f      	ldr	r6, [pc, #60]	; (8005548 <sbrk_aligned+0x40>)
 800550c:	000d      	movs	r5, r1
 800550e:	6831      	ldr	r1, [r6, #0]
 8005510:	0004      	movs	r4, r0
 8005512:	2900      	cmp	r1, #0
 8005514:	d102      	bne.n	800551c <sbrk_aligned+0x14>
 8005516:	f000 f8b3 	bl	8005680 <_sbrk_r>
 800551a:	6030      	str	r0, [r6, #0]
 800551c:	0029      	movs	r1, r5
 800551e:	0020      	movs	r0, r4
 8005520:	f000 f8ae 	bl	8005680 <_sbrk_r>
 8005524:	1c43      	adds	r3, r0, #1
 8005526:	d00a      	beq.n	800553e <sbrk_aligned+0x36>
 8005528:	2303      	movs	r3, #3
 800552a:	1cc5      	adds	r5, r0, #3
 800552c:	439d      	bics	r5, r3
 800552e:	42a8      	cmp	r0, r5
 8005530:	d007      	beq.n	8005542 <sbrk_aligned+0x3a>
 8005532:	1a29      	subs	r1, r5, r0
 8005534:	0020      	movs	r0, r4
 8005536:	f000 f8a3 	bl	8005680 <_sbrk_r>
 800553a:	3001      	adds	r0, #1
 800553c:	d101      	bne.n	8005542 <sbrk_aligned+0x3a>
 800553e:	2501      	movs	r5, #1
 8005540:	426d      	negs	r5, r5
 8005542:	0028      	movs	r0, r5
 8005544:	bd70      	pop	{r4, r5, r6, pc}
 8005546:	46c0      	nop			; (mov r8, r8)
 8005548:	20000874 	.word	0x20000874

0800554c <_malloc_r>:
 800554c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800554e:	2203      	movs	r2, #3
 8005550:	1ccb      	adds	r3, r1, #3
 8005552:	4393      	bics	r3, r2
 8005554:	3308      	adds	r3, #8
 8005556:	0006      	movs	r6, r0
 8005558:	001f      	movs	r7, r3
 800555a:	2b0c      	cmp	r3, #12
 800555c:	d238      	bcs.n	80055d0 <_malloc_r+0x84>
 800555e:	270c      	movs	r7, #12
 8005560:	42b9      	cmp	r1, r7
 8005562:	d837      	bhi.n	80055d4 <_malloc_r+0x88>
 8005564:	0030      	movs	r0, r6
 8005566:	f000 f873 	bl	8005650 <__malloc_lock>
 800556a:	4b38      	ldr	r3, [pc, #224]	; (800564c <_malloc_r+0x100>)
 800556c:	9300      	str	r3, [sp, #0]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	001c      	movs	r4, r3
 8005572:	2c00      	cmp	r4, #0
 8005574:	d133      	bne.n	80055de <_malloc_r+0x92>
 8005576:	0039      	movs	r1, r7
 8005578:	0030      	movs	r0, r6
 800557a:	f7ff ffc5 	bl	8005508 <sbrk_aligned>
 800557e:	0004      	movs	r4, r0
 8005580:	1c43      	adds	r3, r0, #1
 8005582:	d15e      	bne.n	8005642 <_malloc_r+0xf6>
 8005584:	9b00      	ldr	r3, [sp, #0]
 8005586:	681c      	ldr	r4, [r3, #0]
 8005588:	0025      	movs	r5, r4
 800558a:	2d00      	cmp	r5, #0
 800558c:	d14e      	bne.n	800562c <_malloc_r+0xe0>
 800558e:	2c00      	cmp	r4, #0
 8005590:	d051      	beq.n	8005636 <_malloc_r+0xea>
 8005592:	6823      	ldr	r3, [r4, #0]
 8005594:	0029      	movs	r1, r5
 8005596:	18e3      	adds	r3, r4, r3
 8005598:	0030      	movs	r0, r6
 800559a:	9301      	str	r3, [sp, #4]
 800559c:	f000 f870 	bl	8005680 <_sbrk_r>
 80055a0:	9b01      	ldr	r3, [sp, #4]
 80055a2:	4283      	cmp	r3, r0
 80055a4:	d147      	bne.n	8005636 <_malloc_r+0xea>
 80055a6:	6823      	ldr	r3, [r4, #0]
 80055a8:	0030      	movs	r0, r6
 80055aa:	1aff      	subs	r7, r7, r3
 80055ac:	0039      	movs	r1, r7
 80055ae:	f7ff ffab 	bl	8005508 <sbrk_aligned>
 80055b2:	3001      	adds	r0, #1
 80055b4:	d03f      	beq.n	8005636 <_malloc_r+0xea>
 80055b6:	6823      	ldr	r3, [r4, #0]
 80055b8:	19db      	adds	r3, r3, r7
 80055ba:	6023      	str	r3, [r4, #0]
 80055bc:	9b00      	ldr	r3, [sp, #0]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d040      	beq.n	8005646 <_malloc_r+0xfa>
 80055c4:	685a      	ldr	r2, [r3, #4]
 80055c6:	42a2      	cmp	r2, r4
 80055c8:	d133      	bne.n	8005632 <_malloc_r+0xe6>
 80055ca:	2200      	movs	r2, #0
 80055cc:	605a      	str	r2, [r3, #4]
 80055ce:	e014      	b.n	80055fa <_malloc_r+0xae>
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	dac5      	bge.n	8005560 <_malloc_r+0x14>
 80055d4:	230c      	movs	r3, #12
 80055d6:	2500      	movs	r5, #0
 80055d8:	6033      	str	r3, [r6, #0]
 80055da:	0028      	movs	r0, r5
 80055dc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80055de:	6821      	ldr	r1, [r4, #0]
 80055e0:	1bc9      	subs	r1, r1, r7
 80055e2:	d420      	bmi.n	8005626 <_malloc_r+0xda>
 80055e4:	290b      	cmp	r1, #11
 80055e6:	d918      	bls.n	800561a <_malloc_r+0xce>
 80055e8:	19e2      	adds	r2, r4, r7
 80055ea:	6027      	str	r7, [r4, #0]
 80055ec:	42a3      	cmp	r3, r4
 80055ee:	d112      	bne.n	8005616 <_malloc_r+0xca>
 80055f0:	9b00      	ldr	r3, [sp, #0]
 80055f2:	601a      	str	r2, [r3, #0]
 80055f4:	6863      	ldr	r3, [r4, #4]
 80055f6:	6011      	str	r1, [r2, #0]
 80055f8:	6053      	str	r3, [r2, #4]
 80055fa:	0030      	movs	r0, r6
 80055fc:	0025      	movs	r5, r4
 80055fe:	f000 f82f 	bl	8005660 <__malloc_unlock>
 8005602:	2207      	movs	r2, #7
 8005604:	350b      	adds	r5, #11
 8005606:	1d23      	adds	r3, r4, #4
 8005608:	4395      	bics	r5, r2
 800560a:	1aea      	subs	r2, r5, r3
 800560c:	429d      	cmp	r5, r3
 800560e:	d0e4      	beq.n	80055da <_malloc_r+0x8e>
 8005610:	1b5b      	subs	r3, r3, r5
 8005612:	50a3      	str	r3, [r4, r2]
 8005614:	e7e1      	b.n	80055da <_malloc_r+0x8e>
 8005616:	605a      	str	r2, [r3, #4]
 8005618:	e7ec      	b.n	80055f4 <_malloc_r+0xa8>
 800561a:	6862      	ldr	r2, [r4, #4]
 800561c:	42a3      	cmp	r3, r4
 800561e:	d1d5      	bne.n	80055cc <_malloc_r+0x80>
 8005620:	9b00      	ldr	r3, [sp, #0]
 8005622:	601a      	str	r2, [r3, #0]
 8005624:	e7e9      	b.n	80055fa <_malloc_r+0xae>
 8005626:	0023      	movs	r3, r4
 8005628:	6864      	ldr	r4, [r4, #4]
 800562a:	e7a2      	b.n	8005572 <_malloc_r+0x26>
 800562c:	002c      	movs	r4, r5
 800562e:	686d      	ldr	r5, [r5, #4]
 8005630:	e7ab      	b.n	800558a <_malloc_r+0x3e>
 8005632:	0013      	movs	r3, r2
 8005634:	e7c4      	b.n	80055c0 <_malloc_r+0x74>
 8005636:	230c      	movs	r3, #12
 8005638:	0030      	movs	r0, r6
 800563a:	6033      	str	r3, [r6, #0]
 800563c:	f000 f810 	bl	8005660 <__malloc_unlock>
 8005640:	e7cb      	b.n	80055da <_malloc_r+0x8e>
 8005642:	6027      	str	r7, [r4, #0]
 8005644:	e7d9      	b.n	80055fa <_malloc_r+0xae>
 8005646:	605b      	str	r3, [r3, #4]
 8005648:	deff      	udf	#255	; 0xff
 800564a:	46c0      	nop			; (mov r8, r8)
 800564c:	20000870 	.word	0x20000870

08005650 <__malloc_lock>:
 8005650:	b510      	push	{r4, lr}
 8005652:	4802      	ldr	r0, [pc, #8]	; (800565c <__malloc_lock+0xc>)
 8005654:	f000 f850 	bl	80056f8 <__retarget_lock_acquire_recursive>
 8005658:	bd10      	pop	{r4, pc}
 800565a:	46c0      	nop			; (mov r8, r8)
 800565c:	200009b4 	.word	0x200009b4

08005660 <__malloc_unlock>:
 8005660:	b510      	push	{r4, lr}
 8005662:	4802      	ldr	r0, [pc, #8]	; (800566c <__malloc_unlock+0xc>)
 8005664:	f000 f849 	bl	80056fa <__retarget_lock_release_recursive>
 8005668:	bd10      	pop	{r4, pc}
 800566a:	46c0      	nop			; (mov r8, r8)
 800566c:	200009b4 	.word	0x200009b4

08005670 <memset>:
 8005670:	0003      	movs	r3, r0
 8005672:	1882      	adds	r2, r0, r2
 8005674:	4293      	cmp	r3, r2
 8005676:	d100      	bne.n	800567a <memset+0xa>
 8005678:	4770      	bx	lr
 800567a:	7019      	strb	r1, [r3, #0]
 800567c:	3301      	adds	r3, #1
 800567e:	e7f9      	b.n	8005674 <memset+0x4>

08005680 <_sbrk_r>:
 8005680:	2300      	movs	r3, #0
 8005682:	b570      	push	{r4, r5, r6, lr}
 8005684:	4d06      	ldr	r5, [pc, #24]	; (80056a0 <_sbrk_r+0x20>)
 8005686:	0004      	movs	r4, r0
 8005688:	0008      	movs	r0, r1
 800568a:	602b      	str	r3, [r5, #0]
 800568c:	f7fd fc78 	bl	8002f80 <_sbrk>
 8005690:	1c43      	adds	r3, r0, #1
 8005692:	d103      	bne.n	800569c <_sbrk_r+0x1c>
 8005694:	682b      	ldr	r3, [r5, #0]
 8005696:	2b00      	cmp	r3, #0
 8005698:	d000      	beq.n	800569c <_sbrk_r+0x1c>
 800569a:	6023      	str	r3, [r4, #0]
 800569c:	bd70      	pop	{r4, r5, r6, pc}
 800569e:	46c0      	nop			; (mov r8, r8)
 80056a0:	200009b0 	.word	0x200009b0

080056a4 <__errno>:
 80056a4:	4b01      	ldr	r3, [pc, #4]	; (80056ac <__errno+0x8>)
 80056a6:	6818      	ldr	r0, [r3, #0]
 80056a8:	4770      	bx	lr
 80056aa:	46c0      	nop			; (mov r8, r8)
 80056ac:	20000068 	.word	0x20000068

080056b0 <__libc_init_array>:
 80056b0:	b570      	push	{r4, r5, r6, lr}
 80056b2:	2600      	movs	r6, #0
 80056b4:	4c0c      	ldr	r4, [pc, #48]	; (80056e8 <__libc_init_array+0x38>)
 80056b6:	4d0d      	ldr	r5, [pc, #52]	; (80056ec <__libc_init_array+0x3c>)
 80056b8:	1b64      	subs	r4, r4, r5
 80056ba:	10a4      	asrs	r4, r4, #2
 80056bc:	42a6      	cmp	r6, r4
 80056be:	d109      	bne.n	80056d4 <__libc_init_array+0x24>
 80056c0:	2600      	movs	r6, #0
 80056c2:	f000 f825 	bl	8005710 <_init>
 80056c6:	4c0a      	ldr	r4, [pc, #40]	; (80056f0 <__libc_init_array+0x40>)
 80056c8:	4d0a      	ldr	r5, [pc, #40]	; (80056f4 <__libc_init_array+0x44>)
 80056ca:	1b64      	subs	r4, r4, r5
 80056cc:	10a4      	asrs	r4, r4, #2
 80056ce:	42a6      	cmp	r6, r4
 80056d0:	d105      	bne.n	80056de <__libc_init_array+0x2e>
 80056d2:	bd70      	pop	{r4, r5, r6, pc}
 80056d4:	00b3      	lsls	r3, r6, #2
 80056d6:	58eb      	ldr	r3, [r5, r3]
 80056d8:	4798      	blx	r3
 80056da:	3601      	adds	r6, #1
 80056dc:	e7ee      	b.n	80056bc <__libc_init_array+0xc>
 80056de:	00b3      	lsls	r3, r6, #2
 80056e0:	58eb      	ldr	r3, [r5, r3]
 80056e2:	4798      	blx	r3
 80056e4:	3601      	adds	r6, #1
 80056e6:	e7f2      	b.n	80056ce <__libc_init_array+0x1e>
 80056e8:	0800582c 	.word	0x0800582c
 80056ec:	0800582c 	.word	0x0800582c
 80056f0:	08005830 	.word	0x08005830
 80056f4:	0800582c 	.word	0x0800582c

080056f8 <__retarget_lock_acquire_recursive>:
 80056f8:	4770      	bx	lr

080056fa <__retarget_lock_release_recursive>:
 80056fa:	4770      	bx	lr

080056fc <memcpy>:
 80056fc:	2300      	movs	r3, #0
 80056fe:	b510      	push	{r4, lr}
 8005700:	429a      	cmp	r2, r3
 8005702:	d100      	bne.n	8005706 <memcpy+0xa>
 8005704:	bd10      	pop	{r4, pc}
 8005706:	5ccc      	ldrb	r4, [r1, r3]
 8005708:	54c4      	strb	r4, [r0, r3]
 800570a:	3301      	adds	r3, #1
 800570c:	e7f8      	b.n	8005700 <memcpy+0x4>
	...

08005710 <_init>:
 8005710:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005712:	46c0      	nop			; (mov r8, r8)
 8005714:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005716:	bc08      	pop	{r3}
 8005718:	469e      	mov	lr, r3
 800571a:	4770      	bx	lr

0800571c <_fini>:
 800571c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800571e:	46c0      	nop			; (mov r8, r8)
 8005720:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005722:	bc08      	pop	{r3}
 8005724:	469e      	mov	lr, r3
 8005726:	4770      	bx	lr
