ITERATION N: 1
ITERATION IN WIDTH: 1
NEXT
DEFAULT
SKIPPED
NEXT
FABRIC
SKIPPED
NEXT
DSP
SKIPPED
NEXT
BRAM
SINGLE PORT
SKIPPED
NEXT
DUAL PORT
SKIPPED
NEXT
LUTRAM
SINGLE PORT
SKIPPED
NEXT
DUAL PORT
SKIPPED
ITERATION IN WIDTH: 2
NEXT
DEFAULT
SKIPPED
NEXT
FABRIC
SKIPPED
NEXT
DSP
SKIPPED
NEXT
BRAM
SINGLE PORT
SKIPPED
NEXT
DUAL PORT
SKIPPED
NEXT
LUTRAM
SINGLE PORT
SKIPPED
NEXT
DUAL PORT
SKIPPED
ITERATION IN WIDTH: 3
NEXT
DEFAULT
SKIPPED
NEXT
FABRIC
SKIPPED
NEXT
DSP
SKIPPED
NEXT
BRAM
SINGLE PORT
SKIPPED
NEXT
DUAL PORT
SKIPPED
NEXT
LUTRAM
SINGLE PORT
SKIPPED
NEXT
DUAL PORT
SKIPPED
ITERATION IN WIDTH: 4
NEXT
DEFAULT
SKIPPED
NEXT
FABRIC
SKIPPED
NEXT
DSP
SKIPPED
NEXT
BRAM
SINGLE PORT
SKIPPED
NEXT
DUAL PORT
SKIPPED
NEXT
LUTRAM
SINGLE PORT
SKIPPED
NEXT
DUAL PORT
SKIPPED
ITERATION IN WIDTH: 6
NEXT
DEFAULT
SKIPPED
NEXT
FABRIC
SKIPPED
NEXT
DSP
SKIPPED
NEXT
BRAM
SINGLE PORT
SKIPPED
NEXT
DUAL PORT
SKIPPED
NEXT
LUTRAM
SINGLE PORT
SKIPPED
NEXT
DUAL PORT
SKIPPED
ITERATION IN WIDTH: 8
NEXT
DEFAULT
SKIPPED
NEXT
FABRIC
SKIPPED
NEXT
DSP
SKIPPED
NEXT
BRAM
SINGLE PORT
SKIPPED
NEXT
DUAL PORT
SKIPPED
NEXT
LUTRAM
SINGLE PORT
SKIPPED
NEXT
DUAL PORT
SKIPPED
ITERATION IN WIDTH: 10
NEXT
DEFAULT
SKIPPED
NEXT
FABRIC
SKIPPED
NEXT
DSP
SKIPPED
ITERATION IN WIDTH: 12
NEXT
DEFAULT
SKIPPED
NEXT
FABRIC
SKIPPED
NEXT
DSP
SKIPPED
ITERATION IN WIDTH: 14
NEXT
DEFAULT
SKIPPED
NEXT
FABRIC
SKIPPED
NEXT
DSP
SKIPPED
ITERATION IN WIDTH: 16
NEXT
DEFAULT
SKIPPED
NEXT
FABRIC
SKIPPED
NEXT
DSP
SKIPPED
ITERATION N: 2
ITERATION IN WIDTH: 1
NEXT
DEFAULT
SKIPPED
NEXT
FABRIC
SKIPPED
NEXT
DSP
SKIPPED
NEXT
BRAM
SINGLE PORT
SKIPPED
NEXT
DUAL PORT
SKIPPED
NEXT
LUTRAM
SINGLE PORT
SKIPPED
NEXT
DUAL PORT
SKIPPED
ITERATION IN WIDTH: 2
NEXT
DEFAULT
SKIPPED
NEXT
FABRIC
SKIPPED
NEXT
DSP
SKIPPED
NEXT
BRAM
SINGLE PORT
SKIPPED
NEXT
DUAL PORT
SKIPPED
NEXT
LUTRAM
SINGLE PORT
SKIPPED
NEXT
DUAL PORT
SKIPPED
ITERATION IN WIDTH: 3
NEXT
DEFAULT
SKIPPED
NEXT
FABRIC
SKIPPED
NEXT
DSP
SKIPPED
NEXT
BRAM
SINGLE PORT
SKIPPED
NEXT
DUAL PORT
SKIPPED
NEXT
LUTRAM
SINGLE PORT
SKIPPED
NEXT
DUAL PORT
SKIPPED
ITERATION IN WIDTH: 4
NEXT
DEFAULT
SKIPPED
NEXT
FABRIC
SKIPPED
NEXT
DSP
SKIPPED
NEXT
BRAM
SINGLE PORT
SKIPPED
NEXT
DUAL PORT
SKIPPED
NEXT
LUTRAM
SINGLE PORT
SKIPPED
NEXT
DUAL PORT
SKIPPED
ITERATION IN WIDTH: 6
NEXT
DEFAULT
SKIPPED
NEXT
FABRIC
SKIPPED
NEXT
DSP
SKIPPED
NEXT
BRAM
SINGLE PORT
SKIPPED
NEXT
DUAL PORT
SKIPPED
NEXT
LUTRAM
SINGLE PORT
SKIPPED
NEXT
DUAL PORT
SKIPPED
ITERATION IN WIDTH: 8
NEXT
DEFAULT
SKIPPED
NEXT
FABRIC
SKIPPED
NEXT
DSP
SKIPPED
NEXT
BRAM
SINGLE PORT
SKIPPED
NEXT
DUAL PORT
SKIPPED
NEXT
LUTRAM
SINGLE PORT
SKIPPED
NEXT
DUAL PORT
SKIPPED
ITERATION IN WIDTH: 10
NEXT
DEFAULT

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'tr720' on host 'cccad4.doc.ic.ac.uk' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Thu May 29 14:26:03 BST 2025
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/mnt/ccnas2/tdp/tr720/final-year-project-workspace'
Sourcing Tcl script '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/add_exploration/run_hls.tcl'
INFO: [HLS 200-10] Opening and resetting project '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj_2'.
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main.cpp' to the project
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/config.h' to the project
INFO: [HLS 200-10] Adding test bench file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main_test.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj_2/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../final-year-project/design_exploration/pointwise_add/main_test.cpp in debug mode
   Compiling ../../../../final-year-project/design_exploration/pointwise_add/main.cpp in debug mode
   Generating csim.exe
In1 0 is 242
In2 0 is 969
In1 1 is 290
In2 1 is 98
Calling
Expected 1211, got 1211
Expected 388, got 388
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Simulated
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148788 ; free virtual = 151743
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148788 ; free virtual = 151743
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148799 ; free virtual = 151754
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148792 ; free virtual = 151749
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main.cpp:37).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main.cpp:44) in function 'calculate_value' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main.cpp:51) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main.cpp:59) in function 'calculate_value' completely with a factor of 0.
INFO: [XFORM 203-101] Partitioning array 'in1.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main.cpp:37) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'in2.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main.cpp:37) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main.cpp:37) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148780 ; free virtual = 151736
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148778 ; free virtual = 151734
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculate_value' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate_value'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.87 seconds; current allocated memory: 182.801 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 182.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/in1_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/in1_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/in2_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/in2_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculate_value' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_value'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 183.122 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 577.70 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148763 ; free virtual = 151721
INFO: [VHDL 208-304] Generating VHDL RTL for calculate_value.
INFO: [VLOG 209-307] Generating Verilog RTL for calculate_value.
Synthesised
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2287.445 ; gain = 2.020 ; free physical = 148145 ; free virtual = 151103
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Thu May 29 14:26:49 2025...
Exported
Closing project
INFO: [HLS 200-112] Total elapsed time: 57.26 seconds; peak allocated memory: 183.122 MB.
INFO: [Common 17-206] Exiting vivado_hls at Thu May 29 14:27:00 2025...
Completed hls synthesis

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source /mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/add_exploration/run_vivado.tcl
# create_project -force /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_vivado_prj_2 -part xc7z020clg400-1
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2250.535 ; gain = 2.023 ; free physical = 148361 ; free virtual = 151319
# add_files /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj_2/solution1/syn/verilog
# synth_design -top calculate_value -part xc7z020clg400-1
Command: synth_design -top calculate_value -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 29972
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2256.469 ; gain = 5.871 ; free physical = 148044 ; free virtual = 151002
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'calculate_value' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj_2/solution1/syn/verilog/calculate_value.v:12]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value' (1#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj_2/solution1/syn/verilog/calculate_value.v:12]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2294.418 ; gain = 43.820 ; free physical = 148072 ; free virtual = 151030
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2312.223 ; gain = 61.625 ; free physical = 148079 ; free virtual = 151037
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2320.230 ; gain = 69.633 ; free physical = 148079 ; free virtual = 151037
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2327.176 ; gain = 76.578 ; free physical = 148078 ; free virtual = 151036
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   11 Bit       Adders := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 2471.977 ; gain = 221.379 ; free physical = 147844 ; free virtual = 150804
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2471.977 ; gain = 221.379 ; free physical = 147842 ; free virtual = 150802
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2479.977 ; gain = 229.379 ; free physical = 147841 ; free virtual = 150802
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2479.980 ; gain = 229.383 ; free physical = 147841 ; free virtual = 150801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2479.980 ; gain = 229.383 ; free physical = 147841 ; free virtual = 150801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2479.980 ; gain = 229.383 ; free physical = 147841 ; free virtual = 150801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2479.980 ; gain = 229.383 ; free physical = 147841 ; free virtual = 150801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2479.980 ; gain = 229.383 ; free physical = 147841 ; free virtual = 150801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2479.980 ; gain = 229.383 ; free physical = 147841 ; free virtual = 150801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     6|
|2     |LUT2   |    20|
|3     |IBUF   |    41|
|4     |OBUF   |    69|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   136|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2479.980 ; gain = 229.383 ; free physical = 147841 ; free virtual = 150801
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2479.980 ; gain = 229.383 ; free physical = 147841 ; free virtual = 150802
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2479.984 ; gain = 229.383 ; free physical = 147841 ; free virtual = 150802
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2491.047 ; gain = 0.000 ; free physical = 147903 ; free virtual = 150864
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2568.734 ; gain = 0.000 ; free physical = 147829 ; free virtual = 150790
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 2568.734 ; gain = 318.199 ; free physical = 147961 ; free virtual = 150922
WARNING: [Vivado 12-584] No ports matched 'ap_clk'.
# set clk_ports [get_ports ap_clk]
# if {[llength $clk_ports] > 0} {
#     puts "DEFINING ap_clk"
#     create_clock -period 10 -name default $clk_ports
# } else {
#     puts "CREATING VIRTUAL CLOCK"
#     create_clock -name virtual_clk -period 10
# }
CREATING VIRTUAL CLOCK
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2662.457 ; gain = 93.723 ; free physical = 147945 ; free virtual = 150906

Starting Cache Timing Information Task
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 172d23baa

Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 2933.430 ; gain = 270.973 ; free physical = 147563 ; free virtual = 150524

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 172d23baa

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3084.398 ; gain = 0.004 ; free physical = 147436 ; free virtual = 150397
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 172d23baa

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3084.398 ; gain = 0.004 ; free physical = 147436 ; free virtual = 150397
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1894a09a8

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3084.398 ; gain = 0.004 ; free physical = 147436 ; free virtual = 150397
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 1894a09a8

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3084.398 ; gain = 0.004 ; free physical = 147436 ; free virtual = 150397
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 1894a09a8

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3084.398 ; gain = 0.004 ; free physical = 147436 ; free virtual = 150397
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 708cae2f

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3084.398 ; gain = 0.004 ; free physical = 147436 ; free virtual = 150397

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 708cae2f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3084.398 ; gain = 0.000 ; free physical = 147436 ; free virtual = 150397

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 708cae2f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3084.398 ; gain = 0.000 ; free physical = 147436 ; free virtual = 150397

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3084.398 ; gain = 0.000 ; free physical = 147436 ; free virtual = 150397
Ending Netlist Obfuscation Task | Checksum: 708cae2f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3084.398 ; gain = 0.000 ; free physical = 147436 ; free virtual = 150397
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 3084.398 ; gain = 515.664 ; free physical = 147436 ; free virtual = 150397
# report_utilization -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.rpt
# report_utilization -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.xml
# report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt 
Command: report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
2 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Command: report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_timing -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# close_project
INFO: [Common 17-206] Exiting Vivado at Thu May 29 14:28:11 2025...
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
FABRIC

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'tr720' on host 'cccad4.doc.ic.ac.uk' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Thu May 29 14:28:14 BST 2025
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/mnt/ccnas2/tdp/tr720/final-year-project-workspace'
Sourcing Tcl script '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/add_exploration/run_hls.tcl'
INFO: [HLS 200-10] Opening and resetting project '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj_2'.
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main.cpp' to the project
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/config.h' to the project
INFO: [HLS 200-10] Adding test bench file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main_test.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj_2/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../final-year-project/design_exploration/pointwise_add/main_test.cpp in debug mode
   Compiling ../../../../final-year-project/design_exploration/pointwise_add/main.cpp in debug mode
   Generating csim.exe
In1 0 is 640
In2 0 is 192
In1 1 is 494
In2 1 is 619
Calling
Expected 832, got 832
Expected 1113, got 1113
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Simulated
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148793 ; free virtual = 151749
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148793 ; free virtual = 151749
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148784 ; free virtual = 151740
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148789 ; free virtual = 151745
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main.cpp:37).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main.cpp:44) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main.cpp:51) in function 'calculate_value' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main.cpp:59) in function 'calculate_value' completely with a factor of 0.
INFO: [XFORM 203-101] Partitioning array 'in1.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main.cpp:37) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'in2.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main.cpp:37) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main.cpp:37) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148771 ; free virtual = 151728
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148770 ; free virtual = 151726
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculate_value' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate_value'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.76 seconds; current allocated memory: 182.887 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 183.036 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/in1_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/in1_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/in2_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/in2_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculate_value' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_value'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 183.210 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 577.70 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148769 ; free virtual = 151726
INFO: [VHDL 208-304] Generating VHDL RTL for calculate_value.
INFO: [VLOG 209-307] Generating Verilog RTL for calculate_value.
Synthesised
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2287.441 ; gain = 2.020 ; free physical = 148163 ; free virtual = 151121
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Thu May 29 14:29:00 2025...
Exported
Closing project
INFO: [HLS 200-112] Total elapsed time: 57.18 seconds; peak allocated memory: 183.210 MB.
INFO: [Common 17-206] Exiting vivado_hls at Thu May 29 14:29:11 2025...
Completed hls synthesis

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source /mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/add_exploration/run_vivado.tcl
# create_project -force /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_vivado_prj_2 -part xc7z020clg400-1
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2250.531 ; gain = 2.023 ; free physical = 148377 ; free virtual = 151335
# add_files /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj_2/solution1/syn/verilog
# synth_design -top calculate_value -part xc7z020clg400-1
Command: synth_design -top calculate_value -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 32134
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2256.465 ; gain = 5.871 ; free physical = 148034 ; free virtual = 150992
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'calculate_value' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj_2/solution1/syn/verilog/calculate_value.v:12]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value' (1#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj_2/solution1/syn/verilog/calculate_value.v:12]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2294.414 ; gain = 43.820 ; free physical = 148065 ; free virtual = 151024
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2312.219 ; gain = 61.625 ; free physical = 148075 ; free virtual = 151034
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2320.227 ; gain = 69.633 ; free physical = 148075 ; free virtual = 151034
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2326.172 ; gain = 75.578 ; free physical = 148074 ; free virtual = 151033
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   11 Bit       Adders := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 2471.973 ; gain = 221.379 ; free physical = 147839 ; free virtual = 150800
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2471.973 ; gain = 221.379 ; free physical = 147837 ; free virtual = 150798
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2479.973 ; gain = 229.379 ; free physical = 147837 ; free virtual = 150798
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2479.977 ; gain = 229.383 ; free physical = 147836 ; free virtual = 150797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2479.977 ; gain = 229.383 ; free physical = 147836 ; free virtual = 150797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2479.977 ; gain = 229.383 ; free physical = 147836 ; free virtual = 150797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2479.977 ; gain = 229.383 ; free physical = 147836 ; free virtual = 150797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2479.977 ; gain = 229.383 ; free physical = 147836 ; free virtual = 150797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2479.977 ; gain = 229.383 ; free physical = 147836 ; free virtual = 150797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     6|
|2     |LUT2   |    20|
|3     |IBUF   |    41|
|4     |OBUF   |    69|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   136|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2479.977 ; gain = 229.383 ; free physical = 147836 ; free virtual = 150797
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2479.977 ; gain = 229.383 ; free physical = 147838 ; free virtual = 150799
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2479.980 ; gain = 229.383 ; free physical = 147838 ; free virtual = 150799
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2491.043 ; gain = 0.000 ; free physical = 147908 ; free virtual = 150869
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2568.730 ; gain = 0.000 ; free physical = 147827 ; free virtual = 150788
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 2568.730 ; gain = 318.199 ; free physical = 147959 ; free virtual = 150920
WARNING: [Vivado 12-584] No ports matched 'ap_clk'.
# set clk_ports [get_ports ap_clk]
# if {[llength $clk_ports] > 0} {
#     puts "DEFINING ap_clk"
#     create_clock -period 10 -name default $clk_ports
# } else {
#     puts "CREATING VIRTUAL CLOCK"
#     create_clock -name virtual_clk -period 10
# }
CREATING VIRTUAL CLOCK
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2680.266 ; gain = 111.535 ; free physical = 147950 ; free virtual = 150911

Starting Cache Timing Information Task
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 17f6251bf

Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 2933.230 ; gain = 252.965 ; free physical = 147562 ; free virtual = 150523

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 17f6251bf

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3084.199 ; gain = 0.004 ; free physical = 147442 ; free virtual = 150403
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 17f6251bf

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3084.199 ; gain = 0.004 ; free physical = 147442 ; free virtual = 150403
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1aab69b8d

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3084.199 ; gain = 0.004 ; free physical = 147442 ; free virtual = 150403
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 1aab69b8d

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3084.199 ; gain = 0.004 ; free physical = 147442 ; free virtual = 150403
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 1aab69b8d

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3084.199 ; gain = 0.004 ; free physical = 147442 ; free virtual = 150403
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 0e614006

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3084.199 ; gain = 0.004 ; free physical = 147442 ; free virtual = 150403

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 0e614006

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3084.199 ; gain = 0.000 ; free physical = 147441 ; free virtual = 150402

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 0e614006

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3084.199 ; gain = 0.000 ; free physical = 147441 ; free virtual = 150402

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3084.199 ; gain = 0.000 ; free physical = 147441 ; free virtual = 150402
Ending Netlist Obfuscation Task | Checksum: 0e614006

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3084.199 ; gain = 0.000 ; free physical = 147441 ; free virtual = 150402
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 3084.199 ; gain = 515.469 ; free physical = 147441 ; free virtual = 150402
# report_utilization -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.rpt
# report_utilization -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.xml
# report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt 
Command: report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
2 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Command: report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_timing -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# close_project
INFO: [Common 17-206] Exiting Vivado at Thu May 29 14:30:22 2025...
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DSP

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'tr720' on host 'cccad4.doc.ic.ac.uk' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Thu May 29 14:30:25 BST 2025
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/mnt/ccnas2/tdp/tr720/final-year-project-workspace'
Sourcing Tcl script '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/add_exploration/run_hls.tcl'
INFO: [HLS 200-10] Opening and resetting project '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj_2'.
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main.cpp' to the project
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/config.h' to the project
INFO: [HLS 200-10] Adding test bench file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main_test.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj_2/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../final-year-project/design_exploration/pointwise_add/main_test.cpp in debug mode
   Compiling ../../../../final-year-project/design_exploration/pointwise_add/main.cpp in debug mode
   Generating csim.exe
In1 0 is 884
In2 0 is 739
In1 1 is 232
In2 1 is 390
Calling
Expected 1623, got 1623
Expected 622, got 622
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Simulated
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148788 ; free virtual = 151743
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148787 ; free virtual = 151743
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148785 ; free virtual = 151741
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148789 ; free virtual = 151745
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main.cpp:37).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main.cpp:44) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main.cpp:51) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main.cpp:59) in function 'calculate_value' completely with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'in1.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main.cpp:37) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'in2.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main.cpp:37) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main.cpp:37) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148771 ; free virtual = 151728
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148768 ; free virtual = 151726
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculate_value' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate_value'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.9 seconds; current allocated memory: 182.915 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 183.064 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/in1_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/in1_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/in2_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/in2_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculate_value' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'calculate_value_add_11ns_11ns_11_1_1' to 'calculate_value_abkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'calculate_value_abkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_value'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 183.244 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 248.57 MHz
INFO: [RTMG 210-287] Generating adder/subtractor assigned to DSP48: 'calculate_value_abkb_AddSub_DSP_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148759 ; free virtual = 151717
INFO: [VHDL 208-304] Generating VHDL RTL for calculate_value.
INFO: [VLOG 209-307] Generating Verilog RTL for calculate_value.
Synthesised
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2287.445 ; gain = 2.020 ; free physical = 148125 ; free virtual = 151083
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Thu May 29 14:31:12 2025...
Exported
Closing project
INFO: [HLS 200-112] Total elapsed time: 57.57 seconds; peak allocated memory: 183.244 MB.
INFO: [Common 17-206] Exiting vivado_hls at Thu May 29 14:31:22 2025...
Completed hls synthesis

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source /mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/add_exploration/run_vivado.tcl
# create_project -force /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_vivado_prj_2 -part xc7z020clg400-1
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2250.531 ; gain = 2.023 ; free physical = 148360 ; free virtual = 151318
# add_files /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj_2/solution1/syn/verilog
# synth_design -top calculate_value -part xc7z020clg400-1
Command: synth_design -top calculate_value -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1903
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2256.465 ; gain = 5.871 ; free physical = 148049 ; free virtual = 151007
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'calculate_value' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj_2/solution1/syn/verilog/calculate_value.v:12]
INFO: [Synth 8-6157] synthesizing module 'calculate_value_abkb' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj_2/solution1/syn/verilog/calculate_value_abkb.v:18]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_abkb_AddSub_DSP_0' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj_2/solution1/syn/verilog/calculate_value_abkb.v:8]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_abkb_AddSub_DSP_0' (1#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj_2/solution1/syn/verilog/calculate_value_abkb.v:8]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_abkb' (2#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj_2/solution1/syn/verilog/calculate_value_abkb.v:18]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value' (3#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj_2/solution1/syn/verilog/calculate_value.v:12]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2294.414 ; gain = 43.820 ; free physical = 148086 ; free virtual = 151045
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2309.250 ; gain = 58.656 ; free physical = 148082 ; free virtual = 151041
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2317.254 ; gain = 66.660 ; free physical = 148083 ; free virtual = 151042
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2327.172 ; gain = 76.578 ; free physical = 148082 ; free virtual = 151041
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP calculate_value_abkb_U1/calculate_value_abkb_AddSub_DSP_0_U/s, operation Mode is: C+(A:0x0):B.
DSP Report: operator calculate_value_abkb_U1/calculate_value_abkb_AddSub_DSP_0_U/s is absorbed into DSP calculate_value_abkb_U1/calculate_value_abkb_AddSub_DSP_0_U/s.
DSP Report: Generating DSP calculate_value_abkb_U2/calculate_value_abkb_AddSub_DSP_0_U/s, operation Mode is: C+(A:0x0):B.
DSP Report: operator calculate_value_abkb_U2/calculate_value_abkb_AddSub_DSP_0_U/s is absorbed into DSP calculate_value_abkb_U2/calculate_value_abkb_AddSub_DSP_0_U/s.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 2473.941 ; gain = 223.348 ; free physical = 147843 ; free virtual = 150805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+----------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                       | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|calculate_value_abkb_AddSub_DSP_0 | C+(A:0x0):B | 30     | 10     | 10     | -      | 11     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|calculate_value_abkb_AddSub_DSP_0 | C+(A:0x0):B | 30     | 10     | 10     | -      | 11     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+----------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2473.941 ; gain = 223.348 ; free physical = 147841 ; free virtual = 150803
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2481.941 ; gain = 231.348 ; free physical = 147841 ; free virtual = 150802
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2481.945 ; gain = 231.352 ; free physical = 147840 ; free virtual = 150801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2481.945 ; gain = 231.352 ; free physical = 147840 ; free virtual = 150801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2481.945 ; gain = 231.352 ; free physical = 147840 ; free virtual = 150801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2481.945 ; gain = 231.352 ; free physical = 147840 ; free virtual = 150801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2481.945 ; gain = 231.352 ; free physical = 147840 ; free virtual = 150801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2481.945 ; gain = 231.352 ; free physical = 147840 ; free virtual = 150801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |DSP48E1 |     2|
|2     |IBUF    |    41|
|3     |OBUF    |    69|
+------+--------+------+

Report Instance Areas: 
+------+----------------------------------------+------------------------------------+------+
|      |Instance                                |Module                              |Cells |
+------+----------------------------------------+------------------------------------+------+
|1     |top                                     |                                    |   112|
|2     |  calculate_value_abkb_U1               |calculate_value_abkb                |     1|
|3     |    calculate_value_abkb_AddSub_DSP_0_U |calculate_value_abkb_AddSub_DSP_0_1 |     1|
|4     |  calculate_value_abkb_U2               |calculate_value_abkb_0              |     1|
|5     |    calculate_value_abkb_AddSub_DSP_0_U |calculate_value_abkb_AddSub_DSP_0   |     1|
+------+----------------------------------------+------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2481.945 ; gain = 231.352 ; free physical = 147840 ; free virtual = 150801
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2481.945 ; gain = 231.352 ; free physical = 147842 ; free virtual = 150803
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2481.949 ; gain = 231.352 ; free physical = 147842 ; free virtual = 150803
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2492.012 ; gain = 0.000 ; free physical = 147902 ; free virtual = 150864
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2568.699 ; gain = 0.000 ; free physical = 147827 ; free virtual = 150788
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 2568.699 ; gain = 318.168 ; free physical = 147960 ; free virtual = 150922
WARNING: [Vivado 12-584] No ports matched 'ap_clk'.
# set clk_ports [get_ports ap_clk]
# if {[llength $clk_ports] > 0} {
#     puts "DEFINING ap_clk"
#     create_clock -period 10 -name default $clk_ports
# } else {
#     puts "CREATING VIRTUAL CLOCK"
#     create_clock -name virtual_clk -period 10
# }
CREATING VIRTUAL CLOCK
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2671.328 ; gain = 102.629 ; free physical = 147948 ; free virtual = 150909

Starting Cache Timing Information Task
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 130452b9a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 2904.355 ; gain = 233.027 ; free physical = 147560 ; free virtual = 150521

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 130452b9a

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3055.324 ; gain = 0.004 ; free physical = 147426 ; free virtual = 150387
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 130452b9a

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3055.324 ; gain = 0.004 ; free physical = 147426 ; free virtual = 150387
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 130452b9a

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3055.324 ; gain = 0.004 ; free physical = 147425 ; free virtual = 150387
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 130452b9a

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3055.324 ; gain = 0.004 ; free physical = 147425 ; free virtual = 150386
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 130452b9a

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3055.324 ; gain = 0.004 ; free physical = 147424 ; free virtual = 150386
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 130452b9a

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3055.324 ; gain = 0.004 ; free physical = 147424 ; free virtual = 150385

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 130452b9a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3055.324 ; gain = 0.000 ; free physical = 147436 ; free virtual = 150398

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 130452b9a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3055.324 ; gain = 0.000 ; free physical = 147436 ; free virtual = 150398

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3055.324 ; gain = 0.000 ; free physical = 147436 ; free virtual = 150398
Ending Netlist Obfuscation Task | Checksum: 130452b9a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3055.324 ; gain = 0.000 ; free physical = 147436 ; free virtual = 150398
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 3055.324 ; gain = 486.625 ; free physical = 147436 ; free virtual = 150398
# report_utilization -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.rpt
# report_utilization -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.xml
# report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt 
Command: report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
2 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Command: report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_timing -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# close_project
INFO: [Common 17-206] Exiting Vivado at Thu May 29 14:32:34 2025...
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
ITERATION IN WIDTH: 12
NEXT
DEFAULT

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'tr720' on host 'cccad4.doc.ic.ac.uk' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Thu May 29 14:32:36 BST 2025
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/mnt/ccnas2/tdp/tr720/final-year-project-workspace'
Sourcing Tcl script '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/add_exploration/run_hls.tcl'
INFO: [HLS 200-10] Opening and resetting project '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj_2'.
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main.cpp' to the project
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/config.h' to the project
INFO: [HLS 200-10] Adding test bench file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main_test.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj_2/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../final-year-project/design_exploration/pointwise_add/main_test.cpp in debug mode
   Compiling ../../../../final-year-project/design_exploration/pointwise_add/main.cpp in debug mode
   Generating csim.exe
In1 0 is 1517
In2 0 is 3676
In1 1 is 514
In2 1 is 3879
Calling
Expected 5193, got 5193
Expected 4393, got 4393
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Simulated
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148797 ; free virtual = 151753
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148797 ; free virtual = 151753
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148795 ; free virtual = 151752
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148793 ; free virtual = 151749
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main.cpp:37).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main.cpp:44) in function 'calculate_value' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main.cpp:51) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main.cpp:59) in function 'calculate_value' completely with a factor of 0.
INFO: [XFORM 203-101] Partitioning array 'in1.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main.cpp:37) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'in2.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main.cpp:37) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main.cpp:37) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148769 ; free virtual = 151726
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148769 ; free virtual = 151726
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculate_value' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate_value'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.96 seconds; current allocated memory: 182.802 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 182.950 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/in1_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/in1_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/in2_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/in2_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculate_value' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_value'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 183.124 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 646.41 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148777 ; free virtual = 151735
INFO: [VHDL 208-304] Generating VHDL RTL for calculate_value.
INFO: [VLOG 209-307] Generating Verilog RTL for calculate_value.
Synthesised
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2287.445 ; gain = 2.020 ; free physical = 148139 ; free virtual = 151097
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Thu May 29 14:33:24 2025...
Exported
Closing project
INFO: [HLS 200-112] Total elapsed time: 57.96 seconds; peak allocated memory: 183.124 MB.
INFO: [Common 17-206] Exiting vivado_hls at Thu May 29 14:33:34 2025...
Completed hls synthesis

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source /mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/add_exploration/run_vivado.tcl
# create_project -force /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_vivado_prj_2 -part xc7z020clg400-1
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2249.973 ; gain = 2.023 ; free physical = 148385 ; free virtual = 151343
# add_files /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj_2/solution1/syn/verilog
# synth_design -top calculate_value -part xc7z020clg400-1
Command: synth_design -top calculate_value -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4207
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2255.906 ; gain = 5.871 ; free physical = 148062 ; free virtual = 151021
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'calculate_value' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj_2/solution1/syn/verilog/calculate_value.v:12]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value' (1#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj_2/solution1/syn/verilog/calculate_value.v:12]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2294.855 ; gain = 44.820 ; free physical = 148109 ; free virtual = 151067
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2312.660 ; gain = 62.625 ; free physical = 148106 ; free virtual = 151065
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2320.668 ; gain = 70.633 ; free physical = 148106 ; free virtual = 151065
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2326.613 ; gain = 76.578 ; free physical = 148105 ; free virtual = 151064
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   13 Bit       Adders := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 2472.383 ; gain = 222.348 ; free physical = 147875 ; free virtual = 150837
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 2472.383 ; gain = 222.348 ; free physical = 147870 ; free virtual = 150832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 2480.383 ; gain = 230.348 ; free physical = 147867 ; free virtual = 150828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2480.387 ; gain = 230.352 ; free physical = 147861 ; free virtual = 150822
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2480.387 ; gain = 230.352 ; free physical = 147860 ; free virtual = 150821
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2480.387 ; gain = 230.352 ; free physical = 147859 ; free virtual = 150820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2480.387 ; gain = 230.352 ; free physical = 147859 ; free virtual = 150820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2480.387 ; gain = 230.352 ; free physical = 147858 ; free virtual = 150819
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2480.387 ; gain = 230.352 ; free physical = 147858 ; free virtual = 150819
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     8|
|2     |LUT2   |    24|
|3     |IBUF   |    49|
|4     |OBUF   |    69|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   150|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2480.387 ; gain = 230.352 ; free physical = 147858 ; free virtual = 150819
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2480.387 ; gain = 230.352 ; free physical = 147873 ; free virtual = 150834
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2480.391 ; gain = 230.352 ; free physical = 147873 ; free virtual = 150834
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2492.453 ; gain = 0.000 ; free physical = 147945 ; free virtual = 150906
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2569.141 ; gain = 0.000 ; free physical = 147862 ; free virtual = 150824
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 2569.141 ; gain = 319.168 ; free physical = 147995 ; free virtual = 150956
WARNING: [Vivado 12-584] No ports matched 'ap_clk'.
# set clk_ports [get_ports ap_clk]
# if {[llength $clk_ports] > 0} {
#     puts "DEFINING ap_clk"
#     create_clock -period 10 -name default $clk_ports
# } else {
#     puts "CREATING VIRTUAL CLOCK"
#     create_clock -name virtual_clk -period 10
# }
CREATING VIRTUAL CLOCK
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2680.676 ; gain = 111.535 ; free physical = 147976 ; free virtual = 150937

Starting Cache Timing Information Task
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 135b49973

Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 2944.641 ; gain = 263.965 ; free physical = 147576 ; free virtual = 150537

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 135b49973

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3096.609 ; gain = 0.004 ; free physical = 147460 ; free virtual = 150421
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 135b49973

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3096.609 ; gain = 0.004 ; free physical = 147460 ; free virtual = 150421
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 10d86c922

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3096.609 ; gain = 0.004 ; free physical = 147459 ; free virtual = 150421
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 10d86c922

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3096.609 ; gain = 0.004 ; free physical = 147459 ; free virtual = 150420
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 10d86c922

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3096.609 ; gain = 0.004 ; free physical = 147458 ; free virtual = 150420
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: aa6e4771

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3096.609 ; gain = 0.004 ; free physical = 147457 ; free virtual = 150419

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: aa6e4771

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3096.609 ; gain = 0.000 ; free physical = 147454 ; free virtual = 150415

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: aa6e4771

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3096.609 ; gain = 0.000 ; free physical = 147454 ; free virtual = 150415

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3096.609 ; gain = 0.000 ; free physical = 147454 ; free virtual = 150415
Ending Netlist Obfuscation Task | Checksum: aa6e4771

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3096.609 ; gain = 0.000 ; free physical = 147454 ; free virtual = 150415
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 3096.609 ; gain = 527.469 ; free physical = 147454 ; free virtual = 150415
# report_utilization -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.rpt
# report_utilization -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.xml
# report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt 
Command: report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
2 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Command: report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_timing -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# close_project
INFO: [Common 17-206] Exiting Vivado at Thu May 29 14:34:45 2025...
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
FABRIC

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'tr720' on host 'cccad4.doc.ic.ac.uk' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Thu May 29 14:34:48 BST 2025
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/mnt/ccnas2/tdp/tr720/final-year-project-workspace'
Sourcing Tcl script '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/add_exploration/run_hls.tcl'
INFO: [HLS 200-10] Opening and resetting project '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj_2'.
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main.cpp' to the project
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/config.h' to the project
INFO: [HLS 200-10] Adding test bench file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main_test.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj_2/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../final-year-project/design_exploration/pointwise_add/main_test.cpp in debug mode
   Compiling ../../../../final-year-project/design_exploration/pointwise_add/main.cpp in debug mode
   Generating csim.exe
In1 0 is 953
In2 0 is 1
In1 1 is 1422
In2 1 is 341
Calling
Expected 954, got 954
Expected 1763, got 1763
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Simulated
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148797 ; free virtual = 151753
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148797 ; free virtual = 151753
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148794 ; free virtual = 151750
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148793 ; free virtual = 151750
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main.cpp:37).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main.cpp:44) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main.cpp:51) in function 'calculate_value' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main.cpp:59) in function 'calculate_value' completely with a factor of 0.
INFO: [XFORM 203-101] Partitioning array 'in1.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main.cpp:37) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'in2.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main.cpp:37) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main.cpp:37) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148774 ; free virtual = 151732
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148773 ; free virtual = 151730
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculate_value' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate_value'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.7 seconds; current allocated memory: 182.888 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 183.037 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/in1_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/in1_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/in2_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/in2_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculate_value' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_value'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 183.211 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 646.41 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148769 ; free virtual = 151728
INFO: [VHDL 208-304] Generating VHDL RTL for calculate_value.
INFO: [VLOG 209-307] Generating Verilog RTL for calculate_value.
Synthesised
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2287.441 ; gain = 2.020 ; free physical = 148135 ; free virtual = 151094
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Thu May 29 14:35:34 2025...
Exported
Closing project
INFO: [HLS 200-112] Total elapsed time: 57.08 seconds; peak allocated memory: 183.211 MB.
INFO: [Common 17-206] Exiting vivado_hls at Thu May 29 14:35:45 2025...
Completed hls synthesis

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source /mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/add_exploration/run_vivado.tcl
# create_project -force /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_vivado_prj_2 -part xc7z020clg400-1
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2249.973 ; gain = 2.023 ; free physical = 148351 ; free virtual = 151310
# add_files /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj_2/solution1/syn/verilog
# synth_design -top calculate_value -part xc7z020clg400-1
Command: synth_design -top calculate_value -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6257
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2255.906 ; gain = 5.871 ; free physical = 148041 ; free virtual = 150999
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'calculate_value' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj_2/solution1/syn/verilog/calculate_value.v:12]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value' (1#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj_2/solution1/syn/verilog/calculate_value.v:12]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2294.855 ; gain = 44.820 ; free physical = 148067 ; free virtual = 151026
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2312.660 ; gain = 62.625 ; free physical = 148076 ; free virtual = 151035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2320.668 ; gain = 70.633 ; free physical = 148076 ; free virtual = 151035
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2326.613 ; gain = 76.578 ; free physical = 148071 ; free virtual = 151031
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   13 Bit       Adders := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 2472.414 ; gain = 222.379 ; free physical = 147839 ; free virtual = 150800
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 2472.414 ; gain = 222.379 ; free physical = 147837 ; free virtual = 150799
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2480.414 ; gain = 230.379 ; free physical = 147837 ; free virtual = 150798
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2480.418 ; gain = 230.383 ; free physical = 147841 ; free virtual = 150803
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2480.418 ; gain = 230.383 ; free physical = 147841 ; free virtual = 150803
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2480.418 ; gain = 230.383 ; free physical = 147841 ; free virtual = 150803
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2480.418 ; gain = 230.383 ; free physical = 147841 ; free virtual = 150803
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2480.418 ; gain = 230.383 ; free physical = 147841 ; free virtual = 150803
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2480.418 ; gain = 230.383 ; free physical = 147841 ; free virtual = 150803
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     8|
|2     |LUT2   |    24|
|3     |IBUF   |    49|
|4     |OBUF   |    69|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   150|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2480.418 ; gain = 230.383 ; free physical = 147841 ; free virtual = 150803
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2480.418 ; gain = 230.383 ; free physical = 147843 ; free virtual = 150804
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2480.422 ; gain = 230.383 ; free physical = 147843 ; free virtual = 150804
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2491.484 ; gain = 0.000 ; free physical = 147914 ; free virtual = 150876
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2569.141 ; gain = 0.000 ; free physical = 147828 ; free virtual = 150790
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 2569.141 ; gain = 319.168 ; free physical = 147961 ; free virtual = 150923
WARNING: [Vivado 12-584] No ports matched 'ap_clk'.
# set clk_ports [get_ports ap_clk]
# if {[llength $clk_ports] > 0} {
#     puts "DEFINING ap_clk"
#     create_clock -period 10 -name default $clk_ports
# } else {
#     puts "CREATING VIRTUAL CLOCK"
#     create_clock -name virtual_clk -period 10
# }
CREATING VIRTUAL CLOCK
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2680.676 ; gain = 111.535 ; free physical = 147948 ; free virtual = 150910

Starting Cache Timing Information Task
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 161d83a29

Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 2944.641 ; gain = 263.965 ; free physical = 147550 ; free virtual = 150512

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 161d83a29

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3095.609 ; gain = 0.004 ; free physical = 147435 ; free virtual = 150396
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 161d83a29

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3095.609 ; gain = 0.004 ; free physical = 147435 ; free virtual = 150396
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 141f9cb9e

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3095.609 ; gain = 0.004 ; free physical = 147435 ; free virtual = 150396
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 141f9cb9e

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3095.609 ; gain = 0.004 ; free physical = 147435 ; free virtual = 150396
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 141f9cb9e

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3095.609 ; gain = 0.004 ; free physical = 147435 ; free virtual = 150396
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: a61f1aed

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3095.609 ; gain = 0.004 ; free physical = 147435 ; free virtual = 150396

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: a61f1aed

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3095.609 ; gain = 0.000 ; free physical = 147435 ; free virtual = 150396

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: a61f1aed

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3095.609 ; gain = 0.000 ; free physical = 147435 ; free virtual = 150396

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3095.609 ; gain = 0.000 ; free physical = 147435 ; free virtual = 150396
Ending Netlist Obfuscation Task | Checksum: a61f1aed

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3095.609 ; gain = 0.000 ; free physical = 147435 ; free virtual = 150396
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 3095.609 ; gain = 526.469 ; free physical = 147435 ; free virtual = 150396
# report_utilization -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.rpt
# report_utilization -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.xml
# report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt 
Command: report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
2 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Command: report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_timing -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# close_project
INFO: [Common 17-206] Exiting Vivado at Thu May 29 14:36:56 2025...
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DSP

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'tr720' on host 'cccad4.doc.ic.ac.uk' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Thu May 29 14:36:59 BST 2025
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/mnt/ccnas2/tdp/tr720/final-year-project-workspace'
Sourcing Tcl script '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/add_exploration/run_hls.tcl'
INFO: [HLS 200-10] Opening and resetting project '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj_2'.
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main.cpp' to the project
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/config.h' to the project
INFO: [HLS 200-10] Adding test bench file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main_test.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj_2/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../final-year-project/design_exploration/pointwise_add/main_test.cpp in debug mode
   Compiling ../../../../final-year-project/design_exploration/pointwise_add/main.cpp in debug mode
   Generating csim.exe
In1 0 is 1622
In2 0 is 292
In1 1 is 1187
In2 1 is 3050
Calling
Expected 1914, got 1914
Expected 4237, got 4237
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Simulated
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148788 ; free virtual = 151744
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148788 ; free virtual = 151744
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148779 ; free virtual = 151735
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148768 ; free virtual = 151725
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main.cpp:37).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main.cpp:44) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main.cpp:51) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main.cpp:59) in function 'calculate_value' completely with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'in1.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main.cpp:37) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'in2.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main.cpp:37) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main.cpp:37) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148757 ; free virtual = 151714
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148763 ; free virtual = 151721
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculate_value' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate_value'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.86 seconds; current allocated memory: 182.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 183.067 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/in1_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/in1_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/in2_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/in2_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculate_value' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'calculate_value_add_13ns_13ns_13_1_1' to 'calculate_value_abkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'calculate_value_abkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_value'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 183.247 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 248.57 MHz
INFO: [RTMG 210-287] Generating adder/subtractor assigned to DSP48: 'calculate_value_abkb_AddSub_DSP_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148763 ; free virtual = 151721
INFO: [VHDL 208-304] Generating VHDL RTL for calculate_value.
INFO: [VLOG 209-307] Generating Verilog RTL for calculate_value.
Synthesised
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2287.441 ; gain = 2.020 ; free physical = 148130 ; free virtual = 151088
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Thu May 29 14:37:45 2025...
Exported
Closing project
INFO: [HLS 200-112] Total elapsed time: 57.24 seconds; peak allocated memory: 183.247 MB.
INFO: [Common 17-206] Exiting vivado_hls at Thu May 29 14:37:56 2025...
Completed hls synthesis

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source /mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/add_exploration/run_vivado.tcl
# create_project -force /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_vivado_prj_2 -part xc7z020clg400-1
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2250.535 ; gain = 2.023 ; free physical = 148352 ; free virtual = 151310
# add_files /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj_2/solution1/syn/verilog
# synth_design -top calculate_value -part xc7z020clg400-1
Command: synth_design -top calculate_value -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8376
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2256.469 ; gain = 5.871 ; free physical = 148026 ; free virtual = 150985
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'calculate_value' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj_2/solution1/syn/verilog/calculate_value.v:12]
INFO: [Synth 8-6157] synthesizing module 'calculate_value_abkb' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj_2/solution1/syn/verilog/calculate_value_abkb.v:18]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 13 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_abkb_AddSub_DSP_0' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj_2/solution1/syn/verilog/calculate_value_abkb.v:8]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_abkb_AddSub_DSP_0' (1#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj_2/solution1/syn/verilog/calculate_value_abkb.v:8]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_abkb' (2#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj_2/solution1/syn/verilog/calculate_value_abkb.v:18]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value' (3#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj_2/solution1/syn/verilog/calculate_value.v:12]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2294.418 ; gain = 43.820 ; free physical = 148075 ; free virtual = 151035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2309.254 ; gain = 58.656 ; free physical = 148070 ; free virtual = 151029
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2317.262 ; gain = 66.664 ; free physical = 148070 ; free virtual = 151029
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2327.176 ; gain = 76.578 ; free physical = 148070 ; free virtual = 151029
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP calculate_value_abkb_U1/calculate_value_abkb_AddSub_DSP_0_U/s, operation Mode is: C+(A:0x0):B.
DSP Report: operator calculate_value_abkb_U1/calculate_value_abkb_AddSub_DSP_0_U/s is absorbed into DSP calculate_value_abkb_U1/calculate_value_abkb_AddSub_DSP_0_U/s.
DSP Report: Generating DSP calculate_value_abkb_U2/calculate_value_abkb_AddSub_DSP_0_U/s, operation Mode is: C+(A:0x0):B.
DSP Report: operator calculate_value_abkb_U2/calculate_value_abkb_AddSub_DSP_0_U/s is absorbed into DSP calculate_value_abkb_U2/calculate_value_abkb_AddSub_DSP_0_U/s.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 2473.977 ; gain = 223.379 ; free physical = 147824 ; free virtual = 150786
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+----------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                       | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|calculate_value_abkb_AddSub_DSP_0 | C+(A:0x0):B | 30     | 12     | 12     | -      | 13     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|calculate_value_abkb_AddSub_DSP_0 | C+(A:0x0):B | 30     | 12     | 12     | -      | 13     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+----------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2473.977 ; gain = 223.379 ; free physical = 147816 ; free virtual = 150777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2481.977 ; gain = 231.379 ; free physical = 147828 ; free virtual = 150790
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2481.980 ; gain = 231.383 ; free physical = 147814 ; free virtual = 150776
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2481.980 ; gain = 231.383 ; free physical = 147814 ; free virtual = 150776
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2481.980 ; gain = 231.383 ; free physical = 147822 ; free virtual = 150784
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2481.980 ; gain = 231.383 ; free physical = 147829 ; free virtual = 150790
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2481.980 ; gain = 231.383 ; free physical = 147829 ; free virtual = 150790
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2481.980 ; gain = 231.383 ; free physical = 147829 ; free virtual = 150790
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |DSP48E1 |     2|
|2     |IBUF    |    49|
|3     |OBUF    |    69|
+------+--------+------+

Report Instance Areas: 
+------+----------------------------------------+------------------------------------+------+
|      |Instance                                |Module                              |Cells |
+------+----------------------------------------+------------------------------------+------+
|1     |top                                     |                                    |   120|
|2     |  calculate_value_abkb_U1               |calculate_value_abkb                |     1|
|3     |    calculate_value_abkb_AddSub_DSP_0_U |calculate_value_abkb_AddSub_DSP_0_1 |     1|
|4     |  calculate_value_abkb_U2               |calculate_value_abkb_0              |     1|
|5     |    calculate_value_abkb_AddSub_DSP_0_U |calculate_value_abkb_AddSub_DSP_0   |     1|
+------+----------------------------------------+------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2481.980 ; gain = 231.383 ; free physical = 147828 ; free virtual = 150790
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2481.980 ; gain = 231.383 ; free physical = 147826 ; free virtual = 150788
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2481.984 ; gain = 231.383 ; free physical = 147826 ; free virtual = 150787
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2492.047 ; gain = 0.000 ; free physical = 147903 ; free virtual = 150865
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2568.703 ; gain = 0.000 ; free physical = 147812 ; free virtual = 150774
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 2568.703 ; gain = 318.168 ; free physical = 147944 ; free virtual = 150906
WARNING: [Vivado 12-584] No ports matched 'ap_clk'.
# set clk_ports [get_ports ap_clk]
# if {[llength $clk_ports] > 0} {
#     puts "DEFINING ap_clk"
#     create_clock -period 10 -name default $clk_ports
# } else {
#     puts "CREATING VIRTUAL CLOCK"
#     create_clock -name virtual_clk -period 10
# }
CREATING VIRTUAL CLOCK
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2671.332 ; gain = 102.629 ; free physical = 147925 ; free virtual = 150887

Starting Cache Timing Information Task
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: ad3ab7a5

Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 2904.359 ; gain = 233.027 ; free physical = 147549 ; free virtual = 150511

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: ad3ab7a5

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3055.328 ; gain = 0.004 ; free physical = 147425 ; free virtual = 150386
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: ad3ab7a5

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3055.328 ; gain = 0.004 ; free physical = 147424 ; free virtual = 150386
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: ad3ab7a5

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3055.328 ; gain = 0.004 ; free physical = 147424 ; free virtual = 150385
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: ad3ab7a5

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3055.328 ; gain = 0.004 ; free physical = 147423 ; free virtual = 150385
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: ad3ab7a5

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3055.328 ; gain = 0.004 ; free physical = 147423 ; free virtual = 150385
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: ad3ab7a5

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3055.328 ; gain = 0.004 ; free physical = 147423 ; free virtual = 150384

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: ad3ab7a5

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3055.328 ; gain = 0.000 ; free physical = 147419 ; free virtual = 150380

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: ad3ab7a5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3055.328 ; gain = 0.000 ; free physical = 147419 ; free virtual = 150380

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3055.328 ; gain = 0.000 ; free physical = 147419 ; free virtual = 150380
Ending Netlist Obfuscation Task | Checksum: ad3ab7a5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3055.328 ; gain = 0.000 ; free physical = 147419 ; free virtual = 150380
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 3055.328 ; gain = 486.625 ; free physical = 147419 ; free virtual = 150380
# report_utilization -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.rpt
# report_utilization -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.xml
# report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt 
Command: report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
2 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Command: report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_timing -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# close_project
INFO: [Common 17-206] Exiting Vivado at Thu May 29 14:39:06 2025...
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
ITERATION IN WIDTH: 14
NEXT
DEFAULT

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'tr720' on host 'cccad4.doc.ic.ac.uk' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Thu May 29 14:39:09 BST 2025
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/mnt/ccnas2/tdp/tr720/final-year-project-workspace'
Sourcing Tcl script '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/add_exploration/run_hls.tcl'
INFO: [HLS 200-10] Opening and resetting project '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj_2'.
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main.cpp' to the project
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/config.h' to the project
INFO: [HLS 200-10] Adding test bench file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main_test.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj_2/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../final-year-project/design_exploration/pointwise_add/main_test.cpp in debug mode
   Compiling ../../../../final-year-project/design_exploration/pointwise_add/main.cpp in debug mode
   Generating csim.exe
In1 0 is 8276
In2 0 is 5107
In1 1 is 1428
In2 1 is 281
Calling
Expected 13383, got 13383
Expected 1709, got 1709
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Simulated
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148777 ; free virtual = 151734
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148777 ; free virtual = 151734
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148785 ; free virtual = 151742
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148778 ; free virtual = 151736
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main.cpp:37).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main.cpp:44) in function 'calculate_value' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main.cpp:51) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main.cpp:59) in function 'calculate_value' completely with a factor of 0.
INFO: [XFORM 203-101] Partitioning array 'in1.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main.cpp:37) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'in2.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main.cpp:37) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main.cpp:37) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148764 ; free virtual = 151722
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148763 ; free virtual = 151720
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculate_value' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate_value'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.49 seconds; current allocated memory: 182.800 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 182.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/in1_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/in1_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/in2_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/in2_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculate_value' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_value'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 183.123 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 551.88 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148764 ; free virtual = 151723
INFO: [VHDL 208-304] Generating VHDL RTL for calculate_value.
INFO: [VLOG 209-307] Generating Verilog RTL for calculate_value.
Synthesised
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2286.910 ; gain = 2.020 ; free physical = 148129 ; free virtual = 151088
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Thu May 29 14:39:56 2025...
Exported
Closing project
INFO: [HLS 200-112] Total elapsed time: 57.81 seconds; peak allocated memory: 183.123 MB.
INFO: [Common 17-206] Exiting vivado_hls at Thu May 29 14:40:06 2025...
Completed hls synthesis

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source /mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/add_exploration/run_vivado.tcl
# create_project -force /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_vivado_prj_2 -part xc7z020clg400-1
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2249.973 ; gain = 2.023 ; free physical = 148350 ; free virtual = 151309
# add_files /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj_2/solution1/syn/verilog
# synth_design -top calculate_value -part xc7z020clg400-1
Command: synth_design -top calculate_value -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10568
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2255.906 ; gain = 5.871 ; free physical = 148037 ; free virtual = 150996
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'calculate_value' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj_2/solution1/syn/verilog/calculate_value.v:12]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value' (1#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj_2/solution1/syn/verilog/calculate_value.v:12]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2294.855 ; gain = 44.820 ; free physical = 148075 ; free virtual = 151034
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2312.660 ; gain = 62.625 ; free physical = 148073 ; free virtual = 151032
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2320.668 ; gain = 70.633 ; free physical = 148073 ; free virtual = 151032
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2326.613 ; gain = 76.578 ; free physical = 148071 ; free virtual = 151031
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   15 Bit       Adders := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 2472.383 ; gain = 222.348 ; free physical = 147835 ; free virtual = 150796
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2472.383 ; gain = 222.348 ; free physical = 147825 ; free virtual = 150787
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2480.383 ; gain = 230.348 ; free physical = 147821 ; free virtual = 150783
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2480.387 ; gain = 230.352 ; free physical = 147822 ; free virtual = 150784
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2480.387 ; gain = 230.352 ; free physical = 147822 ; free virtual = 150784
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2480.387 ; gain = 230.352 ; free physical = 147821 ; free virtual = 150783
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2480.387 ; gain = 230.352 ; free physical = 147821 ; free virtual = 150782
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2480.387 ; gain = 230.352 ; free physical = 147820 ; free virtual = 150782
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2480.387 ; gain = 230.352 ; free physical = 147820 ; free virtual = 150781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     8|
|2     |LUT2   |    28|
|3     |IBUF   |    57|
|4     |OBUF   |    69|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   162|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2480.387 ; gain = 230.352 ; free physical = 147819 ; free virtual = 150781
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2480.387 ; gain = 230.352 ; free physical = 147819 ; free virtual = 150781
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2480.391 ; gain = 230.352 ; free physical = 147820 ; free virtual = 150782
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2492.453 ; gain = 0.000 ; free physical = 147903 ; free virtual = 150865
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2569.141 ; gain = 0.000 ; free physical = 147820 ; free virtual = 150782
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 2569.141 ; gain = 319.168 ; free physical = 147945 ; free virtual = 150906
WARNING: [Vivado 12-584] No ports matched 'ap_clk'.
# set clk_ports [get_ports ap_clk]
# if {[llength $clk_ports] > 0} {
#     puts "DEFINING ap_clk"
#     create_clock -period 10 -name default $clk_ports
# } else {
#     puts "CREATING VIRTUAL CLOCK"
#     create_clock -name virtual_clk -period 10
# }
CREATING VIRTUAL CLOCK
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2653.957 ; gain = 84.816 ; free physical = 147933 ; free virtual = 150895

Starting Cache Timing Information Task
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 11d5a4026

Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 2944.930 ; gain = 290.973 ; free physical = 147539 ; free virtual = 150501

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 11d5a4026

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3095.898 ; gain = 0.004 ; free physical = 147419 ; free virtual = 150381
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 11d5a4026

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3095.898 ; gain = 0.004 ; free physical = 147419 ; free virtual = 150381
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 120da8b30

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3095.898 ; gain = 0.004 ; free physical = 147419 ; free virtual = 150381
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 120da8b30

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3095.898 ; gain = 0.004 ; free physical = 147419 ; free virtual = 150381
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 120da8b30

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3095.898 ; gain = 0.004 ; free physical = 147418 ; free virtual = 150380
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 15bcb6a69

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3095.898 ; gain = 0.004 ; free physical = 147418 ; free virtual = 150380

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 15bcb6a69

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3095.898 ; gain = 0.000 ; free physical = 147413 ; free virtual = 150375

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 15bcb6a69

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3095.898 ; gain = 0.000 ; free physical = 147413 ; free virtual = 150374

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3095.898 ; gain = 0.000 ; free physical = 147413 ; free virtual = 150374
Ending Netlist Obfuscation Task | Checksum: 15bcb6a69

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3095.898 ; gain = 0.000 ; free physical = 147413 ; free virtual = 150374
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 3095.898 ; gain = 526.758 ; free physical = 147413 ; free virtual = 150374
# report_utilization -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.rpt
# report_utilization -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.xml
# report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt 
Command: report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
2 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Command: report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_timing -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# close_project
INFO: [Common 17-206] Exiting Vivado at Thu May 29 14:41:20 2025...
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
FABRIC

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'tr720' on host 'cccad4.doc.ic.ac.uk' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Thu May 29 14:41:23 BST 2025
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/mnt/ccnas2/tdp/tr720/final-year-project-workspace'
Sourcing Tcl script '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/add_exploration/run_hls.tcl'
INFO: [HLS 200-10] Opening and resetting project '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj_2'.
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main.cpp' to the project
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/config.h' to the project
INFO: [HLS 200-10] Adding test bench file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main_test.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj_2/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../final-year-project/design_exploration/pointwise_add/main_test.cpp in debug mode
   Compiling ../../../../final-year-project/design_exploration/pointwise_add/main.cpp in debug mode
   Generating csim.exe
In1 0 is 3098
In2 0 is 6961
In1 1 is 11809
In2 1 is 13266
Calling
Expected 10059, got 10059
Expected 25075, got 25075
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Simulated
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148783 ; free virtual = 151739
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148782 ; free virtual = 151739
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148774 ; free virtual = 151732
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148782 ; free virtual = 151739
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main.cpp:37).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main.cpp:44) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main.cpp:51) in function 'calculate_value' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main.cpp:59) in function 'calculate_value' completely with a factor of 0.
INFO: [XFORM 203-101] Partitioning array 'in1.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main.cpp:37) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'in2.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main.cpp:37) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main.cpp:37) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148764 ; free virtual = 151722
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148762 ; free virtual = 151720
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculate_value' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate_value'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.67 seconds; current allocated memory: 182.887 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 183.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/in1_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/in1_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/in2_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/in2_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculate_value' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_value'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 183.209 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 551.88 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148761 ; free virtual = 151720
INFO: [VHDL 208-304] Generating VHDL RTL for calculate_value.
INFO: [VLOG 209-307] Generating Verilog RTL for calculate_value.
Synthesised
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2287.441 ; gain = 2.020 ; free physical = 148125 ; free virtual = 151084
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Thu May 29 14:42:10 2025...
Exported
Closing project
INFO: [HLS 200-112] Total elapsed time: 57.44 seconds; peak allocated memory: 183.209 MB.
INFO: [Common 17-206] Exiting vivado_hls at Thu May 29 14:42:20 2025...
Completed hls synthesis

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source /mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/add_exploration/run_vivado.tcl
# create_project -force /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_vivado_prj_2 -part xc7z020clg400-1
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2250.531 ; gain = 2.023 ; free physical = 148352 ; free virtual = 151311
# add_files /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj_2/solution1/syn/verilog
# synth_design -top calculate_value -part xc7z020clg400-1
Command: synth_design -top calculate_value -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12739
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2256.465 ; gain = 5.871 ; free physical = 148036 ; free virtual = 150995
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'calculate_value' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj_2/solution1/syn/verilog/calculate_value.v:12]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value' (1#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj_2/solution1/syn/verilog/calculate_value.v:12]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2294.414 ; gain = 43.820 ; free physical = 148065 ; free virtual = 151025
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2312.219 ; gain = 61.625 ; free physical = 148069 ; free virtual = 151028
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2320.227 ; gain = 69.633 ; free physical = 148069 ; free virtual = 151028
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2326.172 ; gain = 75.578 ; free physical = 148065 ; free virtual = 151024
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   15 Bit       Adders := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 2471.941 ; gain = 221.348 ; free physical = 147833 ; free virtual = 150795
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2471.941 ; gain = 221.348 ; free physical = 147832 ; free virtual = 150794
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2479.941 ; gain = 229.348 ; free physical = 147832 ; free virtual = 150794
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2479.945 ; gain = 229.352 ; free physical = 147833 ; free virtual = 150795
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2479.945 ; gain = 229.352 ; free physical = 147833 ; free virtual = 150795
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2479.945 ; gain = 229.352 ; free physical = 147833 ; free virtual = 150795
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2479.945 ; gain = 229.352 ; free physical = 147833 ; free virtual = 150795
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2479.945 ; gain = 229.352 ; free physical = 147833 ; free virtual = 150795
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2479.945 ; gain = 229.352 ; free physical = 147833 ; free virtual = 150795
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     8|
|2     |LUT2   |    28|
|3     |IBUF   |    57|
|4     |OBUF   |    69|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   162|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2479.945 ; gain = 229.352 ; free physical = 147833 ; free virtual = 150795
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2479.945 ; gain = 229.352 ; free physical = 147834 ; free virtual = 150796
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2479.949 ; gain = 229.352 ; free physical = 147834 ; free virtual = 150796
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2491.012 ; gain = 0.000 ; free physical = 147893 ; free virtual = 150855
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2568.668 ; gain = 0.000 ; free physical = 147821 ; free virtual = 150783
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 2568.668 ; gain = 318.137 ; free physical = 147953 ; free virtual = 150915
WARNING: [Vivado 12-584] No ports matched 'ap_clk'.
# set clk_ports [get_ports ap_clk]
# if {[llength $clk_ports] > 0} {
#     puts "DEFINING ap_clk"
#     create_clock -period 10 -name default $clk_ports
# } else {
#     puts "CREATING VIRTUAL CLOCK"
#     create_clock -name virtual_clk -period 10
# }
CREATING VIRTUAL CLOCK
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2644.578 ; gain = 75.910 ; free physical = 147941 ; free virtual = 150903

Starting Cache Timing Information Task
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 15aaea8c4

Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 2945.559 ; gain = 300.980 ; free physical = 147553 ; free virtual = 150515

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 15aaea8c4

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3096.527 ; gain = 0.004 ; free physical = 147431 ; free virtual = 150393
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 15aaea8c4

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3096.527 ; gain = 0.004 ; free physical = 147431 ; free virtual = 150393
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 9f7a22c6

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3096.527 ; gain = 0.004 ; free physical = 147431 ; free virtual = 150393
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 9f7a22c6

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3096.527 ; gain = 0.004 ; free physical = 147431 ; free virtual = 150393
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 9f7a22c6

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3096.527 ; gain = 0.004 ; free physical = 147431 ; free virtual = 150393
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: da28c2c7

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3096.527 ; gain = 0.004 ; free physical = 147431 ; free virtual = 150393

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: da28c2c7

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3096.527 ; gain = 0.000 ; free physical = 147431 ; free virtual = 150393

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: da28c2c7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3096.527 ; gain = 0.000 ; free physical = 147431 ; free virtual = 150393

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3096.527 ; gain = 0.000 ; free physical = 147431 ; free virtual = 150393
Ending Netlist Obfuscation Task | Checksum: da28c2c7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3096.527 ; gain = 0.000 ; free physical = 147431 ; free virtual = 150393
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 3096.527 ; gain = 527.859 ; free physical = 147431 ; free virtual = 150393
# report_utilization -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.rpt
# report_utilization -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.xml
# report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt 
Command: report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
2 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Command: report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_timing -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# close_project
INFO: [Common 17-206] Exiting Vivado at Thu May 29 14:43:32 2025...
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DSP

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'tr720' on host 'cccad4.doc.ic.ac.uk' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Thu May 29 14:43:35 BST 2025
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/mnt/ccnas2/tdp/tr720/final-year-project-workspace'
Sourcing Tcl script '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/add_exploration/run_hls.tcl'
INFO: [HLS 200-10] Opening and resetting project '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj_2'.
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main.cpp' to the project
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/config.h' to the project
INFO: [HLS 200-10] Adding test bench file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main_test.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj_2/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../final-year-project/design_exploration/pointwise_add/main_test.cpp in debug mode
   Compiling ../../../../final-year-project/design_exploration/pointwise_add/main.cpp in debug mode
   Generating csim.exe
In1 0 is 16360
In2 0 is 10684
In1 1 is 6894
In2 1 is 11651
Calling
Expected 27044, got 27044
Expected 18545, got 18545
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Simulated
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148784 ; free virtual = 151741
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148784 ; free virtual = 151741
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148782 ; free virtual = 151739
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148780 ; free virtual = 151738
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main.cpp:37).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main.cpp:44) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main.cpp:51) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main.cpp:59) in function 'calculate_value' completely with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'in1.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main.cpp:37) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'in2.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main.cpp:37) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main.cpp:37) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148762 ; free virtual = 151720
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148760 ; free virtual = 151718
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculate_value' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate_value'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.65 seconds; current allocated memory: 182.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 183.067 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/in1_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/in1_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/in2_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/in2_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculate_value' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'calculate_value_add_15ns_15ns_15_1_1' to 'calculate_value_abkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'calculate_value_abkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_value'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 183.247 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 248.57 MHz
INFO: [RTMG 210-287] Generating adder/subtractor assigned to DSP48: 'calculate_value_abkb_AddSub_DSP_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148755 ; free virtual = 151714
INFO: [VHDL 208-304] Generating VHDL RTL for calculate_value.
INFO: [VLOG 209-307] Generating Verilog RTL for calculate_value.
Synthesised
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2287.441 ; gain = 2.020 ; free physical = 148118 ; free virtual = 151078
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Thu May 29 14:44:22 2025...
Exported
Closing project
INFO: [HLS 200-112] Total elapsed time: 57.65 seconds; peak allocated memory: 183.247 MB.
INFO: [Common 17-206] Exiting vivado_hls at Thu May 29 14:44:32 2025...
Completed hls synthesis

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source /mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/add_exploration/run_vivado.tcl
# create_project -force /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_vivado_prj_2 -part xc7z020clg400-1
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2249.969 ; gain = 2.023 ; free physical = 148343 ; free virtual = 151302
# add_files /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj_2/solution1/syn/verilog
# synth_design -top calculate_value -part xc7z020clg400-1
Command: synth_design -top calculate_value -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14923
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2255.902 ; gain = 5.871 ; free physical = 148033 ; free virtual = 150992
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'calculate_value' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj_2/solution1/syn/verilog/calculate_value.v:12]
INFO: [Synth 8-6157] synthesizing module 'calculate_value_abkb' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj_2/solution1/syn/verilog/calculate_value_abkb.v:18]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 15 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_abkb_AddSub_DSP_0' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj_2/solution1/syn/verilog/calculate_value_abkb.v:8]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_abkb_AddSub_DSP_0' (1#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj_2/solution1/syn/verilog/calculate_value_abkb.v:8]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_abkb' (2#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj_2/solution1/syn/verilog/calculate_value_abkb.v:18]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value' (3#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj_2/solution1/syn/verilog/calculate_value.v:12]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2294.852 ; gain = 44.820 ; free physical = 148073 ; free virtual = 151033
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2309.688 ; gain = 59.656 ; free physical = 148067 ; free virtual = 151027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2317.695 ; gain = 67.664 ; free physical = 148067 ; free virtual = 151027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2327.609 ; gain = 77.578 ; free physical = 148066 ; free virtual = 151026
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP calculate_value_abkb_U1/calculate_value_abkb_AddSub_DSP_0_U/s, operation Mode is: C+(A:0x0):B.
DSP Report: operator calculate_value_abkb_U1/calculate_value_abkb_AddSub_DSP_0_U/s is absorbed into DSP calculate_value_abkb_U1/calculate_value_abkb_AddSub_DSP_0_U/s.
DSP Report: Generating DSP calculate_value_abkb_U2/calculate_value_abkb_AddSub_DSP_0_U/s, operation Mode is: C+(A:0x0):B.
DSP Report: operator calculate_value_abkb_U2/calculate_value_abkb_AddSub_DSP_0_U/s is absorbed into DSP calculate_value_abkb_U2/calculate_value_abkb_AddSub_DSP_0_U/s.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 2472.410 ; gain = 222.379 ; free physical = 147832 ; free virtual = 150795
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+----------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                       | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|calculate_value_abkb_AddSub_DSP_0 | C+(A:0x0):B | 30     | 14     | 14     | -      | 15     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|calculate_value_abkb_AddSub_DSP_0 | C+(A:0x0):B | 30     | 14     | 14     | -      | 15     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+----------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2472.410 ; gain = 222.379 ; free physical = 147831 ; free virtual = 150793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2480.410 ; gain = 230.379 ; free physical = 147831 ; free virtual = 150793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2480.414 ; gain = 230.383 ; free physical = 147830 ; free virtual = 150792
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2480.414 ; gain = 230.383 ; free physical = 147830 ; free virtual = 150792
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2480.414 ; gain = 230.383 ; free physical = 147830 ; free virtual = 150792
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2480.414 ; gain = 230.383 ; free physical = 147830 ; free virtual = 150792
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2480.414 ; gain = 230.383 ; free physical = 147830 ; free virtual = 150792
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2480.414 ; gain = 230.383 ; free physical = 147830 ; free virtual = 150792
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |DSP48E1 |     2|
|2     |IBUF    |    57|
|3     |OBUF    |    69|
+------+--------+------+

Report Instance Areas: 
+------+----------------------------------------+------------------------------------+------+
|      |Instance                                |Module                              |Cells |
+------+----------------------------------------+------------------------------------+------+
|1     |top                                     |                                    |   128|
|2     |  calculate_value_abkb_U1               |calculate_value_abkb                |     1|
|3     |    calculate_value_abkb_AddSub_DSP_0_U |calculate_value_abkb_AddSub_DSP_0_1 |     1|
|4     |  calculate_value_abkb_U2               |calculate_value_abkb_0              |     1|
|5     |    calculate_value_abkb_AddSub_DSP_0_U |calculate_value_abkb_AddSub_DSP_0   |     1|
+------+----------------------------------------+------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2480.414 ; gain = 230.383 ; free physical = 147830 ; free virtual = 150792
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2480.414 ; gain = 230.383 ; free physical = 147832 ; free virtual = 150794
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2480.418 ; gain = 230.383 ; free physical = 147832 ; free virtual = 150794
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2491.480 ; gain = 0.000 ; free physical = 147894 ; free virtual = 150856
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2569.168 ; gain = 0.000 ; free physical = 147817 ; free virtual = 150779
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 2569.168 ; gain = 319.199 ; free physical = 147950 ; free virtual = 150913
WARNING: [Vivado 12-584] No ports matched 'ap_clk'.
# set clk_ports [get_ports ap_clk]
# if {[llength $clk_ports] > 0} {
#     puts "DEFINING ap_clk"
#     create_clock -period 10 -name default $clk_ports
# } else {
#     puts "CREATING VIRTUAL CLOCK"
#     create_clock -name virtual_clk -period 10
# }
CREATING VIRTUAL CLOCK
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2645.078 ; gain = 75.910 ; free physical = 147940 ; free virtual = 150902

Starting Cache Timing Information Task
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1813054d6

Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 2905.121 ; gain = 260.043 ; free physical = 147560 ; free virtual = 150522

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1813054d6

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3055.090 ; gain = 0.004 ; free physical = 147427 ; free virtual = 150390
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1813054d6

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3055.090 ; gain = 0.004 ; free physical = 147427 ; free virtual = 150390
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1813054d6

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3055.090 ; gain = 0.004 ; free physical = 147427 ; free virtual = 150390
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 1813054d6

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3055.090 ; gain = 0.004 ; free physical = 147427 ; free virtual = 150390
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 1813054d6

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3055.090 ; gain = 0.004 ; free physical = 147427 ; free virtual = 150390
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1813054d6

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3055.090 ; gain = 0.004 ; free physical = 147427 ; free virtual = 150390

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1813054d6

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3055.090 ; gain = 0.000 ; free physical = 147425 ; free virtual = 150388

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1813054d6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3055.090 ; gain = 0.000 ; free physical = 147425 ; free virtual = 150388

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3055.090 ; gain = 0.000 ; free physical = 147425 ; free virtual = 150388
Ending Netlist Obfuscation Task | Checksum: 1813054d6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3055.090 ; gain = 0.000 ; free physical = 147425 ; free virtual = 150388
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 3055.090 ; gain = 485.922 ; free physical = 147425 ; free virtual = 150388
# report_utilization -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.rpt
# report_utilization -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.xml
# report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt 
Command: report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
2 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Command: report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_timing -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# close_project
INFO: [Common 17-206] Exiting Vivado at Thu May 29 14:45:44 2025...
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
ITERATION IN WIDTH: 16
NEXT
DEFAULT

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'tr720' on host 'cccad4.doc.ic.ac.uk' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Thu May 29 14:45:47 BST 2025
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/mnt/ccnas2/tdp/tr720/final-year-project-workspace'
Sourcing Tcl script '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/add_exploration/run_hls.tcl'
INFO: [HLS 200-10] Opening and resetting project '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj_2'.
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main.cpp' to the project
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/config.h' to the project
INFO: [HLS 200-10] Adding test bench file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main_test.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj_2/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../final-year-project/design_exploration/pointwise_add/main_test.cpp in debug mode
   Compiling ../../../../final-year-project/design_exploration/pointwise_add/main.cpp in debug mode
   Generating csim.exe
In1 0 is 33823
In2 0 is 62222
In1 1 is 7026
In2 1 is 32299
Calling
Expected 96045, got 96045
Expected 39325, got 39325
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Simulated
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148783 ; free virtual = 151740
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148783 ; free virtual = 151739
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148771 ; free virtual = 151729
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148778 ; free virtual = 151736
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main.cpp:37).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main.cpp:44) in function 'calculate_value' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main.cpp:51) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main.cpp:59) in function 'calculate_value' completely with a factor of 0.
INFO: [XFORM 203-101] Partitioning array 'in1.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main.cpp:37) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'in2.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main.cpp:37) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main.cpp:37) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148758 ; free virtual = 151716
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148757 ; free virtual = 151715
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculate_value' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate_value'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.45 seconds; current allocated memory: 184.191 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 184.339 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/in1_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/in1_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/in2_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/in2_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculate_value' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_value'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 184.513 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 481.46 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148750 ; free virtual = 151709
INFO: [VHDL 208-304] Generating VHDL RTL for calculate_value.
INFO: [VLOG 209-307] Generating Verilog RTL for calculate_value.
Synthesised
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2287.441 ; gain = 2.020 ; free physical = 148116 ; free virtual = 151076
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Thu May 29 14:46:34 2025...
Exported
Closing project
INFO: [HLS 200-112] Total elapsed time: 57.39 seconds; peak allocated memory: 184.513 MB.
INFO: [Common 17-206] Exiting vivado_hls at Thu May 29 14:46:44 2025...
Completed hls synthesis

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source /mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/add_exploration/run_vivado.tcl
# create_project -force /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_vivado_prj_2 -part xc7z020clg400-1
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2249.969 ; gain = 2.023 ; free physical = 148350 ; free virtual = 151310
# add_files /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj_2/solution1/syn/verilog
# synth_design -top calculate_value -part xc7z020clg400-1
Command: synth_design -top calculate_value -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17008
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2255.902 ; gain = 5.871 ; free physical = 148032 ; free virtual = 150992
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'calculate_value' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj_2/solution1/syn/verilog/calculate_value.v:12]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value' (1#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj_2/solution1/syn/verilog/calculate_value.v:12]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2294.852 ; gain = 44.820 ; free physical = 148070 ; free virtual = 151030
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2312.656 ; gain = 62.625 ; free physical = 148069 ; free virtual = 151029
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2320.664 ; gain = 70.633 ; free physical = 148069 ; free virtual = 151029
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2326.609 ; gain = 76.578 ; free physical = 148067 ; free virtual = 151027
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   17 Bit       Adders := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 2472.410 ; gain = 222.379 ; free physical = 147831 ; free virtual = 150793
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2472.410 ; gain = 222.379 ; free physical = 147820 ; free virtual = 150782
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2480.410 ; gain = 230.379 ; free physical = 147816 ; free virtual = 150779
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2480.414 ; gain = 230.383 ; free physical = 147826 ; free virtual = 150789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2480.414 ; gain = 230.383 ; free physical = 147826 ; free virtual = 150789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2480.414 ; gain = 230.383 ; free physical = 147826 ; free virtual = 150788
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2480.414 ; gain = 230.383 ; free physical = 147826 ; free virtual = 150788
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2480.414 ; gain = 230.383 ; free physical = 147825 ; free virtual = 150788
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2480.414 ; gain = 230.383 ; free physical = 147825 ; free virtual = 150788
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    10|
|2     |LUT2   |    32|
|3     |IBUF   |    65|
|4     |OBUF   |    69|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   176|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2480.414 ; gain = 230.383 ; free physical = 147825 ; free virtual = 150787
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2480.414 ; gain = 230.383 ; free physical = 147824 ; free virtual = 150787
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2480.418 ; gain = 230.383 ; free physical = 147824 ; free virtual = 150786
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2492.480 ; gain = 0.000 ; free physical = 147894 ; free virtual = 150857
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2569.137 ; gain = 0.000 ; free physical = 147815 ; free virtual = 150777
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 2569.137 ; gain = 319.168 ; free physical = 147948 ; free virtual = 150910
WARNING: [Vivado 12-584] No ports matched 'ap_clk'.
# set clk_ports [get_ports ap_clk]
# if {[llength $clk_ports] > 0} {
#     puts "DEFINING ap_clk"
#     create_clock -period 10 -name default $clk_ports
# } else {
#     puts "CREATING VIRTUAL CLOCK"
#     create_clock -name virtual_clk -period 10
# }
CREATING VIRTUAL CLOCK
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2680.672 ; gain = 111.535 ; free physical = 147927 ; free virtual = 150889

Starting Cache Timing Information Task
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 127d7bbef

Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 2956.637 ; gain = 275.965 ; free physical = 147529 ; free virtual = 150491

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 127d7bbef

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3108.605 ; gain = 0.004 ; free physical = 147425 ; free virtual = 150388
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 127d7bbef

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3108.605 ; gain = 0.004 ; free physical = 147425 ; free virtual = 150388
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 8f08062d

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3108.605 ; gain = 0.004 ; free physical = 147425 ; free virtual = 150388
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 8f08062d

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3108.605 ; gain = 0.004 ; free physical = 147425 ; free virtual = 150388
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 8f08062d

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3108.605 ; gain = 0.004 ; free physical = 147425 ; free virtual = 150388
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 70d69ed0

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3108.605 ; gain = 0.004 ; free physical = 147425 ; free virtual = 150388

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 70d69ed0

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3108.605 ; gain = 0.000 ; free physical = 147425 ; free virtual = 150388

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 70d69ed0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3108.605 ; gain = 0.000 ; free physical = 147425 ; free virtual = 150388

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3108.605 ; gain = 0.000 ; free physical = 147425 ; free virtual = 150388
Ending Netlist Obfuscation Task | Checksum: 70d69ed0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3108.605 ; gain = 0.000 ; free physical = 147425 ; free virtual = 150388
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 3108.605 ; gain = 539.469 ; free physical = 147425 ; free virtual = 150388
# report_utilization -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.rpt
# report_utilization -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.xml
# report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt 
Command: report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
2 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Command: report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_timing -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# close_project
INFO: [Common 17-206] Exiting Vivado at Thu May 29 14:47:55 2025...
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
FABRIC

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'tr720' on host 'cccad4.doc.ic.ac.uk' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Thu May 29 14:47:58 BST 2025
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/mnt/ccnas2/tdp/tr720/final-year-project-workspace'
Sourcing Tcl script '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/add_exploration/run_hls.tcl'
INFO: [HLS 200-10] Opening and resetting project '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj_2'.
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main.cpp' to the project
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/config.h' to the project
INFO: [HLS 200-10] Adding test bench file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main_test.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj_2/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../final-year-project/design_exploration/pointwise_add/main_test.cpp in debug mode
   Compiling ../../../../final-year-project/design_exploration/pointwise_add/main.cpp in debug mode
   Generating csim.exe
In1 0 is 3947
In2 0 is 60330
In1 1 is 22032
In2 1 is 51905
Calling
Expected 64277, got 64277
Expected 73937, got 73937
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Simulated
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148767 ; free virtual = 151724
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148767 ; free virtual = 151724
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148776 ; free virtual = 151734
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148773 ; free virtual = 151731
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main.cpp:37).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main.cpp:44) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main.cpp:51) in function 'calculate_value' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main.cpp:59) in function 'calculate_value' completely with a factor of 0.
INFO: [XFORM 203-101] Partitioning array 'in1.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main.cpp:37) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'in2.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main.cpp:37) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main.cpp:37) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148755 ; free virtual = 151713
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148753 ; free virtual = 151713
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculate_value' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate_value'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.71 seconds; current allocated memory: 184.276 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 184.425 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/in1_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/in1_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/in2_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/in2_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculate_value' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_value'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 184.600 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 481.46 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148731 ; free virtual = 151690
INFO: [VHDL 208-304] Generating VHDL RTL for calculate_value.
INFO: [VLOG 209-307] Generating Verilog RTL for calculate_value.
Synthesised
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2287.441 ; gain = 2.020 ; free physical = 148100 ; free virtual = 151060
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Thu May 29 14:48:46 2025...
Exported
Closing project
INFO: [HLS 200-112] Total elapsed time: 57.72 seconds; peak allocated memory: 184.600 MB.
INFO: [Common 17-206] Exiting vivado_hls at Thu May 29 14:48:56 2025...
Completed hls synthesis

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source /mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/add_exploration/run_vivado.tcl
# create_project -force /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_vivado_prj_2 -part xc7z020clg400-1
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2250.535 ; gain = 2.023 ; free physical = 148345 ; free virtual = 151304
# add_files /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj_2/solution1/syn/verilog
# synth_design -top calculate_value -part xc7z020clg400-1
Command: synth_design -top calculate_value -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19144
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2256.469 ; gain = 5.871 ; free physical = 148050 ; free virtual = 151010
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'calculate_value' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj_2/solution1/syn/verilog/calculate_value.v:12]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value' (1#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj_2/solution1/syn/verilog/calculate_value.v:12]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2294.418 ; gain = 43.820 ; free physical = 148088 ; free virtual = 151048
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2312.223 ; gain = 61.625 ; free physical = 148085 ; free virtual = 151046
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2320.227 ; gain = 69.629 ; free physical = 148086 ; free virtual = 151046
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2326.176 ; gain = 75.578 ; free physical = 148085 ; free virtual = 151046
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   17 Bit       Adders := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 2471.945 ; gain = 221.348 ; free physical = 147830 ; free virtual = 150792
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 2471.945 ; gain = 221.348 ; free physical = 147828 ; free virtual = 150790
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 2479.945 ; gain = 229.348 ; free physical = 147827 ; free virtual = 150790
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2479.949 ; gain = 229.352 ; free physical = 147826 ; free virtual = 150789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2479.949 ; gain = 229.352 ; free physical = 147826 ; free virtual = 150789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2479.949 ; gain = 229.352 ; free physical = 147826 ; free virtual = 150789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2479.949 ; gain = 229.352 ; free physical = 147826 ; free virtual = 150789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2479.949 ; gain = 229.352 ; free physical = 147826 ; free virtual = 150789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2479.949 ; gain = 229.352 ; free physical = 147826 ; free virtual = 150789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    10|
|2     |LUT2   |    32|
|3     |IBUF   |    65|
|4     |OBUF   |    69|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   176|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2479.949 ; gain = 229.352 ; free physical = 147826 ; free virtual = 150789
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2479.949 ; gain = 229.352 ; free physical = 147828 ; free virtual = 150791
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2479.953 ; gain = 229.352 ; free physical = 147828 ; free virtual = 150791
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2491.016 ; gain = 0.000 ; free physical = 147892 ; free virtual = 150855
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2568.703 ; gain = 0.000 ; free physical = 147816 ; free virtual = 150778
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 2568.703 ; gain = 318.168 ; free physical = 147948 ; free virtual = 150910
WARNING: [Vivado 12-584] No ports matched 'ap_clk'.
# set clk_ports [get_ports ap_clk]
# if {[llength $clk_ports] > 0} {
#     puts "DEFINING ap_clk"
#     create_clock -period 10 -name default $clk_ports
# } else {
#     puts "CREATING VIRTUAL CLOCK"
#     create_clock -name virtual_clk -period 10
# }
CREATING VIRTUAL CLOCK
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2653.520 ; gain = 84.816 ; free physical = 147932 ; free virtual = 150895

Starting Cache Timing Information Task
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 8b0f6bca

Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 2957.492 ; gain = 303.973 ; free physical = 147530 ; free virtual = 150493

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 8b0f6bca

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3108.461 ; gain = 0.004 ; free physical = 147417 ; free virtual = 150380
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 8b0f6bca

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3108.461 ; gain = 0.004 ; free physical = 147417 ; free virtual = 150380
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 6ceb4163

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3108.461 ; gain = 0.004 ; free physical = 147417 ; free virtual = 150380
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 6ceb4163

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3108.461 ; gain = 0.004 ; free physical = 147417 ; free virtual = 150380
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 6ceb4163

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3108.461 ; gain = 0.004 ; free physical = 147417 ; free virtual = 150380
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 54aadc06

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3108.461 ; gain = 0.004 ; free physical = 147417 ; free virtual = 150380

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 54aadc06

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3108.461 ; gain = 0.000 ; free physical = 147417 ; free virtual = 150380

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 54aadc06

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3108.461 ; gain = 0.000 ; free physical = 147417 ; free virtual = 150380

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3108.461 ; gain = 0.000 ; free physical = 147417 ; free virtual = 150380
Ending Netlist Obfuscation Task | Checksum: 54aadc06

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3108.461 ; gain = 0.000 ; free physical = 147417 ; free virtual = 150380
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 3108.461 ; gain = 539.758 ; free physical = 147417 ; free virtual = 150380
# report_utilization -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.rpt
# report_utilization -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.xml
# report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt 
Command: report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
2 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Command: report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_timing -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# close_project
INFO: [Common 17-206] Exiting Vivado at Thu May 29 14:50:07 2025...
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DSP

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'tr720' on host 'cccad4.doc.ic.ac.uk' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Thu May 29 14:50:10 BST 2025
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/mnt/ccnas2/tdp/tr720/final-year-project-workspace'
Sourcing Tcl script '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/add_exploration/run_hls.tcl'
INFO: [HLS 200-10] Opening and resetting project '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj_2'.
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main.cpp' to the project
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/config.h' to the project
INFO: [HLS 200-10] Adding test bench file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main_test.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj_2/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../final-year-project/design_exploration/pointwise_add/main_test.cpp in debug mode
   Compiling ../../../../final-year-project/design_exploration/pointwise_add/main.cpp in debug mode
   Generating csim.exe
In1 0 is 44625
In2 0 is 22759
In1 1 is 18702
In2 1 is 9336
Calling
Expected 67384, got 67384
Expected 28038, got 28038
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Simulated
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148778 ; free virtual = 151735
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148778 ; free virtual = 151735
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148775 ; free virtual = 151733
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148778 ; free virtual = 151737
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main.cpp:37).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main.cpp:44) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main.cpp:51) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main.cpp:59) in function 'calculate_value' completely with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'in1.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main.cpp:37) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'in2.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main.cpp:37) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_add/main.cpp:37) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148757 ; free virtual = 151716
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148755 ; free virtual = 151714
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculate_value' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate_value'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.85 seconds; current allocated memory: 184.259 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 184.424 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/in1_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/in1_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/in2_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/in2_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculate_value' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'calculate_value_add_17ns_17ns_17_1_1' to 'calculate_value_abkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'calculate_value_abkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_value'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 184.604 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 248.57 MHz
INFO: [RTMG 210-287] Generating adder/subtractor assigned to DSP48: 'calculate_value_abkb_AddSub_DSP_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148746 ; free virtual = 151705
INFO: [VHDL 208-304] Generating VHDL RTL for calculate_value.
INFO: [VLOG 209-307] Generating Verilog RTL for calculate_value.
Synthesised
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2287.445 ; gain = 2.020 ; free physical = 148111 ; free virtual = 151071
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Thu May 29 14:50:56 2025...
Exported
Closing project
INFO: [HLS 200-112] Total elapsed time: 56.98 seconds; peak allocated memory: 184.604 MB.
INFO: [Common 17-206] Exiting vivado_hls at Thu May 29 14:51:06 2025...
Completed hls synthesis

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source /mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/add_exploration/run_vivado.tcl
# create_project -force /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_vivado_prj_2 -part xc7z020clg400-1
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2250.531 ; gain = 2.023 ; free physical = 148340 ; free virtual = 151300
# add_files /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj_2/solution1/syn/verilog
# synth_design -top calculate_value -part xc7z020clg400-1
Command: synth_design -top calculate_value -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 21255
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2256.465 ; gain = 5.871 ; free physical = 148030 ; free virtual = 150990
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'calculate_value' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj_2/solution1/syn/verilog/calculate_value.v:12]
INFO: [Synth 8-6157] synthesizing module 'calculate_value_abkb' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj_2/solution1/syn/verilog/calculate_value_abkb.v:18]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 17 - type: integer 
	Parameter din1_WIDTH bound to: 17 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_abkb_AddSub_DSP_0' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj_2/solution1/syn/verilog/calculate_value_abkb.v:8]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_abkb_AddSub_DSP_0' (1#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj_2/solution1/syn/verilog/calculate_value_abkb.v:8]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_abkb' (2#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj_2/solution1/syn/verilog/calculate_value_abkb.v:18]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value' (3#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj_2/solution1/syn/verilog/calculate_value.v:12]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2294.414 ; gain = 43.820 ; free physical = 148075 ; free virtual = 151035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2309.250 ; gain = 58.656 ; free physical = 148068 ; free virtual = 151028
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2317.258 ; gain = 66.664 ; free physical = 148068 ; free virtual = 151028
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2327.172 ; gain = 76.578 ; free physical = 148062 ; free virtual = 151023
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP calculate_value_abkb_U1/calculate_value_abkb_AddSub_DSP_0_U/s, operation Mode is: C+(A:0x0):B.
DSP Report: operator calculate_value_abkb_U1/calculate_value_abkb_AddSub_DSP_0_U/s is absorbed into DSP calculate_value_abkb_U1/calculate_value_abkb_AddSub_DSP_0_U/s.
DSP Report: Generating DSP calculate_value_abkb_U2/calculate_value_abkb_AddSub_DSP_0_U/s, operation Mode is: C+(A:0x0):B.
DSP Report: operator calculate_value_abkb_U2/calculate_value_abkb_AddSub_DSP_0_U/s is absorbed into DSP calculate_value_abkb_U2/calculate_value_abkb_AddSub_DSP_0_U/s.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 2472.004 ; gain = 221.410 ; free physical = 147820 ; free virtual = 150782
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+----------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                       | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|calculate_value_abkb_AddSub_DSP_0 | C+(A:0x0):B | 30     | 16     | 16     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|calculate_value_abkb_AddSub_DSP_0 | C+(A:0x0):B | 30     | 16     | 16     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+----------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2472.004 ; gain = 221.410 ; free physical = 147830 ; free virtual = 150792
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2480.004 ; gain = 229.410 ; free physical = 147829 ; free virtual = 150792
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2480.008 ; gain = 229.414 ; free physical = 147829 ; free virtual = 150792
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2480.008 ; gain = 229.414 ; free physical = 147829 ; free virtual = 150792
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2480.008 ; gain = 229.414 ; free physical = 147829 ; free virtual = 150792
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2480.008 ; gain = 229.414 ; free physical = 147829 ; free virtual = 150792
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2480.008 ; gain = 229.414 ; free physical = 147829 ; free virtual = 150792
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2480.008 ; gain = 229.414 ; free physical = 147829 ; free virtual = 150792
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |DSP48E1 |     2|
|2     |IBUF    |    65|
|3     |OBUF    |    69|
+------+--------+------+

Report Instance Areas: 
+------+----------------------------------------+------------------------------------+------+
|      |Instance                                |Module                              |Cells |
+------+----------------------------------------+------------------------------------+------+
|1     |top                                     |                                    |   136|
|2     |  calculate_value_abkb_U1               |calculate_value_abkb                |     1|
|3     |    calculate_value_abkb_AddSub_DSP_0_U |calculate_value_abkb_AddSub_DSP_0_1 |     1|
|4     |  calculate_value_abkb_U2               |calculate_value_abkb_0              |     1|
|5     |    calculate_value_abkb_AddSub_DSP_0_U |calculate_value_abkb_AddSub_DSP_0   |     1|
+------+----------------------------------------+------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2480.008 ; gain = 229.414 ; free physical = 147829 ; free virtual = 150792
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2480.008 ; gain = 229.414 ; free physical = 147831 ; free virtual = 150794
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2480.012 ; gain = 229.414 ; free physical = 147831 ; free virtual = 150794
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2491.074 ; gain = 0.000 ; free physical = 147900 ; free virtual = 150863
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2568.730 ; gain = 0.000 ; free physical = 147812 ; free virtual = 150775
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 2568.730 ; gain = 318.199 ; free physical = 147937 ; free virtual = 150900
WARNING: [Vivado 12-584] No ports matched 'ap_clk'.
# set clk_ports [get_ports ap_clk]
# if {[llength $clk_ports] > 0} {
#     puts "DEFINING ap_clk"
#     create_clock -period 10 -name default $clk_ports
# } else {
#     puts "CREATING VIRTUAL CLOCK"
#     create_clock -name virtual_clk -period 10
# }
CREATING VIRTUAL CLOCK
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2671.359 ; gain = 102.629 ; free physical = 147939 ; free virtual = 150902

Starting Cache Timing Information Task
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1554c975d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 2907.355 ; gain = 235.996 ; free physical = 147557 ; free virtual = 150520

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1554c975d

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3055.355 ; gain = 0.004 ; free physical = 147418 ; free virtual = 150381
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1554c975d

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3055.355 ; gain = 0.004 ; free physical = 147417 ; free virtual = 150380
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1554c975d

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3055.355 ; gain = 0.004 ; free physical = 147416 ; free virtual = 150379
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 1554c975d

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3055.355 ; gain = 0.004 ; free physical = 147416 ; free virtual = 150379
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 1554c975d

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3055.355 ; gain = 0.004 ; free physical = 147416 ; free virtual = 150379
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1554c975d

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3055.355 ; gain = 0.004 ; free physical = 147416 ; free virtual = 150379

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1554c975d

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3055.355 ; gain = 0.000 ; free physical = 147412 ; free virtual = 150375

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1554c975d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3055.355 ; gain = 0.000 ; free physical = 147412 ; free virtual = 150375

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3055.355 ; gain = 0.000 ; free physical = 147412 ; free virtual = 150375
Ending Netlist Obfuscation Task | Checksum: 1554c975d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3055.355 ; gain = 0.000 ; free physical = 147412 ; free virtual = 150374
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 3055.355 ; gain = 486.625 ; free physical = 147412 ; free virtual = 150374
# report_utilization -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.rpt
# report_utilization -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.xml
# report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt 
Command: report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
2 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Command: report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_timing -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# close_project
INFO: [Common 17-206] Exiting Vivado at Thu May 29 14:52:17 2025...
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
