# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"MIPS_TB_func_synth.v" \
"../../../../../MIPS.srcs/sources_1/imports/MIPS/CTRL_Unit.v" \
"../../../../../MIPS.srcs/sources_1/imports/MIPS/MIPS.v" \
"../../../../../MIPS.srcs/sources_1/imports/MIPS/data_mem.v" \
"../../../../../MIPS.srcs/sources_1/imports/MIPS/instraction_mem.v" \
"../../../../../MIPS.srcs/sources_1/imports/MIPS/reg_file.v" \
"../../../../../MIPS.srcs/sources_1/imports/MIPS/sign_extend.v" \

sv xil_defaultlib  \
"../../../../../MIPS.srcs/sim_1/imports/MIPS/MIPS_TB.sv" \

# Do not sort compile order
nosort
