// Seed: 2366619271
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  assign id_2 = {id_2{id_2}};
  wire id_3;
  tri  id_4;
  assign module_1.id_4 = 0;
  assign id_4 = 1;
endmodule : SymbolIdentifier
module module_1 (
    input tri id_0,
    input supply1 id_1,
    output tri0 id_2,
    input uwire id_3,
    output tri1 id_4,
    output logic id_5,
    input wand id_6,
    output tri0 id_7,
    output supply0 id_8,
    input wand id_9
);
  assign id_7 = 1;
  wire id_11;
  assign id_5 = 1;
  assign id_7 = id_0;
  module_0 modCall_1 (
      id_11,
      id_11
  );
  initial #1 id_5 <= 1;
endmodule
