

================================================================
== Vitis HLS Report for 'find'
================================================================
* Date:           Wed Nov 23 20:30:29 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        lab_02_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.028 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       13|       13|  0.130 us|  0.130 us|   14|   14|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_6_1  |       11|       11|         3|          1|          1|    10|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     41|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     68|    -|
|Register         |        -|    -|      18|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      18|    109|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln6_fu_93_p2                  |         +|   0|  0|  13|           4|           1|
    |ap_condition_100                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln6_fu_87_p2                 |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln7_fu_104_p2                |      icmp|   0|  0|  11|           8|           8|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  41|          20|          18|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    4|          8|
    |i_fu_54                  |   9|          2|    4|          8|
    |in_vec_blk_n             |   9|          2|    1|          2|
    |out_vec_blk_n            |   9|          2|    1|          2|
    |out_vec_din              |  14|          3|    8|         24|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  68|         15|   20|         48|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+---+----+-----+-----------+
    |               Name               | FF| LUT| Bits| Const Bits|
    +----------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                         |  1|   0|    1|          0|
    |ap_done_reg                       |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |  1|   0|    1|          0|
    |i_fu_54                           |  4|   0|    4|          0|
    |icmp_ln7_reg_125                  |  1|   0|    1|          0|
    |val_r_read_reg_116                |  8|   0|    8|          0|
    +----------------------------------+---+----+-----+-----------+
    |Total                             | 18|   0|   18|          0|
    +----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|          find|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|          find|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|          find|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|          find|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|          find|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|          find|  return value|
|in_vec_dout     |   in|    8|     ap_fifo|        in_vec|       pointer|
|in_vec_empty_n  |   in|    1|     ap_fifo|        in_vec|       pointer|
|in_vec_read     |  out|    1|     ap_fifo|        in_vec|       pointer|
|out_vec_din     |  out|    8|     ap_fifo|       out_vec|       pointer|
|out_vec_full_n  |   in|    1|     ap_fifo|       out_vec|       pointer|
|out_vec_write   |  out|    1|     ap_fifo|       out_vec|       pointer|
|val_r           |   in|    8|     ap_none|         val_r|        scalar|
+----------------+-----+-----+------------+--------------+--------------+

