#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Sun Nov 20 10:20:34 2022
# Process ID: 8012
# Current directory: D:/desktop/MIPS_CPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11336 D:\desktop\MIPS_CPU\CPU54.xpr
# Log file: D:/desktop/MIPS_CPU/vivado.log
# Journal file: D:/desktop/MIPS_CPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/desktop/MIPS_CPU/CPU54.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'c:/Users/86183/Desktop/mips_54_mars_board_switch_student.coe'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2016.2/data/ip'.
remove_files c:/Users/86183/Desktop/mips_54_mars_board_switch_student.coe
ERROR: [IP_Flow 19-3460] Validation failed on parameter 'Coefficients File(coefficient_file)' for Invalid COE File- Unable to open the file c:/Users/86183/Desktop/mips_54_mars_board_switch_student.coe 
. IP 'imem'
INFO: [IP_Flow 19-3438] Customization errors found on 'imem'. Restoring to previous valid configuration.
ERROR: [IP_Flow 19-3460] Validation failed on parameter 'Coefficients File(coefficient_file)' for Invalid COE File- Unable to open the file c:/Users/86183/Desktop/mips_54_mars_board_switch_student.coe 
. IP 'imem'
INFO: [IP_Flow 19-3447] Customization errors found during restoring IP 'imem' to previous valid configuration.
ERROR: [IP_Flow 19-3439] Failed to restore IP 'imem' customization to its previous valid configuration.
set_property -dict [list CONFIG.coefficient_file {D:/desktop/MIPS_CPU/CPU54.srcs/coe/mips_54_mars_simulate_student.coe}] [get_ips imem]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/desktop/MIPS_CPU/CPU54.srcs/coe/mips_54_mars_simulate_student.coe' provided. It will be converted relative to IP Instance files '../../../coe/mips_54_mars_simulate_student.coe'
generate_target all [get_files  D:/desktop/MIPS_CPU/CPU54.srcs/sources_1/ip/imem/imem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'imem'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'imem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'imem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'imem'...
export_ip_user_files -of_objects [get_files D:/desktop/MIPS_CPU/CPU54.srcs/sources_1/ip/imem/imem.xci] -no_script -force -quiet
reset_run imem_synth_1
launch_run -jobs 8 imem_synth_1
[Sun Nov 20 10:21:16 2022] Launched imem_synth_1...
Run output will be captured here: D:/desktop/MIPS_CPU/CPU54.runs/imem_synth_1/runme.log
export_simulation -of_objects [get_files D:/desktop/MIPS_CPU/CPU54.srcs/sources_1/ip/imem/imem.xci] -directory D:/desktop/MIPS_CPU/CPU54.ip_user_files/sim_scripts -ip_user_files_dir D:/desktop/MIPS_CPU/CPU54.ip_user_files -ipstatic_source_dir D:/desktop/MIPS_CPU/CPU54.ip_user_files/ipstatic -force -quiet
launch_simulation -install_path D:/digital_logic/modelsim_10.4c/_modelsim/win32
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'D:/digital_logic/modelsim_10.4c/_modelsim/win32/vsim.exe'
INFO: [USF-ModelSim-30] Simulation object is 'sim_1'...
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/digital_logic/modelsim_10.4c/_modelsim/vivado_lib/modelsim.ini' copied to run dir:'D:/desktop/MIPS_CPU/CPU54.sim/sim_1/behav'
INFO: [USF-ModelSim-40] Inspecting design source files for 'openmips_min_sopc_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-25] Exported 'D:/desktop/MIPS_CPU/CPU54.sim/sim_1/behav/imem.mif'
INFO: [USF-ModelSim-25] Exported 'D:/desktop/MIPS_CPU/CPU54.sim/sim_1/behav/mips_54_mars_simulate_student.coe'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-110] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-ModelSim-111] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/desktop/MIPS_CPU/CPU54.sim/sim_1/behav'
Reading D:/digital_logic/modelsim_10.4c/_modelsim/tcl/vsim/pref.tcl 

# 10.1c

# do {openmips_min_sopc_tb_compile.do} 
# Modifying modelsim.ini
# Modifying modelsim.ini
# Model Technology ModelSim SE vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module dist_mem_gen_v8_0_10
# 
# Top level modules:
# 	dist_mem_gen_v8_0_10
# Model Technology ModelSim SE vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module imem
# -- Compiling module regfile
# -- Compiling module PC
# -- Compiling module MEM_WB
# -- Compiling module MEM
# -- Compiling module IF_ID
# -- Compiling module ID_EX
# -- Compiling module ID
# -- Compiling module HILO
# -- Compiling module EX_MEM
# -- Compiling module EX
# -- Compiling module DIV
# -- Compiling module CTRL
# -- Compiling module CP0
# -- Compiling module openmips
# -- Compiling module inst_rom
# -- Compiling module data_ram
# -- Compiling module openmips_min_sopc
# -- Compiling module seg7x16
# -- Compiling module openmips_min_sopc_tb
# 
# Top level modules:
# 	inst_rom
# 	seg7x16
# 	openmips_min_sopc_tb
# Model Technology ModelSim SE vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
INFO: [USF-ModelSim-69] 'compile' step finished in '3' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/desktop/MIPS_CPU/CPU54.sim/sim_1/behav'
Program launched (PID=5840)
launch_simulation -install_path D:/digital_logic/modelsim_10.4c/_modelsim/win32
WARNING: [Vivado 12-3661] Failed to remove file:D:/desktop/MIPS_CPU/CPU54.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:D:/desktop/MIPS_CPU/CPU54.sim/sim_1/behav/vsim.wlf
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'D:/digital_logic/modelsim_10.4c/_modelsim/win32/vsim.exe'
INFO: [USF-ModelSim-30] Simulation object is 'sim_1'...
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/digital_logic/modelsim_10.4c/_modelsim/vivado_lib/modelsim.ini' copied to run dir:'D:/desktop/MIPS_CPU/CPU54.sim/sim_1/behav'
INFO: [USF-ModelSim-40] Inspecting design source files for 'openmips_min_sopc_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-25] Exported 'D:/desktop/MIPS_CPU/CPU54.sim/sim_1/behav/imem.mif'
INFO: [USF-ModelSim-25] Exported 'D:/desktop/MIPS_CPU/CPU54.sim/sim_1/behav/mips_54_mars_simulate_student.coe'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-110] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-ModelSim-111] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/desktop/MIPS_CPU/CPU54.sim/sim_1/behav'
Reading D:/digital_logic/modelsim_10.4c/_modelsim/tcl/vsim/pref.tcl 

# 10.1c

# do {openmips_min_sopc_tb_compile.do} 
# Modifying modelsim.ini
# Modifying modelsim.ini
# Model Technology ModelSim SE vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module dist_mem_gen_v8_0_10
# 
# Top level modules:
# 	dist_mem_gen_v8_0_10
# Model Technology ModelSim SE vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module imem
# -- Compiling module regfile
# -- Compiling module PC
# -- Compiling module MEM_WB
# -- Compiling module MEM
# -- Compiling module IF_ID
# -- Compiling module ID_EX
# -- Compiling module ID
# -- Compiling module HILO
# -- Compiling module EX_MEM
# -- Compiling module EX
# -- Compiling module DIV
# -- Compiling module CTRL
# -- Compiling module CP0
# -- Compiling module openmips
# -- Compiling module inst_rom
# -- Compiling module data_ram
# -- Compiling module openmips_min_sopc
# -- Compiling module seg7x16
# -- Compiling module openmips_min_sopc_tb
# 
# Top level modules:
# 	imem
# 	seg7x16
# 	openmips_min_sopc_tb
# Model Technology ModelSim SE vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/desktop/MIPS_CPU/CPU54.sim/sim_1/behav'
Program launched (PID=8480)
launch_simulation -install_path D:/digital_logic/modelsim_10.4c/_modelsim/win32
WARNING: [Vivado 12-3661] Failed to remove file:D:/desktop/MIPS_CPU/CPU54.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:D:/desktop/MIPS_CPU/CPU54.sim/sim_1/behav/vsim.wlf
WARNING: [Vivado 12-3661] Failed to remove file:D:/desktop/MIPS_CPU/CPU54.sim/sim_1/behav/wlft1i6h55
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'D:/digital_logic/modelsim_10.4c/_modelsim/win32/vsim.exe'
INFO: [USF-ModelSim-30] Simulation object is 'sim_1'...
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/digital_logic/modelsim_10.4c/_modelsim/vivado_lib/modelsim.ini' copied to run dir:'D:/desktop/MIPS_CPU/CPU54.sim/sim_1/behav'
INFO: [USF-ModelSim-40] Inspecting design source files for 'openmips_min_sopc_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-25] Exported 'D:/desktop/MIPS_CPU/CPU54.sim/sim_1/behav/imem.mif'
INFO: [USF-ModelSim-25] Exported 'D:/desktop/MIPS_CPU/CPU54.sim/sim_1/behav/mips_54_mars_simulate_student.coe'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-110] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-ModelSim-111] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/desktop/MIPS_CPU/CPU54.sim/sim_1/behav'
Reading D:/digital_logic/modelsim_10.4c/_modelsim/tcl/vsim/pref.tcl 

# 10.1c

# do {openmips_min_sopc_tb_compile.do} 
# Modifying modelsim.ini
# Modifying modelsim.ini
# Model Technology ModelSim SE vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module dist_mem_gen_v8_0_10
# 
# Top level modules:
# 	dist_mem_gen_v8_0_10
# Model Technology ModelSim SE vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module imem
# -- Compiling module regfile
# -- Compiling module PC
# -- Compiling module MEM_WB
# -- Compiling module MEM
# -- Compiling module IF_ID
# -- Compiling module ID_EX
# -- Compiling module ID
# -- Compiling module HILO
# -- Compiling module EX_MEM
# -- Compiling module EX
# -- Compiling module DIV
# -- Compiling module CTRL
# -- Compiling module CP0
# -- Compiling module openmips
# -- Compiling module inst_rom
# -- Compiling module data_ram
# -- Compiling module openmips_min_sopc
# -- Compiling module seg7x16
# -- Compiling module openmips_min_sopc_tb
# 
# Top level modules:
# 	imem
# 	seg7x16
# 	openmips_min_sopc_tb
# Model Technology ModelSim SE vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/desktop/MIPS_CPU/CPU54.sim/sim_1/behav'
Program launched (PID=20776)
launch_simulation -install_path D:/digital_logic/modelsim_10.4c/_modelsim/win32
WARNING: [Vivado 12-3661] Failed to remove file:D:/desktop/MIPS_CPU/CPU54.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:D:/desktop/MIPS_CPU/CPU54.sim/sim_1/behav/vsim.wlf
WARNING: [Vivado 12-3661] Failed to remove file:D:/desktop/MIPS_CPU/CPU54.sim/sim_1/behav/wlft1i6h55
WARNING: [Vivado 12-3661] Failed to remove file:D:/desktop/MIPS_CPU/CPU54.sim/sim_1/behav/wlftf0fdi1
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'D:/digital_logic/modelsim_10.4c/_modelsim/win32/vsim.exe'
INFO: [USF-ModelSim-30] Simulation object is 'sim_1'...
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/digital_logic/modelsim_10.4c/_modelsim/vivado_lib/modelsim.ini' copied to run dir:'D:/desktop/MIPS_CPU/CPU54.sim/sim_1/behav'
INFO: [USF-ModelSim-40] Inspecting design source files for 'openmips_min_sopc_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-25] Exported 'D:/desktop/MIPS_CPU/CPU54.sim/sim_1/behav/imem.mif'
INFO: [USF-ModelSim-25] Exported 'D:/desktop/MIPS_CPU/CPU54.sim/sim_1/behav/mips_54_mars_simulate_student.coe'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-110] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-ModelSim-111] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/desktop/MIPS_CPU/CPU54.sim/sim_1/behav'
Reading D:/digital_logic/modelsim_10.4c/_modelsim/tcl/vsim/pref.tcl 

# 10.1c

# do {openmips_min_sopc_tb_compile.do} 
# Modifying modelsim.ini
# Modifying modelsim.ini
# Model Technology ModelSim SE vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module dist_mem_gen_v8_0_10
# 
# Top level modules:
# 	dist_mem_gen_v8_0_10
# Model Technology ModelSim SE vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module imem
# -- Compiling module regfile
# -- Compiling module PC
# -- Compiling module MEM_WB
# -- Compiling module MEM
# -- Compiling module IF_ID
# -- Compiling module ID_EX
# -- Compiling module ID
# -- Compiling module HILO
# -- Compiling module EX_MEM
# -- Compiling module EX
# -- Compiling module DIV
# -- Compiling module CTRL
# -- Compiling module CP0
# -- Compiling module openmips
# -- Compiling module inst_rom
# -- Compiling module data_ram
# -- Compiling module openmips_min_sopc
# -- Compiling module seg7x16
# -- Compiling module openmips_min_sopc_tb
# 
# Top level modules:
# 	imem
# 	seg7x16
# 	openmips_min_sopc_tb
# Model Technology ModelSim SE vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
INFO: [USF-ModelSim-69] 'compile' step finished in '3' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/desktop/MIPS_CPU/CPU54.sim/sim_1/behav'
Program launched (PID=17052)
launch_simulation -install_path D:/digital_logic/modelsim_10.4c/_modelsim/win32
WARNING: [Vivado 12-3661] Failed to remove file:D:/desktop/MIPS_CPU/CPU54.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:D:/desktop/MIPS_CPU/CPU54.sim/sim_1/behav/vsim.wlf
WARNING: [Vivado 12-3661] Failed to remove file:D:/desktop/MIPS_CPU/CPU54.sim/sim_1/behav/wlft1i6h55
WARNING: [Vivado 12-3661] Failed to remove file:D:/desktop/MIPS_CPU/CPU54.sim/sim_1/behav/wlft6xwjmi
WARNING: [Vivado 12-3661] Failed to remove file:D:/desktop/MIPS_CPU/CPU54.sim/sim_1/behav/wlftf0fdi1
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'D:/digital_logic/modelsim_10.4c/_modelsim/win32/vsim.exe'
INFO: [USF-ModelSim-30] Simulation object is 'sim_1'...
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/digital_logic/modelsim_10.4c/_modelsim/vivado_lib/modelsim.ini' copied to run dir:'D:/desktop/MIPS_CPU/CPU54.sim/sim_1/behav'
INFO: [USF-ModelSim-40] Inspecting design source files for 'openmips_min_sopc_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-25] Exported 'D:/desktop/MIPS_CPU/CPU54.sim/sim_1/behav/imem.mif'
INFO: [USF-ModelSim-25] Exported 'D:/desktop/MIPS_CPU/CPU54.sim/sim_1/behav/mips_54_mars_simulate_student.coe'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-110] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-ModelSim-111] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/desktop/MIPS_CPU/CPU54.sim/sim_1/behav'
Reading D:/digital_logic/modelsim_10.4c/_modelsim/tcl/vsim/pref.tcl 

# 10.1c

# do {openmips_min_sopc_tb_compile.do} 
# Modifying modelsim.ini
# Modifying modelsim.ini
# Model Technology ModelSim SE vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module dist_mem_gen_v8_0_10
# 
# Top level modules:
# 	dist_mem_gen_v8_0_10
# Model Technology ModelSim SE vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module imem
# -- Compiling module regfile
# -- Compiling module PC
# -- Compiling module MEM_WB
# -- Compiling module MEM
# -- Compiling module IF_ID
# -- Compiling module ID_EX
# -- Compiling module ID
# -- Compiling module HILO
# -- Compiling module EX_MEM
# -- Compiling module EX
# -- Compiling module DIV
# -- Compiling module CTRL
# -- Compiling module CP0
# -- Compiling module openmips
# -- Compiling module inst_rom
# -- Compiling module data_ram
# -- Compiling module openmips_min_sopc
# -- Compiling module seg7x16
# -- Compiling module openmips_min_sopc_tb
# 
# Top level modules:
# 	inst_rom
# 	seg7x16
# 	openmips_min_sopc_tb
# Model Technology ModelSim SE vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/desktop/MIPS_CPU/CPU54.sim/sim_1/behav'
Program launched (PID=14212)
launch_simulation -install_path D:/digital_logic/modelsim_10.4c/_modelsim/win32
WARNING: [Vivado 12-3661] Failed to remove file:D:/desktop/MIPS_CPU/CPU54.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:D:/desktop/MIPS_CPU/CPU54.sim/sim_1/behav/vsim.wlf
WARNING: [Vivado 12-3661] Failed to remove file:D:/desktop/MIPS_CPU/CPU54.sim/sim_1/behav/wlft1i6h55
WARNING: [Vivado 12-3661] Failed to remove file:D:/desktop/MIPS_CPU/CPU54.sim/sim_1/behav/wlft6xwjmi
WARNING: [Vivado 12-3661] Failed to remove file:D:/desktop/MIPS_CPU/CPU54.sim/sim_1/behav/wlftf0fdi1
WARNING: [Vivado 12-3661] Failed to remove file:D:/desktop/MIPS_CPU/CPU54.sim/sim_1/behav/wlftx2va0q
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'D:/digital_logic/modelsim_10.4c/_modelsim/win32/vsim.exe'
INFO: [USF-ModelSim-30] Simulation object is 'sim_1'...
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/digital_logic/modelsim_10.4c/_modelsim/vivado_lib/modelsim.ini' copied to run dir:'D:/desktop/MIPS_CPU/CPU54.sim/sim_1/behav'
INFO: [USF-ModelSim-40] Inspecting design source files for 'openmips_min_sopc_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-25] Exported 'D:/desktop/MIPS_CPU/CPU54.sim/sim_1/behav/imem.mif'
INFO: [USF-ModelSim-25] Exported 'D:/desktop/MIPS_CPU/CPU54.sim/sim_1/behav/mips_54_mars_simulate_student.coe'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-110] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-ModelSim-111] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/desktop/MIPS_CPU/CPU54.sim/sim_1/behav'
Reading D:/digital_logic/modelsim_10.4c/_modelsim/tcl/vsim/pref.tcl 

# 10.1c

# do {openmips_min_sopc_tb_compile.do} 
# Modifying modelsim.ini
# Modifying modelsim.ini
# Model Technology ModelSim SE vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module dist_mem_gen_v8_0_10
# 
# Top level modules:
# 	dist_mem_gen_v8_0_10
# Model Technology ModelSim SE vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module imem
# -- Compiling module regfile
# -- Compiling module PC
# -- Compiling module MEM_WB
# -- Compiling module MEM
# -- Compiling module IF_ID
# -- Compiling module ID_EX
# -- Compiling module ID
# -- Compiling module HILO
# -- Compiling module EX_MEM
# -- Compiling module EX
# -- Compiling module DIV
# -- Compiling module CTRL
# -- Compiling module CP0
# -- Compiling module openmips
# -- Compiling module inst_rom
# -- Compiling module data_ram
# -- Compiling module openmips_min_sopc
# -- Compiling module seg7x16
# -- Compiling module openmips_min_sopc_tb
# 
# Top level modules:
# 	inst_rom
# 	seg7x16
# 	openmips_min_sopc_tb
# Model Technology ModelSim SE vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/desktop/MIPS_CPU/CPU54.sim/sim_1/behav'
Program launched (PID=24072)
launch_simulation -install_path D:/digital_logic/modelsim_10.4c/_modelsim/win32
WARNING: [Vivado 12-3661] Failed to remove file:D:/desktop/MIPS_CPU/CPU54.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:D:/desktop/MIPS_CPU/CPU54.sim/sim_1/behav/vsim.wlf
WARNING: [Vivado 12-3661] Failed to remove file:D:/desktop/MIPS_CPU/CPU54.sim/sim_1/behav/wlft0kx2yr
WARNING: [Vivado 12-3661] Failed to remove file:D:/desktop/MIPS_CPU/CPU54.sim/sim_1/behav/wlft1i6h55
WARNING: [Vivado 12-3661] Failed to remove file:D:/desktop/MIPS_CPU/CPU54.sim/sim_1/behav/wlft6xwjmi
WARNING: [Vivado 12-3661] Failed to remove file:D:/desktop/MIPS_CPU/CPU54.sim/sim_1/behav/wlftf0fdi1
WARNING: [Vivado 12-3661] Failed to remove file:D:/desktop/MIPS_CPU/CPU54.sim/sim_1/behav/wlftx2va0q
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'D:/digital_logic/modelsim_10.4c/_modelsim/win32/vsim.exe'
INFO: [USF-ModelSim-30] Simulation object is 'sim_1'...
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/digital_logic/modelsim_10.4c/_modelsim/vivado_lib/modelsim.ini' copied to run dir:'D:/desktop/MIPS_CPU/CPU54.sim/sim_1/behav'
INFO: [USF-ModelSim-40] Inspecting design source files for 'openmips_min_sopc_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-25] Exported 'D:/desktop/MIPS_CPU/CPU54.sim/sim_1/behav/imem.mif'
INFO: [USF-ModelSim-25] Exported 'D:/desktop/MIPS_CPU/CPU54.sim/sim_1/behav/mips_54_mars_simulate_student.coe'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-110] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-ModelSim-111] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/desktop/MIPS_CPU/CPU54.sim/sim_1/behav'
Reading D:/digital_logic/modelsim_10.4c/_modelsim/tcl/vsim/pref.tcl 

# 10.1c

# do {openmips_min_sopc_tb_compile.do} 
# Modifying modelsim.ini
# Modifying modelsim.ini
# Model Technology ModelSim SE vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module dist_mem_gen_v8_0_10
# 
# Top level modules:
# 	dist_mem_gen_v8_0_10
# Model Technology ModelSim SE vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module imem
# -- Compiling module regfile
# -- Compiling module PC
# -- Compiling module MEM_WB
# -- Compiling module MEM
# -- Compiling module IF_ID
# -- Compiling module ID_EX
# -- Compiling module ID
# -- Compiling module HILO
# -- Compiling module EX_MEM
# -- Compiling module EX
# -- Compiling module DIV
# -- Compiling module CTRL
# -- Compiling module CP0
# -- Compiling module openmips
# -- Compiling module inst_rom
# -- Compiling module data_ram
# -- Compiling module openmips_min_sopc
# -- Compiling module seg7x16
# -- Compiling module openmips_min_sopc_tb
# 
# Top level modules:
# 	inst_rom
# 	seg7x16
# 	openmips_min_sopc_tb
# Model Technology ModelSim SE vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
INFO: [USF-ModelSim-69] 'compile' step finished in '3' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/desktop/MIPS_CPU/CPU54.sim/sim_1/behav'
Program launched (PID=1644)
launch_simulation -install_path D:/digital_logic/modelsim_10.4c/_modelsim/win32
WARNING: [Vivado 12-3661] Failed to remove file:D:/desktop/MIPS_CPU/CPU54.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:D:/desktop/MIPS_CPU/CPU54.sim/sim_1/behav/vsim.wlf
WARNING: [Vivado 12-3661] Failed to remove file:D:/desktop/MIPS_CPU/CPU54.sim/sim_1/behav/wlft0kx2yr
WARNING: [Vivado 12-3661] Failed to remove file:D:/desktop/MIPS_CPU/CPU54.sim/sim_1/behav/wlft1i6h55
WARNING: [Vivado 12-3661] Failed to remove file:D:/desktop/MIPS_CPU/CPU54.sim/sim_1/behav/wlft6xwjmi
WARNING: [Vivado 12-3661] Failed to remove file:D:/desktop/MIPS_CPU/CPU54.sim/sim_1/behav/wlftx2va0q
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'D:/digital_logic/modelsim_10.4c/_modelsim/win32/vsim.exe'
INFO: [USF-ModelSim-30] Simulation object is 'sim_1'...
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/digital_logic/modelsim_10.4c/_modelsim/vivado_lib/modelsim.ini' copied to run dir:'D:/desktop/MIPS_CPU/CPU54.sim/sim_1/behav'
INFO: [USF-ModelSim-40] Inspecting design source files for 'openmips_min_sopc_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-25] Exported 'D:/desktop/MIPS_CPU/CPU54.sim/sim_1/behav/imem.mif'
INFO: [USF-ModelSim-25] Exported 'D:/desktop/MIPS_CPU/CPU54.sim/sim_1/behav/mips_54_mars_simulate_student.coe'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-110] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-ModelSim-111] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/desktop/MIPS_CPU/CPU54.sim/sim_1/behav'
Reading D:/digital_logic/modelsim_10.4c/_modelsim/tcl/vsim/pref.tcl 

# 10.1c

# do {openmips_min_sopc_tb_compile.do} 
# Modifying modelsim.ini
# Modifying modelsim.ini
# Model Technology ModelSim SE vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module dist_mem_gen_v8_0_10
# 
# Top level modules:
# 	dist_mem_gen_v8_0_10
# Model Technology ModelSim SE vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module imem
# -- Compiling module regfile
# -- Compiling module PC
# -- Compiling module MEM_WB
# -- Compiling module MEM
# -- Compiling module IF_ID
# -- Compiling module ID_EX
# -- Compiling module ID
# -- Compiling module HILO
# -- Compiling module EX_MEM
# -- Compiling module EX
# -- Compiling module DIV
# -- Compiling module CTRL
# -- Compiling module CP0
# -- Compiling module openmips
# -- Compiling module inst_rom
# -- Compiling module data_ram
# -- Compiling module openmips_min_sopc
# -- Compiling module seg7x16
# -- Compiling module openmips_min_sopc_tb
# 
# Top level modules:
# 	inst_rom
# 	seg7x16
# 	openmips_min_sopc_tb
# Model Technology ModelSim SE vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
INFO: [USF-ModelSim-69] 'compile' step finished in '3' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/desktop/MIPS_CPU/CPU54.sim/sim_1/behav'
Program launched (PID=23860)
launch_simulation -install_path D:/digital_logic/modelsim_10.4c/_modelsim/win32
WARNING: [Vivado 12-3661] Failed to remove file:D:/desktop/MIPS_CPU/CPU54.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:D:/desktop/MIPS_CPU/CPU54.sim/sim_1/behav/vsim.wlf
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'D:/digital_logic/modelsim_10.4c/_modelsim/win32/vsim.exe'
INFO: [USF-ModelSim-30] Simulation object is 'sim_1'...
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/digital_logic/modelsim_10.4c/_modelsim/vivado_lib/modelsim.ini' copied to run dir:'D:/desktop/MIPS_CPU/CPU54.sim/sim_1/behav'
INFO: [USF-ModelSim-40] Inspecting design source files for 'openmips_min_sopc_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-25] Exported 'D:/desktop/MIPS_CPU/CPU54.sim/sim_1/behav/imem.mif'
INFO: [USF-ModelSim-25] Exported 'D:/desktop/MIPS_CPU/CPU54.sim/sim_1/behav/mips_54_mars_simulate_student.coe'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-110] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-ModelSim-111] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/desktop/MIPS_CPU/CPU54.sim/sim_1/behav'
Reading D:/digital_logic/modelsim_10.4c/_modelsim/tcl/vsim/pref.tcl 

# 10.1c

# do {openmips_min_sopc_tb_compile.do} 
# Modifying modelsim.ini
# Modifying modelsim.ini
# Model Technology ModelSim SE vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module dist_mem_gen_v8_0_10
# 
# Top level modules:
# 	dist_mem_gen_v8_0_10
# Model Technology ModelSim SE vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module imem
# -- Compiling module regfile
# -- Compiling module PC
# -- Compiling module MEM_WB
# -- Compiling module MEM
# -- Compiling module IF_ID
# -- Compiling module ID_EX
# -- Compiling module ID
# -- Compiling module HILO
# -- Compiling module EX_MEM
# -- Compiling module EX
# -- Compiling module DIV
# -- Compiling module CTRL
# -- Compiling module CP0
# -- Compiling module openmips
# -- Compiling module inst_rom
# -- Compiling module data_ram
# -- Compiling module openmips_min_sopc
# -- Compiling module seg7x16
# -- Compiling module openmips_min_sopc_tb
# 
# Top level modules:
# 	inst_rom
# 	seg7x16
# 	openmips_min_sopc_tb
# Model Technology ModelSim SE vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
INFO: [USF-ModelSim-69] 'compile' step finished in '3' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/desktop/MIPS_CPU/CPU54.sim/sim_1/behav'
Program launched (PID=26640)
launch_simulation -install_path D:/digital_logic/modelsim_10.4c/_modelsim/win32
WARNING: [Vivado 12-3661] Failed to remove file:D:/desktop/MIPS_CPU/CPU54.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:D:/desktop/MIPS_CPU/CPU54.sim/sim_1/behav/vsim.wlf
WARNING: [Vivado 12-3661] Failed to remove file:D:/desktop/MIPS_CPU/CPU54.sim/sim_1/behav/wlftfa1hx2
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'D:/digital_logic/modelsim_10.4c/_modelsim/win32/vsim.exe'
INFO: [USF-ModelSim-30] Simulation object is 'sim_1'...
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/digital_logic/modelsim_10.4c/_modelsim/vivado_lib/modelsim.ini' copied to run dir:'D:/desktop/MIPS_CPU/CPU54.sim/sim_1/behav'
INFO: [USF-ModelSim-40] Inspecting design source files for 'openmips_min_sopc_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-25] Exported 'D:/desktop/MIPS_CPU/CPU54.sim/sim_1/behav/imem.mif'
INFO: [USF-ModelSim-25] Exported 'D:/desktop/MIPS_CPU/CPU54.sim/sim_1/behav/mips_54_mars_simulate_student.coe'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-110] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-ModelSim-111] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/desktop/MIPS_CPU/CPU54.sim/sim_1/behav'
Reading D:/digital_logic/modelsim_10.4c/_modelsim/tcl/vsim/pref.tcl 

# 10.1c

# do {openmips_min_sopc_tb_compile.do} 
# Modifying modelsim.ini
# Modifying modelsim.ini
# Model Technology ModelSim SE vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module dist_mem_gen_v8_0_10
# 
# Top level modules:
# 	dist_mem_gen_v8_0_10
# Model Technology ModelSim SE vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module imem
# -- Compiling module regfile
# -- Compiling module PC
# -- Compiling module MEM_WB
# -- Compiling module MEM
# -- Compiling module IF_ID
# -- Compiling module ID_EX
# -- Compiling module ID
# -- Compiling module HILO
# -- Compiling module EX_MEM
# -- Compiling module EX
# -- Compiling module DIV
# -- Compiling module CTRL
# -- Compiling module CP0
# -- Compiling module openmips
# -- Compiling module inst_rom
# -- Compiling module data_ram
# -- Compiling module openmips_min_sopc
# -- Compiling module seg7x16
# -- Compiling module openmips_min_sopc_tb
# 
# Top level modules:
# 	imem
# 	seg7x16
# 	openmips_min_sopc_tb
# Model Technology ModelSim SE vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
INFO: [USF-ModelSim-69] 'compile' step finished in '3' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/desktop/MIPS_CPU/CPU54.sim/sim_1/behav'
Program launched (PID=15176)
launch_simulation -install_path D:/digital_logic/modelsim_10.4c/_modelsim/win32
WARNING: [Vivado 12-3661] Failed to remove file:D:/desktop/MIPS_CPU/CPU54.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:D:/desktop/MIPS_CPU/CPU54.sim/sim_1/behav/vsim.wlf
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'D:/digital_logic/modelsim_10.4c/_modelsim/win32/vsim.exe'
INFO: [USF-ModelSim-30] Simulation object is 'sim_1'...
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/digital_logic/modelsim_10.4c/_modelsim/vivado_lib/modelsim.ini' copied to run dir:'D:/desktop/MIPS_CPU/CPU54.sim/sim_1/behav'
INFO: [USF-ModelSim-40] Inspecting design source files for 'openmips_min_sopc_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-25] Exported 'D:/desktop/MIPS_CPU/CPU54.sim/sim_1/behav/imem.mif'
INFO: [USF-ModelSim-25] Exported 'D:/desktop/MIPS_CPU/CPU54.sim/sim_1/behav/mips_54_mars_simulate_student.coe'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-110] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-ModelSim-111] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/desktop/MIPS_CPU/CPU54.sim/sim_1/behav'
Reading D:/digital_logic/modelsim_10.4c/_modelsim/tcl/vsim/pref.tcl 

# 10.1c

# do {openmips_min_sopc_tb_compile.do} 
# Modifying modelsim.ini
# Modifying modelsim.ini
# Model Technology ModelSim SE vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module dist_mem_gen_v8_0_10
# 
# Top level modules:
# 	dist_mem_gen_v8_0_10
# Model Technology ModelSim SE vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module imem
# -- Compiling module regfile
# -- Compiling module PC
# -- Compiling module MEM_WB
# -- Compiling module MEM
# -- Compiling module IF_ID
# -- Compiling module ID_EX
# -- Compiling module ID
# -- Compiling module HILO
# -- Compiling module EX_MEM
# -- Compiling module EX
# -- Compiling module DIV
# -- Compiling module CTRL
# -- Compiling module CP0
# -- Compiling module openmips
# -- Compiling module inst_rom
# -- Compiling module data_ram
# -- Compiling module openmips_min_sopc
# -- Compiling module seg7x16
# -- Compiling module openmips_min_sopc_tb
# 
# Top level modules:
# 	imem
# 	seg7x16
# 	openmips_min_sopc_tb
# Model Technology ModelSim SE vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
INFO: [USF-ModelSim-69] 'compile' step finished in '3' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/desktop/MIPS_CPU/CPU54.sim/sim_1/behav'
Program launched (PID=27160)
close [ open D:/desktop/MIPS_CPU/CPU54.srcs/sources_1/new/openmips_min_sopc_board.v w ]
add_files D:/desktop/MIPS_CPU/CPU54.srcs/sources_1/new/openmips_min_sopc_board.v
add_files -norecurse D:/desktop/MIPS_CPU/CPU54.srcs/sources_1/new/PIL.v
set_property top openmips_min_sopc_board [current_fileset]
set_property top openmips_min_sopc_board [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
set_property -dict [list CONFIG.coefficient_file {D:/desktop/MIPS_CPU/CPU54.srcs/coe/eggTest.coe}] [get_ips imem]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/desktop/MIPS_CPU/CPU54.srcs/coe/eggTest.coe' provided. It will be converted relative to IP Instance files '../../../coe/eggTest.coe'
generate_target all [get_files  D:/desktop/MIPS_CPU/CPU54.srcs/sources_1/ip/imem/imem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'imem'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'imem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'imem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'imem'...
export_ip_user_files -of_objects [get_files D:/desktop/MIPS_CPU/CPU54.srcs/sources_1/ip/imem/imem.xci] -no_script -force -quiet
reset_run imem_synth_1
launch_run -jobs 8 imem_synth_1
[Sun Nov 20 16:52:09 2022] Launched imem_synth_1...
Run output will be captured here: D:/desktop/MIPS_CPU/CPU54.runs/imem_synth_1/runme.log
export_simulation -of_objects [get_files D:/desktop/MIPS_CPU/CPU54.srcs/sources_1/ip/imem/imem.xci] -directory D:/desktop/MIPS_CPU/CPU54.ip_user_files/sim_scripts -ip_user_files_dir D:/desktop/MIPS_CPU/CPU54.ip_user_files -ipstatic_source_dir D:/desktop/MIPS_CPU/CPU54.ip_user_files/ipstatic -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Nov 20 16:52:19 2022] Launched imem_synth_1, synth_1...
Run output will be captured here:
imem_synth_1: D:/desktop/MIPS_CPU/CPU54.runs/imem_synth_1/runme.log
synth_1: D:/desktop/MIPS_CPU/CPU54.runs/synth_1/runme.log
[Sun Nov 20 16:52:19 2022] Launched impl_1...
Run output will be captured here: D:/desktop/MIPS_CPU/CPU54.runs/impl_1/runme.log
set_property -dict [list CONFIG.coefficient_file {D:/desktop/MIPS_CPU/CPU54.srcs/coe/eggTest.coe}] [get_ips imem]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/desktop/MIPS_CPU/CPU54.srcs/coe/eggTest.coe' provided. It will be converted relative to IP Instance files '../../../coe/eggTest.coe'
generate_target all [get_files  D:/desktop/MIPS_CPU/CPU54.srcs/sources_1/ip/imem/imem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'imem'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'imem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'imem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'imem'...
export_ip_user_files -of_objects [get_files D:/desktop/MIPS_CPU/CPU54.srcs/sources_1/ip/imem/imem.xci] -no_script -force -quiet
reset_run imem_synth_1
launch_run -jobs 8 imem_synth_1
[Sun Nov 20 16:58:18 2022] Launched imem_synth_1...
Run output will be captured here: D:/desktop/MIPS_CPU/CPU54.runs/imem_synth_1/runme.log
export_simulation -of_objects [get_files D:/desktop/MIPS_CPU/CPU54.srcs/sources_1/ip/imem/imem.xci] -directory D:/desktop/MIPS_CPU/CPU54.ip_user_files/sim_scripts -ip_user_files_dir D:/desktop/MIPS_CPU/CPU54.ip_user_files -ipstatic_source_dir D:/desktop/MIPS_CPU/CPU54.ip_user_files/ipstatic -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 8
[Sun Nov 20 16:58:27 2022] Launched imem_synth_1...
Run output will be captured here: D:/desktop/MIPS_CPU/CPU54.runs/imem_synth_1/runme.log
[Sun Nov 20 16:58:27 2022] Launched synth_1...
Run output will be captured here: D:/desktop/MIPS_CPU/CPU54.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Sun Nov 20 17:00:32 2022] Launched impl_1...
Run output will be captured here: D:/desktop/MIPS_CPU/CPU54.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Nov 20 17:04:43 2022] Launched impl_1...
Run output will be captured here: D:/desktop/MIPS_CPU/CPU54.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.2
  **** Build date : Jun  2 2016-16:57:03
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292709549A
set_property PROGRAM.FILE {D:/desktop/MIPS_CPU/CPU54.runs/impl_1/openmips_min_sopc_board.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/desktop/MIPS_CPU/CPU54.runs/impl_1/openmips_min_sopc_board.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292709549A
exit
INFO: [Common 17-206] Exiting Vivado at Sun Nov 20 17:28:42 2022...
