#:C9     
#Xilinx FPGA Editor Command Log File
#Editor Version:
#:V   NT M2.1 P.20131013
#Current Working Directory:
#:D   C:\BlifParser3\xdlFileCreated
#Date/Time:
#:T   Tue Jul 29 00:17:00 2014
#------------------------------
	#Reading C:\BlifParser3\xdlFileCreated\helloWorld.ncd...
	#Loading device for application Rf_Device from file '6slx45.nph' in environment F:\Xilinix\14.7\ISE_DS\ISE\.
	#   "helloWorld" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3
	#Design creation date: 2014.07.28.19.46.42
	#Building chip graphics...
	#Loading speed info...
	#1
select -k comp 'out1_out1_out3'
	#2
unselect -all
	#3
select comp 'out1_out1_out3'
	#comp "out1_out1_out3",  site "SLICE_X10Y8",  type = SLICEL  (RPM grid X33Y32)
	#4
unselect -all
	#5
select comp 'out1_out1_out3'
	#comp "out1_out1_out3",  site "SLICE_X10Y8",  type = SLICEL  (RPM grid X33Y32)
	#6
post block
	#7
unselect comp 'out1_out1_out3'
	#8
select -k comp 'out2_out2'
	#9
unselect comp 'out2_out2'
	#10
select -k comp 'out3_FINAL_OUTPUT'
