<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1872" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1872{left:525px;bottom:68px;letter-spacing:0.1px;}
#t2_1872{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_1872{left:69px;bottom:68px;letter-spacing:0.12px;}
#t4_1872{left:110px;bottom:68px;letter-spacing:0.1px;}
#t5_1872{left:69px;bottom:1083px;letter-spacing:0.15px;word-spacing:0.01px;}
#t6_1872{left:359px;bottom:635px;letter-spacing:0.12px;word-spacing:0.02px;}
#t7_1872{left:69px;bottom:522px;letter-spacing:0.13px;}
#t8_1872{left:69px;bottom:499px;letter-spacing:-0.16px;word-spacing:-1.15px;}
#t9_1872{left:69px;bottom:483px;letter-spacing:-0.15px;word-spacing:-1.1px;}
#ta_1872{left:69px;bottom:466px;letter-spacing:-0.16px;word-spacing:-0.4px;}
#tb_1872{left:69px;bottom:443px;letter-spacing:-0.17px;word-spacing:-1.25px;}
#tc_1872{left:69px;bottom:426px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#td_1872{left:69px;bottom:409px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#te_1872{left:69px;bottom:386px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tf_1872{left:69px;bottom:370px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#tg_1872{left:69px;bottom:353px;letter-spacing:-0.16px;}
#th_1872{left:69px;bottom:330px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ti_1872{left:69px;bottom:313px;letter-spacing:-0.17px;word-spacing:-0.6px;}
#tj_1872{left:69px;bottom:296px;letter-spacing:-0.16px;}
#tk_1872{left:69px;bottom:273px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tl_1872{left:69px;bottom:257px;letter-spacing:-0.15px;word-spacing:-0.74px;}
#tm_1872{left:69px;bottom:240px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tn_1872{left:69px;bottom:217px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#to_1872{left:74px;bottom:1065px;letter-spacing:-0.14px;}
#tp_1872{left:74px;bottom:1050px;letter-spacing:-0.12px;}
#tq_1872{left:285px;bottom:1065px;letter-spacing:-0.1px;word-spacing:-0.03px;}
#tr_1872{left:285px;bottom:1050px;letter-spacing:-0.18px;}
#ts_1872{left:328px;bottom:1065px;letter-spacing:-0.11px;word-spacing:-0.05px;}
#tt_1872{left:328px;bottom:1050px;letter-spacing:-0.14px;}
#tu_1872{left:328px;bottom:1034px;letter-spacing:-0.14px;}
#tv_1872{left:403px;bottom:1065px;letter-spacing:-0.12px;}
#tw_1872{left:403px;bottom:1050px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#tx_1872{left:490px;bottom:1065px;letter-spacing:-0.12px;}
#ty_1872{left:74px;bottom:1011px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tz_1872{left:74px;bottom:995px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t10_1872{left:285px;bottom:1011px;}
#t11_1872{left:328px;bottom:1011px;letter-spacing:-0.15px;}
#t12_1872{left:403px;bottom:1011px;letter-spacing:-0.11px;}
#t13_1872{left:490px;bottom:1011px;letter-spacing:-0.11px;}
#t14_1872{left:490px;bottom:995px;letter-spacing:-0.11px;}
#t15_1872{left:490px;bottom:978px;letter-spacing:-0.17px;}
#t16_1872{left:74px;bottom:955px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t17_1872{left:74px;bottom:938px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t18_1872{left:285px;bottom:955px;}
#t19_1872{left:328px;bottom:955px;letter-spacing:-0.15px;}
#t1a_1872{left:403px;bottom:955px;letter-spacing:-0.17px;}
#t1b_1872{left:490px;bottom:955px;letter-spacing:-0.11px;}
#t1c_1872{left:490px;bottom:938px;letter-spacing:-0.11px;}
#t1d_1872{left:490px;bottom:921px;letter-spacing:-0.17px;}
#t1e_1872{left:74px;bottom:898px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1f_1872{left:74px;bottom:881px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t1g_1872{left:285px;bottom:898px;}
#t1h_1872{left:328px;bottom:898px;letter-spacing:-0.15px;}
#t1i_1872{left:403px;bottom:898px;letter-spacing:-0.17px;}
#t1j_1872{left:490px;bottom:898px;letter-spacing:-0.11px;}
#t1k_1872{left:490px;bottom:881px;letter-spacing:-0.12px;}
#t1l_1872{left:490px;bottom:865px;letter-spacing:-0.15px;}
#t1m_1872{left:74px;bottom:842px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1n_1872{left:74px;bottom:825px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1o_1872{left:74px;bottom:808px;letter-spacing:-0.15px;}
#t1p_1872{left:285px;bottom:842px;}
#t1q_1872{left:328px;bottom:842px;letter-spacing:-0.13px;}
#t1r_1872{left:403px;bottom:842px;letter-spacing:-0.15px;}
#t1s_1872{left:403px;bottom:825px;letter-spacing:-0.16px;}
#t1t_1872{left:490px;bottom:842px;letter-spacing:-0.12px;}
#t1u_1872{left:490px;bottom:825px;letter-spacing:-0.11px;word-spacing:-0.43px;}
#t1v_1872{left:490px;bottom:808px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1w_1872{left:74px;bottom:785px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1x_1872{left:74px;bottom:768px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1y_1872{left:74px;bottom:752px;letter-spacing:-0.15px;}
#t1z_1872{left:285px;bottom:785px;}
#t20_1872{left:328px;bottom:785px;letter-spacing:-0.13px;}
#t21_1872{left:403px;bottom:785px;letter-spacing:-0.15px;}
#t22_1872{left:403px;bottom:768px;letter-spacing:-0.16px;}
#t23_1872{left:490px;bottom:785px;letter-spacing:-0.12px;}
#t24_1872{left:490px;bottom:768px;letter-spacing:-0.12px;word-spacing:-0.38px;}
#t25_1872{left:490px;bottom:752px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t26_1872{left:74px;bottom:729px;letter-spacing:-0.13px;}
#t27_1872{left:74px;bottom:712px;letter-spacing:-0.12px;}
#t28_1872{left:74px;bottom:695px;letter-spacing:-0.14px;}
#t29_1872{left:285px;bottom:729px;}
#t2a_1872{left:328px;bottom:729px;letter-spacing:-0.15px;}
#t2b_1872{left:403px;bottom:729px;letter-spacing:-0.17px;}
#t2c_1872{left:490px;bottom:729px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t2d_1872{left:490px;bottom:712px;letter-spacing:-0.12px;word-spacing:-0.27px;}
#t2e_1872{left:490px;bottom:695px;letter-spacing:-0.12px;}
#t2f_1872{left:87px;bottom:614px;letter-spacing:-0.14px;}
#t2g_1872{left:152px;bottom:614px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t2h_1872{left:274px;bottom:614px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t2i_1872{left:429px;bottom:614px;letter-spacing:-0.16px;word-spacing:-0.02px;}
#t2j_1872{left:587px;bottom:614px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t2k_1872{left:743px;bottom:614px;letter-spacing:-0.15px;word-spacing:0.06px;}
#t2l_1872{left:101px;bottom:590px;}
#t2m_1872{left:175px;bottom:590px;letter-spacing:-0.12px;}
#t2n_1872{left:263px;bottom:590px;letter-spacing:-0.13px;}
#t2o_1872{left:420px;bottom:590px;letter-spacing:-0.12px;}
#t2p_1872{left:608px;bottom:590px;letter-spacing:-0.18px;}
#t2q_1872{left:764px;bottom:590px;letter-spacing:-0.17px;}
#t2r_1872{left:101px;bottom:565px;}
#t2s_1872{left:176px;bottom:565px;letter-spacing:-0.06px;}
#t2t_1872{left:263px;bottom:565px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t2u_1872{left:420px;bottom:565px;letter-spacing:-0.12px;}
#t2v_1872{left:608px;bottom:565px;letter-spacing:-0.17px;}
#t2w_1872{left:764px;bottom:565px;letter-spacing:-0.16px;}

.s1_1872{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_1872{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_1872{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_1872{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_1872{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s6_1872{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s7_1872{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1872" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1872Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1872" style="-webkit-user-select: none;"><object width="935" height="1210" data="1872/1872.svg" type="image/svg+xml" id="pdf1872" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1872" class="t s1_1872">SQRTPS—Square Root of Single Precision Floating-Point Values </span>
<span id="t2_1872" class="t s2_1872">INSTRUCTION SET REFERENCE, M-U </span>
<span id="t3_1872" class="t s1_1872">4-652 </span><span id="t4_1872" class="t s1_1872">Vol. 2B </span>
<span id="t5_1872" class="t s3_1872">SQRTPS—Square Root of Single Precision Floating-Point Values </span>
<span id="t6_1872" class="t s4_1872">Instruction Operand Encoding </span>
<span id="t7_1872" class="t s4_1872">Description </span>
<span id="t8_1872" class="t s5_1872">Performs a SIMD computation of the square roots of the four, eight or sixteen packed single precision floating-point </span>
<span id="t9_1872" class="t s5_1872">values in the source operand (second operand) stores the packed single precision floating-point results in the desti- </span>
<span id="ta_1872" class="t s5_1872">nation operand. </span>
<span id="tb_1872" class="t s5_1872">EVEX.512 encoded versions: The source operand is a ZMM/YMM/XMM register, a 512/256/128-bit memory location </span>
<span id="tc_1872" class="t s5_1872">or a 512/256/128-bit vector broadcasted from a 32-bit memory location. The destination operand is a </span>
<span id="td_1872" class="t s5_1872">ZMM/YMM/XMM register updated according to the writemask. </span>
<span id="te_1872" class="t s5_1872">VEX.256 encoded version: The source operand is a YMM register or a 256-bit memory location. The destination </span>
<span id="tf_1872" class="t s5_1872">operand is a YMM register. The upper bits (MAXVL-1:256) of the corresponding ZMM register destination are </span>
<span id="tg_1872" class="t s5_1872">zeroed. </span>
<span id="th_1872" class="t s5_1872">VEX.128 encoded version: the source operand second source operand or a 128-bit memory location. The destina- </span>
<span id="ti_1872" class="t s5_1872">tion operand is an XMM register. The upper bits (MAXVL-1:128) of the corresponding ZMM register destination are </span>
<span id="tj_1872" class="t s5_1872">zeroed. </span>
<span id="tk_1872" class="t s5_1872">128-bit Legacy SSE version: The second source can be an XMM register or 128-bit memory location. The destina- </span>
<span id="tl_1872" class="t s5_1872">tion is not distinct from the first source XMM register and the upper bits (MAXVL-1:128) of the corresponding ZMM </span>
<span id="tm_1872" class="t s5_1872">register destination are unmodified. </span>
<span id="tn_1872" class="t s5_1872">Note: VEX.vvvv and EVEX.vvvv are reserved and must be 1111b otherwise instructions will #UD. </span>
<span id="to_1872" class="t s6_1872">Opcode/ </span>
<span id="tp_1872" class="t s6_1872">Instruction </span>
<span id="tq_1872" class="t s6_1872">Op / </span>
<span id="tr_1872" class="t s6_1872">En </span>
<span id="ts_1872" class="t s6_1872">64/32 bit </span>
<span id="tt_1872" class="t s6_1872">Mode </span>
<span id="tu_1872" class="t s6_1872">Support </span>
<span id="tv_1872" class="t s6_1872">CPUID </span>
<span id="tw_1872" class="t s6_1872">Feature Flag </span>
<span id="tx_1872" class="t s6_1872">Description </span>
<span id="ty_1872" class="t s7_1872">NP 0F 51 /r </span>
<span id="tz_1872" class="t s7_1872">SQRTPS xmm1, xmm2/m128 </span>
<span id="t10_1872" class="t s7_1872">A </span><span id="t11_1872" class="t s7_1872">V/V </span><span id="t12_1872" class="t s7_1872">SSE </span><span id="t13_1872" class="t s7_1872">Computes Square Roots of the packed single precision </span>
<span id="t14_1872" class="t s7_1872">floating-point values in xmm2/m128 and stores the result in </span>
<span id="t15_1872" class="t s7_1872">xmm1. </span>
<span id="t16_1872" class="t s7_1872">VEX.128.0F.WIG 51 /r </span>
<span id="t17_1872" class="t s7_1872">VSQRTPS xmm1, xmm2/m128 </span>
<span id="t18_1872" class="t s7_1872">A </span><span id="t19_1872" class="t s7_1872">V/V </span><span id="t1a_1872" class="t s7_1872">AVX </span><span id="t1b_1872" class="t s7_1872">Computes Square Roots of the packed single precision </span>
<span id="t1c_1872" class="t s7_1872">floating-point values in xmm2/m128 and stores the result in </span>
<span id="t1d_1872" class="t s7_1872">xmm1. </span>
<span id="t1e_1872" class="t s7_1872">VEX.256.0F.WIG 51/r </span>
<span id="t1f_1872" class="t s7_1872">VSQRTPS ymm1, ymm2/m256 </span>
<span id="t1g_1872" class="t s7_1872">A </span><span id="t1h_1872" class="t s7_1872">V/V </span><span id="t1i_1872" class="t s7_1872">AVX </span><span id="t1j_1872" class="t s7_1872">Computes Square Roots of the packed single precision </span>
<span id="t1k_1872" class="t s7_1872">floating-point values in ymm2/m256 and stores the result in </span>
<span id="t1l_1872" class="t s7_1872">ymm1. </span>
<span id="t1m_1872" class="t s7_1872">EVEX.128.0F.W0 51 /r </span>
<span id="t1n_1872" class="t s7_1872">VSQRTPS xmm1 {k1}{z}, </span>
<span id="t1o_1872" class="t s7_1872">xmm2/m128/m32bcst </span>
<span id="t1p_1872" class="t s7_1872">B </span><span id="t1q_1872" class="t s7_1872">V/V </span><span id="t1r_1872" class="t s7_1872">AVX512VL </span>
<span id="t1s_1872" class="t s7_1872">AVX512F </span>
<span id="t1t_1872" class="t s7_1872">Computes Square Roots of the packed single precision </span>
<span id="t1u_1872" class="t s7_1872">floating-point values in xmm2/m128/m32bcst and stores the </span>
<span id="t1v_1872" class="t s7_1872">result in xmm1 subject to writemask k1. </span>
<span id="t1w_1872" class="t s7_1872">EVEX.256.0F.W0 51 /r </span>
<span id="t1x_1872" class="t s7_1872">VSQRTPS ymm1 {k1}{z}, </span>
<span id="t1y_1872" class="t s7_1872">ymm2/m256/m32bcst </span>
<span id="t1z_1872" class="t s7_1872">B </span><span id="t20_1872" class="t s7_1872">V/V </span><span id="t21_1872" class="t s7_1872">AVX512VL </span>
<span id="t22_1872" class="t s7_1872">AVX512F </span>
<span id="t23_1872" class="t s7_1872">Computes Square Roots of the packed single precision </span>
<span id="t24_1872" class="t s7_1872">floating-point values in ymm2/m256/m32bcst and stores the </span>
<span id="t25_1872" class="t s7_1872">result in ymm1 subject to writemask k1. </span>
<span id="t26_1872" class="t s7_1872">EVEX.512.0F.W0 51/r </span>
<span id="t27_1872" class="t s7_1872">VSQRTPS zmm1 {k1}{z}, </span>
<span id="t28_1872" class="t s7_1872">zmm2/m512/m32bcst{er} </span>
<span id="t29_1872" class="t s7_1872">B </span><span id="t2a_1872" class="t s7_1872">V/V </span><span id="t2b_1872" class="t s7_1872">AVX512F </span><span id="t2c_1872" class="t s7_1872">Computes Square Roots of the packed single precision </span>
<span id="t2d_1872" class="t s7_1872">floating-point values in zmm2/m512/m32bcst and stores the </span>
<span id="t2e_1872" class="t s7_1872">result in zmm1 subject to writemask k1. </span>
<span id="t2f_1872" class="t s6_1872">Op/En </span><span id="t2g_1872" class="t s6_1872">Tuple Type </span><span id="t2h_1872" class="t s6_1872">Operand 1 </span><span id="t2i_1872" class="t s6_1872">Operand 2 </span><span id="t2j_1872" class="t s6_1872">Operand 3 </span><span id="t2k_1872" class="t s6_1872">Operand 4 </span>
<span id="t2l_1872" class="t s7_1872">A </span><span id="t2m_1872" class="t s7_1872">N/A </span><span id="t2n_1872" class="t s7_1872">ModRM:reg (w) </span><span id="t2o_1872" class="t s7_1872">ModRM:r/m (r) </span><span id="t2p_1872" class="t s7_1872">N/A </span><span id="t2q_1872" class="t s7_1872">N/A </span>
<span id="t2r_1872" class="t s7_1872">B </span><span id="t2s_1872" class="t s7_1872">Full </span><span id="t2t_1872" class="t s7_1872">ModRM:reg (w) </span><span id="t2u_1872" class="t s7_1872">ModRM:r/m (r) </span><span id="t2v_1872" class="t s7_1872">N/A </span><span id="t2w_1872" class="t s7_1872">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
