INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 06:15:05 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : atax
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.445ns  (required time - arrival time)
  Source:                 mulf1/operator/sigProdExt_c2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.100ns period=8.200ns})
  Destination:            addf1/operator/RightShifterComponent/level4_c1_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.100ns period=8.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.200ns  (clk rise@8.200ns - clk rise@0.000ns)
  Data Path Delay:        7.424ns  (logic 2.642ns (35.589%)  route 4.782ns (64.411%))
  Logic Levels:           26  (CARRY4=13 LUT3=2 LUT4=3 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 8.683 - 8.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2883, unset)         0.508     0.508    mulf1/operator/clk
    SLICE_X42Y54         FDRE                                         r  mulf1/operator/sigProdExt_c2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDRE (Prop_fdre_C_Q)         0.232     0.740 r  mulf1/operator/sigProdExt_c2_reg[15]/Q
                         net (fo=1, routed)           0.520     1.260    mulf1/operator/sigProdExt_c2[15]
    SLICE_X40Y54         LUT6 (Prop_lut6_I0_O)        0.119     1.379 r  mulf1/operator/level5_c1[6]_i_7__0/O
                         net (fo=1, routed)           0.339     1.718    mulf1/operator/level5_c1[6]_i_7__0_n_0
    SLICE_X38Y53         LUT5 (Prop_lut5_I2_O)        0.043     1.761 r  mulf1/operator/level5_c1[6]_i_5__0/O
                         net (fo=1, routed)           0.000     1.761    mulf1/operator/RoundingAdder/S[0]
    SLICE_X38Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     1.999 r  mulf1/operator/RoundingAdder/level5_c1_reg[6]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     1.999    mulf1/operator/RoundingAdder/level5_c1_reg[6]_i_4__0_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.049 r  mulf1/operator/RoundingAdder/level4_c1_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.049    mulf1/operator/RoundingAdder/level4_c1_reg[9]_i_5_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.099 r  mulf1/operator/RoundingAdder/level4_c1_reg[9]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     2.099    mulf1/operator/RoundingAdder/level4_c1_reg[9]_i_7__0_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.149 r  mulf1/operator/RoundingAdder/level4_c1_reg[2]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     2.149    mulf1/operator/RoundingAdder/level4_c1_reg[2]_i_4__0_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.199 r  mulf1/operator/RoundingAdder/level4_c1_reg[6]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     2.199    mulf1/operator/RoundingAdder/level4_c1_reg[6]_i_4__0_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.249 r  mulf1/operator/RoundingAdder/i__carry_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     2.249    mulf1/operator/RoundingAdder/i__carry_i_9__0_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.299 r  mulf1/operator/RoundingAdder/ltOp_carry__2_i_20__0/CO[3]
                         net (fo=1, routed)           0.000     2.299    mulf1/operator/RoundingAdder/ltOp_carry__2_i_20__0_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.349 r  mulf1/operator/RoundingAdder/ltOp_carry__2_i_15__0/CO[3]
                         net (fo=1, routed)           0.000     2.349    mulf1/operator/RoundingAdder/ltOp_carry__2_i_15__0_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102     2.451 f  mulf1/operator/RoundingAdder/ltOp_carry__1_i_11__0/O[0]
                         net (fo=14, routed)          0.509     2.960    mulf1/operator/RoundingAdder/p_0_in[32]
    SLICE_X36Y59         LUT4 (Prop_lut4_I2_O)        0.130     3.090 r  mulf1/operator/RoundingAdder/level4_c1[9]_i_8__0/O
                         net (fo=34, routed)          0.401     3.491    mulf1/operator/RoundingAdder/level4_c1[9]_i_8__0_n_0
    SLICE_X36Y57         LUT4 (Prop_lut4_I2_O)        0.137     3.628 r  mulf1/operator/RoundingAdder/ltOp_carry__2_i_43/O
                         net (fo=1, routed)           0.418     4.045    mulf1/operator/RoundingAdder/mulf1_result[2]
    SLICE_X36Y57         LUT6 (Prop_lut6_I0_O)        0.129     4.174 r  mulf1/operator/RoundingAdder/ltOp_carry__2_i_42/O
                         net (fo=1, routed)           0.168     4.342    mulf1/operator/RoundingAdder/ltOp_carry__2_i_42_n_0
    SLICE_X36Y58         LUT6 (Prop_lut6_I5_O)        0.043     4.385 f  mulf1/operator/RoundingAdder/ltOp_carry__2_i_34/O
                         net (fo=1, routed)           0.270     4.655    mulf1/operator/RoundingAdder/addf1/ieee2nfloat_1/eqOp__21
    SLICE_X36Y60         LUT6 (Prop_lut6_I5_O)        0.043     4.698 r  mulf1/operator/RoundingAdder/ltOp_carry__2_i_14__0/O
                         net (fo=4, routed)           0.103     4.801    mem_controller3/read_arbiter/data/excExpFracY_c0[23]
    SLICE_X36Y60         LUT4 (Prop_lut4_I3_O)        0.043     4.844 r  mem_controller3/read_arbiter/data/ltOp_carry__2_i_25__0/O
                         net (fo=1, routed)           0.210     5.055    mulf1/operator/RoundingAdder/ltOp_carry__2
    SLICE_X37Y60         LUT6 (Prop_lut6_I5_O)        0.043     5.098 r  mulf1/operator/RoundingAdder/ltOp_carry__2_i_5__0/O
                         net (fo=1, routed)           0.000     5.098    addf1/operator/ltOp_carry__3_1[3]
    SLICE_X37Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     5.285 r  addf1/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.285    addf1/operator/ltOp_carry__2_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     5.412 r  addf1/operator/ltOp_carry__3/CO[0]
                         net (fo=88, routed)          0.328     5.740    mem_controller3/read_arbiter/data/CO[0]
    SLICE_X36Y62         LUT6 (Prop_lut6_I0_O)        0.130     5.870 r  mem_controller3/read_arbiter/data/i__carry_i_1/O
                         net (fo=1, routed)           0.342     6.212    addf1/operator/p_1_in[3]
    SLICE_X38Y62         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.187     6.399 r  addf1/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.399    addf1/operator/_inferred__1/i__carry_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     6.551 r  addf1/operator/_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.410     6.960    addf1/operator/RightShifterComponent/ps_c1_reg[3]_0[1]
    SLICE_X39Y62         LUT6 (Prop_lut6_I4_O)        0.121     7.081 r  addf1/operator/RightShifterComponent/ps_c1[4]_i_2/O
                         net (fo=5, routed)           0.229     7.310    mulf1/operator/RoundingAdder/ps_c1_reg[4]
    SLICE_X39Y62         LUT3 (Prop_lut3_I0_O)        0.043     7.353 r  mulf1/operator/RoundingAdder/ps_c1[4]_i_1__0/O
                         net (fo=12, routed)          0.174     7.527    addf1/oehb/level4_c1_reg[10][0]
    SLICE_X40Y62         LUT3 (Prop_lut3_I2_O)        0.043     7.570 r  addf1/oehb/level4_c1[25]_i_1/O
                         net (fo=16, routed)          0.361     7.932    addf1/operator/RightShifterComponent/level4_c1_reg[10]_0
    SLICE_X40Y61         FDRE                                         r  addf1/operator/RightShifterComponent/level4_c1_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.200     8.200 r  
                                                      0.000     8.200 r  clk (IN)
                         net (fo=2883, unset)         0.483     8.683    addf1/operator/RightShifterComponent/clk
    SLICE_X40Y61         FDRE                                         r  addf1/operator/RightShifterComponent/level4_c1_reg[14]/C
                         clock pessimism              0.000     8.683    
                         clock uncertainty           -0.035     8.647    
    SLICE_X40Y61         FDRE (Setup_fdre_C_R)       -0.271     8.376    addf1/operator/RightShifterComponent/level4_c1_reg[14]
  -------------------------------------------------------------------
                         required time                          8.376    
                         arrival time                          -7.932    
  -------------------------------------------------------------------
                         slack                                  0.445    




