// Seed: 3859159422
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    id_39,
    id_40,
    id_41,
    id_42,
    id_43,
    id_44,
    id_45,
    id_46,
    id_47,
    id_48,
    id_49,
    id_50
);
  inout wire id_50;
  inout wire id_49;
  inout wire id_48;
  inout wire id_47;
  input wire id_46;
  output wire id_45;
  inout wire id_44;
  output wire id_43;
  inout wire id_42;
  input wire id_41;
  output wire id_40;
  inout wire id_39;
  output wire id_38;
  output wire id_37;
  output wire id_36;
  inout wire id_35;
  input wire id_34;
  input wire id_33;
  input wire id_32;
  input wire id_31;
  input wire id_30;
  input wire id_29;
  inout wire id_28;
  input wire id_27;
  inout wire id_26;
  inout wire id_25;
  input wire id_24;
  output wire id_23;
  output wire id_22;
  input wire id_21;
  input wire id_20;
  input wire id_19;
  inout wire id_18;
  output wire id_17;
  output wire id_16;
  inout wire id_15;
  inout wire id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  id_51 :
  assert property (@(negedge id_24) id_39)
  else $unsigned(58);
  ;
endmodule
module module_1 #(
    parameter id_10 = 32'd57,
    parameter id_4  = 32'd81
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_5,
      id_1,
      id_5,
      id_5,
      id_7,
      id_3,
      id_7,
      id_7,
      id_2,
      id_2,
      id_5,
      id_5,
      id_1,
      id_1,
      id_5,
      id_7,
      id_5,
      id_5,
      id_5,
      id_1,
      id_7,
      id_7,
      id_1,
      id_5,
      id_1,
      id_1,
      id_1,
      id_7,
      id_7,
      id_1,
      id_1,
      id_1,
      id_5,
      id_5,
      id_5,
      id_7,
      id_7,
      id_1,
      id_5,
      id_7,
      id_1,
      id_3,
      id_1,
      id_1,
      id_5,
      id_7,
      id_7
  );
  inout logic [7:0] id_6;
  inout wire id_5;
  inout wire _id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  if (1 && -1 && -1) begin : LABEL_0
    logic [1 : id_4] id_8;
  end else wire id_9;
  ;
  wire _id_10;
  assign id_6[id_10] = -1;
  id_11 :
  assert property (@(negedge id_6) id_4)
  else $clog2(44);
  ;
  assign id_2 = id_10;
  struct packed {
    logic [1 : -1] id_12;
    logic [1 'b0 : -1] id_13;
  } [1 'b0 : 1] id_14;
  ;
endmodule
