<def f='llvm/llvm/include/llvm/MC/MCInstrDesc.h' l='405' type='bool llvm::MCInstrDesc::mayStore() const'/>
<doc f='llvm/llvm/include/llvm/MC/MCInstrDesc.h' l='401'>/// Return true if this instruction could possibly modify memory.
  /// Instructions with this flag set are not necessarily simple store
  /// instructions, they may store a modified value based on their operands, or
  /// may not actually modify anything, for example.</doc>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp' l='3491' u='c' c='_ZN4llvm16SelectionDAGISel16SelectCodeCommonEPNS_6SDNodeEPKhj'/>
<use f='llvm/llvm/lib/MC/MCParser/AsmParser.cpp' l='5805' u='c' c='_ZN12_GLOBAL__N_19AsmParser16parseMSInlineAsmEPvRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERjS9_RN4llvm15SmallVectorImplISt4pairIS1_bEEERNSB15439826'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp' l='2754' u='c' c='_ZN12_GLOBAL__N_115AMDGPUAsmParser23validateMIMGAtomicDMaskERKN4llvm6MCInstE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='580' u='c' c='_ZNK4llvm14SIRegisterInfo19buildSpillLoadStoreENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjijbjjlPNS_17MachineMemOperandEPNS_12RegScavengerE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='3503' u='c' c='_ZNK4llvm16ARMBaseInstrInfo14getNumMicroOpsEPKNS_18InstrItineraryDataERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp' l='414' u='c' c='_ZNK12_GLOBAL__N_115ARMDAGToDAGISel18hasNoVMLxHazardUseEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp' l='628' u='c' c='_ZN12_GLOBAL__N_118HexagonBitSimplify11getUsedBitsEjjRN4llvm9BitVectorEtRKNS1_16HexagonInstrInfoE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonConstExtenders.cpp' l='873' u='c' c='_ZNK12_GLOBAL__N_121HexagonConstExtenders15getRegOffOpcodeEj'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonConstExtenders.cpp' l='1066' u='c' c='_ZNK12_GLOBAL__N_121HexagonConstExtenders14getOffsetRangeENS0_8RegisterERKN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp' l='2988' u='c' c='_ZNK4llvm16HexagonInstrInfo19hasNonExtEquivalentERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp' l='4233' u='c' c='_ZNK4llvm16HexagonInstrInfo15getNonExtOpcodeERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonOptAddrMode.cpp' l='128' u='c' c='_ZN12_GLOBAL__N_118HexagonOptAddrMode10hasRepFormERN4llvm12MachineInstrEj'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonOptAddrMode.cpp' l='131' u='c' c='_ZN12_GLOBAL__N_118HexagonOptAddrMode10hasRepFormERN4llvm12MachineInstrEj'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonOptAddrMode.cpp' l='194' u='c' c='_ZN12_GLOBAL__N_118HexagonOptAddrMode15canRemoveAddaslEN4llvm3rdf8NodeAddrIPNS2_8StmtNodeEEERNS1_12MachineInstrERKNS1_11SmallVectorINS3_IPNS2_8NodeBaseEEELj4EEE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonOptAddrMode.cpp' l='200' u='c' c='_ZN12_GLOBAL__N_118HexagonOptAddrMode15canRemoveAddaslEN4llvm3rdf8NodeAddrIPNS2_8StmtNodeEEERNS1_12MachineInstrERKNS1_11SmallVectorINS3_IPNS2_8NodeBaseEEELj4EEE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonOptAddrMode.cpp' l='357' u='c' c='_ZN12_GLOBAL__N_118HexagonOptAddrMode14processAddUsesEN4llvm3rdf8NodeAddrIPNS2_8StmtNodeEEEPNS1_12MachineInstrERKNS1_11SmallVectorINS3_IPNS2_8NodeBaseEEELj4EEE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonOptAddrMode.cpp' l='444' u='c' c='_ZN12_GLOBAL__N_118HexagonOptAddrMode11analyzeUsesEjRKN4llvm11SmallVectorINS1_3rdf8NodeAddrIPNS3_8NodeBaseEEELj4EEERNS1_8DenseMapIPNS1_12MachineInstrE1280098'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonOptAddrMode.cpp' l='647' u='c' c='_ZN12_GLOBAL__N_118HexagonOptAddrMode12changeAddAslEN4llvm3rdf8NodeAddrIPNS2_7UseNodeEEEPNS1_12MachineInstrERKNS1_14MachineOperandEj'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonOptAddrMode.cpp' l='675' u='c' c='_ZN12_GLOBAL__N_118HexagonOptAddrMode10xformUseMIEPN4llvm12MachineInstrES3_NS1_3rdf8NodeAddrIPNS4_7UseNodeEEEj'/>
<use f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCChecker.cpp' l='465' u='c' c='_ZN4llvm16HexagonMCChecker14checkNewValuesEv'/>
<use f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonShuffler.cpp' l='156' u='c' c='_ZN4llvm18HexagonCVIResourceC1EPNS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEERKNS_11MCInstrInfoEjPKNS_6MCInstE'/>
<use f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonShuffler.cpp' l='270' u='c' c='_ZN4llvm15HexagonShuffler20restrictNoSlot1StoreEv'/>
<use f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonShuffler.cpp' l='387' u='c' c='_ZN4llvm15HexagonShuffler5checkEv'/>
<use f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonShuffler.cpp' l='471' u='c' c='_ZN4llvm15HexagonShuffler5checkEv'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='2286' u='c' c='_ZN12_GLOBAL__N_113MipsAsmParser18processInstructionERN4llvm6MCInstENS1_5SMLocERNS1_10MCStreamerEPKNS1_15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCHazardRecognizers.cpp' l='40' u='c' c='_ZN4llvm34PPCDispatchGroupSBHazardRecognizer16isLoadAfterStoreEPNS_5SUnitE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCHazardRecognizers.cpp' l='285' u='c' c='_ZN4llvm22PPCHazardRecognizer97012GetInstrTypeEjRbS1_S1_S1_S1_'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZInstrBuilder.h' l='34' u='c' c='_ZN4llvmL17addFrameReferenceERKNS_19MachineInstrBuilderEi'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrBuilder.h' l='206' u='c' c='_ZN4llvmL17addFrameReferenceERKNS_19MachineInstrBuilderEii'/>
