<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <title>GICD_IPRIORITYR&lt;n&gt;E</title>
    <link href="insn.css" rel="stylesheet" type="text/css"/>
  </head>
  <body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">GICD_IPRIORITYR&lt;n&gt;E, Holds the priority of the corresponding interrupt for each extended SPI supported by the GIC., n = 0 - 255</h1><p>The GICD_IPRIORITYR&lt;n&gt;E characteristics are:</p><h2>Purpose</h2>
        <p>Holds the priority of the corresponding interrupt for each extended SPI supported by the GIC.</p>
      <h2>Configuration</h2><p>This register is present only when FEAT_GICv3p1 is implemented. Otherwise, direct accesses to GICD_IPRIORITYR&lt;n&gt;E are <span class="arm-defined-word">RES0</span>.</p>
        <p>When <a href="ext-gicd_typer.html">GICD_TYPER</a>.ESPI==0, these registers are <span class="arm-defined-word">RES0</span>.</p>

      
        <p>When <a href="ext-gicd_typer.html">GICD_TYPER</a>.ESPI==1, the number of implemented GICD_IPRIORITYR&lt;n&gt;E registers is ((<a href="ext-gicd_typer.html">GICD_TYPER</a>.ESPI_range+1)*8). Registers are numbered from 0.</p>
      <h2>Attributes</h2>
        <p>GICD_IPRIORITYR&lt;n&gt;E is a 32-bit register.</p>
      <h2>Field descriptions</h2><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8"><a href="#fieldset_0-31_24">Priority_offset_3B</a></td><td class="lr" colspan="8"><a href="#fieldset_0-23_16">Priority_offset_2B</a></td><td class="lr" colspan="8"><a href="#fieldset_0-15_8">Priority_offset_1B</a></td><td class="lr" colspan="8"><a href="#fieldset_0-7_0">Priority_offset_0B</a></td></tr></tbody></table><h4 id="fieldset_0-31_24">Priority_offset_3B, bits [31:24]</h4><div class="field">
      <p>Interrupt priority value from an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> range, at byte offset 3. Lower priority values correspond to greater priority of the interrupt.</p>
    <p>The reset behavior of this field is:</p><ul><li>On a GIC reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-23_16">Priority_offset_2B, bits [23:16]</h4><div class="field">
      <p>Interrupt priority value from an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> range, at byte offset 2. Lower priority values correspond to greater priority of the interrupt.</p>
    <p>The reset behavior of this field is:</p><ul><li>On a GIC reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-15_8">Priority_offset_1B, bits [15:8]</h4><div class="field">
      <p>Interrupt priority value from an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> range, at byte offset 1. Lower priority values correspond to greater priority of the interrupt.</p>
    <p>The reset behavior of this field is:</p><ul><li>On a GIC reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-7_0">Priority_offset_0B, bits [7:0]</h4><div class="field">
      <p>Interrupt priority value from an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> range, at byte offset 0. Lower priority values correspond to greater priority of the interrupt.</p>
    <p>The reset behavior of this field is:</p><ul><li>On a GIC reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><div class="text_after_fields"><p>For interrupt ID m, when DIV and MOD are the integer division and modulo operations:</p>
<ul>
<li>The corresponding GICD_IPRIORITYR&lt;n&gt; number, n, is given by n = (m-4096) DIV 4.
</li><li>The offset of the required GICD_IPRIORITYR&lt;n&gt;E register is (<span class="hexnumber">0x2000</span> + (4*n)).
</li><li>The byte offset of the required Priority field in this register is m MOD 4, where:<ul>
<li>Byte offset 0 refers to register bits [7:0].
</li><li>Byte offset 1 refers to register bits [15:8].
</li><li>Byte offset 2 refers to register bits [23:16].
</li><li>Byte offset 3 refers to register bits [31:24].
</li></ul>

</li></ul></div><h2>Accessing GICD_IPRIORITYR&lt;n&gt;E</h2>
        <p>When affinity routing is not enabled for the Security state of an interrupt in GICD_ISACTIVER&lt;n&gt;E, the corresponding bit is <span class="arm-defined-word">RES0</span>.</p>

      
        <p>When <a href="ext-gicd_ctlr.html">GICD_CTLR</a>.DS==0:</p>

      
        <ul>
<li>A field that corresponds to a Group 0 or Secure Group 1 interrupt is RAZ/WI to Non-secure accesses.
</li><li>A Non-secure access to a field that corresponds to a Non-secure Group 1 interrupt behaves as described in Software accesses of interrupt priority.
</li></ul>

      
        <p>Bits corresponding to unimplemented interrupts are RAZ/WI.</p>

      
        <div class="note"><span class="note-header">Note</span><p>Implementations must ensure that an interrupt that is pending at the time of the write uses either the old value or the new value and must ensure that the interrupt is neither lost nor handled more than once. The effect of the change must be visible in finite time.</p></div>
      <h4>GICD_IPRIORITYR&lt;n&gt;E can be accessed through the memory-mapped interfaces:</h4><table class="info"><tr><th>Component</th><th>Frame</th><th>Offset</th><th>Instance</th></tr><tr><td>GIC Distributor</td><td>Dist_base</td><td><span class="hexnumber">0x2000</span> + (4 * n)</td><td>GICD_IPRIORITYR&lt;n&gt;E</td></tr></table><p>Accesses on this interface are <span class="access_level">RW</span>.</p><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">30/03/2023 19:06; 997dd0cf3258cacf72aa7cf7a885f19a4758c3af</p><p class="copyconf">Copyright Â© 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
