<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:26:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 10 has been inferred" OldID="for.body4.i.store.16," ID="v2620seq" BundleName="gmem" VarName="v26" LoopLoc="/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:26:22" LoopName="VITIS_LOOP_26_2" ParentFunc="forward(float (*) [1][32][32], float (*) [10], float (*) [10])" Length="10" Direction="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:60:20" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" ID="for.inc.i.load.8" BundleName="gmem" VarName="v25" LoopLoc="/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:60:20" LoopName="VITIS_LOOP_60_1" ParentFunc="forward(float (*) [1][32][32], float (*) [10], float (*) [10])"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:44:24" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" ID="for.inc.i2.load.7" BundleName="gmem" VarName="v27" LoopLoc="/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:44:24" LoopName="VITIS_LOOP_44_3" ParentFunc="forward(float (*) [1][32][32], float (*) [10], float (*) [10])"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstWidenedPassed" src_info="/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:26:22" msg_id="214-119" msg_severity="INFO" msg_body="Sequential write of 10 x 32bit words has been widened by 2: 5 x 64bit words" OldID="v2620seq," ID="wseq" BundleName="gmem" VarName="v26" LoopLoc="/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:26:22" LoopName="VITIS_LOOP_26_2" ParentFunc="forward(float (*) [1][32][32], float (*) [10], float (*) [10])" Length="5" Direction="write"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:26:22" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 5 and bit width 64 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" Length="5" Width="64" Direction="write"/>
</VitisHLS:BurstInfo>

