#[doc = "Register `ECCAGGR_REGS_sec_enable_clr_reg0` reader"]
pub type R = crate::R<EccaggrRegsSecEnableClrReg0Spec>;
#[doc = "Register `ECCAGGR_REGS_sec_enable_clr_reg0` writer"]
pub type W = crate::W<EccaggrRegsSecEnableClrReg0Spec>;
#[doc = "Field `PKTDMA_CFG_RAMECC_ENABLE_CLR` reader - 0:0\\]
Interrupt Enable Clear Register for pktdma_cfg_ramecc_pend"]
pub type PktdmaCfgRameccEnableClrR = crate::BitReader;
#[doc = "Field `PKTDMA_CFG_RAMECC_ENABLE_CLR` writer - 0:0\\]
Interrupt Enable Clear Register for pktdma_cfg_ramecc_pend"]
pub type PktdmaCfgRameccEnableClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PKTDMA_STATE_RAMECC_ENABLE_CLR` reader - 1:1\\]
Interrupt Enable Clear Register for pktdma_state_ramecc_pend"]
pub type PktdmaStateRameccEnableClrR = crate::BitReader;
#[doc = "Field `PKTDMA_STATE_RAMECC_ENABLE_CLR` writer - 1:1\\]
Interrupt Enable Clear Register for pktdma_state_ramecc_pend"]
pub type PktdmaStateRameccEnableClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PKTDMA_TPCF0_RAMECC_ENABLE_CLR` reader - 2:2\\]
Interrupt Enable Clear Register for pktdma_tpcf0_ramecc_pend"]
pub type PktdmaTpcf0RameccEnableClrR = crate::BitReader;
#[doc = "Field `PKTDMA_TPCF0_RAMECC_ENABLE_CLR` writer - 2:2\\]
Interrupt Enable Clear Register for pktdma_tpcf0_ramecc_pend"]
pub type PktdmaTpcf0RameccEnableClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PKTDMA_TPCF1_RAMECC_ENABLE_CLR` reader - 3:3\\]
Interrupt Enable Clear Register for pktdma_tpcf1_ramecc_pend"]
pub type PktdmaTpcf1RameccEnableClrR = crate::BitReader;
#[doc = "Field `PKTDMA_TPCF1_RAMECC_ENABLE_CLR` writer - 3:3\\]
Interrupt Enable Clear Register for pktdma_tpcf1_ramecc_pend"]
pub type PktdmaTpcf1RameccEnableClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PKTDMA_RPCF0_RAMECC_ENABLE_CLR` reader - 4:4\\]
Interrupt Enable Clear Register for pktdma_rpcf0_ramecc_pend"]
pub type PktdmaRpcf0RameccEnableClrR = crate::BitReader;
#[doc = "Field `PKTDMA_RPCF0_RAMECC_ENABLE_CLR` writer - 4:4\\]
Interrupt Enable Clear Register for pktdma_rpcf0_ramecc_pend"]
pub type PktdmaRpcf0RameccEnableClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PKTDMA_RPCF1_RAMECC_ENABLE_CLR` reader - 5:5\\]
Interrupt Enable Clear Register for pktdma_rpcf1_ramecc_pend"]
pub type PktdmaRpcf1RameccEnableClrR = crate::BitReader;
#[doc = "Field `PKTDMA_RPCF1_RAMECC_ENABLE_CLR` writer - 5:5\\]
Interrupt Enable Clear Register for pktdma_rpcf1_ramecc_pend"]
pub type PktdmaRpcf1RameccEnableClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PKTDMA_RPCF2_RAMECC_ENABLE_CLR` reader - 6:6\\]
Interrupt Enable Clear Register for pktdma_rpcf2_ramecc_pend"]
pub type PktdmaRpcf2RameccEnableClrR = crate::BitReader;
#[doc = "Field `PKTDMA_RPCF2_RAMECC_ENABLE_CLR` writer - 6:6\\]
Interrupt Enable Clear Register for pktdma_rpcf2_ramecc_pend"]
pub type PktdmaRpcf2RameccEnableClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PKTDMA_STS_RAMECC0_ENABLE_CLR` reader - 7:7\\]
Interrupt Enable Clear Register for pktdma_sts_ramecc0_pend"]
pub type PktdmaStsRamecc0EnableClrR = crate::BitReader;
#[doc = "Field `PKTDMA_STS_RAMECC0_ENABLE_CLR` writer - 7:7\\]
Interrupt Enable Clear Register for pktdma_sts_ramecc0_pend"]
pub type PktdmaStsRamecc0EnableClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PKTDMA_STS_RAMECC1_ENABLE_CLR` reader - 8:8\\]
Interrupt Enable Clear Register for pktdma_sts_ramecc1_pend"]
pub type PktdmaStsRamecc1EnableClrR = crate::BitReader;
#[doc = "Field `PKTDMA_STS_RAMECC1_ENABLE_CLR` writer - 8:8\\]
Interrupt Enable Clear Register for pktdma_sts_ramecc1_pend"]
pub type PktdmaStsRamecc1EnableClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PKTDMA_RNGOCC_RAMECC_ENABLE_CLR` reader - 9:9\\]
Interrupt Enable Clear Register for pktdma_rngocc_ramecc_pend"]
pub type PktdmaRngoccRameccEnableClrR = crate::BitReader;
#[doc = "Field `PKTDMA_RNGOCC_RAMECC_ENABLE_CLR` writer - 9:9\\]
Interrupt Enable Clear Register for pktdma_rngocc_ramecc_pend"]
pub type PktdmaRngoccRameccEnableClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `BCDMA_CFG_RAMECC_ENABLE_CLR` reader - 10:10\\]
Interrupt Enable Clear Register for bcdma_cfg_ramecc_pend"]
pub type BcdmaCfgRameccEnableClrR = crate::BitReader;
#[doc = "Field `BCDMA_CFG_RAMECC_ENABLE_CLR` writer - 10:10\\]
Interrupt Enable Clear Register for bcdma_cfg_ramecc_pend"]
pub type BcdmaCfgRameccEnableClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `BCDMA_STATE_RAMECC_ENABLE_CLR` reader - 11:11\\]
Interrupt Enable Clear Register for bcdma_state_ramecc_pend"]
pub type BcdmaStateRameccEnableClrR = crate::BitReader;
#[doc = "Field `BCDMA_STATE_RAMECC_ENABLE_CLR` writer - 11:11\\]
Interrupt Enable Clear Register for bcdma_state_ramecc_pend"]
pub type BcdmaStateRameccEnableClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PCFD0_RAMECC_ENABLE_CLR` reader - 12:12\\]
Interrupt Enable Clear Register for pcfd0_ramecc_pend"]
pub type Pcfd0RameccEnableClrR = crate::BitReader;
#[doc = "Field `PCFD0_RAMECC_ENABLE_CLR` writer - 12:12\\]
Interrupt Enable Clear Register for pcfd0_ramecc_pend"]
pub type Pcfd0RameccEnableClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PCFD1_RAMECC_ENABLE_CLR` reader - 13:13\\]
Interrupt Enable Clear Register for pcfd1_ramecc_pend"]
pub type Pcfd1RameccEnableClrR = crate::BitReader;
#[doc = "Field `PCFD1_RAMECC_ENABLE_CLR` writer - 13:13\\]
Interrupt Enable Clear Register for pcfd1_ramecc_pend"]
pub type Pcfd1RameccEnableClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `BCDMA_TPCF0_RAMECC_ENABLE_CLR` reader - 14:14\\]
Interrupt Enable Clear Register for bcdma_tpcf0_ramecc_pend"]
pub type BcdmaTpcf0RameccEnableClrR = crate::BitReader;
#[doc = "Field `BCDMA_TPCF0_RAMECC_ENABLE_CLR` writer - 14:14\\]
Interrupt Enable Clear Register for bcdma_tpcf0_ramecc_pend"]
pub type BcdmaTpcf0RameccEnableClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `BCDMA_TPCF1_RAMECC_ENABLE_CLR` reader - 15:15\\]
Interrupt Enable Clear Register for bcdma_tpcf1_ramecc_pend"]
pub type BcdmaTpcf1RameccEnableClrR = crate::BitReader;
#[doc = "Field `BCDMA_TPCF1_RAMECC_ENABLE_CLR` writer - 15:15\\]
Interrupt Enable Clear Register for bcdma_tpcf1_ramecc_pend"]
pub type BcdmaTpcf1RameccEnableClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `BCDMA_RPCF0_RAMECC_ENABLE_CLR` reader - 16:16\\]
Interrupt Enable Clear Register for bcdma_rpcf0_ramecc_pend"]
pub type BcdmaRpcf0RameccEnableClrR = crate::BitReader;
#[doc = "Field `BCDMA_RPCF0_RAMECC_ENABLE_CLR` writer - 16:16\\]
Interrupt Enable Clear Register for bcdma_rpcf0_ramecc_pend"]
pub type BcdmaRpcf0RameccEnableClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `BCDMA_RPCF1_RAMECC_ENABLE_CLR` reader - 17:17\\]
Interrupt Enable Clear Register for bcdma_rpcf1_ramecc_pend"]
pub type BcdmaRpcf1RameccEnableClrR = crate::BitReader;
#[doc = "Field `BCDMA_RPCF1_RAMECC_ENABLE_CLR` writer - 17:17\\]
Interrupt Enable Clear Register for bcdma_rpcf1_ramecc_pend"]
pub type BcdmaRpcf1RameccEnableClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `BCDMA_RPCF2_RAMECC_ENABLE_CLR` reader - 18:18\\]
Interrupt Enable Clear Register for bcdma_rpcf2_ramecc_pend"]
pub type BcdmaRpcf2RameccEnableClrR = crate::BitReader;
#[doc = "Field `BCDMA_RPCF2_RAMECC_ENABLE_CLR` writer - 18:18\\]
Interrupt Enable Clear Register for bcdma_rpcf2_ramecc_pend"]
pub type BcdmaRpcf2RameccEnableClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `BCDMA_STS_RAMECC0_ENABLE_CLR` reader - 19:19\\]
Interrupt Enable Clear Register for bcdma_sts_ramecc0_pend"]
pub type BcdmaStsRamecc0EnableClrR = crate::BitReader;
#[doc = "Field `BCDMA_STS_RAMECC0_ENABLE_CLR` writer - 19:19\\]
Interrupt Enable Clear Register for bcdma_sts_ramecc0_pend"]
pub type BcdmaStsRamecc0EnableClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `BCDMA_STS_RAMECC1_ENABLE_CLR` reader - 20:20\\]
Interrupt Enable Clear Register for bcdma_sts_ramecc1_pend"]
pub type BcdmaStsRamecc1EnableClrR = crate::BitReader;
#[doc = "Field `BCDMA_STS_RAMECC1_ENABLE_CLR` writer - 20:20\\]
Interrupt Enable Clear Register for bcdma_sts_ramecc1_pend"]
pub type BcdmaStsRamecc1EnableClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `BCDMA_RNGOCC_RAMECC_ENABLE_CLR` reader - 21:21\\]
Interrupt Enable Clear Register for bcdma_rngocc_ramecc_pend"]
pub type BcdmaRngoccRameccEnableClrR = crate::BitReader;
#[doc = "Field `BCDMA_RNGOCC_RAMECC_ENABLE_CLR` writer - 21:21\\]
Interrupt Enable Clear Register for bcdma_rngocc_ramecc_pend"]
pub type BcdmaRngoccRameccEnableClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `SR_RAMECC_ENABLE_CLR` reader - 22:22\\]
Interrupt Enable Clear Register for sr_ramecc_pend"]
pub type SrRameccEnableClrR = crate::BitReader;
#[doc = "Field `SR_RAMECC_ENABLE_CLR` writer - 22:22\\]
Interrupt Enable Clear Register for sr_ramecc_pend"]
pub type SrRameccEnableClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `MAP_RAMECC_ENABLE_CLR` reader - 23:23\\]
Interrupt Enable Clear Register for map_ramecc_pend"]
pub type MapRameccEnableClrR = crate::BitReader;
#[doc = "Field `MAP_RAMECC_ENABLE_CLR` writer - 23:23\\]
Interrupt Enable Clear Register for map_ramecc_pend"]
pub type MapRameccEnableClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `RINGACC_STRAM_RAMECC_ENABLE_CLR` reader - 24:24\\]
Interrupt Enable Clear Register for ringacc_stram_ramecc_pend"]
pub type RingaccStramRameccEnableClrR = crate::BitReader;
#[doc = "Field `RINGACC_STRAM_RAMECC_ENABLE_CLR` writer - 24:24\\]
Interrupt Enable Clear Register for ringacc_stram_ramecc_pend"]
pub type RingaccStramRameccEnableClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `SEC_PROXY_STRAM_RAMECCC_ENABLE_CLR` reader - 25:25\\]
Interrupt Enable Clear Register for sec_proxy_stram_rameccc_pend"]
pub type SecProxyStramRamecccEnableClrR = crate::BitReader;
#[doc = "Field `SEC_PROXY_STRAM_RAMECCC_ENABLE_CLR` writer - 25:25\\]
Interrupt Enable Clear Register for sec_proxy_stram_rameccc_pend"]
pub type SecProxyStramRamecccEnableClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `SEC_PROXY_BUFRAM_RAMECCC_ENABLE_CLR` reader - 26:26\\]
Interrupt Enable Clear Register for sec_proxy_bufram_rameccc_pend"]
pub type SecProxyBuframRamecccEnableClrR = crate::BitReader;
#[doc = "Field `SEC_PROXY_BUFRAM_RAMECCC_ENABLE_CLR` writer - 26:26\\]
Interrupt Enable Clear Register for sec_proxy_bufram_rameccc_pend"]
pub type SecProxyBuframRamecccEnableClrW<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    #[doc = "Bit 0 - 0:0\\]
Interrupt Enable Clear Register for pktdma_cfg_ramecc_pend"]
    #[inline(always)]
    pub fn pktdma_cfg_ramecc_enable_clr(&self) -> PktdmaCfgRameccEnableClrR {
        PktdmaCfgRameccEnableClrR::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - 1:1\\]
Interrupt Enable Clear Register for pktdma_state_ramecc_pend"]
    #[inline(always)]
    pub fn pktdma_state_ramecc_enable_clr(&self) -> PktdmaStateRameccEnableClrR {
        PktdmaStateRameccEnableClrR::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - 2:2\\]
Interrupt Enable Clear Register for pktdma_tpcf0_ramecc_pend"]
    #[inline(always)]
    pub fn pktdma_tpcf0_ramecc_enable_clr(&self) -> PktdmaTpcf0RameccEnableClrR {
        PktdmaTpcf0RameccEnableClrR::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - 3:3\\]
Interrupt Enable Clear Register for pktdma_tpcf1_ramecc_pend"]
    #[inline(always)]
    pub fn pktdma_tpcf1_ramecc_enable_clr(&self) -> PktdmaTpcf1RameccEnableClrR {
        PktdmaTpcf1RameccEnableClrR::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - 4:4\\]
Interrupt Enable Clear Register for pktdma_rpcf0_ramecc_pend"]
    #[inline(always)]
    pub fn pktdma_rpcf0_ramecc_enable_clr(&self) -> PktdmaRpcf0RameccEnableClrR {
        PktdmaRpcf0RameccEnableClrR::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - 5:5\\]
Interrupt Enable Clear Register for pktdma_rpcf1_ramecc_pend"]
    #[inline(always)]
    pub fn pktdma_rpcf1_ramecc_enable_clr(&self) -> PktdmaRpcf1RameccEnableClrR {
        PktdmaRpcf1RameccEnableClrR::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6 - 6:6\\]
Interrupt Enable Clear Register for pktdma_rpcf2_ramecc_pend"]
    #[inline(always)]
    pub fn pktdma_rpcf2_ramecc_enable_clr(&self) -> PktdmaRpcf2RameccEnableClrR {
        PktdmaRpcf2RameccEnableClrR::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 7 - 7:7\\]
Interrupt Enable Clear Register for pktdma_sts_ramecc0_pend"]
    #[inline(always)]
    pub fn pktdma_sts_ramecc0_enable_clr(&self) -> PktdmaStsRamecc0EnableClrR {
        PktdmaStsRamecc0EnableClrR::new(((self.bits >> 7) & 1) != 0)
    }
    #[doc = "Bit 8 - 8:8\\]
Interrupt Enable Clear Register for pktdma_sts_ramecc1_pend"]
    #[inline(always)]
    pub fn pktdma_sts_ramecc1_enable_clr(&self) -> PktdmaStsRamecc1EnableClrR {
        PktdmaStsRamecc1EnableClrR::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bit 9 - 9:9\\]
Interrupt Enable Clear Register for pktdma_rngocc_ramecc_pend"]
    #[inline(always)]
    pub fn pktdma_rngocc_ramecc_enable_clr(&self) -> PktdmaRngoccRameccEnableClrR {
        PktdmaRngoccRameccEnableClrR::new(((self.bits >> 9) & 1) != 0)
    }
    #[doc = "Bit 10 - 10:10\\]
Interrupt Enable Clear Register for bcdma_cfg_ramecc_pend"]
    #[inline(always)]
    pub fn bcdma_cfg_ramecc_enable_clr(&self) -> BcdmaCfgRameccEnableClrR {
        BcdmaCfgRameccEnableClrR::new(((self.bits >> 10) & 1) != 0)
    }
    #[doc = "Bit 11 - 11:11\\]
Interrupt Enable Clear Register for bcdma_state_ramecc_pend"]
    #[inline(always)]
    pub fn bcdma_state_ramecc_enable_clr(&self) -> BcdmaStateRameccEnableClrR {
        BcdmaStateRameccEnableClrR::new(((self.bits >> 11) & 1) != 0)
    }
    #[doc = "Bit 12 - 12:12\\]
Interrupt Enable Clear Register for pcfd0_ramecc_pend"]
    #[inline(always)]
    pub fn pcfd0_ramecc_enable_clr(&self) -> Pcfd0RameccEnableClrR {
        Pcfd0RameccEnableClrR::new(((self.bits >> 12) & 1) != 0)
    }
    #[doc = "Bit 13 - 13:13\\]
Interrupt Enable Clear Register for pcfd1_ramecc_pend"]
    #[inline(always)]
    pub fn pcfd1_ramecc_enable_clr(&self) -> Pcfd1RameccEnableClrR {
        Pcfd1RameccEnableClrR::new(((self.bits >> 13) & 1) != 0)
    }
    #[doc = "Bit 14 - 14:14\\]
Interrupt Enable Clear Register for bcdma_tpcf0_ramecc_pend"]
    #[inline(always)]
    pub fn bcdma_tpcf0_ramecc_enable_clr(&self) -> BcdmaTpcf0RameccEnableClrR {
        BcdmaTpcf0RameccEnableClrR::new(((self.bits >> 14) & 1) != 0)
    }
    #[doc = "Bit 15 - 15:15\\]
Interrupt Enable Clear Register for bcdma_tpcf1_ramecc_pend"]
    #[inline(always)]
    pub fn bcdma_tpcf1_ramecc_enable_clr(&self) -> BcdmaTpcf1RameccEnableClrR {
        BcdmaTpcf1RameccEnableClrR::new(((self.bits >> 15) & 1) != 0)
    }
    #[doc = "Bit 16 - 16:16\\]
Interrupt Enable Clear Register for bcdma_rpcf0_ramecc_pend"]
    #[inline(always)]
    pub fn bcdma_rpcf0_ramecc_enable_clr(&self) -> BcdmaRpcf0RameccEnableClrR {
        BcdmaRpcf0RameccEnableClrR::new(((self.bits >> 16) & 1) != 0)
    }
    #[doc = "Bit 17 - 17:17\\]
Interrupt Enable Clear Register for bcdma_rpcf1_ramecc_pend"]
    #[inline(always)]
    pub fn bcdma_rpcf1_ramecc_enable_clr(&self) -> BcdmaRpcf1RameccEnableClrR {
        BcdmaRpcf1RameccEnableClrR::new(((self.bits >> 17) & 1) != 0)
    }
    #[doc = "Bit 18 - 18:18\\]
Interrupt Enable Clear Register for bcdma_rpcf2_ramecc_pend"]
    #[inline(always)]
    pub fn bcdma_rpcf2_ramecc_enable_clr(&self) -> BcdmaRpcf2RameccEnableClrR {
        BcdmaRpcf2RameccEnableClrR::new(((self.bits >> 18) & 1) != 0)
    }
    #[doc = "Bit 19 - 19:19\\]
Interrupt Enable Clear Register for bcdma_sts_ramecc0_pend"]
    #[inline(always)]
    pub fn bcdma_sts_ramecc0_enable_clr(&self) -> BcdmaStsRamecc0EnableClrR {
        BcdmaStsRamecc0EnableClrR::new(((self.bits >> 19) & 1) != 0)
    }
    #[doc = "Bit 20 - 20:20\\]
Interrupt Enable Clear Register for bcdma_sts_ramecc1_pend"]
    #[inline(always)]
    pub fn bcdma_sts_ramecc1_enable_clr(&self) -> BcdmaStsRamecc1EnableClrR {
        BcdmaStsRamecc1EnableClrR::new(((self.bits >> 20) & 1) != 0)
    }
    #[doc = "Bit 21 - 21:21\\]
Interrupt Enable Clear Register for bcdma_rngocc_ramecc_pend"]
    #[inline(always)]
    pub fn bcdma_rngocc_ramecc_enable_clr(&self) -> BcdmaRngoccRameccEnableClrR {
        BcdmaRngoccRameccEnableClrR::new(((self.bits >> 21) & 1) != 0)
    }
    #[doc = "Bit 22 - 22:22\\]
Interrupt Enable Clear Register for sr_ramecc_pend"]
    #[inline(always)]
    pub fn sr_ramecc_enable_clr(&self) -> SrRameccEnableClrR {
        SrRameccEnableClrR::new(((self.bits >> 22) & 1) != 0)
    }
    #[doc = "Bit 23 - 23:23\\]
Interrupt Enable Clear Register for map_ramecc_pend"]
    #[inline(always)]
    pub fn map_ramecc_enable_clr(&self) -> MapRameccEnableClrR {
        MapRameccEnableClrR::new(((self.bits >> 23) & 1) != 0)
    }
    #[doc = "Bit 24 - 24:24\\]
Interrupt Enable Clear Register for ringacc_stram_ramecc_pend"]
    #[inline(always)]
    pub fn ringacc_stram_ramecc_enable_clr(&self) -> RingaccStramRameccEnableClrR {
        RingaccStramRameccEnableClrR::new(((self.bits >> 24) & 1) != 0)
    }
    #[doc = "Bit 25 - 25:25\\]
Interrupt Enable Clear Register for sec_proxy_stram_rameccc_pend"]
    #[inline(always)]
    pub fn sec_proxy_stram_rameccc_enable_clr(&self) -> SecProxyStramRamecccEnableClrR {
        SecProxyStramRamecccEnableClrR::new(((self.bits >> 25) & 1) != 0)
    }
    #[doc = "Bit 26 - 26:26\\]
Interrupt Enable Clear Register for sec_proxy_bufram_rameccc_pend"]
    #[inline(always)]
    pub fn sec_proxy_bufram_rameccc_enable_clr(&self) -> SecProxyBuframRamecccEnableClrR {
        SecProxyBuframRamecccEnableClrR::new(((self.bits >> 26) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 0 - 0:0\\]
Interrupt Enable Clear Register for pktdma_cfg_ramecc_pend"]
    #[inline(always)]
    #[must_use]
    pub fn pktdma_cfg_ramecc_enable_clr(
        &mut self,
    ) -> PktdmaCfgRameccEnableClrW<EccaggrRegsSecEnableClrReg0Spec> {
        PktdmaCfgRameccEnableClrW::new(self, 0)
    }
    #[doc = "Bit 1 - 1:1\\]
Interrupt Enable Clear Register for pktdma_state_ramecc_pend"]
    #[inline(always)]
    #[must_use]
    pub fn pktdma_state_ramecc_enable_clr(
        &mut self,
    ) -> PktdmaStateRameccEnableClrW<EccaggrRegsSecEnableClrReg0Spec> {
        PktdmaStateRameccEnableClrW::new(self, 1)
    }
    #[doc = "Bit 2 - 2:2\\]
Interrupt Enable Clear Register for pktdma_tpcf0_ramecc_pend"]
    #[inline(always)]
    #[must_use]
    pub fn pktdma_tpcf0_ramecc_enable_clr(
        &mut self,
    ) -> PktdmaTpcf0RameccEnableClrW<EccaggrRegsSecEnableClrReg0Spec> {
        PktdmaTpcf0RameccEnableClrW::new(self, 2)
    }
    #[doc = "Bit 3 - 3:3\\]
Interrupt Enable Clear Register for pktdma_tpcf1_ramecc_pend"]
    #[inline(always)]
    #[must_use]
    pub fn pktdma_tpcf1_ramecc_enable_clr(
        &mut self,
    ) -> PktdmaTpcf1RameccEnableClrW<EccaggrRegsSecEnableClrReg0Spec> {
        PktdmaTpcf1RameccEnableClrW::new(self, 3)
    }
    #[doc = "Bit 4 - 4:4\\]
Interrupt Enable Clear Register for pktdma_rpcf0_ramecc_pend"]
    #[inline(always)]
    #[must_use]
    pub fn pktdma_rpcf0_ramecc_enable_clr(
        &mut self,
    ) -> PktdmaRpcf0RameccEnableClrW<EccaggrRegsSecEnableClrReg0Spec> {
        PktdmaRpcf0RameccEnableClrW::new(self, 4)
    }
    #[doc = "Bit 5 - 5:5\\]
Interrupt Enable Clear Register for pktdma_rpcf1_ramecc_pend"]
    #[inline(always)]
    #[must_use]
    pub fn pktdma_rpcf1_ramecc_enable_clr(
        &mut self,
    ) -> PktdmaRpcf1RameccEnableClrW<EccaggrRegsSecEnableClrReg0Spec> {
        PktdmaRpcf1RameccEnableClrW::new(self, 5)
    }
    #[doc = "Bit 6 - 6:6\\]
Interrupt Enable Clear Register for pktdma_rpcf2_ramecc_pend"]
    #[inline(always)]
    #[must_use]
    pub fn pktdma_rpcf2_ramecc_enable_clr(
        &mut self,
    ) -> PktdmaRpcf2RameccEnableClrW<EccaggrRegsSecEnableClrReg0Spec> {
        PktdmaRpcf2RameccEnableClrW::new(self, 6)
    }
    #[doc = "Bit 7 - 7:7\\]
Interrupt Enable Clear Register for pktdma_sts_ramecc0_pend"]
    #[inline(always)]
    #[must_use]
    pub fn pktdma_sts_ramecc0_enable_clr(
        &mut self,
    ) -> PktdmaStsRamecc0EnableClrW<EccaggrRegsSecEnableClrReg0Spec> {
        PktdmaStsRamecc0EnableClrW::new(self, 7)
    }
    #[doc = "Bit 8 - 8:8\\]
Interrupt Enable Clear Register for pktdma_sts_ramecc1_pend"]
    #[inline(always)]
    #[must_use]
    pub fn pktdma_sts_ramecc1_enable_clr(
        &mut self,
    ) -> PktdmaStsRamecc1EnableClrW<EccaggrRegsSecEnableClrReg0Spec> {
        PktdmaStsRamecc1EnableClrW::new(self, 8)
    }
    #[doc = "Bit 9 - 9:9\\]
Interrupt Enable Clear Register for pktdma_rngocc_ramecc_pend"]
    #[inline(always)]
    #[must_use]
    pub fn pktdma_rngocc_ramecc_enable_clr(
        &mut self,
    ) -> PktdmaRngoccRameccEnableClrW<EccaggrRegsSecEnableClrReg0Spec> {
        PktdmaRngoccRameccEnableClrW::new(self, 9)
    }
    #[doc = "Bit 10 - 10:10\\]
Interrupt Enable Clear Register for bcdma_cfg_ramecc_pend"]
    #[inline(always)]
    #[must_use]
    pub fn bcdma_cfg_ramecc_enable_clr(
        &mut self,
    ) -> BcdmaCfgRameccEnableClrW<EccaggrRegsSecEnableClrReg0Spec> {
        BcdmaCfgRameccEnableClrW::new(self, 10)
    }
    #[doc = "Bit 11 - 11:11\\]
Interrupt Enable Clear Register for bcdma_state_ramecc_pend"]
    #[inline(always)]
    #[must_use]
    pub fn bcdma_state_ramecc_enable_clr(
        &mut self,
    ) -> BcdmaStateRameccEnableClrW<EccaggrRegsSecEnableClrReg0Spec> {
        BcdmaStateRameccEnableClrW::new(self, 11)
    }
    #[doc = "Bit 12 - 12:12\\]
Interrupt Enable Clear Register for pcfd0_ramecc_pend"]
    #[inline(always)]
    #[must_use]
    pub fn pcfd0_ramecc_enable_clr(
        &mut self,
    ) -> Pcfd0RameccEnableClrW<EccaggrRegsSecEnableClrReg0Spec> {
        Pcfd0RameccEnableClrW::new(self, 12)
    }
    #[doc = "Bit 13 - 13:13\\]
Interrupt Enable Clear Register for pcfd1_ramecc_pend"]
    #[inline(always)]
    #[must_use]
    pub fn pcfd1_ramecc_enable_clr(
        &mut self,
    ) -> Pcfd1RameccEnableClrW<EccaggrRegsSecEnableClrReg0Spec> {
        Pcfd1RameccEnableClrW::new(self, 13)
    }
    #[doc = "Bit 14 - 14:14\\]
Interrupt Enable Clear Register for bcdma_tpcf0_ramecc_pend"]
    #[inline(always)]
    #[must_use]
    pub fn bcdma_tpcf0_ramecc_enable_clr(
        &mut self,
    ) -> BcdmaTpcf0RameccEnableClrW<EccaggrRegsSecEnableClrReg0Spec> {
        BcdmaTpcf0RameccEnableClrW::new(self, 14)
    }
    #[doc = "Bit 15 - 15:15\\]
Interrupt Enable Clear Register for bcdma_tpcf1_ramecc_pend"]
    #[inline(always)]
    #[must_use]
    pub fn bcdma_tpcf1_ramecc_enable_clr(
        &mut self,
    ) -> BcdmaTpcf1RameccEnableClrW<EccaggrRegsSecEnableClrReg0Spec> {
        BcdmaTpcf1RameccEnableClrW::new(self, 15)
    }
    #[doc = "Bit 16 - 16:16\\]
Interrupt Enable Clear Register for bcdma_rpcf0_ramecc_pend"]
    #[inline(always)]
    #[must_use]
    pub fn bcdma_rpcf0_ramecc_enable_clr(
        &mut self,
    ) -> BcdmaRpcf0RameccEnableClrW<EccaggrRegsSecEnableClrReg0Spec> {
        BcdmaRpcf0RameccEnableClrW::new(self, 16)
    }
    #[doc = "Bit 17 - 17:17\\]
Interrupt Enable Clear Register for bcdma_rpcf1_ramecc_pend"]
    #[inline(always)]
    #[must_use]
    pub fn bcdma_rpcf1_ramecc_enable_clr(
        &mut self,
    ) -> BcdmaRpcf1RameccEnableClrW<EccaggrRegsSecEnableClrReg0Spec> {
        BcdmaRpcf1RameccEnableClrW::new(self, 17)
    }
    #[doc = "Bit 18 - 18:18\\]
Interrupt Enable Clear Register for bcdma_rpcf2_ramecc_pend"]
    #[inline(always)]
    #[must_use]
    pub fn bcdma_rpcf2_ramecc_enable_clr(
        &mut self,
    ) -> BcdmaRpcf2RameccEnableClrW<EccaggrRegsSecEnableClrReg0Spec> {
        BcdmaRpcf2RameccEnableClrW::new(self, 18)
    }
    #[doc = "Bit 19 - 19:19\\]
Interrupt Enable Clear Register for bcdma_sts_ramecc0_pend"]
    #[inline(always)]
    #[must_use]
    pub fn bcdma_sts_ramecc0_enable_clr(
        &mut self,
    ) -> BcdmaStsRamecc0EnableClrW<EccaggrRegsSecEnableClrReg0Spec> {
        BcdmaStsRamecc0EnableClrW::new(self, 19)
    }
    #[doc = "Bit 20 - 20:20\\]
Interrupt Enable Clear Register for bcdma_sts_ramecc1_pend"]
    #[inline(always)]
    #[must_use]
    pub fn bcdma_sts_ramecc1_enable_clr(
        &mut self,
    ) -> BcdmaStsRamecc1EnableClrW<EccaggrRegsSecEnableClrReg0Spec> {
        BcdmaStsRamecc1EnableClrW::new(self, 20)
    }
    #[doc = "Bit 21 - 21:21\\]
Interrupt Enable Clear Register for bcdma_rngocc_ramecc_pend"]
    #[inline(always)]
    #[must_use]
    pub fn bcdma_rngocc_ramecc_enable_clr(
        &mut self,
    ) -> BcdmaRngoccRameccEnableClrW<EccaggrRegsSecEnableClrReg0Spec> {
        BcdmaRngoccRameccEnableClrW::new(self, 21)
    }
    #[doc = "Bit 22 - 22:22\\]
Interrupt Enable Clear Register for sr_ramecc_pend"]
    #[inline(always)]
    #[must_use]
    pub fn sr_ramecc_enable_clr(&mut self) -> SrRameccEnableClrW<EccaggrRegsSecEnableClrReg0Spec> {
        SrRameccEnableClrW::new(self, 22)
    }
    #[doc = "Bit 23 - 23:23\\]
Interrupt Enable Clear Register for map_ramecc_pend"]
    #[inline(always)]
    #[must_use]
    pub fn map_ramecc_enable_clr(
        &mut self,
    ) -> MapRameccEnableClrW<EccaggrRegsSecEnableClrReg0Spec> {
        MapRameccEnableClrW::new(self, 23)
    }
    #[doc = "Bit 24 - 24:24\\]
Interrupt Enable Clear Register for ringacc_stram_ramecc_pend"]
    #[inline(always)]
    #[must_use]
    pub fn ringacc_stram_ramecc_enable_clr(
        &mut self,
    ) -> RingaccStramRameccEnableClrW<EccaggrRegsSecEnableClrReg0Spec> {
        RingaccStramRameccEnableClrW::new(self, 24)
    }
    #[doc = "Bit 25 - 25:25\\]
Interrupt Enable Clear Register for sec_proxy_stram_rameccc_pend"]
    #[inline(always)]
    #[must_use]
    pub fn sec_proxy_stram_rameccc_enable_clr(
        &mut self,
    ) -> SecProxyStramRamecccEnableClrW<EccaggrRegsSecEnableClrReg0Spec> {
        SecProxyStramRamecccEnableClrW::new(self, 25)
    }
    #[doc = "Bit 26 - 26:26\\]
Interrupt Enable Clear Register for sec_proxy_bufram_rameccc_pend"]
    #[inline(always)]
    #[must_use]
    pub fn sec_proxy_bufram_rameccc_enable_clr(
        &mut self,
    ) -> SecProxyBuframRamecccEnableClrW<EccaggrRegsSecEnableClrReg0Spec> {
        SecProxyBuframRamecccEnableClrW::new(self, 26)
    }
}
#[doc = "Interrupt Enable Clear Register 0\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`eccaggr_regs_sec_enable_clr_reg0::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`eccaggr_regs_sec_enable_clr_reg0::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct EccaggrRegsSecEnableClrReg0Spec;
impl crate::RegisterSpec for EccaggrRegsSecEnableClrReg0Spec {
    type Ux = u32;
}
#[doc = "`read()` method returns [`eccaggr_regs_sec_enable_clr_reg0::R`](R) reader structure"]
impl crate::Readable for EccaggrRegsSecEnableClrReg0Spec {}
#[doc = "`write(|w| ..)` method takes [`eccaggr_regs_sec_enable_clr_reg0::W`](W) writer structure"]
impl crate::Writable for EccaggrRegsSecEnableClrReg0Spec {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
#[doc = "`reset()` method sets ECCAGGR_REGS_sec_enable_clr_reg0 to value 0"]
impl crate::Resettable for EccaggrRegsSecEnableClrReg0Spec {
    const RESET_VALUE: u32 = 0;
}
