$comment
	File created using the following command:
		vcd file EqCmpDemo.msim.vcd -direction
$end
$date
	Tue Nov 28 20:35:45 2023
$end
$version
	Questa Intel Starter FPGA Edition Version 2021.2
$end
$timescale
	1ps
$end

$scope module eqcmpdemo_vhd_vec_tst $end
$var wire 1 ! x1 $end
$var wire 1 " x2 $end
$var wire 1 # x3 $end

$scope module i1 $end
$var wire 1 $ gnd $end
$var wire 1 % vcc $end
$var wire 1 & unknown $end
$var wire 1 ' devoe $end
$var wire 1 ( devclrn $end
$var wire 1 ) devpor $end
$var wire 1 * ww_devoe $end
$var wire 1 + ww_devclrn $end
$var wire 1 , ww_devpor $end
$var wire 1 - ww_x3 $end
$var wire 1 . ww_x1 $end
$var wire 1 / ww_x2 $end
$var wire 1 0 \x3~output_o\ $end
$var wire 1 1 \x1~input_o\ $end
$var wire 1 2 \x2~input_o\ $end
$var wire 1 3 \inst|inst4~0_combout\ $end
$var wire 1 4 \inst|ALT_INV_inst4~0_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
1#
0$
1%
x&
1'
1(
1)
1*
1+
1,
1-
0.
0/
10
01
02
03
14
$end
#10000
1"
1/
12
13
04
00
0-
0#
#20000
0"
0/
02
03
14
10
1-
1#
#50000
1"
1!
1/
1.
11
12
#60000
0!
0.
01
13
04
00
0-
0#
#80000
1!
0"
1.
0/
02
11
#100000
0!
1"
0.
1/
12
01
#110000
1!
1.
11
03
14
10
1-
1#
#120000
0!
0"
0.
0/
02
01
#130000
1!
1"
1.
1/
12
11
#140000
0!
0.
01
13
04
00
0-
0#
#150000
1!
0"
1.
0/
02
11
#160000
0!
1"
0.
1/
12
01
#170000
1!
0"
1.
0/
02
11
#190000
1"
1/
12
03
14
10
1-
1#
#200000
0"
0/
02
13
04
00
0-
0#
#210000
1"
1/
12
03
14
10
1-
1#
#240000
0"
0!
0/
0.
01
02
#250000
1"
1!
1/
1.
11
12
#260000
0!
0.
01
13
04
00
0-
0#
#270000
0"
0/
02
03
14
10
1-
1#
#280000
1"
1/
12
13
04
00
0-
0#
#300000
1!
1.
11
03
14
10
1-
1#
#310000
0!
0"
0.
0/
02
01
#320000
1"
1/
12
13
04
00
0-
0#
#340000
0"
0/
02
03
14
10
1-
1#
#350000
1"
1/
12
13
04
00
0-
0#
#360000
1!
1.
11
03
14
10
1-
1#
#370000
0!
0.
01
13
04
00
0-
0#
#380000
1!
1.
11
03
14
10
1-
1#
#390000
0"
0/
02
13
04
00
0-
0#
#400000
0!
0.
01
03
14
10
1-
1#
#410000
1!
1.
11
13
04
00
0-
0#
#420000
1"
1/
12
03
14
10
1-
1#
#460000
0!
0.
01
13
04
00
0-
0#
#470000
0"
0/
02
03
14
10
1-
1#
#490000
1!
1.
11
13
04
00
0-
0#
#500000
0!
0.
01
03
14
10
1-
1#
#510000
1!
1"
1.
1/
12
11
#520000
0!
0.
01
13
04
00
0-
0#
#540000
1!
0"
1.
0/
02
11
#550000
0!
0.
01
03
14
10
1-
1#
#560000
1!
1.
11
13
04
00
0-
0#
#580000
0!
1"
0.
1/
12
01
#590000
1!
1.
11
03
14
10
1-
1#
#600000
0!
0"
0.
0/
02
01
#610000
1"
1/
12
13
04
00
0-
0#
#620000
0"
0/
02
03
14
10
1-
1#
#630000
1!
1.
11
13
04
00
0-
0#
#640000
0!
1"
0.
1/
12
01
#650000
1!
0"
1.
0/
02
11
#660000
0!
1"
0.
1/
12
01
#670000
0"
0/
02
03
14
10
1-
1#
#680000
1"
1!
1/
1.
11
12
#690000
0"
0/
02
13
04
00
0-
0#
#700000
0!
0.
01
03
14
10
1-
1#
#710000
1!
1"
1.
1/
12
11
#730000
0!
0"
0.
0/
02
01
#760000
1!
1.
11
13
04
00
0-
0#
#770000
0!
0.
01
03
14
10
1-
1#
#780000
1!
1.
11
13
04
00
0-
0#
#800000
1"
1/
12
03
14
10
1-
1#
#810000
0"
0/
02
13
04
00
0-
0#
#820000
1"
0!
1/
0.
01
12
#830000
0"
0/
02
03
14
10
1-
1#
#850000
1"
1/
12
13
04
00
0-
0#
#860000
1!
1.
11
03
14
10
1-
1#
#870000
0"
0/
02
13
04
00
0-
0#
#880000
1"
0!
1/
0.
01
12
#890000
0"
1!
0/
1.
11
02
#910000
1"
1/
12
03
14
10
1-
1#
#920000
0!
0.
01
13
04
00
0-
0#
#930000
1!
0"
1.
0/
02
11
#940000
1"
1/
12
03
14
10
1-
1#
#950000
0"
0!
0/
0.
01
02
#970000
1!
1.
11
13
04
00
0-
0#
#980000
0!
1"
0.
1/
12
01
#990000
0"
0/
02
03
14
10
1-
1#
#1000000
