Microchip MPLAB XC8 Compiler V2.46

Linker command line:

-W-3 \
  --edf=C:\Program Files\Microchip\xc8\v2.46\pic\dat\20240104201356_en.msgs \
  -cn -h+dist/default/debug\UART_test.X.debug.sym \
  --cmf=dist/default/debug\UART_test.X.debug.cmf -z -Q16F884 \
  -oC:\Users\arjun\AppData\Local\Temp\xcAsrpk.\driver_tmp_3.o \
  --defsym=__MPLAB_BUILD=1 --fixupoverflow=error \
  -Mdist/default/debug/UART_test.X.debug.map \
  --md=C:\Users\arjun\AppData\Local\Temp\xcAsrpk.\driver_tmp_0.dat -E1 \
  -ver=XC8 Compiler --acfsm=1493 -ACODE=00h-07FFhx2 -ASTRCODE=00h-0FFFh \
  -ASTRING=00h-0FFhx16 -ACONST=00h-0FFhx16 -AENTRY=00h-0FFhx16 \
  -ACOMMON=070h-07Fh -ABANK0=020h-06Fh -ABANK1=0A0h-0EFh \
  -ABANK2=0120h-016Fh -ARAM=020h-06Fh,0A0h-0EFh,0120h-016Fh \
  -AABS1=020h-07Fh,0A0h-0EFh,0120h-016Fh -ASFR0=00h-01Fh -ASFR1=080h-09Fh \
  -ASFR2=0100h-011Fh -ASFR3=0180h-01EFh -ACONFIG=02007h-02008h -DCONFIG=2 \
  -AIDLOC=02000h-02003h -DIDLOC=2 -AEEDATA=00h-0FFh/02100h \
  -peeprom_data=EEDATA -DEEDATA=2 -DCODE=2 -DSTRCODE=2 -DSTRING=2 -DCONST=2 \
  -DENTRY=2 -preset_vec=00h,intentry,sivt,init,end_init -ppowerup=CODE \
  -pcinit=CODE -pfunctab=ENTRY -k \
  C:\Users\arjun\AppData\Local\Temp\xcAsrpk.\driver_tmp_12.o \
  dist/default/debug\UART_test.X.debug.o 

Object code version is 3.11

Machine type is 16F884



                Name                               Link     Load   Length Selector   Space Scale
C:\Users\arjun\AppData\Local\Temp\xcAsrpk.\driver_tmp_12.o
                end_init                              0        0        2        0       0
                config                             2007     2007        2        0       4
dist/default/debug\UART_test.X.debug.o
                cinit                               7FB      7FB        5      FF6       0
                config                             2007     2007        2        0       4
                text2                               7C6      7C6       18      F8C       0
                text1                               7B6      7B6       10      F6C       0
                maintext                            7DE      7DE       1D      FBC       0
                cstackCOMMON                         70       70        4       70       1
                bssCOMMON                            74       74        2       70       1

TOTAL           Name                               Link     Load   Length     Space
        CLASS   CODE           
                end_init                              0        0        2         0
                cinit                               7FB      7FB        5         0
                text2                               7C6      7C6       18         0
                text1                               7B6      7B6       10         0
                maintext                            7DE      7DE       1D         0

        CLASS   STRCODE        

        CLASS   STRING         

        CLASS   CONST          

        CLASS   ENTRY          

        CLASS   COMMON         
                cstackCOMMON                         70       70        4         1
                bssCOMMON                            74       74        2         1

        CLASS   BANK0          

        CLASS   BANK1          

        CLASS   BANK2          

        CLASS   RAM            

        CLASS   ABS1           
                abs_s1                               7E       7E        2         1

        CLASS   SFR0           

        CLASS   SFR1           

        CLASS   SFR2           

        CLASS   SFR3           

        CLASS   CONFIG         
                config                             2007     2007        2         4

        CLASS   IDLOC          

        CLASS   EEDATA         

        CLASS   BANK3          

        CLASS   HEAP           

        CLASS   STACK          



SEGMENTS        Name                           Load    Length   Top    Selector   Space  Class     Delta

                reset_vec                      000000  000002  000002         0       0  CODE        2
                cstackCOMMON                   000070  000006  000076        70       1  COMMON      1
                text1                          0007B6  000010  0007C6       F6C       0  CODE        2
                text2                          0007C6  000018  0007DE       F8C       0  CODE        2
                maintext                       0007DE  00001D  0007FB       FBC       0  CODE        2
                cinit                          0007FB  000005  000800       FF6       0  CODE        2


UNUSED ADDRESS RANGES

        Name                Unused          Largest block    Delta
        BANK0            0020-006F             50           1
        BANK1            00A0-00EF             50           1
        BANK2            0120-016F             50           1
        CODE             0002-07B5            7B4           2
                         0800-0FFF            800
        COMMON           0076-007D              8           1
        CONST            0002-07B5            100           2
                         0800-0FFF            100
        EEDATA           2100-21FF            100           2
        ENTRY            0002-07B5            100           2
                         0800-0FFF            100
        IDLOC            2000-2003              4           2
        RAM              0020-006F             50           1
                         00A0-00EF             50
                         0120-016F             50
        SFR0             0000-001F             20           1
        SFR1             0080-009F             20           1
        SFR2             0100-011F             20           1
        SFR3             0180-01EF             70           1
        STRCODE          0002-07B5            7B4           2
                         0800-0FFF            800
        STRING           0002-07B5            100           2
                         0800-0FFF            100

                                  Symbol Table

UART_send_int@data       cstackCOMMON 0070
_PORTCbits               (abs)        0007
_RCSTAbits               (abs)        0018
_SPBRG                   (abs)        0099
_TRISCbits               (abs)        0087
_TRMT                    (abs)        04C1
_TXIF                    (abs)        0064
_TXREG                   (abs)        0019
_TXSTAbits               (abs)        0098
_UART_Init               text2        07C6
_UART_send_int           text1        07B6
__H__absolute__          __absolute__ 0000
__Habs1                  abs1         0000
__Hbank0                 bank0        0000
__Hbank1                 bank1        0000
__Hbank2                 bank2        0000
__Hbank3                 bank3        0000
__HbssCOMMON             bssCOMMON    0000
__Hcinit                 cinit        0800
__Hclrtext               clrtext      0000
__Hcode                  code         0000
__Hcommon                common       0000
__Hconfig                config       2009
__HcstackCOMMON          cstackCOMMON 0000
__Heeprom_data           eeprom_data  0000
__Hend_init              end_init     0002
__Hfunctab               functab      0000
__Hheap                  heap         0000
__Hinit                  init         0000
__Hintentry              intentry     0000
__Hmaintext              maintext     0000
__Hpowerup               powerup      0000
__Hram                   ram          0000
__Hreset_vec             reset_vec    0000
__Hsfr0                  sfr0         0000
__Hsfr1                  sfr1         0000
__Hsfr2                  sfr2         0000
__Hsfr3                  sfr3         0000
__Hsivt                  sivt         0000
__Hspace_0               (abs)        0800
__Hspace_1               (abs)        0076
__Hspace_2               (abs)        0000
__Hspace_3               (abs)        0000
__Hspace_4               (abs)        4010
__Hstack                 stack        0000
__Hstrings               strings      0000
__Htext                  text         0000
__L__absolute__          __absolute__ 0000
__Labs1                  abs1         0000
__Lbank0                 bank0        0000
__Lbank1                 bank1        0000
__Lbank2                 bank2        0000
__Lbank3                 bank3        0000
__LbssCOMMON             bssCOMMON    0000
__Lcinit                 cinit        07FB
__Lclrtext               clrtext      0000
__Lcode                  code         0000
__Lcommon                common       0000
__Lconfig                config       0000
__LcstackCOMMON          cstackCOMMON 0000
__Leeprom_data           eeprom_data  0000
__Lend_init              end_init     0000
__Lfunctab               functab      0000
__Lheap                  heap         0000
__Linit                  init         0000
__Lintentry              intentry     0000
__Lmaintext              maintext     0000
__Lpowerup               powerup      0000
__Lram                   ram          0000
__Lreset_vec             reset_vec    0000
__Lsfr0                  sfr0         0000
__Lsfr1                  sfr1         0000
__Lsfr2                  sfr2         0000
__Lsfr3                  sfr3         0000
__Lsivt                  sivt         0000
__Lspace_0               (abs)        0000
__Lspace_1               (abs)        0000
__Lspace_2               (abs)        0000
__Lspace_3               (abs)        0000
__Lspace_4               (abs)        0000
__Lstack                 stack        0000
__Lstrings               strings      0000
__Ltext                  text         0000
__S0                     (abs)        0800
__S1                     (abs)        0076
__S3                     (abs)        0000
___heap_hi               (abs)        0000
___heap_lo               (abs)        0000
___int_sp                stack        0000
___int_stack_hi          stack        0000
___int_stack_lo          stack        0000
___latbits               (abs)        0001
___sp                    stack        0000
___stack_hi              stack        0000
___stack_lo              stack        0000
___stackhi               (abs)        0000
___stacklo               (abs)        0000
__end_of_UART_Init       text2        07DE
__end_of_UART_send_int   text1        07C6
__end_of__initialization cinit        07FD
__end_of_main            maintext     07FB
__initialization         cinit        07FB
__pbssCOMMON             bssCOMMON    0074
__pcstackCOMMON          cstackCOMMON 0070
__pmaintext              maintext     07DE
__ptext1                 text1        07B6
__ptext2                 text2        07C6
_count                   bssCOMMON    0074
_main                    maintext     07DE
btemp                    (abs)        007E
end_of_initialization    cinit        07FD
intlevel0                functab      0000
intlevel1                functab      0000
intlevel2                functab      0000
intlevel3                functab      0000
intlevel4                functab      0000
intlevel5                functab      0000
reset_vec                reset_vec    0000
start                    init         0000
start_initialization     cinit        07FB
wtemp0                   (abs)        007E


MODULE INFORMATION

Module		Function		Class		Link	Load	Size
newmain.c
		_UART_Init     		CODE           	07C6	0000	24
		_main          		CODE           	07DE	0000	29
		_UART_send_int 		CODE           	07B6	0000	16

newmain.c estimated size: 69

shared
		__initialization		CODE           	07FB	0000	2

shared estimated size: 2

