@I [SIM-47] Using XSIM for RTL simulation.
@I [SIM-14] Instrumenting C test bench ...
@W [SIM-75] Fifo port 'out_stream_V' has a default depth of 1. Insufficient depth may cause simulation mismatch or freeze. Please specify the depth in 'set_directive_interface' using the option '-depth'.
@W [SIM-368] AXI_master port 'm_s2mm_ctl' has a default depth of 1. Insufficient depth may cause simulation mismatch or freeze. Please specify the depth in 'set_directive_interface' using the option '-depth'.
   Build using "/Xilinx/Vivado_HLS/2014.1/lnx64/tools/gcc/bin/g++"
   Compiling test_direct_dma_testbench.cpp_pre.cpp.tb.cpp
   Compiling test_direct_dma.cpp_pre.cpp.tb.cpp
   Compiling apatb_test_direct_dma.cpp
Makefile.rules:283: recipe for target 'obj/apatb_test_direct_dma.o' failed
@E [SIM-2] Error(s) found in compilation.
@E [SIM-331] Aborting co-simulation: C simulation failed, compilation errors.
@E [SIM-4] *** C/RTL co-simulation finished: FAIL ***
