/***************************************************************************
 *     Copyright (c) 1999-2012, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_thd_intr2_1.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 3/29/12 3:19p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Thu Mar 29 14:38:30 2012
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/3472/rdb/a0/bchp_thd_intr2_1.h $
 * 
 * Hydra_Software_Devel/1   3/29/12 3:19p farshidf
 * SW3461-1: add 3472 header files
 *
 ***************************************************************************/

#ifndef BCHP_THD_INTR2_1_H__
#define BCHP_THD_INTR2_1_H__

/***************************************************************************
 *THD_INTR2_1 - THD L2 Interrupt Control Registers Bank A 1
 ***************************************************************************/
#define BCHP_THD_INTR2_1_CPU_STATUS              0x0013a000 /* CPU interrupt Status Register */
#define BCHP_THD_INTR2_1_CPU_SET                 0x0013a004 /* CPU interrupt Set Register */
#define BCHP_THD_INTR2_1_CPU_CLEAR               0x0013a008 /* CPU interrupt Clear Register */
#define BCHP_THD_INTR2_1_CPU_MASK_STATUS         0x0013a00c /* CPU interrupt Mask Status Register */
#define BCHP_THD_INTR2_1_CPU_MASK_SET            0x0013a010 /* CPU interrupt Mask Set Register */
#define BCHP_THD_INTR2_1_CPU_MASK_CLEAR          0x0013a014 /* CPU interrupt Mask Clear Register */
#define BCHP_THD_INTR2_1_PCI_STATUS              0x0013a018 /* PCI interrupt Status Register */
#define BCHP_THD_INTR2_1_PCI_SET                 0x0013a01c /* PCI interrupt Set Register */
#define BCHP_THD_INTR2_1_PCI_CLEAR               0x0013a020 /* PCI interrupt Clear Register */
#define BCHP_THD_INTR2_1_PCI_MASK_STATUS         0x0013a024 /* PCI interrupt Mask Status Register */
#define BCHP_THD_INTR2_1_PCI_MASK_SET            0x0013a028 /* PCI interrupt Mask Set Register */
#define BCHP_THD_INTR2_1_PCI_MASK_CLEAR          0x0013a02c /* PCI interrupt Mask Clear Register */

#endif /* #ifndef BCHP_THD_INTR2_1_H__ */

/* End of File */
