Running: H:\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o H:/BUAA_workshop/verilog/CPU-Single/mips_tb_isim_beh.exe -prj H:/BUAA_workshop/verilog/CPU-Single/mips_tb_beh.prj work.mips_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 16
Turning on mult-threading, number of parallel sub-compilation jobs: 32 
Determining compilation order of HDL files
Analyzing Verilog file "H:/BUAA_workshop/verilog/CPU-Single/NPC.v" into library work
Analyzing Verilog file "H:/BUAA_workshop/verilog/CPU-Single/IFU.v" into library work
Analyzing Verilog file "H:/BUAA_workshop/verilog/CPU-Single/GRF.v" into library work
Analyzing Verilog file "H:/BUAA_workshop/verilog/CPU-Single/DM.v" into library work
Analyzing Verilog file "H:/BUAA_workshop/verilog/CPU-Single/ctrl.v" into library work
Analyzing Verilog file "H:/BUAA_workshop/verilog/CPU-Single/BC.v" into library work
Analyzing Verilog file "H:/BUAA_workshop/verilog/CPU-Single/alu.v" into library work
Analyzing Verilog file "H:/BUAA_workshop/verilog/CPU-Single/mips.v" into library work
Analyzing Verilog file "H:/BUAA_workshop/verilog/CPU-Single/mips_tb.v" into library work
Analyzing Verilog file "H:/ISE/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:329 - "H:/BUAA_workshop/verilog/CPU-Single/mips_tb.v" Line 17: Target <pc_now> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:329 - "H:/BUAA_workshop/verilog/CPU-Single/mips_tb.v" Line 18: Target <str_now> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:329 - "H:/BUAA_workshop/verilog/CPU-Single/mips_tb.v" Line 19: Target <if_reg> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:329 - "H:/BUAA_workshop/verilog/CPU-Single/mips_tb.v" Line 20: Target <if_mem> of concurrent assignment or output port connection should be a net type.
Completed static elaboration
Compiling module IFU
Compiling module NPC
Compiling module GRF
Compiling module alu
Compiling module DM
Compiling module BC
Compiling module ctrl
Compiling module mips
Compiling module mips_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 10 Verilog Units
Built simulation executable H:/BUAA_workshop/verilog/CPU-Single/mips_tb_isim_beh.exe
Fuse Memory Usage: 38644 KB
Fuse CPU Usage: 750 ms
