-- ==============================================================
-- Generated by Vitis HLS v2024.2.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity sikep503_kem_enc_hw_EphemeralSecretAgreement_A_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ephemeralsk_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    ephemeralsk_ce0 : OUT STD_LOGIC;
    ephemeralsk_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ephemeralsk_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    ephemeralsk_ce1 : OUT STD_LOGIC;
    ephemeralsk_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem2_0_AWVALID : OUT STD_LOGIC;
    m_axi_gmem2_0_AWREADY : IN STD_LOGIC;
    m_axi_gmem2_0_AWADDR : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem2_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem2_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem2_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem2_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_0_WVALID : OUT STD_LOGIC;
    m_axi_gmem2_0_WREADY : IN STD_LOGIC;
    m_axi_gmem2_0_WDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem2_0_WSTRB : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_0_WLAST : OUT STD_LOGIC;
    m_axi_gmem2_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_0_ARVALID : OUT STD_LOGIC;
    m_axi_gmem2_0_ARREADY : IN STD_LOGIC;
    m_axi_gmem2_0_ARADDR : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem2_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem2_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem2_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem2_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_0_RVALID : IN STD_LOGIC;
    m_axi_gmem2_0_RREADY : OUT STD_LOGIC;
    m_axi_gmem2_0_RDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem2_0_RLAST : IN STD_LOGIC;
    m_axi_gmem2_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_0_RFIFONUM : IN STD_LOGIC_VECTOR (10 downto 0);
    m_axi_gmem2_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_0_BVALID : IN STD_LOGIC;
    m_axi_gmem2_0_BREADY : OUT STD_LOGIC;
    m_axi_gmem2_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    PublicKeyB : IN STD_LOGIC_VECTOR (31 downto 0);
    SharedSecretA_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    SharedSecretA_ce0 : OUT STD_LOGIC;
    SharedSecretA_we0 : OUT STD_LOGIC;
    SharedSecretA_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    SharedSecretA_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    SharedSecretA_ce1 : OUT STD_LOGIC;
    SharedSecretA_we1 : OUT STD_LOGIC;
    SharedSecretA_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    strat_Alice_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    strat_Alice_1_ce0 : OUT STD_LOGIC;
    strat_Alice_1_q0 : IN STD_LOGIC_VECTOR (5 downto 0) );
end;


architecture behav of sikep503_kem_enc_hw_EphemeralSecretAgreement_A_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000";
    constant ap_ST_fsm_state38 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000";
    constant ap_ST_fsm_state40 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000";
    constant ap_ST_fsm_state41 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000";
    constant ap_ST_fsm_state42 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000";
    constant ap_ST_fsm_state43 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state44 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state45 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state46 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state47 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state48 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state49 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state50 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state51 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state52 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state53 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state54 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state55 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state56 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state57 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state58 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state59 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state60 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state61 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state62 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state63 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state64 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state65 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state66 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state67 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state68 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state69 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state70 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state71 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state72 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state73 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state74 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state75 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state76 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state77 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state78 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state79 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state80 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state81 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state82 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state83 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state84 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state85 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state86 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state87 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state88 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state89 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state90 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state91 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state92 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state93 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state94 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state95 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state96 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state97 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state98 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state99 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state100 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state101 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state102 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state103 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state104 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state105 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state106 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state107 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state108 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state109 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state110 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state111 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state112 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state113 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state114 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state115 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state116 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state117 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state118 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state119 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state120 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state121 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state122 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state123 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state124 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state125 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state126 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state127 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state128 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state129 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state130 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state131 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state132 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state133 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state134 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state135 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state136 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state137 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state138 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state139 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state140 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state141 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state142 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state143 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state144 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state145 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state146 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state147 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state148 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state149 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state150 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state151 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state152 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state153 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state154 : STD_LOGIC_VECTOR (164 downto 0) := "000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state155 : STD_LOGIC_VECTOR (164 downto 0) := "000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state156 : STD_LOGIC_VECTOR (164 downto 0) := "000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state157 : STD_LOGIC_VECTOR (164 downto 0) := "000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state158 : STD_LOGIC_VECTOR (164 downto 0) := "000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state159 : STD_LOGIC_VECTOR (164 downto 0) := "000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state160 : STD_LOGIC_VECTOR (164 downto 0) := "000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state161 : STD_LOGIC_VECTOR (164 downto 0) := "000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state162 : STD_LOGIC_VECTOR (164 downto 0) := "000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state163 : STD_LOGIC_VECTOR (164 downto 0) := "001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state164 : STD_LOGIC_VECTOR (164 downto 0) := "010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state165 : STD_LOGIC_VECTOR (164 downto 0) := "100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_2B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101011";
    constant ap_const_lv32_5A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011010";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_2A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101010";
    constant ap_const_lv32_2D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101101";
    constant ap_const_lv32_2E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101110";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_46 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000110";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv9_80 : STD_LOGIC_VECTOR (8 downto 0) := "010000000";
    constant ap_const_lv9_100 : STD_LOGIC_VECTOR (8 downto 0) := "100000000";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv32_3B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111011";
    constant ap_const_lv32_3D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111101";
    constant ap_const_lv32_81 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000001";
    constant ap_const_lv32_83 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000011";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_3C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111100";
    constant ap_const_lv32_3E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111110";
    constant ap_const_lv32_82 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000010";
    constant ap_const_lv32_84 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000100";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_50 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010000";
    constant ap_const_lv32_52 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010010";
    constant ap_const_lv32_69 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101001";
    constant ap_const_lv32_6B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101011";
    constant ap_const_lv32_89 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001001";
    constant ap_const_lv32_8B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001011";
    constant ap_const_lv32_8D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001101";
    constant ap_const_lv32_8F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001111";
    constant ap_const_lv32_95 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010101";
    constant ap_const_lv32_97 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010111";
    constant ap_const_lv32_99 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011001";
    constant ap_const_lv32_9B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011011";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_51 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010001";
    constant ap_const_lv32_53 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010011";
    constant ap_const_lv32_6A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101010";
    constant ap_const_lv32_6C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101100";
    constant ap_const_lv32_8A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001010";
    constant ap_const_lv32_8C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001100";
    constant ap_const_lv32_8E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001110";
    constant ap_const_lv32_90 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010000";
    constant ap_const_lv32_96 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010110";
    constant ap_const_lv32_98 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011000";
    constant ap_const_lv32_9A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011010";
    constant ap_const_lv32_9C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011100";
    constant ap_const_lv9_140 : STD_LOGIC_VECTOR (8 downto 0) := "101000000";
    constant ap_const_lv32_33 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110011";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv32_54 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010100";
    constant ap_const_lv32_6D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101101";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv32_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111000";
    constant ap_const_lv32_55 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010101";
    constant ap_const_lv32_6E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101110";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_93 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010011";
    constant ap_const_lv32_9D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011101";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_94 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010100";
    constant ap_const_lv32_9E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011110";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_47 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000111";
    constant ap_const_lv32_2C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101100";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_31 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110001";
    constant ap_const_lv32_32 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110010";
    constant ap_const_lv32_35 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110101";
    constant ap_const_lv32_36 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110110";
    constant ap_const_lv32_39 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111001";
    constant ap_const_lv32_3A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111010";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_41 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000001";
    constant ap_const_lv32_42 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000010";
    constant ap_const_lv32_43 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000011";
    constant ap_const_lv32_44 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000100";
    constant ap_const_lv32_45 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000101";
    constant ap_const_lv32_48 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001000";
    constant ap_const_lv32_61 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100001";
    constant ap_const_lv32_49 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001001";
    constant ap_const_lv32_62 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100010";
    constant ap_const_lv32_4A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001010";
    constant ap_const_lv32_63 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100011";
    constant ap_const_lv32_4B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001011";
    constant ap_const_lv32_64 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100100";
    constant ap_const_lv32_4C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001100";
    constant ap_const_lv32_65 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100101";
    constant ap_const_lv32_4D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001101";
    constant ap_const_lv32_66 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100110";
    constant ap_const_lv32_4E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001110";
    constant ap_const_lv32_67 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100111";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv32_68 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101000";
    constant ap_const_lv32_56 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010110";
    constant ap_const_lv32_6F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101111";
    constant ap_const_lv32_57 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010111";
    constant ap_const_lv32_70 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110000";
    constant ap_const_lv32_58 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011000";
    constant ap_const_lv32_71 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110001";
    constant ap_const_lv32_59 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011001";
    constant ap_const_lv32_72 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110010";
    constant ap_const_lv32_5B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011011";
    constant ap_const_lv32_5C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011100";
    constant ap_const_lv32_5D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011101";
    constant ap_const_lv32_5E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011110";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_75 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110101";
    constant ap_const_lv32_76 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110110";
    constant ap_const_lv32_73 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110011";
    constant ap_const_lv32_74 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110100";
    constant ap_const_lv32_91 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010001";
    constant ap_const_lv32_92 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010010";
    constant ap_const_lv32_77 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110111";
    constant ap_const_lv32_78 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111000";
    constant ap_const_lv32_79 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111001";
    constant ap_const_lv32_7B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111011";
    constant ap_const_lv32_7A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111010";
    constant ap_const_lv32_7C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111100";
    constant ap_const_lv32_7D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111101";
    constant ap_const_lv32_7F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111111";
    constant ap_const_lv32_7E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111110";
    constant ap_const_lv32_80 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000000";
    constant ap_const_lv32_85 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000101";
    constant ap_const_lv32_87 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000111";
    constant ap_const_lv32_86 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000110";
    constant ap_const_lv32_88 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001000";
    constant ap_const_lv32_9F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011111";
    constant ap_const_lv32_A0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100000";
    constant ap_const_lv32_A1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100001";
    constant ap_const_lv32_A2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100010";
    constant ap_const_lv32_A3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100011";
    constant ap_const_lv32_A4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100100";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv32_FC : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011111100";
    constant ap_const_lv7_7D : STD_LOGIC_VECTOR (6 downto 0) := "1111101";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal Montgomery_R2_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal Montgomery_R2_1_ce0 : STD_LOGIC;
    signal Montgomery_R2_1_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal one_1_ce0 : STD_LOGIC;
    signal one_1_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal reg_967 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state44 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state44 : signal is "none";
    signal ap_CS_fsm_state91 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state91 : signal is "none";
    signal add_ln234_fu_992_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln234_reg_1163 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal add_ln235_fu_998_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln235_reg_1168 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal zext_ln248_fu_1016_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state43 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state43 : signal is "none";
    signal zext_ln250_fu_1026_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln250_reg_1184 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln250_fu_1035_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln250_reg_1192 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state46 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state46 : signal is "none";
    signal npts_1_fu_1055_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal npts_1_reg_1208 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state47 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state47 : signal is "none";
    signal ii_1_fu_1061_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ii_1_reg_1213 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln230_fu_1066_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln230_reg_1218 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_s_fu_1070_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_s_reg_1223 : STD_LOGIC_VECTOR (6 downto 0);
    signal i_291_fu_1083_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal i_291_reg_1231 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state48 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state48 : signal is "none";
    signal index_4_fu_1089_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln15_fu_1109_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln15_reg_1241 : STD_LOGIC_VECTOR (2 downto 0);
    signal t_i_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal t_i_ce0 : STD_LOGIC;
    signal t_i_we0 : STD_LOGIC;
    signal t_i_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal t_i_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal t_i_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal t_i_ce1 : STD_LOGIC;
    signal t_i_q1 : STD_LOGIC_VECTOR (63 downto 0);
    signal R_X_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal R_X_ce0 : STD_LOGIC;
    signal R_X_we0 : STD_LOGIC;
    signal R_X_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal R_X_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal R_X_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal R_X_ce1 : STD_LOGIC;
    signal R_X_we1 : STD_LOGIC;
    signal R_X_q1 : STD_LOGIC_VECTOR (63 downto 0);
    signal R_Z_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal R_Z_ce0 : STD_LOGIC;
    signal R_Z_we0 : STD_LOGIC;
    signal R_Z_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal R_Z_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal R_Z_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal R_Z_ce1 : STD_LOGIC;
    signal R_Z_we1 : STD_LOGIC;
    signal R_Z_q1 : STD_LOGIC_VECTOR (63 downto 0);
    signal coeff_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal coeff_ce0 : STD_LOGIC;
    signal coeff_we0 : STD_LOGIC_VECTOR (7 downto 0);
    signal coeff_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal coeff_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal coeff_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal coeff_ce1 : STD_LOGIC;
    signal coeff_q1 : STD_LOGIC_VECTOR (63 downto 0);
    signal PKB_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal PKB_ce0 : STD_LOGIC;
    signal PKB_we0 : STD_LOGIC_VECTOR (7 downto 0);
    signal PKB_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal PKB_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal PKB_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal PKB_ce1 : STD_LOGIC;
    signal PKB_q1 : STD_LOGIC_VECTOR (63 downto 0);
    signal t0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal t0_ce0 : STD_LOGIC;
    signal t0_we0 : STD_LOGIC;
    signal t0_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal t0_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal t0_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal t0_ce1 : STD_LOGIC;
    signal t0_q1 : STD_LOGIC_VECTOR (63 downto 0);
    signal t1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal t1_ce0 : STD_LOGIC;
    signal t1_we0 : STD_LOGIC;
    signal t1_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal t1_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal t1_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal t1_ce1 : STD_LOGIC;
    signal t1_q1 : STD_LOGIC_VECTOR (63 downto 0);
    signal t0_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal t0_1_ce0 : STD_LOGIC;
    signal t0_1_we0 : STD_LOGIC;
    signal t0_1_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal t0_1_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal t0_1_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal t0_1_ce1 : STD_LOGIC;
    signal t0_1_q1 : STD_LOGIC_VECTOR (63 downto 0);
    signal t1_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal t1_2_ce0 : STD_LOGIC;
    signal t1_2_we0 : STD_LOGIC;
    signal t1_2_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal t1_2_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal t1_2_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal t1_2_ce1 : STD_LOGIC;
    signal t1_2_q1 : STD_LOGIC_VECTOR (63 downto 0);
    signal t0_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal t0_2_ce0 : STD_LOGIC;
    signal t0_2_we0 : STD_LOGIC;
    signal t0_2_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal t0_2_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal t0_2_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal t0_2_ce1 : STD_LOGIC;
    signal t0_2_q1 : STD_LOGIC_VECTOR (63 downto 0);
    signal t1_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal t1_3_ce0 : STD_LOGIC;
    signal t1_3_we0 : STD_LOGIC;
    signal t1_3_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal t1_3_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal t1_3_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal t1_3_ce1 : STD_LOGIC;
    signal t1_3_q1 : STD_LOGIC_VECTOR (63 downto 0);
    signal pts_X_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal pts_X_ce0 : STD_LOGIC;
    signal pts_X_we0 : STD_LOGIC;
    signal pts_X_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal pts_X_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal pts_X_ce1 : STD_LOGIC;
    signal pts_X_q1 : STD_LOGIC_VECTOR (63 downto 0);
    signal pts_Z_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal pts_Z_ce0 : STD_LOGIC;
    signal pts_Z_we0 : STD_LOGIC;
    signal pts_Z_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal pts_Z_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal pts_Z_ce1 : STD_LOGIC;
    signal pts_Z_q1 : STD_LOGIC_VECTOR (63 downto 0);
    signal jinv_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal jinv_ce0 : STD_LOGIC;
    signal jinv_we0 : STD_LOGIC;
    signal jinv_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal jinv_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal jinv_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal jinv_ce1 : STD_LOGIC;
    signal jinv_q1 : STD_LOGIC_VECTOR (63 downto 0);
    signal A24plus_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal A24plus_ce0 : STD_LOGIC;
    signal A24plus_we0 : STD_LOGIC;
    signal A24plus_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal A24plus_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal A24plus_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal A24plus_ce1 : STD_LOGIC;
    signal A24plus_q1 : STD_LOGIC_VECTOR (63 downto 0);
    signal C24_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal C24_ce0 : STD_LOGIC;
    signal C24_we0 : STD_LOGIC;
    signal C24_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal C24_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal C24_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal C24_ce1 : STD_LOGIC;
    signal C24_q1 : STD_LOGIC_VECTOR (63 downto 0);
    signal C24_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal C24_1_ce0 : STD_LOGIC;
    signal C24_1_we0 : STD_LOGIC;
    signal C24_1_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal C24_1_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal C24_1_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal C24_1_ce1 : STD_LOGIC;
    signal C24_1_q1 : STD_LOGIC_VECTOR (63 downto 0);
    signal A_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal A_1_ce0 : STD_LOGIC;
    signal A_1_we0 : STD_LOGIC;
    signal A_1_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal A_1_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal A_1_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal A_1_ce1 : STD_LOGIC;
    signal A_1_q1 : STD_LOGIC_VECTOR (63 downto 0);
    signal pts_index_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_1_fu_356_ap_start : STD_LOGIC;
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_1_fu_356_ap_done : STD_LOGIC;
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_1_fu_356_ap_idle : STD_LOGIC;
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_1_fu_356_ap_ready : STD_LOGIC;
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_1_fu_356_A24plus_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_1_fu_356_A24plus_ce0 : STD_LOGIC;
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_1_fu_356_A24plus_we0 : STD_LOGIC;
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_1_fu_356_A24plus_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_2_fu_362_ap_start : STD_LOGIC;
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_2_fu_362_ap_done : STD_LOGIC;
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_2_fu_362_ap_idle : STD_LOGIC;
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_2_fu_362_ap_ready : STD_LOGIC;
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_2_fu_362_C24_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_2_fu_362_C24_ce0 : STD_LOGIC;
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_2_fu_362_C24_we0 : STD_LOGIC;
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_2_fu_362_C24_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_2_fu_362_C24_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_2_fu_362_C24_1_ce0 : STD_LOGIC;
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_2_fu_362_C24_1_we0 : STD_LOGIC;
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_2_fu_362_C24_1_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_3_fu_370_ap_start : STD_LOGIC;
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_3_fu_370_ap_done : STD_LOGIC;
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_3_fu_370_ap_idle : STD_LOGIC;
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_3_fu_370_ap_ready : STD_LOGIC;
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_3_fu_370_A_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_3_fu_370_A_1_ce0 : STD_LOGIC;
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_3_fu_370_A_1_we0 : STD_LOGIC;
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_3_fu_370_A_1_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fp2_decode_1_fu_376_ap_start : STD_LOGIC;
    signal grp_fp2_decode_1_fu_376_ap_done : STD_LOGIC;
    signal grp_fp2_decode_1_fu_376_ap_idle : STD_LOGIC;
    signal grp_fp2_decode_1_fu_376_ap_ready : STD_LOGIC;
    signal grp_fp2_decode_1_fu_376_m_axi_gmem2_0_AWVALID : STD_LOGIC;
    signal grp_fp2_decode_1_fu_376_m_axi_gmem2_0_AWADDR : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fp2_decode_1_fu_376_m_axi_gmem2_0_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fp2_decode_1_fu_376_m_axi_gmem2_0_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fp2_decode_1_fu_376_m_axi_gmem2_0_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fp2_decode_1_fu_376_m_axi_gmem2_0_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fp2_decode_1_fu_376_m_axi_gmem2_0_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fp2_decode_1_fu_376_m_axi_gmem2_0_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fp2_decode_1_fu_376_m_axi_gmem2_0_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fp2_decode_1_fu_376_m_axi_gmem2_0_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fp2_decode_1_fu_376_m_axi_gmem2_0_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fp2_decode_1_fu_376_m_axi_gmem2_0_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fp2_decode_1_fu_376_m_axi_gmem2_0_WVALID : STD_LOGIC;
    signal grp_fp2_decode_1_fu_376_m_axi_gmem2_0_WDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fp2_decode_1_fu_376_m_axi_gmem2_0_WSTRB : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fp2_decode_1_fu_376_m_axi_gmem2_0_WLAST : STD_LOGIC;
    signal grp_fp2_decode_1_fu_376_m_axi_gmem2_0_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fp2_decode_1_fu_376_m_axi_gmem2_0_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fp2_decode_1_fu_376_m_axi_gmem2_0_ARVALID : STD_LOGIC;
    signal grp_fp2_decode_1_fu_376_m_axi_gmem2_0_ARADDR : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fp2_decode_1_fu_376_m_axi_gmem2_0_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fp2_decode_1_fu_376_m_axi_gmem2_0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fp2_decode_1_fu_376_m_axi_gmem2_0_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fp2_decode_1_fu_376_m_axi_gmem2_0_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fp2_decode_1_fu_376_m_axi_gmem2_0_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fp2_decode_1_fu_376_m_axi_gmem2_0_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fp2_decode_1_fu_376_m_axi_gmem2_0_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fp2_decode_1_fu_376_m_axi_gmem2_0_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fp2_decode_1_fu_376_m_axi_gmem2_0_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fp2_decode_1_fu_376_m_axi_gmem2_0_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fp2_decode_1_fu_376_m_axi_gmem2_0_RREADY : STD_LOGIC;
    signal grp_fp2_decode_1_fu_376_m_axi_gmem2_0_BREADY : STD_LOGIC;
    signal grp_fp2_decode_1_fu_376_PKB_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fp2_decode_1_fu_376_PKB_ce0 : STD_LOGIC;
    signal grp_fp2_decode_1_fu_376_PKB_we0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fp2_decode_1_fu_376_PKB_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fp2_decode_1_fu_376_Montgomery_R2_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fp2_decode_1_fu_376_Montgomery_R2_1_ce0 : STD_LOGIC;
    signal grp_fp2_decode_1_fu_376_grp_fu_1254_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fp2_decode_1_fu_376_grp_fu_1254_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fp2_decode_1_fu_376_grp_fu_1254_p_ce : STD_LOGIC;
    signal grp_fp2_decode_1_fu_376_grp_fu_1258_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fp2_decode_1_fu_376_grp_fu_1258_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fp2_decode_1_fu_376_grp_fu_1258_p_ce : STD_LOGIC;
    signal grp_fp2_decode_1_fu_376_grp_fu_1262_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fp2_decode_1_fu_376_grp_fu_1262_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fp2_decode_1_fu_376_grp_fu_1262_p_ce : STD_LOGIC;
    signal grp_fp2_decode_1_fu_376_grp_fu_1266_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fp2_decode_1_fu_376_grp_fu_1266_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fp2_decode_1_fu_376_grp_fu_1266_p_ce : STD_LOGIC;
    signal grp_fp2_decode_2_fu_390_ap_start : STD_LOGIC;
    signal grp_fp2_decode_2_fu_390_ap_done : STD_LOGIC;
    signal grp_fp2_decode_2_fu_390_ap_idle : STD_LOGIC;
    signal grp_fp2_decode_2_fu_390_ap_ready : STD_LOGIC;
    signal grp_fp2_decode_2_fu_390_m_axi_gmem2_0_AWVALID : STD_LOGIC;
    signal grp_fp2_decode_2_fu_390_m_axi_gmem2_0_AWADDR : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fp2_decode_2_fu_390_m_axi_gmem2_0_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fp2_decode_2_fu_390_m_axi_gmem2_0_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fp2_decode_2_fu_390_m_axi_gmem2_0_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fp2_decode_2_fu_390_m_axi_gmem2_0_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fp2_decode_2_fu_390_m_axi_gmem2_0_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fp2_decode_2_fu_390_m_axi_gmem2_0_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fp2_decode_2_fu_390_m_axi_gmem2_0_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fp2_decode_2_fu_390_m_axi_gmem2_0_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fp2_decode_2_fu_390_m_axi_gmem2_0_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fp2_decode_2_fu_390_m_axi_gmem2_0_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fp2_decode_2_fu_390_m_axi_gmem2_0_WVALID : STD_LOGIC;
    signal grp_fp2_decode_2_fu_390_m_axi_gmem2_0_WDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fp2_decode_2_fu_390_m_axi_gmem2_0_WSTRB : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fp2_decode_2_fu_390_m_axi_gmem2_0_WLAST : STD_LOGIC;
    signal grp_fp2_decode_2_fu_390_m_axi_gmem2_0_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fp2_decode_2_fu_390_m_axi_gmem2_0_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fp2_decode_2_fu_390_m_axi_gmem2_0_ARVALID : STD_LOGIC;
    signal grp_fp2_decode_2_fu_390_m_axi_gmem2_0_ARADDR : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fp2_decode_2_fu_390_m_axi_gmem2_0_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fp2_decode_2_fu_390_m_axi_gmem2_0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fp2_decode_2_fu_390_m_axi_gmem2_0_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fp2_decode_2_fu_390_m_axi_gmem2_0_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fp2_decode_2_fu_390_m_axi_gmem2_0_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fp2_decode_2_fu_390_m_axi_gmem2_0_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fp2_decode_2_fu_390_m_axi_gmem2_0_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fp2_decode_2_fu_390_m_axi_gmem2_0_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fp2_decode_2_fu_390_m_axi_gmem2_0_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fp2_decode_2_fu_390_m_axi_gmem2_0_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fp2_decode_2_fu_390_m_axi_gmem2_0_RREADY : STD_LOGIC;
    signal grp_fp2_decode_2_fu_390_m_axi_gmem2_0_BREADY : STD_LOGIC;
    signal grp_fp2_decode_2_fu_390_enc : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fp2_decode_2_fu_390_PKB_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fp2_decode_2_fu_390_PKB_ce0 : STD_LOGIC;
    signal grp_fp2_decode_2_fu_390_PKB_we0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fp2_decode_2_fu_390_PKB_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fp2_decode_2_fu_390_x : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fp2_decode_2_fu_390_Montgomery_R2_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fp2_decode_2_fu_390_Montgomery_R2_1_ce0 : STD_LOGIC;
    signal grp_fpadd503_76_77_fu_405_ap_start : STD_LOGIC;
    signal grp_fpadd503_76_77_fu_405_ap_done : STD_LOGIC;
    signal grp_fpadd503_76_77_fu_405_ap_idle : STD_LOGIC;
    signal grp_fpadd503_76_77_fu_405_ap_ready : STD_LOGIC;
    signal grp_fpadd503_76_77_fu_405_c_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fpadd503_76_77_fu_405_c_0_ce0 : STD_LOGIC;
    signal grp_fpadd503_76_77_fu_405_c_0_we0 : STD_LOGIC;
    signal grp_fpadd503_76_77_fu_405_c_0_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fpadd503_76_77_fu_405_c_0_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fpadd503_76_77_fu_405_c_0_ce1 : STD_LOGIC;
    signal grp_fpadd503_76_77_fu_405_c_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fpadd503_76_77_fu_405_c_1_ce0 : STD_LOGIC;
    signal grp_fpadd503_76_77_fu_405_c_1_we0 : STD_LOGIC;
    signal grp_fpadd503_76_77_fu_405_c_1_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fpadd503_76_77_fu_405_c_1_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fpadd503_76_77_fu_405_c_1_ce1 : STD_LOGIC;
    signal grp_fpadd503_9_fu_415_ap_start : STD_LOGIC;
    signal grp_fpadd503_9_fu_415_ap_done : STD_LOGIC;
    signal grp_fpadd503_9_fu_415_ap_idle : STD_LOGIC;
    signal grp_fpadd503_9_fu_415_ap_ready : STD_LOGIC;
    signal grp_fpadd503_9_fu_415_PKB_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fpadd503_9_fu_415_PKB_ce0 : STD_LOGIC;
    signal grp_fpadd503_9_fu_415_PKB_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fpadd503_9_fu_415_PKB_ce1 : STD_LOGIC;
    signal grp_fpadd503_9_fu_415_c_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fpadd503_9_fu_415_c_ce0 : STD_LOGIC;
    signal grp_fpadd503_9_fu_415_c_we0 : STD_LOGIC;
    signal grp_fpadd503_9_fu_415_c_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fpadd503_9_fu_415_c_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fpadd503_9_fu_415_c_ce1 : STD_LOGIC;
    signal grp_fpadd503_10_fu_423_ap_start : STD_LOGIC;
    signal grp_fpadd503_10_fu_423_ap_done : STD_LOGIC;
    signal grp_fpadd503_10_fu_423_ap_idle : STD_LOGIC;
    signal grp_fpadd503_10_fu_423_ap_ready : STD_LOGIC;
    signal grp_fpadd503_10_fu_423_PKB_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fpadd503_10_fu_423_PKB_ce0 : STD_LOGIC;
    signal grp_fpadd503_10_fu_423_PKB_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fpadd503_10_fu_423_PKB_ce1 : STD_LOGIC;
    signal grp_fpadd503_10_fu_423_c_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fpadd503_10_fu_423_c_ce0 : STD_LOGIC;
    signal grp_fpadd503_10_fu_423_c_we0 : STD_LOGIC;
    signal grp_fpadd503_10_fu_423_c_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fpadd503_10_fu_423_c_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fpadd503_10_fu_423_c_ce1 : STD_LOGIC;
    signal grp_fp2mul503_mont_4_fu_431_ap_start : STD_LOGIC;
    signal grp_fp2mul503_mont_4_fu_431_ap_done : STD_LOGIC;
    signal grp_fp2mul503_mont_4_fu_431_ap_idle : STD_LOGIC;
    signal grp_fp2mul503_mont_4_fu_431_ap_ready : STD_LOGIC;
    signal grp_fp2mul503_mont_4_fu_431_PKB_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fp2mul503_mont_4_fu_431_PKB_ce0 : STD_LOGIC;
    signal grp_fp2mul503_mont_4_fu_431_PKB_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fp2mul503_mont_4_fu_431_PKB_ce1 : STD_LOGIC;
    signal grp_fp2mul503_mont_4_fu_431_c_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fp2mul503_mont_4_fu_431_c_ce0 : STD_LOGIC;
    signal grp_fp2mul503_mont_4_fu_431_c_we0 : STD_LOGIC;
    signal grp_fp2mul503_mont_4_fu_431_c_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fp2mul503_mont_4_fu_431_grp_fu_1254_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fp2mul503_mont_4_fu_431_grp_fu_1254_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fp2mul503_mont_4_fu_431_grp_fu_1254_p_ce : STD_LOGIC;
    signal grp_fp2mul503_mont_4_fu_431_grp_fu_1258_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fp2mul503_mont_4_fu_431_grp_fu_1258_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fp2mul503_mont_4_fu_431_grp_fu_1258_p_ce : STD_LOGIC;
    signal grp_fp2mul503_mont_4_fu_431_grp_fu_1262_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fp2mul503_mont_4_fu_431_grp_fu_1262_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fp2mul503_mont_4_fu_431_grp_fu_1262_p_ce : STD_LOGIC;
    signal grp_fp2mul503_mont_4_fu_431_grp_fu_1266_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fp2mul503_mont_4_fu_431_grp_fu_1266_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fp2mul503_mont_4_fu_431_grp_fu_1266_p_ce : STD_LOGIC;
    signal grp_fp2mul503_mont_5_fu_441_ap_start : STD_LOGIC;
    signal grp_fp2mul503_mont_5_fu_441_ap_done : STD_LOGIC;
    signal grp_fp2mul503_mont_5_fu_441_ap_idle : STD_LOGIC;
    signal grp_fp2mul503_mont_5_fu_441_ap_ready : STD_LOGIC;
    signal grp_fp2mul503_mont_5_fu_441_PKB_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fp2mul503_mont_5_fu_441_PKB_ce0 : STD_LOGIC;
    signal grp_fp2mul503_mont_5_fu_441_PKB_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fp2mul503_mont_5_fu_441_PKB_ce1 : STD_LOGIC;
    signal grp_fp2mul503_mont_5_fu_441_b_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fp2mul503_mont_5_fu_441_b_ce0 : STD_LOGIC;
    signal grp_fp2mul503_mont_5_fu_441_b_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fp2mul503_mont_5_fu_441_b_ce1 : STD_LOGIC;
    signal grp_fp2mul503_mont_5_fu_441_c_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fp2mul503_mont_5_fu_441_c_ce0 : STD_LOGIC;
    signal grp_fp2mul503_mont_5_fu_441_c_we0 : STD_LOGIC;
    signal grp_fp2mul503_mont_5_fu_441_c_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fpadd503_149_1_fu_452_ap_start : STD_LOGIC;
    signal grp_fpadd503_149_1_fu_452_ap_done : STD_LOGIC;
    signal grp_fpadd503_149_1_fu_452_ap_idle : STD_LOGIC;
    signal grp_fpadd503_149_1_fu_452_ap_ready : STD_LOGIC;
    signal grp_fpadd503_149_1_fu_452_a_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fpadd503_149_1_fu_452_a_ce0 : STD_LOGIC;
    signal grp_fpadd503_149_1_fu_452_a_offset : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fpadd503_149_1_fu_452_c_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fpadd503_149_1_fu_452_c_ce0 : STD_LOGIC;
    signal grp_fpadd503_149_1_fu_452_c_we0 : STD_LOGIC;
    signal grp_fpadd503_149_1_fu_452_c_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fpadd503_149_1_fu_452_c_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fpadd503_149_1_fu_452_c_ce1 : STD_LOGIC;
    signal grp_fpadd503_149_1_fu_452_c_offset : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fp2mul503_mont_78_1_fu_466_ap_start : STD_LOGIC;
    signal grp_fp2mul503_mont_78_1_fu_466_ap_done : STD_LOGIC;
    signal grp_fp2mul503_mont_78_1_fu_466_ap_idle : STD_LOGIC;
    signal grp_fp2mul503_mont_78_1_fu_466_ap_ready : STD_LOGIC;
    signal grp_fp2mul503_mont_78_1_fu_466_c_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fp2mul503_mont_78_1_fu_466_c_ce0 : STD_LOGIC;
    signal grp_fp2mul503_mont_78_1_fu_466_c_we0 : STD_LOGIC;
    signal grp_fp2mul503_mont_78_1_fu_466_c_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fp2mul503_mont_78_1_fu_466_c_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fp2mul503_mont_78_1_fu_466_c_ce1 : STD_LOGIC;
    signal grp_fp2mul503_mont_78_1_fu_466_coeff_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fp2mul503_mont_78_1_fu_466_coeff_ce0 : STD_LOGIC;
    signal grp_fp2mul503_mont_78_1_fu_466_coeff_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fp2mul503_mont_78_1_fu_466_coeff_ce1 : STD_LOGIC;
    signal grp_fpsub503_144_2_fu_476_ap_start : STD_LOGIC;
    signal grp_fpsub503_144_2_fu_476_ap_done : STD_LOGIC;
    signal grp_fpsub503_144_2_fu_476_ap_idle : STD_LOGIC;
    signal grp_fpsub503_144_2_fu_476_ap_ready : STD_LOGIC;
    signal grp_fpsub503_144_2_fu_476_c_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fpsub503_144_2_fu_476_c_ce0 : STD_LOGIC;
    signal grp_fpsub503_144_2_fu_476_c_we0 : STD_LOGIC;
    signal grp_fpsub503_144_2_fu_476_c_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fpsub503_144_2_fu_476_c_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fpsub503_144_2_fu_476_c_ce1 : STD_LOGIC;
    signal grp_fpsub503_144_2_fu_476_c_q1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fpsub503_144_2_fu_476_c_offset : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fpsub503_144_2_fu_476_b_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fpsub503_144_2_fu_476_b_ce0 : STD_LOGIC;
    signal grp_fpsub503_144_2_fu_476_b_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fpsub503_144_2_fu_476_b_offset : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fpadd503_149_2_fu_491_ap_start : STD_LOGIC;
    signal grp_fpadd503_149_2_fu_491_ap_done : STD_LOGIC;
    signal grp_fpadd503_149_2_fu_491_ap_idle : STD_LOGIC;
    signal grp_fpadd503_149_2_fu_491_ap_ready : STD_LOGIC;
    signal grp_fpadd503_149_2_fu_491_c_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fpadd503_149_2_fu_491_c_ce0 : STD_LOGIC;
    signal grp_fpadd503_149_2_fu_491_c_we0 : STD_LOGIC;
    signal grp_fpadd503_149_2_fu_491_c_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fpadd503_149_2_fu_491_c_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fpadd503_149_2_fu_491_c_ce1 : STD_LOGIC;
    signal grp_fpadd503_149_2_fu_491_c_q1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fpadd503_149_2_fu_491_c_offset : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fpadd503_11_fu_501_ap_start : STD_LOGIC;
    signal grp_fpadd503_11_fu_501_ap_done : STD_LOGIC;
    signal grp_fpadd503_11_fu_501_ap_idle : STD_LOGIC;
    signal grp_fpadd503_11_fu_501_ap_ready : STD_LOGIC;
    signal grp_fpadd503_11_fu_501_c_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fpadd503_11_fu_501_c_ce0 : STD_LOGIC;
    signal grp_fpadd503_11_fu_501_c_we0 : STD_LOGIC;
    signal grp_fpadd503_11_fu_501_c_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fpadd503_11_fu_501_c_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fpadd503_11_fu_501_c_ce1 : STD_LOGIC;
    signal grp_fpadd503_11_fu_501_c_offset : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fpadd503_11_fu_501_PKB_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fpadd503_11_fu_501_PKB_ce0 : STD_LOGIC;
    signal grp_fpadd503_11_fu_501_b_offset : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fp2sqr503_mont_136_2_fu_515_ap_start : STD_LOGIC;
    signal grp_fp2sqr503_mont_136_2_fu_515_ap_done : STD_LOGIC;
    signal grp_fp2sqr503_mont_136_2_fu_515_ap_idle : STD_LOGIC;
    signal grp_fp2sqr503_mont_136_2_fu_515_ap_ready : STD_LOGIC;
    signal grp_fp2sqr503_mont_136_2_fu_515_c_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fp2sqr503_mont_136_2_fu_515_c_ce0 : STD_LOGIC;
    signal grp_fp2sqr503_mont_136_2_fu_515_c_we0 : STD_LOGIC;
    signal grp_fp2sqr503_mont_136_2_fu_515_c_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fp2sqr503_mont_136_2_fu_515_c_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fp2sqr503_mont_136_2_fu_515_c_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fp2sqr503_mont_136_2_fu_515_c_ce1 : STD_LOGIC;
    signal grp_fp2sqr503_mont_136_2_fu_515_c_q1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fp2inv503_mont_fu_524_ap_start : STD_LOGIC;
    signal grp_fp2inv503_mont_fu_524_ap_done : STD_LOGIC;
    signal grp_fp2inv503_mont_fu_524_ap_idle : STD_LOGIC;
    signal grp_fp2inv503_mont_fu_524_ap_ready : STD_LOGIC;
    signal grp_fp2inv503_mont_fu_524_a_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fp2inv503_mont_fu_524_a_ce0 : STD_LOGIC;
    signal grp_fp2inv503_mont_fu_524_a_we0 : STD_LOGIC;
    signal grp_fp2inv503_mont_fu_524_a_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fp2inv503_mont_fu_524_a_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fp2inv503_mont_fu_524_a_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fp2inv503_mont_fu_524_a_ce1 : STD_LOGIC;
    signal grp_fp2inv503_mont_fu_524_a_q1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fp2mul503_mont_133_2_fu_533_ap_start : STD_LOGIC;
    signal grp_fp2mul503_mont_133_2_fu_533_ap_done : STD_LOGIC;
    signal grp_fp2mul503_mont_133_2_fu_533_ap_idle : STD_LOGIC;
    signal grp_fp2mul503_mont_133_2_fu_533_ap_ready : STD_LOGIC;
    signal grp_fp2mul503_mont_133_2_fu_533_c_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fp2mul503_mont_133_2_fu_533_c_ce0 : STD_LOGIC;
    signal grp_fp2mul503_mont_133_2_fu_533_c_we0 : STD_LOGIC;
    signal grp_fp2mul503_mont_133_2_fu_533_c_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fp2mul503_mont_133_2_fu_533_c_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fp2mul503_mont_133_2_fu_533_c_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fp2mul503_mont_133_2_fu_533_c_ce1 : STD_LOGIC;
    signal grp_fp2mul503_mont_133_2_fu_533_c_q1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fp2mul503_mont_133_2_fu_533_b_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fp2mul503_mont_133_2_fu_533_b_ce0 : STD_LOGIC;
    signal grp_fp2mul503_mont_133_2_fu_533_b_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fp2mul503_mont_133_2_fu_533_b_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fp2mul503_mont_133_2_fu_533_b_ce1 : STD_LOGIC;
    signal grp_fp2mul503_mont_133_2_fu_533_b_q1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fpadd503_78_79_fu_543_ap_start : STD_LOGIC;
    signal grp_fpadd503_78_79_fu_543_ap_done : STD_LOGIC;
    signal grp_fpadd503_78_79_fu_543_ap_idle : STD_LOGIC;
    signal grp_fpadd503_78_79_fu_543_ap_ready : STD_LOGIC;
    signal grp_fpadd503_78_79_fu_543_a_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fpadd503_78_79_fu_543_a_ce0 : STD_LOGIC;
    signal grp_fpadd503_78_79_fu_543_a_offset : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fpadd503_78_79_fu_543_b_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fpadd503_78_79_fu_543_b_0_ce0 : STD_LOGIC;
    signal grp_fpadd503_78_79_fu_543_b_0_offset : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fpadd503_78_79_fu_543_b_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fpadd503_78_79_fu_543_b_1_ce0 : STD_LOGIC;
    signal grp_fpadd503_78_79_fu_543_b_1_offset : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fpadd503_78_79_fu_543_c_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fpadd503_78_79_fu_543_c_ce0 : STD_LOGIC;
    signal grp_fpadd503_78_79_fu_543_c_we0 : STD_LOGIC;
    signal grp_fpadd503_78_79_fu_543_c_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fpadd503_78_79_fu_543_c_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fpadd503_78_79_fu_543_c_ce1 : STD_LOGIC;
    signal grp_fpadd503_78_79_fu_543_c_offset : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fpadd503_58_59_fu_565_ap_start : STD_LOGIC;
    signal grp_fpadd503_58_59_fu_565_ap_done : STD_LOGIC;
    signal grp_fpadd503_58_59_fu_565_ap_idle : STD_LOGIC;
    signal grp_fpadd503_58_59_fu_565_ap_ready : STD_LOGIC;
    signal grp_fpadd503_58_59_fu_565_c_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fpadd503_58_59_fu_565_c_0_ce0 : STD_LOGIC;
    signal grp_fpadd503_58_59_fu_565_c_0_we0 : STD_LOGIC;
    signal grp_fpadd503_58_59_fu_565_c_0_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fpadd503_58_59_fu_565_c_0_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fpadd503_58_59_fu_565_c_0_ce1 : STD_LOGIC;
    signal grp_fpadd503_58_59_fu_565_c_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fpadd503_58_59_fu_565_c_1_ce0 : STD_LOGIC;
    signal grp_fpadd503_58_59_fu_565_c_1_we0 : STD_LOGIC;
    signal grp_fpadd503_58_59_fu_565_c_1_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fpadd503_58_59_fu_565_c_1_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fpadd503_58_59_fu_565_c_1_ce1 : STD_LOGIC;
    signal grp_LADDER3PT_1_fu_573_ap_start : STD_LOGIC;
    signal grp_LADDER3PT_1_fu_573_ap_done : STD_LOGIC;
    signal grp_LADDER3PT_1_fu_573_ap_idle : STD_LOGIC;
    signal grp_LADDER3PT_1_fu_573_ap_ready : STD_LOGIC;
    signal grp_LADDER3PT_1_fu_573_PKB_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_LADDER3PT_1_fu_573_PKB_ce0 : STD_LOGIC;
    signal grp_LADDER3PT_1_fu_573_ephemeralsk_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_LADDER3PT_1_fu_573_ephemeralsk_ce0 : STD_LOGIC;
    signal grp_LADDER3PT_1_fu_573_ephemeralsk_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_LADDER3PT_1_fu_573_ephemeralsk_ce1 : STD_LOGIC;
    signal grp_LADDER3PT_1_fu_573_R_X_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_LADDER3PT_1_fu_573_R_X_ce0 : STD_LOGIC;
    signal grp_LADDER3PT_1_fu_573_R_X_we0 : STD_LOGIC;
    signal grp_LADDER3PT_1_fu_573_R_X_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_LADDER3PT_1_fu_573_R_X_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_LADDER3PT_1_fu_573_R_X_ce1 : STD_LOGIC;
    signal grp_LADDER3PT_1_fu_573_R_X_we1 : STD_LOGIC;
    signal grp_LADDER3PT_1_fu_573_R_X_d1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_LADDER3PT_1_fu_573_R_Z_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_LADDER3PT_1_fu_573_R_Z_ce0 : STD_LOGIC;
    signal grp_LADDER3PT_1_fu_573_R_Z_we0 : STD_LOGIC;
    signal grp_LADDER3PT_1_fu_573_R_Z_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_LADDER3PT_1_fu_573_R_Z_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_LADDER3PT_1_fu_573_R_Z_ce1 : STD_LOGIC;
    signal grp_LADDER3PT_1_fu_573_R_Z_we1 : STD_LOGIC;
    signal grp_LADDER3PT_1_fu_573_R_Z_d1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_LADDER3PT_1_fu_573_A_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_LADDER3PT_1_fu_573_A_ce0 : STD_LOGIC;
    signal grp_fpsub503_1_fu_591_ap_start : STD_LOGIC;
    signal grp_fpsub503_1_fu_591_ap_done : STD_LOGIC;
    signal grp_fpsub503_1_fu_591_ap_idle : STD_LOGIC;
    signal grp_fpsub503_1_fu_591_ap_ready : STD_LOGIC;
    signal grp_fpsub503_1_fu_591_R_X_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fpsub503_1_fu_591_R_X_ce0 : STD_LOGIC;
    signal grp_fpsub503_1_fu_591_R_Z_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fpsub503_1_fu_591_R_Z_ce0 : STD_LOGIC;
    signal grp_fpsub503_1_fu_591_coeff_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fpsub503_1_fu_591_coeff_ce0 : STD_LOGIC;
    signal grp_fpsub503_1_fu_591_coeff_we0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fpsub503_1_fu_591_coeff_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1_fu_600_ap_start : STD_LOGIC;
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1_fu_600_ap_done : STD_LOGIC;
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1_fu_600_ap_idle : STD_LOGIC;
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1_fu_600_ap_ready : STD_LOGIC;
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1_fu_600_pts_X_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1_fu_600_pts_X_ce0 : STD_LOGIC;
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1_fu_600_pts_X_we0 : STD_LOGIC;
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1_fu_600_pts_X_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1_fu_600_R_X_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1_fu_600_R_X_ce0 : STD_LOGIC;
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1233_fu_607_ap_start : STD_LOGIC;
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1233_fu_607_ap_done : STD_LOGIC;
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1233_fu_607_ap_idle : STD_LOGIC;
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1233_fu_607_ap_ready : STD_LOGIC;
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1233_fu_607_pts_Z_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1233_fu_607_pts_Z_ce0 : STD_LOGIC;
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1233_fu_607_pts_Z_we0 : STD_LOGIC;
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1233_fu_607_pts_Z_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1233_fu_607_R_Z_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1233_fu_607_R_Z_ce0 : STD_LOGIC;
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1232_fu_614_ap_start : STD_LOGIC;
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1232_fu_614_ap_done : STD_LOGIC;
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1232_fu_614_ap_idle : STD_LOGIC;
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1232_fu_614_ap_ready : STD_LOGIC;
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1232_fu_614_R_X_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1232_fu_614_R_X_ce0 : STD_LOGIC;
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1232_fu_614_pts_X_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1232_fu_614_pts_X_ce0 : STD_LOGIC;
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1232_fu_614_pts_X_we0 : STD_LOGIC;
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1232_fu_614_pts_X_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1234_fu_621_ap_start : STD_LOGIC;
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1234_fu_621_ap_done : STD_LOGIC;
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1234_fu_621_ap_idle : STD_LOGIC;
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1234_fu_621_ap_ready : STD_LOGIC;
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1234_fu_621_R_Z_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1234_fu_621_R_Z_ce0 : STD_LOGIC;
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1234_fu_621_pts_Z_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1234_fu_621_pts_Z_ce0 : STD_LOGIC;
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1234_fu_621_pts_Z_we0 : STD_LOGIC;
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1234_fu_621_pts_Z_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fpsub503_3_fu_628_ap_start : STD_LOGIC;
    signal grp_fpsub503_3_fu_628_ap_done : STD_LOGIC;
    signal grp_fpsub503_3_fu_628_ap_idle : STD_LOGIC;
    signal grp_fpsub503_3_fu_628_ap_ready : STD_LOGIC;
    signal grp_fpsub503_3_fu_628_R_X_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fpsub503_3_fu_628_R_X_ce0 : STD_LOGIC;
    signal grp_fpsub503_3_fu_628_R_Z_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fpsub503_3_fu_628_R_Z_ce0 : STD_LOGIC;
    signal grp_fpsub503_3_fu_628_c_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fpsub503_3_fu_628_c_ce0 : STD_LOGIC;
    signal grp_fpsub503_3_fu_628_c_we0 : STD_LOGIC;
    signal grp_fpsub503_3_fu_628_c_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fpsub503_3_fu_628_c_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fpsub503_3_fu_628_c_ce1 : STD_LOGIC;
    signal grp_fpsub503_4_fu_637_ap_start : STD_LOGIC;
    signal grp_fpsub503_4_fu_637_ap_done : STD_LOGIC;
    signal grp_fpsub503_4_fu_637_ap_idle : STD_LOGIC;
    signal grp_fpsub503_4_fu_637_ap_ready : STD_LOGIC;
    signal grp_fpsub503_4_fu_637_R_X_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fpsub503_4_fu_637_R_X_ce0 : STD_LOGIC;
    signal grp_fpsub503_4_fu_637_R_Z_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fpsub503_4_fu_637_R_Z_ce0 : STD_LOGIC;
    signal grp_fpsub503_4_fu_637_c_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fpsub503_4_fu_637_c_ce0 : STD_LOGIC;
    signal grp_fpsub503_4_fu_637_c_we0 : STD_LOGIC;
    signal grp_fpsub503_4_fu_637_c_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fpsub503_4_fu_637_c_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fpsub503_4_fu_637_c_ce1 : STD_LOGIC;
    signal grp_fpadd503_5_fu_646_ap_start : STD_LOGIC;
    signal grp_fpadd503_5_fu_646_ap_done : STD_LOGIC;
    signal grp_fpadd503_5_fu_646_ap_idle : STD_LOGIC;
    signal grp_fpadd503_5_fu_646_ap_ready : STD_LOGIC;
    signal grp_fpadd503_5_fu_646_R_X_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fpadd503_5_fu_646_R_X_ce0 : STD_LOGIC;
    signal grp_fpadd503_5_fu_646_R_Z_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fpadd503_5_fu_646_R_Z_ce0 : STD_LOGIC;
    signal grp_fpadd503_5_fu_646_c_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fpadd503_5_fu_646_c_ce0 : STD_LOGIC;
    signal grp_fpadd503_5_fu_646_c_we0 : STD_LOGIC;
    signal grp_fpadd503_5_fu_646_c_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fpadd503_5_fu_646_c_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fpadd503_5_fu_646_c_ce1 : STD_LOGIC;
    signal grp_fpadd503_6_fu_655_ap_start : STD_LOGIC;
    signal grp_fpadd503_6_fu_655_ap_done : STD_LOGIC;
    signal grp_fpadd503_6_fu_655_ap_idle : STD_LOGIC;
    signal grp_fpadd503_6_fu_655_ap_ready : STD_LOGIC;
    signal grp_fpadd503_6_fu_655_R_X_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fpadd503_6_fu_655_R_X_ce0 : STD_LOGIC;
    signal grp_fpadd503_6_fu_655_R_Z_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fpadd503_6_fu_655_R_Z_ce0 : STD_LOGIC;
    signal grp_fpadd503_6_fu_655_c_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fpadd503_6_fu_655_c_ce0 : STD_LOGIC;
    signal grp_fpadd503_6_fu_655_c_we0 : STD_LOGIC;
    signal grp_fpadd503_6_fu_655_c_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fpadd503_6_fu_655_c_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fpadd503_6_fu_655_c_ce1 : STD_LOGIC;
    signal grp_fp2mul503_mont_88_91_1_fu_664_ap_start : STD_LOGIC;
    signal grp_fp2mul503_mont_88_91_1_fu_664_ap_done : STD_LOGIC;
    signal grp_fp2mul503_mont_88_91_1_fu_664_ap_idle : STD_LOGIC;
    signal grp_fp2mul503_mont_88_91_1_fu_664_ap_ready : STD_LOGIC;
    signal grp_fp2mul503_mont_88_91_1_fu_664_a_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fp2mul503_mont_88_91_1_fu_664_a_0_ce0 : STD_LOGIC;
    signal grp_fp2mul503_mont_88_91_1_fu_664_a_0_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fp2mul503_mont_88_91_1_fu_664_a_0_ce1 : STD_LOGIC;
    signal grp_fp2mul503_mont_88_91_1_fu_664_a_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fp2mul503_mont_88_91_1_fu_664_a_1_ce0 : STD_LOGIC;
    signal grp_fp2mul503_mont_88_91_1_fu_664_a_1_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fp2mul503_mont_88_91_1_fu_664_a_1_ce1 : STD_LOGIC;
    signal grp_fp2mul503_mont_88_91_1_fu_664_b_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fp2mul503_mont_88_91_1_fu_664_b_ce0 : STD_LOGIC;
    signal grp_fp2mul503_mont_88_91_1_fu_664_b_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fp2mul503_mont_88_91_1_fu_664_b_ce1 : STD_LOGIC;
    signal grp_fp2mul503_mont_88_91_1_fu_664_R_Z_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fp2mul503_mont_88_91_1_fu_664_R_Z_ce0 : STD_LOGIC;
    signal grp_fp2mul503_mont_88_91_1_fu_664_R_Z_we0 : STD_LOGIC;
    signal grp_fp2mul503_mont_88_91_1_fu_664_R_Z_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fp2mul503_mont_2_fu_676_ap_start : STD_LOGIC;
    signal grp_fp2mul503_mont_2_fu_676_ap_done : STD_LOGIC;
    signal grp_fp2mul503_mont_2_fu_676_ap_idle : STD_LOGIC;
    signal grp_fp2mul503_mont_2_fu_676_ap_ready : STD_LOGIC;
    signal grp_fp2mul503_mont_2_fu_676_a_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fp2mul503_mont_2_fu_676_a_ce0 : STD_LOGIC;
    signal grp_fp2mul503_mont_2_fu_676_a_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fp2mul503_mont_2_fu_676_a_ce1 : STD_LOGIC;
    signal grp_fp2mul503_mont_2_fu_676_R_Z_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fp2mul503_mont_2_fu_676_R_Z_ce0 : STD_LOGIC;
    signal grp_fp2mul503_mont_2_fu_676_R_Z_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fp2mul503_mont_2_fu_676_R_Z_ce1 : STD_LOGIC;
    signal grp_fp2mul503_mont_2_fu_676_R_X_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fp2mul503_mont_2_fu_676_R_X_ce0 : STD_LOGIC;
    signal grp_fp2mul503_mont_2_fu_676_R_X_we0 : STD_LOGIC;
    signal grp_fp2mul503_mont_2_fu_676_R_X_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fp2mul503_mont_133_fu_687_ap_start : STD_LOGIC;
    signal grp_fp2mul503_mont_133_fu_687_ap_done : STD_LOGIC;
    signal grp_fp2mul503_mont_133_fu_687_ap_idle : STD_LOGIC;
    signal grp_fp2mul503_mont_133_fu_687_ap_ready : STD_LOGIC;
    signal grp_fp2mul503_mont_133_fu_687_a_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fp2mul503_mont_133_fu_687_a_ce0 : STD_LOGIC;
    signal grp_fp2mul503_mont_133_fu_687_a_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fp2mul503_mont_133_fu_687_a_ce1 : STD_LOGIC;
    signal grp_fp2mul503_mont_133_fu_687_b_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fp2mul503_mont_133_fu_687_b_ce0 : STD_LOGIC;
    signal grp_fp2mul503_mont_133_fu_687_b_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fp2mul503_mont_133_fu_687_b_ce1 : STD_LOGIC;
    signal grp_fp2mul503_mont_133_fu_687_c_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fp2mul503_mont_133_fu_687_c_ce0 : STD_LOGIC;
    signal grp_fp2mul503_mont_133_fu_687_c_we0 : STD_LOGIC;
    signal grp_fp2mul503_mont_133_fu_687_c_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fpadd503_7_fu_698_ap_start : STD_LOGIC;
    signal grp_fpadd503_7_fu_698_ap_done : STD_LOGIC;
    signal grp_fpadd503_7_fu_698_ap_idle : STD_LOGIC;
    signal grp_fpadd503_7_fu_698_ap_ready : STD_LOGIC;
    signal grp_fpadd503_7_fu_698_R_Z_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fpadd503_7_fu_698_R_Z_ce0 : STD_LOGIC;
    signal grp_fpadd503_7_fu_698_R_Z_we0 : STD_LOGIC;
    signal grp_fpadd503_7_fu_698_R_Z_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fpadd503_7_fu_698_R_Z_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fpadd503_7_fu_698_R_Z_ce1 : STD_LOGIC;
    signal grp_fpadd503_7_fu_698_b_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fpadd503_7_fu_698_b_ce0 : STD_LOGIC;
    signal grp_fpadd503_8_fu_706_ap_start : STD_LOGIC;
    signal grp_fpadd503_8_fu_706_ap_done : STD_LOGIC;
    signal grp_fpadd503_8_fu_706_ap_idle : STD_LOGIC;
    signal grp_fpadd503_8_fu_706_ap_ready : STD_LOGIC;
    signal grp_fpadd503_8_fu_706_R_Z_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fpadd503_8_fu_706_R_Z_ce0 : STD_LOGIC;
    signal grp_fpadd503_8_fu_706_R_Z_we0 : STD_LOGIC;
    signal grp_fpadd503_8_fu_706_R_Z_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fpadd503_8_fu_706_b_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fpadd503_8_fu_706_b_ce0 : STD_LOGIC;
    signal grp_fp2mul503_mont_3_fu_714_ap_start : STD_LOGIC;
    signal grp_fp2mul503_mont_3_fu_714_ap_done : STD_LOGIC;
    signal grp_fp2mul503_mont_3_fu_714_ap_idle : STD_LOGIC;
    signal grp_fp2mul503_mont_3_fu_714_ap_ready : STD_LOGIC;
    signal grp_fp2mul503_mont_3_fu_714_R_Z_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fp2mul503_mont_3_fu_714_R_Z_ce0 : STD_LOGIC;
    signal grp_fp2mul503_mont_3_fu_714_R_Z_we0 : STD_LOGIC;
    signal grp_fp2mul503_mont_3_fu_714_R_Z_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fp2mul503_mont_3_fu_714_R_Z_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fp2mul503_mont_3_fu_714_R_Z_ce1 : STD_LOGIC;
    signal grp_fp2mul503_mont_3_fu_714_b_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fp2mul503_mont_3_fu_714_b_ce0 : STD_LOGIC;
    signal grp_fp2mul503_mont_3_fu_714_b_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fp2mul503_mont_3_fu_714_b_ce1 : STD_LOGIC;
    signal grp_fpsub503_2_fu_724_ap_start : STD_LOGIC;
    signal grp_fpsub503_2_fu_724_ap_done : STD_LOGIC;
    signal grp_fpsub503_2_fu_724_ap_idle : STD_LOGIC;
    signal grp_fpsub503_2_fu_724_ap_ready : STD_LOGIC;
    signal grp_fpsub503_2_fu_724_R_X_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fpsub503_2_fu_724_R_X_ce0 : STD_LOGIC;
    signal grp_fpsub503_2_fu_724_R_Z_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fpsub503_2_fu_724_R_Z_ce0 : STD_LOGIC;
    signal grp_fpsub503_2_fu_724_coeff_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fpsub503_2_fu_724_coeff_ce0 : STD_LOGIC;
    signal grp_fpsub503_2_fu_724_coeff_we0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fpsub503_2_fu_724_coeff_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fpadd503_1_fu_733_ap_start : STD_LOGIC;
    signal grp_fpadd503_1_fu_733_ap_done : STD_LOGIC;
    signal grp_fpadd503_1_fu_733_ap_idle : STD_LOGIC;
    signal grp_fpadd503_1_fu_733_ap_ready : STD_LOGIC;
    signal grp_fpadd503_1_fu_733_R_X_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fpadd503_1_fu_733_R_X_ce0 : STD_LOGIC;
    signal grp_fpadd503_1_fu_733_R_Z_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fpadd503_1_fu_733_R_Z_ce0 : STD_LOGIC;
    signal grp_fpadd503_1_fu_733_coeff_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fpadd503_1_fu_733_coeff_ce0 : STD_LOGIC;
    signal grp_fpadd503_1_fu_733_coeff_we0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fpadd503_1_fu_733_coeff_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fpadd503_2_fu_742_ap_start : STD_LOGIC;
    signal grp_fpadd503_2_fu_742_ap_done : STD_LOGIC;
    signal grp_fpadd503_2_fu_742_ap_idle : STD_LOGIC;
    signal grp_fpadd503_2_fu_742_ap_ready : STD_LOGIC;
    signal grp_fpadd503_2_fu_742_R_X_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fpadd503_2_fu_742_R_X_ce0 : STD_LOGIC;
    signal grp_fpadd503_2_fu_742_R_Z_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fpadd503_2_fu_742_R_Z_ce0 : STD_LOGIC;
    signal grp_fpadd503_2_fu_742_coeff_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fpadd503_2_fu_742_coeff_ce0 : STD_LOGIC;
    signal grp_fpadd503_2_fu_742_coeff_we0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fpadd503_2_fu_742_coeff_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fp2sqr503_mont_1_fu_751_ap_start : STD_LOGIC;
    signal grp_fp2sqr503_mont_1_fu_751_ap_done : STD_LOGIC;
    signal grp_fp2sqr503_mont_1_fu_751_ap_idle : STD_LOGIC;
    signal grp_fp2sqr503_mont_1_fu_751_ap_ready : STD_LOGIC;
    signal grp_fp2sqr503_mont_1_fu_751_R_Z_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fp2sqr503_mont_1_fu_751_R_Z_ce0 : STD_LOGIC;
    signal grp_fp2sqr503_mont_1_fu_751_R_Z_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fp2sqr503_mont_1_fu_751_R_Z_ce1 : STD_LOGIC;
    signal grp_fp2sqr503_mont_1_fu_751_coeff_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fp2sqr503_mont_1_fu_751_coeff_ce0 : STD_LOGIC;
    signal grp_fp2sqr503_mont_1_fu_751_coeff_we0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fp2sqr503_mont_1_fu_751_coeff_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fp2sqr503_mont_3_fu_761_ap_start : STD_LOGIC;
    signal grp_fp2sqr503_mont_3_fu_761_ap_done : STD_LOGIC;
    signal grp_fp2sqr503_mont_3_fu_761_ap_idle : STD_LOGIC;
    signal grp_fp2sqr503_mont_3_fu_761_ap_ready : STD_LOGIC;
    signal grp_fp2sqr503_mont_3_fu_761_R_X_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fp2sqr503_mont_3_fu_761_R_X_ce0 : STD_LOGIC;
    signal grp_fp2sqr503_mont_3_fu_761_R_X_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fp2sqr503_mont_3_fu_761_R_X_ce1 : STD_LOGIC;
    signal grp_fp2sqr503_mont_3_fu_761_c_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fp2sqr503_mont_3_fu_761_c_ce0 : STD_LOGIC;
    signal grp_fp2sqr503_mont_3_fu_761_c_we0 : STD_LOGIC;
    signal grp_fp2sqr503_mont_3_fu_761_c_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fpadd503_3_fu_771_ap_start : STD_LOGIC;
    signal grp_fpadd503_3_fu_771_ap_done : STD_LOGIC;
    signal grp_fpadd503_3_fu_771_ap_idle : STD_LOGIC;
    signal grp_fpadd503_3_fu_771_ap_ready : STD_LOGIC;
    signal grp_fpadd503_3_fu_771_coeff_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fpadd503_3_fu_771_coeff_ce0 : STD_LOGIC;
    signal grp_fpadd503_3_fu_771_coeff_we0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fpadd503_3_fu_771_coeff_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fpadd503_3_fu_771_coeff_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fpadd503_3_fu_771_coeff_ce1 : STD_LOGIC;
    signal grp_fpadd503_4_fu_778_ap_start : STD_LOGIC;
    signal grp_fpadd503_4_fu_778_ap_done : STD_LOGIC;
    signal grp_fpadd503_4_fu_778_ap_idle : STD_LOGIC;
    signal grp_fpadd503_4_fu_778_ap_ready : STD_LOGIC;
    signal grp_fpadd503_4_fu_778_coeff_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fpadd503_4_fu_778_coeff_ce0 : STD_LOGIC;
    signal grp_fpadd503_4_fu_778_coeff_we0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fpadd503_4_fu_778_coeff_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fp2sqr503_mont_80_83_1_fu_785_ap_start : STD_LOGIC;
    signal grp_fp2sqr503_mont_80_83_1_fu_785_ap_done : STD_LOGIC;
    signal grp_fp2sqr503_mont_80_83_1_fu_785_ap_idle : STD_LOGIC;
    signal grp_fp2sqr503_mont_80_83_1_fu_785_ap_ready : STD_LOGIC;
    signal grp_fp2sqr503_mont_80_83_1_fu_785_coeff_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fp2sqr503_mont_80_83_1_fu_785_coeff_ce0 : STD_LOGIC;
    signal grp_fp2sqr503_mont_80_83_1_fu_785_coeff_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fp2sqr503_mont_80_83_1_fu_785_coeff_ce1 : STD_LOGIC;
    signal grp_fp2sqr503_mont_80_83_1_fu_785_c_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fp2sqr503_mont_80_83_1_fu_785_c_0_ce0 : STD_LOGIC;
    signal grp_fp2sqr503_mont_80_83_1_fu_785_c_0_we0 : STD_LOGIC;
    signal grp_fp2sqr503_mont_80_83_1_fu_785_c_0_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fp2sqr503_mont_80_83_1_fu_785_c_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fp2sqr503_mont_80_83_1_fu_785_c_1_ce0 : STD_LOGIC;
    signal grp_fp2sqr503_mont_80_83_1_fu_785_c_1_we0 : STD_LOGIC;
    signal grp_fp2sqr503_mont_80_83_1_fu_785_c_1_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_EphemeralSecretAgreement_A_1_Outline_VITIS_LOOP_261_3_fu_796_ap_start : STD_LOGIC;
    signal grp_EphemeralSecretAgreement_A_1_Outline_VITIS_LOOP_261_3_fu_796_ap_done : STD_LOGIC;
    signal grp_EphemeralSecretAgreement_A_1_Outline_VITIS_LOOP_261_3_fu_796_ap_idle : STD_LOGIC;
    signal grp_EphemeralSecretAgreement_A_1_Outline_VITIS_LOOP_261_3_fu_796_ap_ready : STD_LOGIC;
    signal grp_EphemeralSecretAgreement_A_1_Outline_VITIS_LOOP_261_3_fu_796_pts_X_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_EphemeralSecretAgreement_A_1_Outline_VITIS_LOOP_261_3_fu_796_pts_X_ce0 : STD_LOGIC;
    signal grp_EphemeralSecretAgreement_A_1_Outline_VITIS_LOOP_261_3_fu_796_pts_X_we0 : STD_LOGIC;
    signal grp_EphemeralSecretAgreement_A_1_Outline_VITIS_LOOP_261_3_fu_796_pts_X_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_EphemeralSecretAgreement_A_1_Outline_VITIS_LOOP_261_3_fu_796_pts_X_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_EphemeralSecretAgreement_A_1_Outline_VITIS_LOOP_261_3_fu_796_pts_X_ce1 : STD_LOGIC;
    signal grp_EphemeralSecretAgreement_A_1_Outline_VITIS_LOOP_261_3_fu_796_pts_Z_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_EphemeralSecretAgreement_A_1_Outline_VITIS_LOOP_261_3_fu_796_pts_Z_ce0 : STD_LOGIC;
    signal grp_EphemeralSecretAgreement_A_1_Outline_VITIS_LOOP_261_3_fu_796_pts_Z_we0 : STD_LOGIC;
    signal grp_EphemeralSecretAgreement_A_1_Outline_VITIS_LOOP_261_3_fu_796_pts_Z_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_EphemeralSecretAgreement_A_1_Outline_VITIS_LOOP_261_3_fu_796_pts_Z_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_EphemeralSecretAgreement_A_1_Outline_VITIS_LOOP_261_3_fu_796_pts_Z_ce1 : STD_LOGIC;
    signal grp_EphemeralSecretAgreement_A_1_Outline_VITIS_LOOP_261_3_fu_796_coeff_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_EphemeralSecretAgreement_A_1_Outline_VITIS_LOOP_261_3_fu_796_coeff_ce0 : STD_LOGIC;
    signal grp_EphemeralSecretAgreement_A_1_Outline_VITIS_LOOP_261_3_fu_796_coeff_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_EphemeralSecretAgreement_A_1_Outline_VITIS_LOOP_261_3_fu_796_coeff_ce1 : STD_LOGIC;
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1235_fu_810_ap_start : STD_LOGIC;
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1235_fu_810_ap_done : STD_LOGIC;
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1235_fu_810_ap_idle : STD_LOGIC;
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1235_fu_810_ap_ready : STD_LOGIC;
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1235_fu_810_pts_X_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1235_fu_810_pts_X_ce0 : STD_LOGIC;
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1235_fu_810_R_X_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1235_fu_810_R_X_ce0 : STD_LOGIC;
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1235_fu_810_R_X_we0 : STD_LOGIC;
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1235_fu_810_R_X_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1237_fu_817_ap_start : STD_LOGIC;
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1237_fu_817_ap_done : STD_LOGIC;
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1237_fu_817_ap_idle : STD_LOGIC;
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1237_fu_817_ap_ready : STD_LOGIC;
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1237_fu_817_pts_Z_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1237_fu_817_pts_Z_ce0 : STD_LOGIC;
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1237_fu_817_R_Z_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1237_fu_817_R_Z_ce0 : STD_LOGIC;
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1237_fu_817_R_Z_we0 : STD_LOGIC;
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1237_fu_817_R_Z_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1236_fu_824_ap_start : STD_LOGIC;
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1236_fu_824_ap_done : STD_LOGIC;
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1236_fu_824_ap_idle : STD_LOGIC;
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1236_fu_824_ap_ready : STD_LOGIC;
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1236_fu_824_pts_X_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1236_fu_824_pts_X_ce0 : STD_LOGIC;
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1236_fu_824_R_X_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1236_fu_824_R_X_ce0 : STD_LOGIC;
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1236_fu_824_R_X_we0 : STD_LOGIC;
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1236_fu_824_R_X_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1238_fu_831_ap_start : STD_LOGIC;
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1238_fu_831_ap_done : STD_LOGIC;
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1238_fu_831_ap_idle : STD_LOGIC;
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1238_fu_831_ap_ready : STD_LOGIC;
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1238_fu_831_pts_Z_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1238_fu_831_pts_Z_ce0 : STD_LOGIC;
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1238_fu_831_R_Z_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1238_fu_831_R_Z_ce0 : STD_LOGIC;
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1238_fu_831_R_Z_we0 : STD_LOGIC;
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1238_fu_831_R_Z_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fp2div2_503_fu_838_ap_start : STD_LOGIC;
    signal grp_fp2div2_503_fu_838_ap_done : STD_LOGIC;
    signal grp_fp2div2_503_fu_838_ap_idle : STD_LOGIC;
    signal grp_fp2div2_503_fu_838_ap_ready : STD_LOGIC;
    signal grp_fp2div2_503_fu_838_c_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fp2div2_503_fu_838_c_0_ce0 : STD_LOGIC;
    signal grp_fp2div2_503_fu_838_c_0_we0 : STD_LOGIC;
    signal grp_fp2div2_503_fu_838_c_0_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fp2div2_503_fu_838_c_0_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fp2div2_503_fu_838_c_0_ce1 : STD_LOGIC;
    signal grp_fp2div2_503_fu_838_c_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fp2div2_503_fu_838_c_1_ce0 : STD_LOGIC;
    signal grp_fp2div2_503_fu_838_c_1_we0 : STD_LOGIC;
    signal grp_fp2div2_503_fu_838_c_1_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fp2div2_503_fu_838_c_1_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fp2div2_503_fu_838_c_1_ce1 : STD_LOGIC;
    signal grp_fpsub503_84_85_fu_846_ap_start : STD_LOGIC;
    signal grp_fpsub503_84_85_fu_846_ap_done : STD_LOGIC;
    signal grp_fpsub503_84_85_fu_846_ap_idle : STD_LOGIC;
    signal grp_fpsub503_84_85_fu_846_ap_ready : STD_LOGIC;
    signal grp_fpsub503_84_85_fu_846_c_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fpsub503_84_85_fu_846_c_ce0 : STD_LOGIC;
    signal grp_fpsub503_84_85_fu_846_c_we0 : STD_LOGIC;
    signal grp_fpsub503_84_85_fu_846_c_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fpsub503_84_85_fu_846_c_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fpsub503_84_85_fu_846_c_ce1 : STD_LOGIC;
    signal grp_fpsub503_84_85_fu_846_c_offset : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fpsub503_84_85_fu_846_b_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fpsub503_84_85_fu_846_b_0_ce0 : STD_LOGIC;
    signal grp_fpsub503_84_85_fu_846_b_0_offset : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fpsub503_84_85_fu_846_b_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fpsub503_84_85_fu_846_b_1_ce0 : STD_LOGIC;
    signal grp_fpsub503_84_85_fu_846_b_1_offset : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fp2sqr503_mont_136_fu_864_ap_start : STD_LOGIC;
    signal grp_fp2sqr503_mont_136_fu_864_ap_done : STD_LOGIC;
    signal grp_fp2sqr503_mont_136_fu_864_ap_idle : STD_LOGIC;
    signal grp_fp2sqr503_mont_136_fu_864_ap_ready : STD_LOGIC;
    signal grp_fp2sqr503_mont_136_fu_864_a_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fp2sqr503_mont_136_fu_864_a_ce0 : STD_LOGIC;
    signal grp_fp2sqr503_mont_136_fu_864_a_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fp2sqr503_mont_136_fu_864_a_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fp2sqr503_mont_136_fu_864_a_ce1 : STD_LOGIC;
    signal grp_fp2sqr503_mont_136_fu_864_a_q1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fp2sqr503_mont_136_fu_864_c_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fp2sqr503_mont_136_fu_864_c_ce0 : STD_LOGIC;
    signal grp_fp2sqr503_mont_136_fu_864_c_we0 : STD_LOGIC;
    signal grp_fp2sqr503_mont_136_fu_864_c_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fp2sqr503_mont_136_fu_864_c_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fp2sqr503_mont_86_87_fu_874_ap_start : STD_LOGIC;
    signal grp_fp2sqr503_mont_86_87_fu_874_ap_done : STD_LOGIC;
    signal grp_fp2sqr503_mont_86_87_fu_874_ap_idle : STD_LOGIC;
    signal grp_fp2sqr503_mont_86_87_fu_874_ap_ready : STD_LOGIC;
    signal grp_fp2sqr503_mont_86_87_fu_874_a_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fp2sqr503_mont_86_87_fu_874_a_0_ce0 : STD_LOGIC;
    signal grp_fp2sqr503_mont_86_87_fu_874_a_0_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fp2sqr503_mont_86_87_fu_874_a_0_ce1 : STD_LOGIC;
    signal grp_fp2sqr503_mont_86_87_fu_874_a_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fp2sqr503_mont_86_87_fu_874_a_1_ce0 : STD_LOGIC;
    signal grp_fp2sqr503_mont_86_87_fu_874_a_1_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fp2sqr503_mont_86_87_fu_874_a_1_ce1 : STD_LOGIC;
    signal grp_fp2sqr503_mont_86_87_fu_874_c_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fp2sqr503_mont_86_87_fu_874_c_ce0 : STD_LOGIC;
    signal grp_fp2sqr503_mont_86_87_fu_874_c_we0 : STD_LOGIC;
    signal grp_fp2sqr503_mont_86_87_fu_874_c_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fp2sqr503_mont_86_87_fu_874_grp_fu_1254_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fp2sqr503_mont_86_87_fu_874_grp_fu_1254_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fp2sqr503_mont_86_87_fu_874_grp_fu_1254_p_ce : STD_LOGIC;
    signal grp_fp2sqr503_mont_86_87_fu_874_grp_fu_1258_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fp2sqr503_mont_86_87_fu_874_grp_fu_1258_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fp2sqr503_mont_86_87_fu_874_grp_fu_1258_p_ce : STD_LOGIC;
    signal grp_fp2sqr503_mont_86_87_fu_874_grp_fu_1262_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fp2sqr503_mont_86_87_fu_874_grp_fu_1262_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fp2sqr503_mont_86_87_fu_874_grp_fu_1262_p_ce : STD_LOGIC;
    signal grp_fp2sqr503_mont_86_87_fu_874_grp_fu_1266_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fp2sqr503_mont_86_87_fu_874_grp_fu_1266_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fp2sqr503_mont_86_87_fu_874_grp_fu_1266_p_ce : STD_LOGIC;
    signal grp_fpadd503_149_3_fu_885_ap_start : STD_LOGIC;
    signal grp_fpadd503_149_3_fu_885_ap_done : STD_LOGIC;
    signal grp_fpadd503_149_3_fu_885_ap_idle : STD_LOGIC;
    signal grp_fpadd503_149_3_fu_885_ap_ready : STD_LOGIC;
    signal grp_fpadd503_149_3_fu_885_b_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fpadd503_149_3_fu_885_b_ce0 : STD_LOGIC;
    signal grp_fpadd503_149_3_fu_885_b_offset : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fpadd503_149_3_fu_885_c_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fpadd503_149_3_fu_885_c_ce0 : STD_LOGIC;
    signal grp_fpadd503_149_3_fu_885_c_we0 : STD_LOGIC;
    signal grp_fpadd503_149_3_fu_885_c_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fpadd503_149_3_fu_885_c_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fpadd503_149_3_fu_885_c_ce1 : STD_LOGIC;
    signal grp_fpadd503_149_3_fu_885_c_offset : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fpsub503_144_276_fu_899_ap_start : STD_LOGIC;
    signal grp_fpsub503_144_276_fu_899_ap_done : STD_LOGIC;
    signal grp_fpsub503_144_276_fu_899_ap_idle : STD_LOGIC;
    signal grp_fpsub503_144_276_fu_899_ap_ready : STD_LOGIC;
    signal grp_fpsub503_144_276_fu_899_a_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fpsub503_144_276_fu_899_a_ce0 : STD_LOGIC;
    signal grp_fpsub503_144_276_fu_899_a_offset : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fpsub503_144_276_fu_899_c_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fpsub503_144_276_fu_899_c_ce0 : STD_LOGIC;
    signal grp_fpsub503_144_276_fu_899_c_we0 : STD_LOGIC;
    signal grp_fpsub503_144_276_fu_899_c_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fpsub503_144_276_fu_899_c_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fpsub503_144_276_fu_899_c_ce1 : STD_LOGIC;
    signal grp_fpsub503_144_276_fu_899_c_offset : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fpsub503_145_fu_913_ap_start : STD_LOGIC;
    signal grp_fpsub503_145_fu_913_ap_done : STD_LOGIC;
    signal grp_fpsub503_145_fu_913_ap_idle : STD_LOGIC;
    signal grp_fpsub503_145_fu_913_ap_ready : STD_LOGIC;
    signal grp_fpsub503_145_fu_913_a_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fpsub503_145_fu_913_a_ce0 : STD_LOGIC;
    signal grp_fpsub503_145_fu_913_a_offset : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fpsub503_145_fu_913_b_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fpsub503_145_fu_913_b_ce0 : STD_LOGIC;
    signal grp_fpsub503_145_fu_913_b_offset : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fpsub503_145_fu_913_c_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fpsub503_145_fu_913_c_ce0 : STD_LOGIC;
    signal grp_fpsub503_145_fu_913_c_we0 : STD_LOGIC;
    signal grp_fpsub503_145_fu_913_c_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fpsub503_145_fu_913_c_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fpsub503_145_fu_913_c_ce1 : STD_LOGIC;
    signal grp_fpsub503_145_fu_913_c_offset : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_from_mont_1_fu_931_ap_start : STD_LOGIC;
    signal grp_from_mont_1_fu_931_ap_done : STD_LOGIC;
    signal grp_from_mont_1_fu_931_ap_idle : STD_LOGIC;
    signal grp_from_mont_1_fu_931_ap_ready : STD_LOGIC;
    signal grp_from_mont_1_fu_931_ma_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_from_mont_1_fu_931_ma_ce0 : STD_LOGIC;
    signal grp_from_mont_1_fu_931_t_i_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_from_mont_1_fu_931_t_i_ce0 : STD_LOGIC;
    signal grp_from_mont_1_fu_931_t_i_we0 : STD_LOGIC;
    signal grp_from_mont_1_fu_931_t_i_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_from_mont_1_fu_931_t_i_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_from_mont_1_fu_931_t_i_ce1 : STD_LOGIC;
    signal grp_from_mont_3_fu_943_ap_start : STD_LOGIC;
    signal grp_from_mont_3_fu_943_ap_done : STD_LOGIC;
    signal grp_from_mont_3_fu_943_ap_idle : STD_LOGIC;
    signal grp_from_mont_3_fu_943_ap_ready : STD_LOGIC;
    signal grp_from_mont_3_fu_943_ma_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_from_mont_3_fu_943_ma_ce0 : STD_LOGIC;
    signal grp_from_mont_3_fu_943_t_i_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_from_mont_3_fu_943_t_i_ce0 : STD_LOGIC;
    signal grp_from_mont_3_fu_943_t_i_we0 : STD_LOGIC;
    signal grp_from_mont_3_fu_943_t_i_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_40_1_fu_955_ap_start : STD_LOGIC;
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_40_1_fu_955_ap_done : STD_LOGIC;
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_40_1_fu_955_ap_idle : STD_LOGIC;
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_40_1_fu_955_ap_ready : STD_LOGIC;
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_40_1_fu_955_t_i_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_40_1_fu_955_t_i_ce0 : STD_LOGIC;
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_40_1_fu_955_t_i_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_40_1_fu_955_t_i_ce1 : STD_LOGIC;
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_40_1_fu_955_SharedSecretA_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_40_1_fu_955_SharedSecretA_ce0 : STD_LOGIC;
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_40_1_fu_955_SharedSecretA_we0 : STD_LOGIC;
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_40_1_fu_955_SharedSecretA_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_40_1_fu_955_SharedSecretA_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_40_1_fu_955_SharedSecretA_ce1 : STD_LOGIC;
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_40_1_fu_955_SharedSecretA_we1 : STD_LOGIC;
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_40_1_fu_955_SharedSecretA_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal index_1_reg_334 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln248_fu_1007_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln35_fu_1078_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_reg_345 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_block_state47_on_subcall_done : BOOLEAN;
    signal ap_CS_fsm_state71 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state71 : signal is "none";
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_1_fu_356_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_2_fu_362_ap_start_reg : STD_LOGIC := '0';
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_3_fu_370_ap_start_reg : STD_LOGIC := '0';
    signal grp_fp2_decode_1_fu_376_ap_start_reg : STD_LOGIC := '0';
    signal grp_fp2_decode_2_fu_390_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal grp_fpadd503_76_77_fu_405_ap_start_reg : STD_LOGIC := '0';
    signal grp_fpadd503_9_fu_415_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal grp_fpadd503_10_fu_423_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal grp_fp2mul503_mont_4_fu_431_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal grp_fp2mul503_mont_5_fu_441_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal grp_fpadd503_149_1_fu_452_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal grp_fp2mul503_mont_78_1_fu_466_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal grp_fpsub503_144_2_fu_476_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal ap_CS_fsm_state33 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state33 : signal is "none";
    signal ap_CS_fsm_state35 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state35 : signal is "none";
    signal ap_CS_fsm_state60 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state60 : signal is "none";
    signal ap_CS_fsm_state62 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state62 : signal is "none";
    signal ap_CS_fsm_state130 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state130 : signal is "none";
    signal ap_CS_fsm_state132 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state132 : signal is "none";
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal ap_CS_fsm_state34 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state34 : signal is "none";
    signal ap_CS_fsm_state36 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state36 : signal is "none";
    signal ap_CS_fsm_state61 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state61 : signal is "none";
    signal ap_CS_fsm_state63 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state63 : signal is "none";
    signal ap_CS_fsm_state131 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state131 : signal is "none";
    signal ap_CS_fsm_state133 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state133 : signal is "none";
    signal grp_fpadd503_149_2_fu_491_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal ap_CS_fsm_state25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal ap_CS_fsm_state27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state27 : signal is "none";
    signal ap_CS_fsm_state81 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state81 : signal is "none";
    signal ap_CS_fsm_state83 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state83 : signal is "none";
    signal ap_CS_fsm_state106 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state106 : signal is "none";
    signal ap_CS_fsm_state108 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state108 : signal is "none";
    signal ap_CS_fsm_state138 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state138 : signal is "none";
    signal ap_CS_fsm_state140 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state140 : signal is "none";
    signal ap_CS_fsm_state142 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state142 : signal is "none";
    signal ap_CS_fsm_state144 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state144 : signal is "none";
    signal ap_CS_fsm_state150 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state150 : signal is "none";
    signal ap_CS_fsm_state152 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state152 : signal is "none";
    signal ap_CS_fsm_state154 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state154 : signal is "none";
    signal ap_CS_fsm_state156 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state156 : signal is "none";
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal ap_CS_fsm_state26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state26 : signal is "none";
    signal ap_CS_fsm_state28 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state28 : signal is "none";
    signal ap_CS_fsm_state82 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state82 : signal is "none";
    signal ap_CS_fsm_state84 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state84 : signal is "none";
    signal ap_CS_fsm_state107 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state107 : signal is "none";
    signal ap_CS_fsm_state109 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state109 : signal is "none";
    signal ap_CS_fsm_state139 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state139 : signal is "none";
    signal ap_CS_fsm_state141 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state141 : signal is "none";
    signal ap_CS_fsm_state143 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state143 : signal is "none";
    signal ap_CS_fsm_state145 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state145 : signal is "none";
    signal ap_CS_fsm_state151 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state151 : signal is "none";
    signal ap_CS_fsm_state153 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state153 : signal is "none";
    signal ap_CS_fsm_state155 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state155 : signal is "none";
    signal ap_CS_fsm_state157 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state157 : signal is "none";
    signal grp_fpadd503_11_fu_501_ap_start_reg : STD_LOGIC := '0';
    signal grp_fp2sqr503_mont_136_2_fu_515_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state52 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state52 : signal is "none";
    signal ap_CS_fsm_state56 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state56 : signal is "none";
    signal ap_CS_fsm_state85 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state85 : signal is "none";
    signal ap_CS_fsm_state110 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state110 : signal is "none";
    signal ap_CS_fsm_state53 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state53 : signal is "none";
    signal ap_CS_fsm_state57 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state57 : signal is "none";
    signal ap_CS_fsm_state86 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state86 : signal is "none";
    signal ap_CS_fsm_state111 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state111 : signal is "none";
    signal grp_fp2inv503_mont_fu_524_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state29 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state29 : signal is "none";
    signal ap_CS_fsm_state30 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state30 : signal is "none";
    signal grp_fp2mul503_mont_133_2_fu_533_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state31 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state31 : signal is "none";
    signal ap_CS_fsm_state148 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state148 : signal is "none";
    signal ap_CS_fsm_state158 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state158 : signal is "none";
    signal ap_CS_fsm_state32 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state32 : signal is "none";
    signal ap_CS_fsm_state149 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state149 : signal is "none";
    signal ap_CS_fsm_state159 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state159 : signal is "none";
    signal grp_fpadd503_78_79_fu_543_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state37 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state37 : signal is "none";
    signal ap_CS_fsm_state39 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state39 : signal is "none";
    signal ap_CS_fsm_state38 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state38 : signal is "none";
    signal ap_CS_fsm_state40 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state40 : signal is "none";
    signal grp_fpadd503_58_59_fu_565_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state41 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state41 : signal is "none";
    signal ap_CS_fsm_state42 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state42 : signal is "none";
    signal grp_LADDER3PT_1_fu_573_ap_start_reg : STD_LOGIC := '0';
    signal grp_fpsub503_1_fu_591_ap_start_reg : STD_LOGIC := '0';
    signal icmp_ln250_fu_1030_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state97 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state97 : signal is "none";
    signal ap_CS_fsm_state72 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state72 : signal is "none";
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1_fu_600_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state45 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state45 : signal is "none";
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1233_fu_607_ap_start_reg : STD_LOGIC := '0';
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1232_fu_614_ap_start_reg : STD_LOGIC := '0';
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1234_fu_621_ap_start_reg : STD_LOGIC := '0';
    signal grp_fpsub503_3_fu_628_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state49 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state49 : signal is "none";
    signal grp_fpsub503_4_fu_637_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state50 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state50 : signal is "none";
    signal ap_CS_fsm_state51 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state51 : signal is "none";
    signal grp_fpadd503_5_fu_646_ap_start_reg : STD_LOGIC := '0';
    signal grp_fpadd503_6_fu_655_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state54 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state54 : signal is "none";
    signal ap_CS_fsm_state55 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state55 : signal is "none";
    signal grp_fp2mul503_mont_88_91_1_fu_664_ap_start_reg : STD_LOGIC := '0';
    signal grp_fp2mul503_mont_2_fu_676_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state58 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state58 : signal is "none";
    signal ap_CS_fsm_state59 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state59 : signal is "none";
    signal grp_fp2mul503_mont_133_fu_687_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state64 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state64 : signal is "none";
    signal ap_CS_fsm_state65 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state65 : signal is "none";
    signal grp_fpadd503_7_fu_698_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state66 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state66 : signal is "none";
    signal ap_CS_fsm_state67 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state67 : signal is "none";
    signal grp_fpadd503_8_fu_706_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state68 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state68 : signal is "none";
    signal ap_CS_fsm_state69 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state69 : signal is "none";
    signal grp_fp2mul503_mont_3_fu_714_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state70 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state70 : signal is "none";
    signal grp_fpsub503_2_fu_724_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state73 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state73 : signal is "none";
    signal ap_CS_fsm_state98 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state98 : signal is "none";
    signal ap_CS_fsm_state74 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state74 : signal is "none";
    signal ap_CS_fsm_state99 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state99 : signal is "none";
    signal grp_fpadd503_1_fu_733_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state75 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state75 : signal is "none";
    signal ap_CS_fsm_state100 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state100 : signal is "none";
    signal ap_CS_fsm_state76 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state76 : signal is "none";
    signal ap_CS_fsm_state101 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state101 : signal is "none";
    signal grp_fpadd503_2_fu_742_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state77 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state77 : signal is "none";
    signal ap_CS_fsm_state102 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state102 : signal is "none";
    signal ap_CS_fsm_state78 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state78 : signal is "none";
    signal ap_CS_fsm_state103 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state103 : signal is "none";
    signal grp_fp2sqr503_mont_1_fu_751_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state79 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state79 : signal is "none";
    signal ap_CS_fsm_state104 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state104 : signal is "none";
    signal ap_CS_fsm_state80 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state80 : signal is "none";
    signal ap_CS_fsm_state105 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state105 : signal is "none";
    signal grp_fp2sqr503_mont_3_fu_761_ap_start_reg : STD_LOGIC := '0';
    signal grp_fpadd503_3_fu_771_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state87 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state87 : signal is "none";
    signal ap_CS_fsm_state112 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state112 : signal is "none";
    signal ap_CS_fsm_state88 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state88 : signal is "none";
    signal ap_CS_fsm_state113 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state113 : signal is "none";
    signal grp_fpadd503_4_fu_778_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state89 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state89 : signal is "none";
    signal ap_CS_fsm_state114 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state114 : signal is "none";
    signal ap_CS_fsm_state90 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state90 : signal is "none";
    signal ap_CS_fsm_state115 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state115 : signal is "none";
    signal grp_fp2sqr503_mont_80_83_1_fu_785_ap_start_reg : STD_LOGIC := '0';
    signal grp_EphemeralSecretAgreement_A_1_Outline_VITIS_LOOP_261_3_fu_796_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state92 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state92 : signal is "none";
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1235_fu_810_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state93 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state93 : signal is "none";
    signal ap_CS_fsm_state94 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state94 : signal is "none";
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1237_fu_817_ap_start_reg : STD_LOGIC := '0';
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1236_fu_824_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state95 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state95 : signal is "none";
    signal ap_CS_fsm_state96 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state96 : signal is "none";
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1238_fu_831_ap_start_reg : STD_LOGIC := '0';
    signal grp_fp2div2_503_fu_838_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state118 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state118 : signal is "none";
    signal ap_CS_fsm_state119 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state119 : signal is "none";
    signal grp_fpsub503_84_85_fu_846_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state116 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state116 : signal is "none";
    signal ap_CS_fsm_state117 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state117 : signal is "none";
    signal grp_fp2sqr503_mont_136_fu_864_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state146 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state146 : signal is "none";
    signal ap_CS_fsm_state147 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state147 : signal is "none";
    signal grp_fp2sqr503_mont_86_87_fu_874_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state120 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state120 : signal is "none";
    signal ap_CS_fsm_state121 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state121 : signal is "none";
    signal grp_fpadd503_149_3_fu_885_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state122 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state122 : signal is "none";
    signal ap_CS_fsm_state124 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state124 : signal is "none";
    signal ap_CS_fsm_state123 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state123 : signal is "none";
    signal ap_CS_fsm_state125 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state125 : signal is "none";
    signal grp_fpsub503_144_276_fu_899_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state126 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state126 : signal is "none";
    signal ap_CS_fsm_state128 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state128 : signal is "none";
    signal ap_CS_fsm_state127 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state127 : signal is "none";
    signal ap_CS_fsm_state129 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state129 : signal is "none";
    signal grp_fpsub503_145_fu_913_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state134 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state134 : signal is "none";
    signal ap_CS_fsm_state136 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state136 : signal is "none";
    signal ap_CS_fsm_state135 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state135 : signal is "none";
    signal ap_CS_fsm_state137 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state137 : signal is "none";
    signal grp_from_mont_1_fu_931_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state160 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state160 : signal is "none";
    signal ap_CS_fsm_state161 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state161 : signal is "none";
    signal grp_from_mont_3_fu_943_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state162 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state162 : signal is "none";
    signal ap_CS_fsm_state163 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state163 : signal is "none";
    signal grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_40_1_fu_955_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state164 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state164 : signal is "none";
    signal ap_CS_fsm_state165 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state165 : signal is "none";
    signal npts_2_fu_1102_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal row_fu_204 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    signal row_3_fu_1041_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal index_fu_208 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    signal trunc_ln248_fu_1118_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal npts_fu_212 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ii_fu_216 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal pts_index_we0_local : STD_LOGIC;
    signal pts_index_ce0_local : STD_LOGIC;
    signal pts_index_address0_local : STD_LOGIC_VECTOR (2 downto 0);
    signal strat_Alice_1_ce0_local : STD_LOGIC;
    signal sub_fu_1020_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_1254_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1254_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1254_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1254_ce : STD_LOGIC;
    signal grp_fu_1258_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1258_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1258_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1258_ce : STD_LOGIC;
    signal grp_fu_1262_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1262_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1262_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1262_ce : STD_LOGIC;
    signal grp_fu_1266_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1266_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1266_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1266_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (164 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_block_state2_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_block_state4_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_block_state20_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_block_state22_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_block_state24_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ST_fsm_state27_blk : STD_LOGIC;
    signal ap_ST_fsm_state28_blk : STD_LOGIC;
    signal ap_ST_fsm_state29_blk : STD_LOGIC;
    signal ap_ST_fsm_state30_blk : STD_LOGIC;
    signal ap_ST_fsm_state31_blk : STD_LOGIC;
    signal ap_ST_fsm_state32_blk : STD_LOGIC;
    signal ap_ST_fsm_state33_blk : STD_LOGIC;
    signal ap_ST_fsm_state34_blk : STD_LOGIC;
    signal ap_ST_fsm_state35_blk : STD_LOGIC;
    signal ap_ST_fsm_state36_blk : STD_LOGIC;
    signal ap_ST_fsm_state37_blk : STD_LOGIC;
    signal ap_ST_fsm_state38_blk : STD_LOGIC;
    signal ap_ST_fsm_state39_blk : STD_LOGIC;
    signal ap_ST_fsm_state40_blk : STD_LOGIC;
    signal ap_ST_fsm_state41_blk : STD_LOGIC;
    signal ap_block_state42_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state42_blk : STD_LOGIC;
    signal ap_ST_fsm_state43_blk : STD_LOGIC;
    signal ap_ST_fsm_state44_blk : STD_LOGIC;
    signal ap_block_state45_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state45_blk : STD_LOGIC;
    signal ap_ST_fsm_state46_blk : STD_LOGIC;
    signal ap_ST_fsm_state47_blk : STD_LOGIC;
    signal ap_ST_fsm_state48_blk : STD_LOGIC;
    signal ap_ST_fsm_state49_blk : STD_LOGIC;
    signal ap_ST_fsm_state50_blk : STD_LOGIC;
    signal ap_ST_fsm_state51_blk : STD_LOGIC;
    signal ap_ST_fsm_state52_blk : STD_LOGIC;
    signal ap_block_state53_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state53_blk : STD_LOGIC;
    signal ap_ST_fsm_state54_blk : STD_LOGIC;
    signal ap_ST_fsm_state55_blk : STD_LOGIC;
    signal ap_ST_fsm_state56_blk : STD_LOGIC;
    signal ap_block_state57_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state57_blk : STD_LOGIC;
    signal ap_ST_fsm_state58_blk : STD_LOGIC;
    signal ap_ST_fsm_state59_blk : STD_LOGIC;
    signal ap_ST_fsm_state60_blk : STD_LOGIC;
    signal ap_ST_fsm_state61_blk : STD_LOGIC;
    signal ap_ST_fsm_state62_blk : STD_LOGIC;
    signal ap_ST_fsm_state63_blk : STD_LOGIC;
    signal ap_ST_fsm_state64_blk : STD_LOGIC;
    signal ap_ST_fsm_state65_blk : STD_LOGIC;
    signal ap_ST_fsm_state66_blk : STD_LOGIC;
    signal ap_ST_fsm_state67_blk : STD_LOGIC;
    signal ap_ST_fsm_state68_blk : STD_LOGIC;
    signal ap_ST_fsm_state69_blk : STD_LOGIC;
    signal ap_ST_fsm_state70_blk : STD_LOGIC;
    signal ap_ST_fsm_state71_blk : STD_LOGIC;
    signal ap_ST_fsm_state72_blk : STD_LOGIC;
    signal ap_ST_fsm_state73_blk : STD_LOGIC;
    signal ap_ST_fsm_state74_blk : STD_LOGIC;
    signal ap_ST_fsm_state75_blk : STD_LOGIC;
    signal ap_ST_fsm_state76_blk : STD_LOGIC;
    signal ap_ST_fsm_state77_blk : STD_LOGIC;
    signal ap_ST_fsm_state78_blk : STD_LOGIC;
    signal ap_ST_fsm_state79_blk : STD_LOGIC;
    signal ap_block_state80_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state80_blk : STD_LOGIC;
    signal ap_ST_fsm_state81_blk : STD_LOGIC;
    signal ap_block_state82_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state82_blk : STD_LOGIC;
    signal ap_ST_fsm_state83_blk : STD_LOGIC;
    signal ap_block_state84_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state84_blk : STD_LOGIC;
    signal ap_ST_fsm_state85_blk : STD_LOGIC;
    signal ap_block_state86_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state86_blk : STD_LOGIC;
    signal ap_ST_fsm_state87_blk : STD_LOGIC;
    signal ap_ST_fsm_state88_blk : STD_LOGIC;
    signal ap_ST_fsm_state89_blk : STD_LOGIC;
    signal ap_ST_fsm_state90_blk : STD_LOGIC;
    signal ap_ST_fsm_state91_blk : STD_LOGIC;
    signal ap_ST_fsm_state92_blk : STD_LOGIC;
    signal ap_ST_fsm_state93_blk : STD_LOGIC;
    signal ap_block_state94_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state94_blk : STD_LOGIC;
    signal ap_ST_fsm_state95_blk : STD_LOGIC;
    signal ap_block_state96_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state96_blk : STD_LOGIC;
    signal ap_ST_fsm_state97_blk : STD_LOGIC;
    signal ap_ST_fsm_state98_blk : STD_LOGIC;
    signal ap_ST_fsm_state99_blk : STD_LOGIC;
    signal ap_ST_fsm_state100_blk : STD_LOGIC;
    signal ap_ST_fsm_state101_blk : STD_LOGIC;
    signal ap_ST_fsm_state102_blk : STD_LOGIC;
    signal ap_ST_fsm_state103_blk : STD_LOGIC;
    signal ap_ST_fsm_state104_blk : STD_LOGIC;
    signal ap_block_state105_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state105_blk : STD_LOGIC;
    signal ap_ST_fsm_state106_blk : STD_LOGIC;
    signal ap_block_state107_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state107_blk : STD_LOGIC;
    signal ap_ST_fsm_state108_blk : STD_LOGIC;
    signal ap_block_state109_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state109_blk : STD_LOGIC;
    signal ap_ST_fsm_state110_blk : STD_LOGIC;
    signal ap_block_state111_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state111_blk : STD_LOGIC;
    signal ap_ST_fsm_state112_blk : STD_LOGIC;
    signal ap_block_state113_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state113_blk : STD_LOGIC;
    signal ap_ST_fsm_state114_blk : STD_LOGIC;
    signal ap_block_state115_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state115_blk : STD_LOGIC;
    signal ap_ST_fsm_state116_blk : STD_LOGIC;
    signal ap_ST_fsm_state117_blk : STD_LOGIC;
    signal ap_ST_fsm_state118_blk : STD_LOGIC;
    signal ap_block_state119_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state119_blk : STD_LOGIC;
    signal ap_ST_fsm_state120_blk : STD_LOGIC;
    signal ap_ST_fsm_state121_blk : STD_LOGIC;
    signal ap_ST_fsm_state122_blk : STD_LOGIC;
    signal ap_ST_fsm_state123_blk : STD_LOGIC;
    signal ap_ST_fsm_state124_blk : STD_LOGIC;
    signal ap_ST_fsm_state125_blk : STD_LOGIC;
    signal ap_ST_fsm_state126_blk : STD_LOGIC;
    signal ap_ST_fsm_state127_blk : STD_LOGIC;
    signal ap_ST_fsm_state128_blk : STD_LOGIC;
    signal ap_ST_fsm_state129_blk : STD_LOGIC;
    signal ap_ST_fsm_state130_blk : STD_LOGIC;
    signal ap_ST_fsm_state131_blk : STD_LOGIC;
    signal ap_ST_fsm_state132_blk : STD_LOGIC;
    signal ap_ST_fsm_state133_blk : STD_LOGIC;
    signal ap_ST_fsm_state134_blk : STD_LOGIC;
    signal ap_ST_fsm_state135_blk : STD_LOGIC;
    signal ap_ST_fsm_state136_blk : STD_LOGIC;
    signal ap_ST_fsm_state137_blk : STD_LOGIC;
    signal ap_ST_fsm_state138_blk : STD_LOGIC;
    signal ap_block_state139_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state139_blk : STD_LOGIC;
    signal ap_ST_fsm_state140_blk : STD_LOGIC;
    signal ap_block_state141_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state141_blk : STD_LOGIC;
    signal ap_ST_fsm_state142_blk : STD_LOGIC;
    signal ap_block_state143_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state143_blk : STD_LOGIC;
    signal ap_ST_fsm_state144_blk : STD_LOGIC;
    signal ap_ST_fsm_state145_blk : STD_LOGIC;
    signal ap_ST_fsm_state146_blk : STD_LOGIC;
    signal ap_ST_fsm_state147_blk : STD_LOGIC;
    signal ap_ST_fsm_state148_blk : STD_LOGIC;
    signal ap_ST_fsm_state149_blk : STD_LOGIC;
    signal ap_ST_fsm_state150_blk : STD_LOGIC;
    signal ap_ST_fsm_state151_blk : STD_LOGIC;
    signal ap_ST_fsm_state152_blk : STD_LOGIC;
    signal ap_ST_fsm_state153_blk : STD_LOGIC;
    signal ap_ST_fsm_state154_blk : STD_LOGIC;
    signal ap_ST_fsm_state155_blk : STD_LOGIC;
    signal ap_ST_fsm_state156_blk : STD_LOGIC;
    signal ap_ST_fsm_state157_blk : STD_LOGIC;
    signal ap_ST_fsm_state158_blk : STD_LOGIC;
    signal ap_ST_fsm_state159_blk : STD_LOGIC;
    signal ap_ST_fsm_state160_blk : STD_LOGIC;
    signal ap_ST_fsm_state161_blk : STD_LOGIC;
    signal ap_ST_fsm_state162_blk : STD_LOGIC;
    signal ap_ST_fsm_state163_blk : STD_LOGIC;
    signal ap_ST_fsm_state164_blk : STD_LOGIC;
    signal ap_ST_fsm_state165_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component sikep503_kem_enc_hw_EphemeralSecretAgreement_A_1_Pipeline_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        A24plus_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A24plus_ce0 : OUT STD_LOGIC;
        A24plus_we0 : OUT STD_LOGIC;
        A24plus_d0 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sikep503_kem_enc_hw_EphemeralSecretAgreement_A_1_Pipeline_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        C24_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        C24_ce0 : OUT STD_LOGIC;
        C24_we0 : OUT STD_LOGIC;
        C24_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        C24_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        C24_1_ce0 : OUT STD_LOGIC;
        C24_1_we0 : OUT STD_LOGIC;
        C24_1_d0 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sikep503_kem_enc_hw_EphemeralSecretAgreement_A_1_Pipeline_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        A_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_1_ce0 : OUT STD_LOGIC;
        A_1_we0 : OUT STD_LOGIC;
        A_1_d0 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sikep503_kem_enc_hw_fp2_decode_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem2_0_AWVALID : OUT STD_LOGIC;
        m_axi_gmem2_0_AWREADY : IN STD_LOGIC;
        m_axi_gmem2_0_AWADDR : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem2_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem2_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_WVALID : OUT STD_LOGIC;
        m_axi_gmem2_0_WREADY : IN STD_LOGIC;
        m_axi_gmem2_0_WDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        m_axi_gmem2_0_WSTRB : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_WLAST : OUT STD_LOGIC;
        m_axi_gmem2_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_ARVALID : OUT STD_LOGIC;
        m_axi_gmem2_0_ARREADY : IN STD_LOGIC;
        m_axi_gmem2_0_ARADDR : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem2_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem2_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_RVALID : IN STD_LOGIC;
        m_axi_gmem2_0_RREADY : OUT STD_LOGIC;
        m_axi_gmem2_0_RDATA : IN STD_LOGIC_VECTOR (7 downto 0);
        m_axi_gmem2_0_RLAST : IN STD_LOGIC;
        m_axi_gmem2_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_RFIFONUM : IN STD_LOGIC_VECTOR (10 downto 0);
        m_axi_gmem2_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_0_BVALID : IN STD_LOGIC;
        m_axi_gmem2_0_BREADY : OUT STD_LOGIC;
        m_axi_gmem2_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        enc : IN STD_LOGIC_VECTOR (31 downto 0);
        PKB_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        PKB_ce0 : OUT STD_LOGIC;
        PKB_we0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        PKB_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        PKB_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        Montgomery_R2_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        Montgomery_R2_1_ce0 : OUT STD_LOGIC;
        Montgomery_R2_1_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1254_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1254_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1254_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1254_p_ce : OUT STD_LOGIC;
        grp_fu_1258_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1258_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1258_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1258_p_ce : OUT STD_LOGIC;
        grp_fu_1262_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1262_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1262_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1262_p_ce : OUT STD_LOGIC;
        grp_fu_1266_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1266_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1266_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1266_p_ce : OUT STD_LOGIC );
    end component;


    component sikep503_kem_enc_hw_fp2_decode_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem2_0_AWVALID : OUT STD_LOGIC;
        m_axi_gmem2_0_AWREADY : IN STD_LOGIC;
        m_axi_gmem2_0_AWADDR : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem2_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem2_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_WVALID : OUT STD_LOGIC;
        m_axi_gmem2_0_WREADY : IN STD_LOGIC;
        m_axi_gmem2_0_WDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        m_axi_gmem2_0_WSTRB : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_WLAST : OUT STD_LOGIC;
        m_axi_gmem2_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_ARVALID : OUT STD_LOGIC;
        m_axi_gmem2_0_ARREADY : IN STD_LOGIC;
        m_axi_gmem2_0_ARADDR : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem2_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem2_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_RVALID : IN STD_LOGIC;
        m_axi_gmem2_0_RREADY : OUT STD_LOGIC;
        m_axi_gmem2_0_RDATA : IN STD_LOGIC_VECTOR (7 downto 0);
        m_axi_gmem2_0_RLAST : IN STD_LOGIC;
        m_axi_gmem2_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_RFIFONUM : IN STD_LOGIC_VECTOR (10 downto 0);
        m_axi_gmem2_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_0_BVALID : IN STD_LOGIC;
        m_axi_gmem2_0_BREADY : OUT STD_LOGIC;
        m_axi_gmem2_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        enc : IN STD_LOGIC_VECTOR (31 downto 0);
        PKB_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        PKB_ce0 : OUT STD_LOGIC;
        PKB_we0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        PKB_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        PKB_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        x : IN STD_LOGIC_VECTOR (8 downto 0);
        Montgomery_R2_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        Montgomery_R2_1_ce0 : OUT STD_LOGIC;
        Montgomery_R2_1_q0 : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sikep503_kem_enc_hw_fpadd503_76_77 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        c_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        c_0_ce0 : OUT STD_LOGIC;
        c_0_we0 : OUT STD_LOGIC;
        c_0_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        c_0_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        c_0_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        c_0_ce1 : OUT STD_LOGIC;
        c_0_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        c_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        c_1_ce0 : OUT STD_LOGIC;
        c_1_we0 : OUT STD_LOGIC;
        c_1_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        c_1_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        c_1_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        c_1_ce1 : OUT STD_LOGIC;
        c_1_q1 : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sikep503_kem_enc_hw_fpadd503_9 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        PKB_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        PKB_ce0 : OUT STD_LOGIC;
        PKB_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        PKB_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        PKB_ce1 : OUT STD_LOGIC;
        PKB_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        c_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        c_ce0 : OUT STD_LOGIC;
        c_we0 : OUT STD_LOGIC;
        c_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        c_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        c_ce1 : OUT STD_LOGIC;
        c_q1 : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sikep503_kem_enc_hw_fpadd503_10 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        PKB_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        PKB_ce0 : OUT STD_LOGIC;
        PKB_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        PKB_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        PKB_ce1 : OUT STD_LOGIC;
        PKB_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        c_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        c_ce0 : OUT STD_LOGIC;
        c_we0 : OUT STD_LOGIC;
        c_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        c_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        c_ce1 : OUT STD_LOGIC;
        c_q1 : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sikep503_kem_enc_hw_fp2mul503_mont_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        PKB_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        PKB_ce0 : OUT STD_LOGIC;
        PKB_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        PKB_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        PKB_ce1 : OUT STD_LOGIC;
        PKB_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        c_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        c_ce0 : OUT STD_LOGIC;
        c_we0 : OUT STD_LOGIC;
        c_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        c_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1254_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1254_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1254_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1254_p_ce : OUT STD_LOGIC;
        grp_fu_1258_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1258_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1258_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1258_p_ce : OUT STD_LOGIC;
        grp_fu_1262_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1262_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1262_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1262_p_ce : OUT STD_LOGIC;
        grp_fu_1266_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1266_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1266_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1266_p_ce : OUT STD_LOGIC );
    end component;


    component sikep503_kem_enc_hw_fp2mul503_mont_5 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        PKB_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        PKB_ce0 : OUT STD_LOGIC;
        PKB_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        PKB_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        PKB_ce1 : OUT STD_LOGIC;
        PKB_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        b_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        b_ce0 : OUT STD_LOGIC;
        b_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        b_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        b_ce1 : OUT STD_LOGIC;
        b_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        c_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        c_ce0 : OUT STD_LOGIC;
        c_we0 : OUT STD_LOGIC;
        c_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        c_q0 : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sikep503_kem_enc_hw_fpadd503_149_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        a_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        a_ce0 : OUT STD_LOGIC;
        a_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        a_offset : IN STD_LOGIC_VECTOR (0 downto 0);
        c_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        c_ce0 : OUT STD_LOGIC;
        c_we0 : OUT STD_LOGIC;
        c_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        c_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        c_ce1 : OUT STD_LOGIC;
        c_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        c_offset : IN STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component sikep503_kem_enc_hw_fp2mul503_mont_78_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        c_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        c_ce0 : OUT STD_LOGIC;
        c_we0 : OUT STD_LOGIC;
        c_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        c_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        c_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        c_ce1 : OUT STD_LOGIC;
        c_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        coeff_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        coeff_ce0 : OUT STD_LOGIC;
        coeff_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        coeff_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        coeff_ce1 : OUT STD_LOGIC;
        coeff_q1 : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sikep503_kem_enc_hw_fpsub503_144_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        c_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        c_ce0 : OUT STD_LOGIC;
        c_we0 : OUT STD_LOGIC;
        c_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        c_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        c_ce1 : OUT STD_LOGIC;
        c_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        c_offset : IN STD_LOGIC_VECTOR (0 downto 0);
        b_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        b_ce0 : OUT STD_LOGIC;
        b_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        b_offset : IN STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component sikep503_kem_enc_hw_fpadd503_149_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        c_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        c_ce0 : OUT STD_LOGIC;
        c_we0 : OUT STD_LOGIC;
        c_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        c_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        c_ce1 : OUT STD_LOGIC;
        c_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        c_offset : IN STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component sikep503_kem_enc_hw_fpadd503_11 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        c_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        c_ce0 : OUT STD_LOGIC;
        c_we0 : OUT STD_LOGIC;
        c_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        c_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        c_ce1 : OUT STD_LOGIC;
        c_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        c_offset : IN STD_LOGIC_VECTOR (0 downto 0);
        PKB_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        PKB_ce0 : OUT STD_LOGIC;
        PKB_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        b_offset : IN STD_LOGIC_VECTOR (8 downto 0) );
    end component;


    component sikep503_kem_enc_hw_fp2sqr503_mont_136_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        c_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        c_ce0 : OUT STD_LOGIC;
        c_we0 : OUT STD_LOGIC;
        c_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        c_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        c_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        c_ce1 : OUT STD_LOGIC;
        c_q1 : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sikep503_kem_enc_hw_fp2inv503_mont IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        a_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        a_ce0 : OUT STD_LOGIC;
        a_we0 : OUT STD_LOGIC;
        a_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        a_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        a_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        a_ce1 : OUT STD_LOGIC;
        a_q1 : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sikep503_kem_enc_hw_fp2mul503_mont_133_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        c_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        c_ce0 : OUT STD_LOGIC;
        c_we0 : OUT STD_LOGIC;
        c_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        c_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        c_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        c_ce1 : OUT STD_LOGIC;
        c_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        b_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        b_ce0 : OUT STD_LOGIC;
        b_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        b_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        b_ce1 : OUT STD_LOGIC;
        b_q1 : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sikep503_kem_enc_hw_fpadd503_78_79 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        a_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        a_ce0 : OUT STD_LOGIC;
        a_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        a_offset : IN STD_LOGIC_VECTOR (0 downto 0);
        b_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        b_0_ce0 : OUT STD_LOGIC;
        b_0_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        b_0_offset : IN STD_LOGIC_VECTOR (0 downto 0);
        b_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        b_1_ce0 : OUT STD_LOGIC;
        b_1_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        b_1_offset : IN STD_LOGIC_VECTOR (0 downto 0);
        c_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        c_ce0 : OUT STD_LOGIC;
        c_we0 : OUT STD_LOGIC;
        c_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        c_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        c_ce1 : OUT STD_LOGIC;
        c_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        c_offset : IN STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component sikep503_kem_enc_hw_fpadd503_58_59 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        c_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        c_0_ce0 : OUT STD_LOGIC;
        c_0_we0 : OUT STD_LOGIC;
        c_0_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        c_0_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        c_0_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        c_0_ce1 : OUT STD_LOGIC;
        c_0_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        c_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        c_1_ce0 : OUT STD_LOGIC;
        c_1_we0 : OUT STD_LOGIC;
        c_1_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        c_1_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        c_1_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        c_1_ce1 : OUT STD_LOGIC;
        c_1_q1 : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sikep503_kem_enc_hw_LADDER3PT_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        PKB_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        PKB_ce0 : OUT STD_LOGIC;
        PKB_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        ephemeralsk_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        ephemeralsk_ce0 : OUT STD_LOGIC;
        ephemeralsk_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ephemeralsk_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        ephemeralsk_ce1 : OUT STD_LOGIC;
        ephemeralsk_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
        R_X_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        R_X_ce0 : OUT STD_LOGIC;
        R_X_we0 : OUT STD_LOGIC;
        R_X_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        R_X_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        R_X_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        R_X_ce1 : OUT STD_LOGIC;
        R_X_we1 : OUT STD_LOGIC;
        R_X_d1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        R_X_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        R_Z_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        R_Z_ce0 : OUT STD_LOGIC;
        R_Z_we0 : OUT STD_LOGIC;
        R_Z_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        R_Z_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        R_Z_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        R_Z_ce1 : OUT STD_LOGIC;
        R_Z_we1 : OUT STD_LOGIC;
        R_Z_d1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        R_Z_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        A_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_ce0 : OUT STD_LOGIC;
        A_q0 : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sikep503_kem_enc_hw_fpsub503_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        R_X_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        R_X_ce0 : OUT STD_LOGIC;
        R_X_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        R_Z_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        R_Z_ce0 : OUT STD_LOGIC;
        R_Z_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        coeff_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        coeff_ce0 : OUT STD_LOGIC;
        coeff_we0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        coeff_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        coeff_q0 : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sikep503_kem_enc_hw_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        npts_1 : IN STD_LOGIC_VECTOR (2 downto 0);
        pts_X_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        pts_X_ce0 : OUT STD_LOGIC;
        pts_X_we0 : OUT STD_LOGIC;
        pts_X_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        R_X_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        R_X_ce0 : OUT STD_LOGIC;
        R_X_q0 : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sikep503_kem_enc_hw_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1233 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        npts_1 : IN STD_LOGIC_VECTOR (2 downto 0);
        pts_Z_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        pts_Z_ce0 : OUT STD_LOGIC;
        pts_Z_we0 : OUT STD_LOGIC;
        pts_Z_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        R_Z_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        R_Z_ce0 : OUT STD_LOGIC;
        R_Z_q0 : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sikep503_kem_enc_hw_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1232 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        R_X_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        R_X_ce0 : OUT STD_LOGIC;
        R_X_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        npts_1 : IN STD_LOGIC_VECTOR (2 downto 0);
        pts_X_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        pts_X_ce0 : OUT STD_LOGIC;
        pts_X_we0 : OUT STD_LOGIC;
        pts_X_d0 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sikep503_kem_enc_hw_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1234 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        R_Z_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        R_Z_ce0 : OUT STD_LOGIC;
        R_Z_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        npts_1 : IN STD_LOGIC_VECTOR (2 downto 0);
        pts_Z_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        pts_Z_ce0 : OUT STD_LOGIC;
        pts_Z_we0 : OUT STD_LOGIC;
        pts_Z_d0 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sikep503_kem_enc_hw_fpsub503_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        R_X_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        R_X_ce0 : OUT STD_LOGIC;
        R_X_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        R_Z_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        R_Z_ce0 : OUT STD_LOGIC;
        R_Z_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        c_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        c_ce0 : OUT STD_LOGIC;
        c_we0 : OUT STD_LOGIC;
        c_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        c_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        c_ce1 : OUT STD_LOGIC;
        c_q1 : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sikep503_kem_enc_hw_fpsub503_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        R_X_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        R_X_ce0 : OUT STD_LOGIC;
        R_X_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        R_Z_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        R_Z_ce0 : OUT STD_LOGIC;
        R_Z_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        c_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        c_ce0 : OUT STD_LOGIC;
        c_we0 : OUT STD_LOGIC;
        c_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        c_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        c_ce1 : OUT STD_LOGIC;
        c_q1 : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sikep503_kem_enc_hw_fpadd503_5 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        R_X_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        R_X_ce0 : OUT STD_LOGIC;
        R_X_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        R_Z_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        R_Z_ce0 : OUT STD_LOGIC;
        R_Z_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        c_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        c_ce0 : OUT STD_LOGIC;
        c_we0 : OUT STD_LOGIC;
        c_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        c_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        c_ce1 : OUT STD_LOGIC;
        c_q1 : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sikep503_kem_enc_hw_fpadd503_6 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        R_X_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        R_X_ce0 : OUT STD_LOGIC;
        R_X_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        R_Z_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        R_Z_ce0 : OUT STD_LOGIC;
        R_Z_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        c_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        c_ce0 : OUT STD_LOGIC;
        c_we0 : OUT STD_LOGIC;
        c_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        c_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        c_ce1 : OUT STD_LOGIC;
        c_q1 : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sikep503_kem_enc_hw_fp2mul503_mont_88_91_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        a_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        a_0_ce0 : OUT STD_LOGIC;
        a_0_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        a_0_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        a_0_ce1 : OUT STD_LOGIC;
        a_0_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        a_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        a_1_ce0 : OUT STD_LOGIC;
        a_1_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        a_1_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        a_1_ce1 : OUT STD_LOGIC;
        a_1_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        b_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        b_ce0 : OUT STD_LOGIC;
        b_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        b_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        b_ce1 : OUT STD_LOGIC;
        b_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        R_Z_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        R_Z_ce0 : OUT STD_LOGIC;
        R_Z_we0 : OUT STD_LOGIC;
        R_Z_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        R_Z_q0 : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sikep503_kem_enc_hw_fp2mul503_mont_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        a_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        a_ce0 : OUT STD_LOGIC;
        a_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        a_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        a_ce1 : OUT STD_LOGIC;
        a_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        R_Z_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        R_Z_ce0 : OUT STD_LOGIC;
        R_Z_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        R_Z_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        R_Z_ce1 : OUT STD_LOGIC;
        R_Z_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        R_X_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        R_X_ce0 : OUT STD_LOGIC;
        R_X_we0 : OUT STD_LOGIC;
        R_X_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        R_X_q0 : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sikep503_kem_enc_hw_fp2mul503_mont_133 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        a_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        a_ce0 : OUT STD_LOGIC;
        a_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        a_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        a_ce1 : OUT STD_LOGIC;
        a_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        b_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        b_ce0 : OUT STD_LOGIC;
        b_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        b_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        b_ce1 : OUT STD_LOGIC;
        b_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        c_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        c_ce0 : OUT STD_LOGIC;
        c_we0 : OUT STD_LOGIC;
        c_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        c_q0 : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sikep503_kem_enc_hw_fpadd503_7 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        R_Z_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        R_Z_ce0 : OUT STD_LOGIC;
        R_Z_we0 : OUT STD_LOGIC;
        R_Z_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        R_Z_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        R_Z_ce1 : OUT STD_LOGIC;
        R_Z_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        b_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        b_ce0 : OUT STD_LOGIC;
        b_q0 : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sikep503_kem_enc_hw_fpadd503_8 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        R_Z_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        R_Z_ce0 : OUT STD_LOGIC;
        R_Z_we0 : OUT STD_LOGIC;
        R_Z_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        R_Z_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        b_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        b_ce0 : OUT STD_LOGIC;
        b_q0 : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sikep503_kem_enc_hw_fp2mul503_mont_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        R_Z_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        R_Z_ce0 : OUT STD_LOGIC;
        R_Z_we0 : OUT STD_LOGIC;
        R_Z_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        R_Z_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        R_Z_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        R_Z_ce1 : OUT STD_LOGIC;
        R_Z_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        b_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        b_ce0 : OUT STD_LOGIC;
        b_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        b_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        b_ce1 : OUT STD_LOGIC;
        b_q1 : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sikep503_kem_enc_hw_fpsub503_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        R_X_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        R_X_ce0 : OUT STD_LOGIC;
        R_X_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        R_Z_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        R_Z_ce0 : OUT STD_LOGIC;
        R_Z_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        coeff_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        coeff_ce0 : OUT STD_LOGIC;
        coeff_we0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        coeff_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        coeff_q0 : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sikep503_kem_enc_hw_fpadd503_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        R_X_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        R_X_ce0 : OUT STD_LOGIC;
        R_X_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        R_Z_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        R_Z_ce0 : OUT STD_LOGIC;
        R_Z_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        coeff_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        coeff_ce0 : OUT STD_LOGIC;
        coeff_we0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        coeff_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        coeff_q0 : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sikep503_kem_enc_hw_fpadd503_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        R_X_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        R_X_ce0 : OUT STD_LOGIC;
        R_X_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        R_Z_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        R_Z_ce0 : OUT STD_LOGIC;
        R_Z_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        coeff_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        coeff_ce0 : OUT STD_LOGIC;
        coeff_we0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        coeff_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        coeff_q0 : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sikep503_kem_enc_hw_fp2sqr503_mont_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        R_Z_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        R_Z_ce0 : OUT STD_LOGIC;
        R_Z_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        R_Z_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        R_Z_ce1 : OUT STD_LOGIC;
        R_Z_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        coeff_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        coeff_ce0 : OUT STD_LOGIC;
        coeff_we0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        coeff_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        coeff_q0 : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sikep503_kem_enc_hw_fp2sqr503_mont_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        R_X_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        R_X_ce0 : OUT STD_LOGIC;
        R_X_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        R_X_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        R_X_ce1 : OUT STD_LOGIC;
        R_X_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        c_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        c_ce0 : OUT STD_LOGIC;
        c_we0 : OUT STD_LOGIC;
        c_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        c_q0 : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sikep503_kem_enc_hw_fpadd503_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        coeff_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        coeff_ce0 : OUT STD_LOGIC;
        coeff_we0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        coeff_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        coeff_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        coeff_ce1 : OUT STD_LOGIC;
        coeff_q1 : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sikep503_kem_enc_hw_fpadd503_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        coeff_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        coeff_ce0 : OUT STD_LOGIC;
        coeff_we0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        coeff_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        coeff_q0 : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sikep503_kem_enc_hw_fp2sqr503_mont_80_83_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        coeff_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        coeff_ce0 : OUT STD_LOGIC;
        coeff_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        coeff_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        coeff_ce1 : OUT STD_LOGIC;
        coeff_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        c_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        c_0_ce0 : OUT STD_LOGIC;
        c_0_we0 : OUT STD_LOGIC;
        c_0_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        c_0_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        c_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        c_1_ce0 : OUT STD_LOGIC;
        c_1_we0 : OUT STD_LOGIC;
        c_1_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        c_1_q0 : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sikep503_kem_enc_hw_EphemeralSecretAgreement_A_1_Outline_VITIS_LOOP_261_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        npts_1 : IN STD_LOGIC_VECTOR (31 downto 0);
        pts_X_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        pts_X_ce0 : OUT STD_LOGIC;
        pts_X_we0 : OUT STD_LOGIC;
        pts_X_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        pts_X_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        pts_X_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        pts_X_ce1 : OUT STD_LOGIC;
        pts_X_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        pts_Z_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        pts_Z_ce0 : OUT STD_LOGIC;
        pts_Z_we0 : OUT STD_LOGIC;
        pts_Z_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        pts_Z_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        pts_Z_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        pts_Z_ce1 : OUT STD_LOGIC;
        pts_Z_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        coeff_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        coeff_ce0 : OUT STD_LOGIC;
        coeff_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        coeff_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        coeff_ce1 : OUT STD_LOGIC;
        coeff_q1 : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sikep503_kem_enc_hw_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1235 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        empty : IN STD_LOGIC_VECTOR (2 downto 0);
        pts_X_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        pts_X_ce0 : OUT STD_LOGIC;
        pts_X_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        R_X_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        R_X_ce0 : OUT STD_LOGIC;
        R_X_we0 : OUT STD_LOGIC;
        R_X_d0 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sikep503_kem_enc_hw_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1237 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        empty : IN STD_LOGIC_VECTOR (2 downto 0);
        pts_Z_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        pts_Z_ce0 : OUT STD_LOGIC;
        pts_Z_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        R_Z_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        R_Z_ce0 : OUT STD_LOGIC;
        R_Z_we0 : OUT STD_LOGIC;
        R_Z_d0 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sikep503_kem_enc_hw_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1236 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        empty : IN STD_LOGIC_VECTOR (2 downto 0);
        pts_X_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        pts_X_ce0 : OUT STD_LOGIC;
        pts_X_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        R_X_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        R_X_ce0 : OUT STD_LOGIC;
        R_X_we0 : OUT STD_LOGIC;
        R_X_d0 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sikep503_kem_enc_hw_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1238 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        empty : IN STD_LOGIC_VECTOR (2 downto 0);
        pts_Z_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        pts_Z_ce0 : OUT STD_LOGIC;
        pts_Z_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        R_Z_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        R_Z_ce0 : OUT STD_LOGIC;
        R_Z_we0 : OUT STD_LOGIC;
        R_Z_d0 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sikep503_kem_enc_hw_fp2div2_503 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        c_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        c_0_ce0 : OUT STD_LOGIC;
        c_0_we0 : OUT STD_LOGIC;
        c_0_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        c_0_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        c_0_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        c_0_ce1 : OUT STD_LOGIC;
        c_0_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        c_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        c_1_ce0 : OUT STD_LOGIC;
        c_1_we0 : OUT STD_LOGIC;
        c_1_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        c_1_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        c_1_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        c_1_ce1 : OUT STD_LOGIC;
        c_1_q1 : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sikep503_kem_enc_hw_fpsub503_84_85 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        c_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        c_ce0 : OUT STD_LOGIC;
        c_we0 : OUT STD_LOGIC;
        c_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        c_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        c_ce1 : OUT STD_LOGIC;
        c_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        c_offset : IN STD_LOGIC_VECTOR (0 downto 0);
        b_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        b_0_ce0 : OUT STD_LOGIC;
        b_0_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        b_0_offset : IN STD_LOGIC_VECTOR (0 downto 0);
        b_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        b_1_ce0 : OUT STD_LOGIC;
        b_1_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        b_1_offset : IN STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component sikep503_kem_enc_hw_fp2sqr503_mont_136 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        a_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        a_ce0 : OUT STD_LOGIC;
        a_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        a_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        a_ce1 : OUT STD_LOGIC;
        a_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        c_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        c_ce0 : OUT STD_LOGIC;
        c_we0 : OUT STD_LOGIC;
        c_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        c_q0 : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sikep503_kem_enc_hw_fp2sqr503_mont_86_87 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        a_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        a_0_ce0 : OUT STD_LOGIC;
        a_0_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        a_0_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        a_0_ce1 : OUT STD_LOGIC;
        a_0_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        a_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        a_1_ce0 : OUT STD_LOGIC;
        a_1_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        a_1_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        a_1_ce1 : OUT STD_LOGIC;
        a_1_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        c_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        c_ce0 : OUT STD_LOGIC;
        c_we0 : OUT STD_LOGIC;
        c_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        c_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1254_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1254_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1254_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1254_p_ce : OUT STD_LOGIC;
        grp_fu_1258_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1258_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1258_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1258_p_ce : OUT STD_LOGIC;
        grp_fu_1262_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1262_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1262_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1262_p_ce : OUT STD_LOGIC;
        grp_fu_1266_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1266_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1266_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1266_p_ce : OUT STD_LOGIC );
    end component;


    component sikep503_kem_enc_hw_fpadd503_149_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        b_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        b_ce0 : OUT STD_LOGIC;
        b_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        b_offset : IN STD_LOGIC_VECTOR (0 downto 0);
        c_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        c_ce0 : OUT STD_LOGIC;
        c_we0 : OUT STD_LOGIC;
        c_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        c_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        c_ce1 : OUT STD_LOGIC;
        c_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        c_offset : IN STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component sikep503_kem_enc_hw_fpsub503_144_276 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        a_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        a_ce0 : OUT STD_LOGIC;
        a_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        a_offset : IN STD_LOGIC_VECTOR (0 downto 0);
        c_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        c_ce0 : OUT STD_LOGIC;
        c_we0 : OUT STD_LOGIC;
        c_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        c_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        c_ce1 : OUT STD_LOGIC;
        c_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        c_offset : IN STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component sikep503_kem_enc_hw_fpsub503_145 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        a_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        a_ce0 : OUT STD_LOGIC;
        a_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        a_offset : IN STD_LOGIC_VECTOR (0 downto 0);
        b_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        b_ce0 : OUT STD_LOGIC;
        b_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        b_offset : IN STD_LOGIC_VECTOR (0 downto 0);
        c_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        c_ce0 : OUT STD_LOGIC;
        c_we0 : OUT STD_LOGIC;
        c_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        c_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        c_ce1 : OUT STD_LOGIC;
        c_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        c_offset : IN STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component sikep503_kem_enc_hw_from_mont_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ma_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        ma_ce0 : OUT STD_LOGIC;
        ma_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        t_i_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        t_i_ce0 : OUT STD_LOGIC;
        t_i_we0 : OUT STD_LOGIC;
        t_i_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        t_i_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        t_i_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        t_i_ce1 : OUT STD_LOGIC;
        t_i_q1 : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sikep503_kem_enc_hw_from_mont_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ma_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        ma_ce0 : OUT STD_LOGIC;
        ma_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        t_i_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        t_i_ce0 : OUT STD_LOGIC;
        t_i_we0 : OUT STD_LOGIC;
        t_i_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        t_i_q0 : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sikep503_kem_enc_hw_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_40_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        t_i_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        t_i_ce0 : OUT STD_LOGIC;
        t_i_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        t_i_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        t_i_ce1 : OUT STD_LOGIC;
        t_i_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        SharedSecretA_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        SharedSecretA_ce0 : OUT STD_LOGIC;
        SharedSecretA_we0 : OUT STD_LOGIC;
        SharedSecretA_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        SharedSecretA_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        SharedSecretA_ce1 : OUT STD_LOGIC;
        SharedSecretA_we1 : OUT STD_LOGIC;
        SharedSecretA_d1 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component sikep503_kem_enc_hw_mul_32ns_32ns_64_2_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sikep503_kem_enc_hw_mp_mul_6_Pipeline_VITIS_LOOP_144_2_Montgomery_R2_1_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sikep503_kem_enc_hw_EphemeralSecretAgreement_A_1_one_1_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sikep503_kem_enc_hw_EphemeralSecretAgreement_A_1_t_i_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (63 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        address1 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sikep503_kem_enc_hw_LADDER3PT_74_75_1_R0_X_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (63 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        address1 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (63 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sikep503_kem_enc_hw_EphemeralSecretAgreement_A_1_coeff_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC_VECTOR (7 downto 0);
        d0 : IN STD_LOGIC_VECTOR (63 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        address1 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sikep503_kem_enc_hw_EphemeralSecretAgreement_A_1_pts_X_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (63 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        address1 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sikep503_kem_enc_hw_EphemeralSecretAgreement_A_1_C24_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (63 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        address1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sikep503_kem_enc_hw_EphemeralKeyGeneration_A_1_pts_index_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (7 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    Montgomery_R2_1_U : component sikep503_kem_enc_hw_mp_mul_6_Pipeline_VITIS_LOOP_144_2_Montgomery_R2_1_ROM_AUTO_1R
    generic map (
        DataWidth => 64,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Montgomery_R2_1_address0,
        ce0 => Montgomery_R2_1_ce0,
        q0 => Montgomery_R2_1_q0);

    one_1_U : component sikep503_kem_enc_hw_EphemeralSecretAgreement_A_1_one_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_fpsub503_144_2_fu_476_b_address0,
        ce0 => one_1_ce0,
        q0 => one_1_q0);

    t_i_U : component sikep503_kem_enc_hw_EphemeralSecretAgreement_A_1_t_i_RAM_AUTO_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => t_i_address0,
        ce0 => t_i_ce0,
        we0 => t_i_we0,
        d0 => t_i_d0,
        q0 => t_i_q0,
        address1 => t_i_address1,
        ce1 => t_i_ce1,
        q1 => t_i_q1);

    R_X_U : component sikep503_kem_enc_hw_LADDER3PT_74_75_1_R0_X_RAM_AUTO_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => R_X_address0,
        ce0 => R_X_ce0,
        we0 => R_X_we0,
        d0 => R_X_d0,
        q0 => R_X_q0,
        address1 => R_X_address1,
        ce1 => R_X_ce1,
        we1 => R_X_we1,
        d1 => grp_LADDER3PT_1_fu_573_R_X_d1,
        q1 => R_X_q1);

    R_Z_U : component sikep503_kem_enc_hw_LADDER3PT_74_75_1_R0_X_RAM_AUTO_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => R_Z_address0,
        ce0 => R_Z_ce0,
        we0 => R_Z_we0,
        d0 => R_Z_d0,
        q0 => R_Z_q0,
        address1 => R_Z_address1,
        ce1 => R_Z_ce1,
        we1 => R_Z_we1,
        d1 => grp_LADDER3PT_1_fu_573_R_Z_d1,
        q1 => R_Z_q1);

    coeff_U : component sikep503_kem_enc_hw_EphemeralSecretAgreement_A_1_coeff_RAM_AUTO_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 48,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => coeff_address0,
        ce0 => coeff_ce0,
        we0 => coeff_we0,
        d0 => coeff_d0,
        q0 => coeff_q0,
        address1 => coeff_address1,
        ce1 => coeff_ce1,
        q1 => coeff_q1);

    PKB_U : component sikep503_kem_enc_hw_EphemeralSecretAgreement_A_1_coeff_RAM_AUTO_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 48,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => PKB_address0,
        ce0 => PKB_ce0,
        we0 => PKB_we0,
        d0 => PKB_d0,
        q0 => PKB_q0,
        address1 => PKB_address1,
        ce1 => PKB_ce1,
        q1 => PKB_q1);

    t0_U : component sikep503_kem_enc_hw_EphemeralSecretAgreement_A_1_t_i_RAM_AUTO_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => t0_address0,
        ce0 => t0_ce0,
        we0 => t0_we0,
        d0 => t0_d0,
        q0 => t0_q0,
        address1 => t0_address1,
        ce1 => t0_ce1,
        q1 => t0_q1);

    t1_U : component sikep503_kem_enc_hw_EphemeralSecretAgreement_A_1_t_i_RAM_AUTO_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => t1_address0,
        ce0 => t1_ce0,
        we0 => t1_we0,
        d0 => t1_d0,
        q0 => t1_q0,
        address1 => t1_address1,
        ce1 => t1_ce1,
        q1 => t1_q1);

    t0_1_U : component sikep503_kem_enc_hw_EphemeralSecretAgreement_A_1_t_i_RAM_AUTO_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => t0_1_address0,
        ce0 => t0_1_ce0,
        we0 => t0_1_we0,
        d0 => t0_1_d0,
        q0 => t0_1_q0,
        address1 => t0_1_address1,
        ce1 => t0_1_ce1,
        q1 => t0_1_q1);

    t1_2_U : component sikep503_kem_enc_hw_EphemeralSecretAgreement_A_1_t_i_RAM_AUTO_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => t1_2_address0,
        ce0 => t1_2_ce0,
        we0 => t1_2_we0,
        d0 => t1_2_d0,
        q0 => t1_2_q0,
        address1 => t1_2_address1,
        ce1 => t1_2_ce1,
        q1 => t1_2_q1);

    t0_2_U : component sikep503_kem_enc_hw_EphemeralSecretAgreement_A_1_t_i_RAM_AUTO_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => t0_2_address0,
        ce0 => t0_2_ce0,
        we0 => t0_2_we0,
        d0 => t0_2_d0,
        q0 => t0_2_q0,
        address1 => t0_2_address1,
        ce1 => t0_2_ce1,
        q1 => t0_2_q1);

    t1_3_U : component sikep503_kem_enc_hw_EphemeralSecretAgreement_A_1_t_i_RAM_AUTO_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => t1_3_address0,
        ce0 => t1_3_ce0,
        we0 => t1_3_we0,
        d0 => t1_3_d0,
        q0 => t1_3_q0,
        address1 => t1_3_address1,
        ce1 => t1_3_ce1,
        q1 => t1_3_q1);

    pts_X_U : component sikep503_kem_enc_hw_EphemeralSecretAgreement_A_1_pts_X_RAM_AUTO_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 112,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pts_X_address0,
        ce0 => pts_X_ce0,
        we0 => pts_X_we0,
        d0 => pts_X_d0,
        q0 => pts_X_q0,
        address1 => grp_EphemeralSecretAgreement_A_1_Outline_VITIS_LOOP_261_3_fu_796_pts_X_address1,
        ce1 => pts_X_ce1,
        q1 => pts_X_q1);

    pts_Z_U : component sikep503_kem_enc_hw_EphemeralSecretAgreement_A_1_pts_X_RAM_AUTO_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 112,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pts_Z_address0,
        ce0 => pts_Z_ce0,
        we0 => pts_Z_we0,
        d0 => pts_Z_d0,
        q0 => pts_Z_q0,
        address1 => grp_EphemeralSecretAgreement_A_1_Outline_VITIS_LOOP_261_3_fu_796_pts_Z_address1,
        ce1 => pts_Z_ce1,
        q1 => pts_Z_q1);

    jinv_U : component sikep503_kem_enc_hw_EphemeralSecretAgreement_A_1_t_i_RAM_AUTO_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => jinv_address0,
        ce0 => jinv_ce0,
        we0 => jinv_we0,
        d0 => jinv_d0,
        q0 => jinv_q0,
        address1 => jinv_address1,
        ce1 => jinv_ce1,
        q1 => jinv_q1);

    A24plus_U : component sikep503_kem_enc_hw_EphemeralSecretAgreement_A_1_t_i_RAM_AUTO_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => A24plus_address0,
        ce0 => A24plus_ce0,
        we0 => A24plus_we0,
        d0 => A24plus_d0,
        q0 => A24plus_q0,
        address1 => A24plus_address1,
        ce1 => A24plus_ce1,
        q1 => A24plus_q1);

    C24_U : component sikep503_kem_enc_hw_EphemeralSecretAgreement_A_1_C24_RAM_AUTO_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => C24_address0,
        ce0 => C24_ce0,
        we0 => C24_we0,
        d0 => C24_d0,
        q0 => C24_q0,
        address1 => C24_address1,
        ce1 => C24_ce1,
        q1 => C24_q1);

    C24_1_U : component sikep503_kem_enc_hw_EphemeralSecretAgreement_A_1_C24_RAM_AUTO_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => C24_1_address0,
        ce0 => C24_1_ce0,
        we0 => C24_1_we0,
        d0 => C24_1_d0,
        q0 => C24_1_q0,
        address1 => C24_1_address1,
        ce1 => C24_1_ce1,
        q1 => C24_1_q1);

    A_1_U : component sikep503_kem_enc_hw_EphemeralSecretAgreement_A_1_t_i_RAM_AUTO_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => A_1_address0,
        ce0 => A_1_ce0,
        we0 => A_1_we0,
        d0 => A_1_d0,
        q0 => A_1_q0,
        address1 => A_1_address1,
        ce1 => A_1_ce1,
        q1 => A_1_q1);

    pts_index_U : component sikep503_kem_enc_hw_EphemeralKeyGeneration_A_1_pts_index_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 7,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pts_index_address0_local,
        ce0 => pts_index_ce0_local,
        we0 => pts_index_we0_local,
        d0 => index_1_reg_334,
        q0 => pts_index_q0);

    grp_EphemeralSecretAgreement_A_1_Pipeline_1_fu_356 : component sikep503_kem_enc_hw_EphemeralSecretAgreement_A_1_Pipeline_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_EphemeralSecretAgreement_A_1_Pipeline_1_fu_356_ap_start,
        ap_done => grp_EphemeralSecretAgreement_A_1_Pipeline_1_fu_356_ap_done,
        ap_idle => grp_EphemeralSecretAgreement_A_1_Pipeline_1_fu_356_ap_idle,
        ap_ready => grp_EphemeralSecretAgreement_A_1_Pipeline_1_fu_356_ap_ready,
        A24plus_address0 => grp_EphemeralSecretAgreement_A_1_Pipeline_1_fu_356_A24plus_address0,
        A24plus_ce0 => grp_EphemeralSecretAgreement_A_1_Pipeline_1_fu_356_A24plus_ce0,
        A24plus_we0 => grp_EphemeralSecretAgreement_A_1_Pipeline_1_fu_356_A24plus_we0,
        A24plus_d0 => grp_EphemeralSecretAgreement_A_1_Pipeline_1_fu_356_A24plus_d0);

    grp_EphemeralSecretAgreement_A_1_Pipeline_2_fu_362 : component sikep503_kem_enc_hw_EphemeralSecretAgreement_A_1_Pipeline_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_EphemeralSecretAgreement_A_1_Pipeline_2_fu_362_ap_start,
        ap_done => grp_EphemeralSecretAgreement_A_1_Pipeline_2_fu_362_ap_done,
        ap_idle => grp_EphemeralSecretAgreement_A_1_Pipeline_2_fu_362_ap_idle,
        ap_ready => grp_EphemeralSecretAgreement_A_1_Pipeline_2_fu_362_ap_ready,
        C24_address0 => grp_EphemeralSecretAgreement_A_1_Pipeline_2_fu_362_C24_address0,
        C24_ce0 => grp_EphemeralSecretAgreement_A_1_Pipeline_2_fu_362_C24_ce0,
        C24_we0 => grp_EphemeralSecretAgreement_A_1_Pipeline_2_fu_362_C24_we0,
        C24_d0 => grp_EphemeralSecretAgreement_A_1_Pipeline_2_fu_362_C24_d0,
        C24_1_address0 => grp_EphemeralSecretAgreement_A_1_Pipeline_2_fu_362_C24_1_address0,
        C24_1_ce0 => grp_EphemeralSecretAgreement_A_1_Pipeline_2_fu_362_C24_1_ce0,
        C24_1_we0 => grp_EphemeralSecretAgreement_A_1_Pipeline_2_fu_362_C24_1_we0,
        C24_1_d0 => grp_EphemeralSecretAgreement_A_1_Pipeline_2_fu_362_C24_1_d0);

    grp_EphemeralSecretAgreement_A_1_Pipeline_3_fu_370 : component sikep503_kem_enc_hw_EphemeralSecretAgreement_A_1_Pipeline_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_EphemeralSecretAgreement_A_1_Pipeline_3_fu_370_ap_start,
        ap_done => grp_EphemeralSecretAgreement_A_1_Pipeline_3_fu_370_ap_done,
        ap_idle => grp_EphemeralSecretAgreement_A_1_Pipeline_3_fu_370_ap_idle,
        ap_ready => grp_EphemeralSecretAgreement_A_1_Pipeline_3_fu_370_ap_ready,
        A_1_address0 => grp_EphemeralSecretAgreement_A_1_Pipeline_3_fu_370_A_1_address0,
        A_1_ce0 => grp_EphemeralSecretAgreement_A_1_Pipeline_3_fu_370_A_1_ce0,
        A_1_we0 => grp_EphemeralSecretAgreement_A_1_Pipeline_3_fu_370_A_1_we0,
        A_1_d0 => grp_EphemeralSecretAgreement_A_1_Pipeline_3_fu_370_A_1_d0);

    grp_fp2_decode_1_fu_376 : component sikep503_kem_enc_hw_fp2_decode_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fp2_decode_1_fu_376_ap_start,
        ap_done => grp_fp2_decode_1_fu_376_ap_done,
        ap_idle => grp_fp2_decode_1_fu_376_ap_idle,
        ap_ready => grp_fp2_decode_1_fu_376_ap_ready,
        m_axi_gmem2_0_AWVALID => grp_fp2_decode_1_fu_376_m_axi_gmem2_0_AWVALID,
        m_axi_gmem2_0_AWREADY => ap_const_logic_0,
        m_axi_gmem2_0_AWADDR => grp_fp2_decode_1_fu_376_m_axi_gmem2_0_AWADDR,
        m_axi_gmem2_0_AWID => grp_fp2_decode_1_fu_376_m_axi_gmem2_0_AWID,
        m_axi_gmem2_0_AWLEN => grp_fp2_decode_1_fu_376_m_axi_gmem2_0_AWLEN,
        m_axi_gmem2_0_AWSIZE => grp_fp2_decode_1_fu_376_m_axi_gmem2_0_AWSIZE,
        m_axi_gmem2_0_AWBURST => grp_fp2_decode_1_fu_376_m_axi_gmem2_0_AWBURST,
        m_axi_gmem2_0_AWLOCK => grp_fp2_decode_1_fu_376_m_axi_gmem2_0_AWLOCK,
        m_axi_gmem2_0_AWCACHE => grp_fp2_decode_1_fu_376_m_axi_gmem2_0_AWCACHE,
        m_axi_gmem2_0_AWPROT => grp_fp2_decode_1_fu_376_m_axi_gmem2_0_AWPROT,
        m_axi_gmem2_0_AWQOS => grp_fp2_decode_1_fu_376_m_axi_gmem2_0_AWQOS,
        m_axi_gmem2_0_AWREGION => grp_fp2_decode_1_fu_376_m_axi_gmem2_0_AWREGION,
        m_axi_gmem2_0_AWUSER => grp_fp2_decode_1_fu_376_m_axi_gmem2_0_AWUSER,
        m_axi_gmem2_0_WVALID => grp_fp2_decode_1_fu_376_m_axi_gmem2_0_WVALID,
        m_axi_gmem2_0_WREADY => ap_const_logic_0,
        m_axi_gmem2_0_WDATA => grp_fp2_decode_1_fu_376_m_axi_gmem2_0_WDATA,
        m_axi_gmem2_0_WSTRB => grp_fp2_decode_1_fu_376_m_axi_gmem2_0_WSTRB,
        m_axi_gmem2_0_WLAST => grp_fp2_decode_1_fu_376_m_axi_gmem2_0_WLAST,
        m_axi_gmem2_0_WID => grp_fp2_decode_1_fu_376_m_axi_gmem2_0_WID,
        m_axi_gmem2_0_WUSER => grp_fp2_decode_1_fu_376_m_axi_gmem2_0_WUSER,
        m_axi_gmem2_0_ARVALID => grp_fp2_decode_1_fu_376_m_axi_gmem2_0_ARVALID,
        m_axi_gmem2_0_ARREADY => m_axi_gmem2_0_ARREADY,
        m_axi_gmem2_0_ARADDR => grp_fp2_decode_1_fu_376_m_axi_gmem2_0_ARADDR,
        m_axi_gmem2_0_ARID => grp_fp2_decode_1_fu_376_m_axi_gmem2_0_ARID,
        m_axi_gmem2_0_ARLEN => grp_fp2_decode_1_fu_376_m_axi_gmem2_0_ARLEN,
        m_axi_gmem2_0_ARSIZE => grp_fp2_decode_1_fu_376_m_axi_gmem2_0_ARSIZE,
        m_axi_gmem2_0_ARBURST => grp_fp2_decode_1_fu_376_m_axi_gmem2_0_ARBURST,
        m_axi_gmem2_0_ARLOCK => grp_fp2_decode_1_fu_376_m_axi_gmem2_0_ARLOCK,
        m_axi_gmem2_0_ARCACHE => grp_fp2_decode_1_fu_376_m_axi_gmem2_0_ARCACHE,
        m_axi_gmem2_0_ARPROT => grp_fp2_decode_1_fu_376_m_axi_gmem2_0_ARPROT,
        m_axi_gmem2_0_ARQOS => grp_fp2_decode_1_fu_376_m_axi_gmem2_0_ARQOS,
        m_axi_gmem2_0_ARREGION => grp_fp2_decode_1_fu_376_m_axi_gmem2_0_ARREGION,
        m_axi_gmem2_0_ARUSER => grp_fp2_decode_1_fu_376_m_axi_gmem2_0_ARUSER,
        m_axi_gmem2_0_RVALID => m_axi_gmem2_0_RVALID,
        m_axi_gmem2_0_RREADY => grp_fp2_decode_1_fu_376_m_axi_gmem2_0_RREADY,
        m_axi_gmem2_0_RDATA => m_axi_gmem2_0_RDATA,
        m_axi_gmem2_0_RLAST => m_axi_gmem2_0_RLAST,
        m_axi_gmem2_0_RID => m_axi_gmem2_0_RID,
        m_axi_gmem2_0_RFIFONUM => m_axi_gmem2_0_RFIFONUM,
        m_axi_gmem2_0_RUSER => m_axi_gmem2_0_RUSER,
        m_axi_gmem2_0_RRESP => m_axi_gmem2_0_RRESP,
        m_axi_gmem2_0_BVALID => ap_const_logic_0,
        m_axi_gmem2_0_BREADY => grp_fp2_decode_1_fu_376_m_axi_gmem2_0_BREADY,
        m_axi_gmem2_0_BRESP => ap_const_lv2_0,
        m_axi_gmem2_0_BID => ap_const_lv1_0,
        m_axi_gmem2_0_BUSER => ap_const_lv1_0,
        enc => PublicKeyB,
        PKB_address0 => grp_fp2_decode_1_fu_376_PKB_address0,
        PKB_ce0 => grp_fp2_decode_1_fu_376_PKB_ce0,
        PKB_we0 => grp_fp2_decode_1_fu_376_PKB_we0,
        PKB_d0 => grp_fp2_decode_1_fu_376_PKB_d0,
        PKB_q0 => PKB_q0,
        Montgomery_R2_1_address0 => grp_fp2_decode_1_fu_376_Montgomery_R2_1_address0,
        Montgomery_R2_1_ce0 => grp_fp2_decode_1_fu_376_Montgomery_R2_1_ce0,
        Montgomery_R2_1_q0 => Montgomery_R2_1_q0,
        grp_fu_1254_p_din0 => grp_fp2_decode_1_fu_376_grp_fu_1254_p_din0,
        grp_fu_1254_p_din1 => grp_fp2_decode_1_fu_376_grp_fu_1254_p_din1,
        grp_fu_1254_p_dout0 => grp_fu_1254_p2,
        grp_fu_1254_p_ce => grp_fp2_decode_1_fu_376_grp_fu_1254_p_ce,
        grp_fu_1258_p_din0 => grp_fp2_decode_1_fu_376_grp_fu_1258_p_din0,
        grp_fu_1258_p_din1 => grp_fp2_decode_1_fu_376_grp_fu_1258_p_din1,
        grp_fu_1258_p_dout0 => grp_fu_1258_p2,
        grp_fu_1258_p_ce => grp_fp2_decode_1_fu_376_grp_fu_1258_p_ce,
        grp_fu_1262_p_din0 => grp_fp2_decode_1_fu_376_grp_fu_1262_p_din0,
        grp_fu_1262_p_din1 => grp_fp2_decode_1_fu_376_grp_fu_1262_p_din1,
        grp_fu_1262_p_dout0 => grp_fu_1262_p2,
        grp_fu_1262_p_ce => grp_fp2_decode_1_fu_376_grp_fu_1262_p_ce,
        grp_fu_1266_p_din0 => grp_fp2_decode_1_fu_376_grp_fu_1266_p_din0,
        grp_fu_1266_p_din1 => grp_fp2_decode_1_fu_376_grp_fu_1266_p_din1,
        grp_fu_1266_p_dout0 => grp_fu_1266_p2,
        grp_fu_1266_p_ce => grp_fp2_decode_1_fu_376_grp_fu_1266_p_ce);

    grp_fp2_decode_2_fu_390 : component sikep503_kem_enc_hw_fp2_decode_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fp2_decode_2_fu_390_ap_start,
        ap_done => grp_fp2_decode_2_fu_390_ap_done,
        ap_idle => grp_fp2_decode_2_fu_390_ap_idle,
        ap_ready => grp_fp2_decode_2_fu_390_ap_ready,
        m_axi_gmem2_0_AWVALID => grp_fp2_decode_2_fu_390_m_axi_gmem2_0_AWVALID,
        m_axi_gmem2_0_AWREADY => ap_const_logic_0,
        m_axi_gmem2_0_AWADDR => grp_fp2_decode_2_fu_390_m_axi_gmem2_0_AWADDR,
        m_axi_gmem2_0_AWID => grp_fp2_decode_2_fu_390_m_axi_gmem2_0_AWID,
        m_axi_gmem2_0_AWLEN => grp_fp2_decode_2_fu_390_m_axi_gmem2_0_AWLEN,
        m_axi_gmem2_0_AWSIZE => grp_fp2_decode_2_fu_390_m_axi_gmem2_0_AWSIZE,
        m_axi_gmem2_0_AWBURST => grp_fp2_decode_2_fu_390_m_axi_gmem2_0_AWBURST,
        m_axi_gmem2_0_AWLOCK => grp_fp2_decode_2_fu_390_m_axi_gmem2_0_AWLOCK,
        m_axi_gmem2_0_AWCACHE => grp_fp2_decode_2_fu_390_m_axi_gmem2_0_AWCACHE,
        m_axi_gmem2_0_AWPROT => grp_fp2_decode_2_fu_390_m_axi_gmem2_0_AWPROT,
        m_axi_gmem2_0_AWQOS => grp_fp2_decode_2_fu_390_m_axi_gmem2_0_AWQOS,
        m_axi_gmem2_0_AWREGION => grp_fp2_decode_2_fu_390_m_axi_gmem2_0_AWREGION,
        m_axi_gmem2_0_AWUSER => grp_fp2_decode_2_fu_390_m_axi_gmem2_0_AWUSER,
        m_axi_gmem2_0_WVALID => grp_fp2_decode_2_fu_390_m_axi_gmem2_0_WVALID,
        m_axi_gmem2_0_WREADY => ap_const_logic_0,
        m_axi_gmem2_0_WDATA => grp_fp2_decode_2_fu_390_m_axi_gmem2_0_WDATA,
        m_axi_gmem2_0_WSTRB => grp_fp2_decode_2_fu_390_m_axi_gmem2_0_WSTRB,
        m_axi_gmem2_0_WLAST => grp_fp2_decode_2_fu_390_m_axi_gmem2_0_WLAST,
        m_axi_gmem2_0_WID => grp_fp2_decode_2_fu_390_m_axi_gmem2_0_WID,
        m_axi_gmem2_0_WUSER => grp_fp2_decode_2_fu_390_m_axi_gmem2_0_WUSER,
        m_axi_gmem2_0_ARVALID => grp_fp2_decode_2_fu_390_m_axi_gmem2_0_ARVALID,
        m_axi_gmem2_0_ARREADY => m_axi_gmem2_0_ARREADY,
        m_axi_gmem2_0_ARADDR => grp_fp2_decode_2_fu_390_m_axi_gmem2_0_ARADDR,
        m_axi_gmem2_0_ARID => grp_fp2_decode_2_fu_390_m_axi_gmem2_0_ARID,
        m_axi_gmem2_0_ARLEN => grp_fp2_decode_2_fu_390_m_axi_gmem2_0_ARLEN,
        m_axi_gmem2_0_ARSIZE => grp_fp2_decode_2_fu_390_m_axi_gmem2_0_ARSIZE,
        m_axi_gmem2_0_ARBURST => grp_fp2_decode_2_fu_390_m_axi_gmem2_0_ARBURST,
        m_axi_gmem2_0_ARLOCK => grp_fp2_decode_2_fu_390_m_axi_gmem2_0_ARLOCK,
        m_axi_gmem2_0_ARCACHE => grp_fp2_decode_2_fu_390_m_axi_gmem2_0_ARCACHE,
        m_axi_gmem2_0_ARPROT => grp_fp2_decode_2_fu_390_m_axi_gmem2_0_ARPROT,
        m_axi_gmem2_0_ARQOS => grp_fp2_decode_2_fu_390_m_axi_gmem2_0_ARQOS,
        m_axi_gmem2_0_ARREGION => grp_fp2_decode_2_fu_390_m_axi_gmem2_0_ARREGION,
        m_axi_gmem2_0_ARUSER => grp_fp2_decode_2_fu_390_m_axi_gmem2_0_ARUSER,
        m_axi_gmem2_0_RVALID => m_axi_gmem2_0_RVALID,
        m_axi_gmem2_0_RREADY => grp_fp2_decode_2_fu_390_m_axi_gmem2_0_RREADY,
        m_axi_gmem2_0_RDATA => m_axi_gmem2_0_RDATA,
        m_axi_gmem2_0_RLAST => m_axi_gmem2_0_RLAST,
        m_axi_gmem2_0_RID => m_axi_gmem2_0_RID,
        m_axi_gmem2_0_RFIFONUM => m_axi_gmem2_0_RFIFONUM,
        m_axi_gmem2_0_RUSER => m_axi_gmem2_0_RUSER,
        m_axi_gmem2_0_RRESP => m_axi_gmem2_0_RRESP,
        m_axi_gmem2_0_BVALID => ap_const_logic_0,
        m_axi_gmem2_0_BREADY => grp_fp2_decode_2_fu_390_m_axi_gmem2_0_BREADY,
        m_axi_gmem2_0_BRESP => ap_const_lv2_0,
        m_axi_gmem2_0_BID => ap_const_lv1_0,
        m_axi_gmem2_0_BUSER => ap_const_lv1_0,
        enc => grp_fp2_decode_2_fu_390_enc,
        PKB_address0 => grp_fp2_decode_2_fu_390_PKB_address0,
        PKB_ce0 => grp_fp2_decode_2_fu_390_PKB_ce0,
        PKB_we0 => grp_fp2_decode_2_fu_390_PKB_we0,
        PKB_d0 => grp_fp2_decode_2_fu_390_PKB_d0,
        PKB_q0 => PKB_q0,
        x => grp_fp2_decode_2_fu_390_x,
        Montgomery_R2_1_address0 => grp_fp2_decode_2_fu_390_Montgomery_R2_1_address0,
        Montgomery_R2_1_ce0 => grp_fp2_decode_2_fu_390_Montgomery_R2_1_ce0,
        Montgomery_R2_1_q0 => Montgomery_R2_1_q0);

    grp_fpadd503_76_77_fu_405 : component sikep503_kem_enc_hw_fpadd503_76_77
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fpadd503_76_77_fu_405_ap_start,
        ap_done => grp_fpadd503_76_77_fu_405_ap_done,
        ap_idle => grp_fpadd503_76_77_fu_405_ap_idle,
        ap_ready => grp_fpadd503_76_77_fu_405_ap_ready,
        c_0_address0 => grp_fpadd503_76_77_fu_405_c_0_address0,
        c_0_ce0 => grp_fpadd503_76_77_fu_405_c_0_ce0,
        c_0_we0 => grp_fpadd503_76_77_fu_405_c_0_we0,
        c_0_d0 => grp_fpadd503_76_77_fu_405_c_0_d0,
        c_0_q0 => C24_q0,
        c_0_address1 => grp_fpadd503_76_77_fu_405_c_0_address1,
        c_0_ce1 => grp_fpadd503_76_77_fu_405_c_0_ce1,
        c_0_q1 => C24_q1,
        c_1_address0 => grp_fpadd503_76_77_fu_405_c_1_address0,
        c_1_ce0 => grp_fpadd503_76_77_fu_405_c_1_ce0,
        c_1_we0 => grp_fpadd503_76_77_fu_405_c_1_we0,
        c_1_d0 => grp_fpadd503_76_77_fu_405_c_1_d0,
        c_1_q0 => C24_1_q0,
        c_1_address1 => grp_fpadd503_76_77_fu_405_c_1_address1,
        c_1_ce1 => grp_fpadd503_76_77_fu_405_c_1_ce1,
        c_1_q1 => C24_1_q1);

    grp_fpadd503_9_fu_415 : component sikep503_kem_enc_hw_fpadd503_9
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fpadd503_9_fu_415_ap_start,
        ap_done => grp_fpadd503_9_fu_415_ap_done,
        ap_idle => grp_fpadd503_9_fu_415_ap_idle,
        ap_ready => grp_fpadd503_9_fu_415_ap_ready,
        PKB_address0 => grp_fpadd503_9_fu_415_PKB_address0,
        PKB_ce0 => grp_fpadd503_9_fu_415_PKB_ce0,
        PKB_q0 => PKB_q0,
        PKB_address1 => grp_fpadd503_9_fu_415_PKB_address1,
        PKB_ce1 => grp_fpadd503_9_fu_415_PKB_ce1,
        PKB_q1 => PKB_q1,
        c_address0 => grp_fpadd503_9_fu_415_c_address0,
        c_ce0 => grp_fpadd503_9_fu_415_c_ce0,
        c_we0 => grp_fpadd503_9_fu_415_c_we0,
        c_d0 => grp_fpadd503_9_fu_415_c_d0,
        c_address1 => grp_fpadd503_9_fu_415_c_address1,
        c_ce1 => grp_fpadd503_9_fu_415_c_ce1,
        c_q1 => t1_3_q1);

    grp_fpadd503_10_fu_423 : component sikep503_kem_enc_hw_fpadd503_10
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fpadd503_10_fu_423_ap_start,
        ap_done => grp_fpadd503_10_fu_423_ap_done,
        ap_idle => grp_fpadd503_10_fu_423_ap_idle,
        ap_ready => grp_fpadd503_10_fu_423_ap_ready,
        PKB_address0 => grp_fpadd503_10_fu_423_PKB_address0,
        PKB_ce0 => grp_fpadd503_10_fu_423_PKB_ce0,
        PKB_q0 => PKB_q0,
        PKB_address1 => grp_fpadd503_10_fu_423_PKB_address1,
        PKB_ce1 => grp_fpadd503_10_fu_423_PKB_ce1,
        PKB_q1 => PKB_q1,
        c_address0 => grp_fpadd503_10_fu_423_c_address0,
        c_ce0 => grp_fpadd503_10_fu_423_c_ce0,
        c_we0 => grp_fpadd503_10_fu_423_c_we0,
        c_d0 => grp_fpadd503_10_fu_423_c_d0,
        c_address1 => grp_fpadd503_10_fu_423_c_address1,
        c_ce1 => grp_fpadd503_10_fu_423_c_ce1,
        c_q1 => t1_3_q1);

    grp_fp2mul503_mont_4_fu_431 : component sikep503_kem_enc_hw_fp2mul503_mont_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fp2mul503_mont_4_fu_431_ap_start,
        ap_done => grp_fp2mul503_mont_4_fu_431_ap_done,
        ap_idle => grp_fp2mul503_mont_4_fu_431_ap_idle,
        ap_ready => grp_fp2mul503_mont_4_fu_431_ap_ready,
        PKB_address0 => grp_fp2mul503_mont_4_fu_431_PKB_address0,
        PKB_ce0 => grp_fp2mul503_mont_4_fu_431_PKB_ce0,
        PKB_q0 => PKB_q0,
        PKB_address1 => grp_fp2mul503_mont_4_fu_431_PKB_address1,
        PKB_ce1 => grp_fp2mul503_mont_4_fu_431_PKB_ce1,
        PKB_q1 => PKB_q1,
        c_address0 => grp_fp2mul503_mont_4_fu_431_c_address0,
        c_ce0 => grp_fp2mul503_mont_4_fu_431_c_ce0,
        c_we0 => grp_fp2mul503_mont_4_fu_431_c_we0,
        c_d0 => grp_fp2mul503_mont_4_fu_431_c_d0,
        c_q0 => t0_2_q0,
        grp_fu_1254_p_din0 => grp_fp2mul503_mont_4_fu_431_grp_fu_1254_p_din0,
        grp_fu_1254_p_din1 => grp_fp2mul503_mont_4_fu_431_grp_fu_1254_p_din1,
        grp_fu_1254_p_dout0 => grp_fu_1254_p2,
        grp_fu_1254_p_ce => grp_fp2mul503_mont_4_fu_431_grp_fu_1254_p_ce,
        grp_fu_1258_p_din0 => grp_fp2mul503_mont_4_fu_431_grp_fu_1258_p_din0,
        grp_fu_1258_p_din1 => grp_fp2mul503_mont_4_fu_431_grp_fu_1258_p_din1,
        grp_fu_1258_p_dout0 => grp_fu_1258_p2,
        grp_fu_1258_p_ce => grp_fp2mul503_mont_4_fu_431_grp_fu_1258_p_ce,
        grp_fu_1262_p_din0 => grp_fp2mul503_mont_4_fu_431_grp_fu_1262_p_din0,
        grp_fu_1262_p_din1 => grp_fp2mul503_mont_4_fu_431_grp_fu_1262_p_din1,
        grp_fu_1262_p_dout0 => grp_fu_1262_p2,
        grp_fu_1262_p_ce => grp_fp2mul503_mont_4_fu_431_grp_fu_1262_p_ce,
        grp_fu_1266_p_din0 => grp_fp2mul503_mont_4_fu_431_grp_fu_1266_p_din0,
        grp_fu_1266_p_din1 => grp_fp2mul503_mont_4_fu_431_grp_fu_1266_p_din1,
        grp_fu_1266_p_dout0 => grp_fu_1266_p2,
        grp_fu_1266_p_ce => grp_fp2mul503_mont_4_fu_431_grp_fu_1266_p_ce);

    grp_fp2mul503_mont_5_fu_441 : component sikep503_kem_enc_hw_fp2mul503_mont_5
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fp2mul503_mont_5_fu_441_ap_start,
        ap_done => grp_fp2mul503_mont_5_fu_441_ap_done,
        ap_idle => grp_fp2mul503_mont_5_fu_441_ap_idle,
        ap_ready => grp_fp2mul503_mont_5_fu_441_ap_ready,
        PKB_address0 => grp_fp2mul503_mont_5_fu_441_PKB_address0,
        PKB_ce0 => grp_fp2mul503_mont_5_fu_441_PKB_ce0,
        PKB_q0 => PKB_q0,
        PKB_address1 => grp_fp2mul503_mont_5_fu_441_PKB_address1,
        PKB_ce1 => grp_fp2mul503_mont_5_fu_441_PKB_ce1,
        PKB_q1 => PKB_q1,
        b_address0 => grp_fp2mul503_mont_5_fu_441_b_address0,
        b_ce0 => grp_fp2mul503_mont_5_fu_441_b_ce0,
        b_q0 => t1_3_q0,
        b_address1 => grp_fp2mul503_mont_5_fu_441_b_address1,
        b_ce1 => grp_fp2mul503_mont_5_fu_441_b_ce1,
        b_q1 => t1_3_q1,
        c_address0 => grp_fp2mul503_mont_5_fu_441_c_address0,
        c_ce0 => grp_fp2mul503_mont_5_fu_441_c_ce0,
        c_we0 => grp_fp2mul503_mont_5_fu_441_c_we0,
        c_d0 => grp_fp2mul503_mont_5_fu_441_c_d0,
        c_q0 => A_1_q0);

    grp_fpadd503_149_1_fu_452 : component sikep503_kem_enc_hw_fpadd503_149_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fpadd503_149_1_fu_452_ap_start,
        ap_done => grp_fpadd503_149_1_fu_452_ap_done,
        ap_idle => grp_fpadd503_149_1_fu_452_ap_idle,
        ap_ready => grp_fpadd503_149_1_fu_452_ap_ready,
        a_address0 => grp_fpadd503_149_1_fu_452_a_address0,
        a_ce0 => grp_fpadd503_149_1_fu_452_a_ce0,
        a_q0 => t0_2_q0,
        a_offset => grp_fpadd503_149_1_fu_452_a_offset,
        c_address0 => grp_fpadd503_149_1_fu_452_c_address0,
        c_ce0 => grp_fpadd503_149_1_fu_452_c_ce0,
        c_we0 => grp_fpadd503_149_1_fu_452_c_we0,
        c_d0 => grp_fpadd503_149_1_fu_452_c_d0,
        c_address1 => grp_fpadd503_149_1_fu_452_c_address1,
        c_ce1 => grp_fpadd503_149_1_fu_452_c_ce1,
        c_q1 => A_1_q1,
        c_offset => grp_fpadd503_149_1_fu_452_c_offset);

    grp_fp2mul503_mont_78_1_fu_466 : component sikep503_kem_enc_hw_fp2mul503_mont_78_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fp2mul503_mont_78_1_fu_466_ap_start,
        ap_done => grp_fp2mul503_mont_78_1_fu_466_ap_done,
        ap_idle => grp_fp2mul503_mont_78_1_fu_466_ap_idle,
        ap_ready => grp_fp2mul503_mont_78_1_fu_466_ap_ready,
        c_address0 => grp_fp2mul503_mont_78_1_fu_466_c_address0,
        c_ce0 => grp_fp2mul503_mont_78_1_fu_466_c_ce0,
        c_we0 => grp_fp2mul503_mont_78_1_fu_466_c_we0,
        c_d0 => grp_fp2mul503_mont_78_1_fu_466_c_d0,
        c_q0 => t0_2_q0,
        c_address1 => grp_fp2mul503_mont_78_1_fu_466_c_address1,
        c_ce1 => grp_fp2mul503_mont_78_1_fu_466_c_ce1,
        c_q1 => t0_2_q1,
        coeff_address0 => grp_fp2mul503_mont_78_1_fu_466_coeff_address0,
        coeff_ce0 => grp_fp2mul503_mont_78_1_fu_466_coeff_ce0,
        coeff_q0 => PKB_q0,
        coeff_address1 => grp_fp2mul503_mont_78_1_fu_466_coeff_address1,
        coeff_ce1 => grp_fp2mul503_mont_78_1_fu_466_coeff_ce1,
        coeff_q1 => PKB_q1);

    grp_fpsub503_144_2_fu_476 : component sikep503_kem_enc_hw_fpsub503_144_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fpsub503_144_2_fu_476_ap_start,
        ap_done => grp_fpsub503_144_2_fu_476_ap_done,
        ap_idle => grp_fpsub503_144_2_fu_476_ap_idle,
        ap_ready => grp_fpsub503_144_2_fu_476_ap_ready,
        c_address0 => grp_fpsub503_144_2_fu_476_c_address0,
        c_ce0 => grp_fpsub503_144_2_fu_476_c_ce0,
        c_we0 => grp_fpsub503_144_2_fu_476_c_we0,
        c_d0 => grp_fpsub503_144_2_fu_476_c_d0,
        c_address1 => grp_fpsub503_144_2_fu_476_c_address1,
        c_ce1 => grp_fpsub503_144_2_fu_476_c_ce1,
        c_q1 => grp_fpsub503_144_2_fu_476_c_q1,
        c_offset => grp_fpsub503_144_2_fu_476_c_offset,
        b_address0 => grp_fpsub503_144_2_fu_476_b_address0,
        b_ce0 => grp_fpsub503_144_2_fu_476_b_ce0,
        b_q0 => grp_fpsub503_144_2_fu_476_b_q0,
        b_offset => grp_fpsub503_144_2_fu_476_b_offset);

    grp_fpadd503_149_2_fu_491 : component sikep503_kem_enc_hw_fpadd503_149_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fpadd503_149_2_fu_491_ap_start,
        ap_done => grp_fpadd503_149_2_fu_491_ap_done,
        ap_idle => grp_fpadd503_149_2_fu_491_ap_idle,
        ap_ready => grp_fpadd503_149_2_fu_491_ap_ready,
        c_address0 => grp_fpadd503_149_2_fu_491_c_address0,
        c_ce0 => grp_fpadd503_149_2_fu_491_c_ce0,
        c_we0 => grp_fpadd503_149_2_fu_491_c_we0,
        c_d0 => grp_fpadd503_149_2_fu_491_c_d0,
        c_address1 => grp_fpadd503_149_2_fu_491_c_address1,
        c_ce1 => grp_fpadd503_149_2_fu_491_c_ce1,
        c_q1 => grp_fpadd503_149_2_fu_491_c_q1,
        c_offset => grp_fpadd503_149_2_fu_491_c_offset);

    grp_fpadd503_11_fu_501 : component sikep503_kem_enc_hw_fpadd503_11
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fpadd503_11_fu_501_ap_start,
        ap_done => grp_fpadd503_11_fu_501_ap_done,
        ap_idle => grp_fpadd503_11_fu_501_ap_idle,
        ap_ready => grp_fpadd503_11_fu_501_ap_ready,
        c_address0 => grp_fpadd503_11_fu_501_c_address0,
        c_ce0 => grp_fpadd503_11_fu_501_c_ce0,
        c_we0 => grp_fpadd503_11_fu_501_c_we0,
        c_d0 => grp_fpadd503_11_fu_501_c_d0,
        c_address1 => grp_fpadd503_11_fu_501_c_address1,
        c_ce1 => grp_fpadd503_11_fu_501_c_ce1,
        c_q1 => t1_3_q1,
        c_offset => grp_fpadd503_11_fu_501_c_offset,
        PKB_address0 => grp_fpadd503_11_fu_501_PKB_address0,
        PKB_ce0 => grp_fpadd503_11_fu_501_PKB_ce0,
        PKB_q0 => PKB_q0,
        b_offset => grp_fpadd503_11_fu_501_b_offset);

    grp_fp2sqr503_mont_136_2_fu_515 : component sikep503_kem_enc_hw_fp2sqr503_mont_136_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fp2sqr503_mont_136_2_fu_515_ap_start,
        ap_done => grp_fp2sqr503_mont_136_2_fu_515_ap_done,
        ap_idle => grp_fp2sqr503_mont_136_2_fu_515_ap_idle,
        ap_ready => grp_fp2sqr503_mont_136_2_fu_515_ap_ready,
        c_address0 => grp_fp2sqr503_mont_136_2_fu_515_c_address0,
        c_ce0 => grp_fp2sqr503_mont_136_2_fu_515_c_ce0,
        c_we0 => grp_fp2sqr503_mont_136_2_fu_515_c_we0,
        c_d0 => grp_fp2sqr503_mont_136_2_fu_515_c_d0,
        c_q0 => grp_fp2sqr503_mont_136_2_fu_515_c_q0,
        c_address1 => grp_fp2sqr503_mont_136_2_fu_515_c_address1,
        c_ce1 => grp_fp2sqr503_mont_136_2_fu_515_c_ce1,
        c_q1 => grp_fp2sqr503_mont_136_2_fu_515_c_q1);

    grp_fp2inv503_mont_fu_524 : component sikep503_kem_enc_hw_fp2inv503_mont
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fp2inv503_mont_fu_524_ap_start,
        ap_done => grp_fp2inv503_mont_fu_524_ap_done,
        ap_idle => grp_fp2inv503_mont_fu_524_ap_idle,
        ap_ready => grp_fp2inv503_mont_fu_524_ap_ready,
        a_address0 => grp_fp2inv503_mont_fu_524_a_address0,
        a_ce0 => grp_fp2inv503_mont_fu_524_a_ce0,
        a_we0 => grp_fp2inv503_mont_fu_524_a_we0,
        a_d0 => grp_fp2inv503_mont_fu_524_a_d0,
        a_q0 => grp_fp2inv503_mont_fu_524_a_q0,
        a_address1 => grp_fp2inv503_mont_fu_524_a_address1,
        a_ce1 => grp_fp2inv503_mont_fu_524_a_ce1,
        a_q1 => grp_fp2inv503_mont_fu_524_a_q1);

    grp_fp2mul503_mont_133_2_fu_533 : component sikep503_kem_enc_hw_fp2mul503_mont_133_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fp2mul503_mont_133_2_fu_533_ap_start,
        ap_done => grp_fp2mul503_mont_133_2_fu_533_ap_done,
        ap_idle => grp_fp2mul503_mont_133_2_fu_533_ap_idle,
        ap_ready => grp_fp2mul503_mont_133_2_fu_533_ap_ready,
        c_address0 => grp_fp2mul503_mont_133_2_fu_533_c_address0,
        c_ce0 => grp_fp2mul503_mont_133_2_fu_533_c_ce0,
        c_we0 => grp_fp2mul503_mont_133_2_fu_533_c_we0,
        c_d0 => grp_fp2mul503_mont_133_2_fu_533_c_d0,
        c_q0 => grp_fp2mul503_mont_133_2_fu_533_c_q0,
        c_address1 => grp_fp2mul503_mont_133_2_fu_533_c_address1,
        c_ce1 => grp_fp2mul503_mont_133_2_fu_533_c_ce1,
        c_q1 => grp_fp2mul503_mont_133_2_fu_533_c_q1,
        b_address0 => grp_fp2mul503_mont_133_2_fu_533_b_address0,
        b_ce0 => grp_fp2mul503_mont_133_2_fu_533_b_ce0,
        b_q0 => grp_fp2mul503_mont_133_2_fu_533_b_q0,
        b_address1 => grp_fp2mul503_mont_133_2_fu_533_b_address1,
        b_ce1 => grp_fp2mul503_mont_133_2_fu_533_b_ce1,
        b_q1 => grp_fp2mul503_mont_133_2_fu_533_b_q1);

    grp_fpadd503_78_79_fu_543 : component sikep503_kem_enc_hw_fpadd503_78_79
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fpadd503_78_79_fu_543_ap_start,
        ap_done => grp_fpadd503_78_79_fu_543_ap_done,
        ap_idle => grp_fpadd503_78_79_fu_543_ap_idle,
        ap_ready => grp_fpadd503_78_79_fu_543_ap_ready,
        a_address0 => grp_fpadd503_78_79_fu_543_a_address0,
        a_ce0 => grp_fpadd503_78_79_fu_543_a_ce0,
        a_q0 => A_1_q0,
        a_offset => grp_fpadd503_78_79_fu_543_a_offset,
        b_0_address0 => grp_fpadd503_78_79_fu_543_b_0_address0,
        b_0_ce0 => grp_fpadd503_78_79_fu_543_b_0_ce0,
        b_0_q0 => C24_q0,
        b_0_offset => grp_fpadd503_78_79_fu_543_b_0_offset,
        b_1_address0 => grp_fpadd503_78_79_fu_543_b_1_address0,
        b_1_ce0 => grp_fpadd503_78_79_fu_543_b_1_ce0,
        b_1_q0 => C24_1_q0,
        b_1_offset => grp_fpadd503_78_79_fu_543_b_1_offset,
        c_address0 => grp_fpadd503_78_79_fu_543_c_address0,
        c_ce0 => grp_fpadd503_78_79_fu_543_c_ce0,
        c_we0 => grp_fpadd503_78_79_fu_543_c_we0,
        c_d0 => grp_fpadd503_78_79_fu_543_c_d0,
        c_address1 => grp_fpadd503_78_79_fu_543_c_address1,
        c_ce1 => grp_fpadd503_78_79_fu_543_c_ce1,
        c_q1 => A24plus_q1,
        c_offset => grp_fpadd503_78_79_fu_543_c_offset);

    grp_fpadd503_58_59_fu_565 : component sikep503_kem_enc_hw_fpadd503_58_59
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fpadd503_58_59_fu_565_ap_start,
        ap_done => grp_fpadd503_58_59_fu_565_ap_done,
        ap_idle => grp_fpadd503_58_59_fu_565_ap_idle,
        ap_ready => grp_fpadd503_58_59_fu_565_ap_ready,
        c_0_address0 => grp_fpadd503_58_59_fu_565_c_0_address0,
        c_0_ce0 => grp_fpadd503_58_59_fu_565_c_0_ce0,
        c_0_we0 => grp_fpadd503_58_59_fu_565_c_0_we0,
        c_0_d0 => grp_fpadd503_58_59_fu_565_c_0_d0,
        c_0_q0 => C24_q0,
        c_0_address1 => grp_fpadd503_58_59_fu_565_c_0_address1,
        c_0_ce1 => grp_fpadd503_58_59_fu_565_c_0_ce1,
        c_0_q1 => C24_q1,
        c_1_address0 => grp_fpadd503_58_59_fu_565_c_1_address0,
        c_1_ce0 => grp_fpadd503_58_59_fu_565_c_1_ce0,
        c_1_we0 => grp_fpadd503_58_59_fu_565_c_1_we0,
        c_1_d0 => grp_fpadd503_58_59_fu_565_c_1_d0,
        c_1_q0 => C24_1_q0,
        c_1_address1 => grp_fpadd503_58_59_fu_565_c_1_address1,
        c_1_ce1 => grp_fpadd503_58_59_fu_565_c_1_ce1,
        c_1_q1 => C24_1_q1);

    grp_LADDER3PT_1_fu_573 : component sikep503_kem_enc_hw_LADDER3PT_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_LADDER3PT_1_fu_573_ap_start,
        ap_done => grp_LADDER3PT_1_fu_573_ap_done,
        ap_idle => grp_LADDER3PT_1_fu_573_ap_idle,
        ap_ready => grp_LADDER3PT_1_fu_573_ap_ready,
        PKB_address0 => grp_LADDER3PT_1_fu_573_PKB_address0,
        PKB_ce0 => grp_LADDER3PT_1_fu_573_PKB_ce0,
        PKB_q0 => PKB_q0,
        ephemeralsk_address0 => grp_LADDER3PT_1_fu_573_ephemeralsk_address0,
        ephemeralsk_ce0 => grp_LADDER3PT_1_fu_573_ephemeralsk_ce0,
        ephemeralsk_q0 => ephemeralsk_q0,
        ephemeralsk_address1 => grp_LADDER3PT_1_fu_573_ephemeralsk_address1,
        ephemeralsk_ce1 => grp_LADDER3PT_1_fu_573_ephemeralsk_ce1,
        ephemeralsk_q1 => ephemeralsk_q1,
        R_X_address0 => grp_LADDER3PT_1_fu_573_R_X_address0,
        R_X_ce0 => grp_LADDER3PT_1_fu_573_R_X_ce0,
        R_X_we0 => grp_LADDER3PT_1_fu_573_R_X_we0,
        R_X_d0 => grp_LADDER3PT_1_fu_573_R_X_d0,
        R_X_q0 => R_X_q0,
        R_X_address1 => grp_LADDER3PT_1_fu_573_R_X_address1,
        R_X_ce1 => grp_LADDER3PT_1_fu_573_R_X_ce1,
        R_X_we1 => grp_LADDER3PT_1_fu_573_R_X_we1,
        R_X_d1 => grp_LADDER3PT_1_fu_573_R_X_d1,
        R_X_q1 => R_X_q1,
        R_Z_address0 => grp_LADDER3PT_1_fu_573_R_Z_address0,
        R_Z_ce0 => grp_LADDER3PT_1_fu_573_R_Z_ce0,
        R_Z_we0 => grp_LADDER3PT_1_fu_573_R_Z_we0,
        R_Z_d0 => grp_LADDER3PT_1_fu_573_R_Z_d0,
        R_Z_q0 => R_Z_q0,
        R_Z_address1 => grp_LADDER3PT_1_fu_573_R_Z_address1,
        R_Z_ce1 => grp_LADDER3PT_1_fu_573_R_Z_ce1,
        R_Z_we1 => grp_LADDER3PT_1_fu_573_R_Z_we1,
        R_Z_d1 => grp_LADDER3PT_1_fu_573_R_Z_d1,
        R_Z_q1 => R_Z_q1,
        A_address0 => grp_LADDER3PT_1_fu_573_A_address0,
        A_ce0 => grp_LADDER3PT_1_fu_573_A_ce0,
        A_q0 => A_1_q0);

    grp_fpsub503_1_fu_591 : component sikep503_kem_enc_hw_fpsub503_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fpsub503_1_fu_591_ap_start,
        ap_done => grp_fpsub503_1_fu_591_ap_done,
        ap_idle => grp_fpsub503_1_fu_591_ap_idle,
        ap_ready => grp_fpsub503_1_fu_591_ap_ready,
        R_X_address0 => grp_fpsub503_1_fu_591_R_X_address0,
        R_X_ce0 => grp_fpsub503_1_fu_591_R_X_ce0,
        R_X_q0 => R_X_q0,
        R_Z_address0 => grp_fpsub503_1_fu_591_R_Z_address0,
        R_Z_ce0 => grp_fpsub503_1_fu_591_R_Z_ce0,
        R_Z_q0 => R_Z_q0,
        coeff_address0 => grp_fpsub503_1_fu_591_coeff_address0,
        coeff_ce0 => grp_fpsub503_1_fu_591_coeff_ce0,
        coeff_we0 => grp_fpsub503_1_fu_591_coeff_we0,
        coeff_d0 => grp_fpsub503_1_fu_591_coeff_d0,
        coeff_q0 => coeff_q0);

    grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1_fu_600 : component sikep503_kem_enc_hw_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1_fu_600_ap_start,
        ap_done => grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1_fu_600_ap_done,
        ap_idle => grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1_fu_600_ap_idle,
        ap_ready => grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1_fu_600_ap_ready,
        npts_1 => trunc_ln250_reg_1192,
        pts_X_address0 => grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1_fu_600_pts_X_address0,
        pts_X_ce0 => grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1_fu_600_pts_X_ce0,
        pts_X_we0 => grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1_fu_600_pts_X_we0,
        pts_X_d0 => grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1_fu_600_pts_X_d0,
        R_X_address0 => grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1_fu_600_R_X_address0,
        R_X_ce0 => grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1_fu_600_R_X_ce0,
        R_X_q0 => R_X_q0);

    grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1233_fu_607 : component sikep503_kem_enc_hw_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1233
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1233_fu_607_ap_start,
        ap_done => grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1233_fu_607_ap_done,
        ap_idle => grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1233_fu_607_ap_idle,
        ap_ready => grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1233_fu_607_ap_ready,
        npts_1 => trunc_ln250_reg_1192,
        pts_Z_address0 => grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1233_fu_607_pts_Z_address0,
        pts_Z_ce0 => grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1233_fu_607_pts_Z_ce0,
        pts_Z_we0 => grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1233_fu_607_pts_Z_we0,
        pts_Z_d0 => grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1233_fu_607_pts_Z_d0,
        R_Z_address0 => grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1233_fu_607_R_Z_address0,
        R_Z_ce0 => grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1233_fu_607_R_Z_ce0,
        R_Z_q0 => R_Z_q0);

    grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1232_fu_614 : component sikep503_kem_enc_hw_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1232
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1232_fu_614_ap_start,
        ap_done => grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1232_fu_614_ap_done,
        ap_idle => grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1232_fu_614_ap_idle,
        ap_ready => grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1232_fu_614_ap_ready,
        R_X_address0 => grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1232_fu_614_R_X_address0,
        R_X_ce0 => grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1232_fu_614_R_X_ce0,
        R_X_q0 => R_X_q0,
        npts_1 => trunc_ln250_reg_1192,
        pts_X_address0 => grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1232_fu_614_pts_X_address0,
        pts_X_ce0 => grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1232_fu_614_pts_X_ce0,
        pts_X_we0 => grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1232_fu_614_pts_X_we0,
        pts_X_d0 => grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1232_fu_614_pts_X_d0);

    grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1234_fu_621 : component sikep503_kem_enc_hw_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1234
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1234_fu_621_ap_start,
        ap_done => grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1234_fu_621_ap_done,
        ap_idle => grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1234_fu_621_ap_idle,
        ap_ready => grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1234_fu_621_ap_ready,
        R_Z_address0 => grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1234_fu_621_R_Z_address0,
        R_Z_ce0 => grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1234_fu_621_R_Z_ce0,
        R_Z_q0 => R_Z_q0,
        npts_1 => trunc_ln250_reg_1192,
        pts_Z_address0 => grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1234_fu_621_pts_Z_address0,
        pts_Z_ce0 => grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1234_fu_621_pts_Z_ce0,
        pts_Z_we0 => grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1234_fu_621_pts_Z_we0,
        pts_Z_d0 => grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1234_fu_621_pts_Z_d0);

    grp_fpsub503_3_fu_628 : component sikep503_kem_enc_hw_fpsub503_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fpsub503_3_fu_628_ap_start,
        ap_done => grp_fpsub503_3_fu_628_ap_done,
        ap_idle => grp_fpsub503_3_fu_628_ap_idle,
        ap_ready => grp_fpsub503_3_fu_628_ap_ready,
        R_X_address0 => grp_fpsub503_3_fu_628_R_X_address0,
        R_X_ce0 => grp_fpsub503_3_fu_628_R_X_ce0,
        R_X_q0 => R_X_q0,
        R_Z_address0 => grp_fpsub503_3_fu_628_R_Z_address0,
        R_Z_ce0 => grp_fpsub503_3_fu_628_R_Z_ce0,
        R_Z_q0 => R_Z_q0,
        c_address0 => grp_fpsub503_3_fu_628_c_address0,
        c_ce0 => grp_fpsub503_3_fu_628_c_ce0,
        c_we0 => grp_fpsub503_3_fu_628_c_we0,
        c_d0 => grp_fpsub503_3_fu_628_c_d0,
        c_address1 => grp_fpsub503_3_fu_628_c_address1,
        c_ce1 => grp_fpsub503_3_fu_628_c_ce1,
        c_q1 => t0_1_q1);

    grp_fpsub503_4_fu_637 : component sikep503_kem_enc_hw_fpsub503_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fpsub503_4_fu_637_ap_start,
        ap_done => grp_fpsub503_4_fu_637_ap_done,
        ap_idle => grp_fpsub503_4_fu_637_ap_idle,
        ap_ready => grp_fpsub503_4_fu_637_ap_ready,
        R_X_address0 => grp_fpsub503_4_fu_637_R_X_address0,
        R_X_ce0 => grp_fpsub503_4_fu_637_R_X_ce0,
        R_X_q0 => R_X_q0,
        R_Z_address0 => grp_fpsub503_4_fu_637_R_Z_address0,
        R_Z_ce0 => grp_fpsub503_4_fu_637_R_Z_ce0,
        R_Z_q0 => R_Z_q0,
        c_address0 => grp_fpsub503_4_fu_637_c_address0,
        c_ce0 => grp_fpsub503_4_fu_637_c_ce0,
        c_we0 => grp_fpsub503_4_fu_637_c_we0,
        c_d0 => grp_fpsub503_4_fu_637_c_d0,
        c_address1 => grp_fpsub503_4_fu_637_c_address1,
        c_ce1 => grp_fpsub503_4_fu_637_c_ce1,
        c_q1 => t0_1_q1);

    grp_fpadd503_5_fu_646 : component sikep503_kem_enc_hw_fpadd503_5
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fpadd503_5_fu_646_ap_start,
        ap_done => grp_fpadd503_5_fu_646_ap_done,
        ap_idle => grp_fpadd503_5_fu_646_ap_idle,
        ap_ready => grp_fpadd503_5_fu_646_ap_ready,
        R_X_address0 => grp_fpadd503_5_fu_646_R_X_address0,
        R_X_ce0 => grp_fpadd503_5_fu_646_R_X_ce0,
        R_X_q0 => R_X_q0,
        R_Z_address0 => grp_fpadd503_5_fu_646_R_Z_address0,
        R_Z_ce0 => grp_fpadd503_5_fu_646_R_Z_ce0,
        R_Z_q0 => R_Z_q0,
        c_address0 => grp_fpadd503_5_fu_646_c_address0,
        c_ce0 => grp_fpadd503_5_fu_646_c_ce0,
        c_we0 => grp_fpadd503_5_fu_646_c_we0,
        c_d0 => grp_fpadd503_5_fu_646_c_d0,
        c_address1 => grp_fpadd503_5_fu_646_c_address1,
        c_ce1 => grp_fpadd503_5_fu_646_c_ce1,
        c_q1 => t1_2_q1);

    grp_fpadd503_6_fu_655 : component sikep503_kem_enc_hw_fpadd503_6
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fpadd503_6_fu_655_ap_start,
        ap_done => grp_fpadd503_6_fu_655_ap_done,
        ap_idle => grp_fpadd503_6_fu_655_ap_idle,
        ap_ready => grp_fpadd503_6_fu_655_ap_ready,
        R_X_address0 => grp_fpadd503_6_fu_655_R_X_address0,
        R_X_ce0 => grp_fpadd503_6_fu_655_R_X_ce0,
        R_X_q0 => R_X_q0,
        R_Z_address0 => grp_fpadd503_6_fu_655_R_Z_address0,
        R_Z_ce0 => grp_fpadd503_6_fu_655_R_Z_ce0,
        R_Z_q0 => R_Z_q0,
        c_address0 => grp_fpadd503_6_fu_655_c_address0,
        c_ce0 => grp_fpadd503_6_fu_655_c_ce0,
        c_we0 => grp_fpadd503_6_fu_655_c_we0,
        c_d0 => grp_fpadd503_6_fu_655_c_d0,
        c_address1 => grp_fpadd503_6_fu_655_c_address1,
        c_ce1 => grp_fpadd503_6_fu_655_c_ce1,
        c_q1 => t1_2_q1);

    grp_fp2mul503_mont_88_91_1_fu_664 : component sikep503_kem_enc_hw_fp2mul503_mont_88_91_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fp2mul503_mont_88_91_1_fu_664_ap_start,
        ap_done => grp_fp2mul503_mont_88_91_1_fu_664_ap_done,
        ap_idle => grp_fp2mul503_mont_88_91_1_fu_664_ap_idle,
        ap_ready => grp_fp2mul503_mont_88_91_1_fu_664_ap_ready,
        a_0_address0 => grp_fp2mul503_mont_88_91_1_fu_664_a_0_address0,
        a_0_ce0 => grp_fp2mul503_mont_88_91_1_fu_664_a_0_ce0,
        a_0_q0 => C24_q0,
        a_0_address1 => grp_fp2mul503_mont_88_91_1_fu_664_a_0_address1,
        a_0_ce1 => grp_fp2mul503_mont_88_91_1_fu_664_a_0_ce1,
        a_0_q1 => C24_q1,
        a_1_address0 => grp_fp2mul503_mont_88_91_1_fu_664_a_1_address0,
        a_1_ce0 => grp_fp2mul503_mont_88_91_1_fu_664_a_1_ce0,
        a_1_q0 => C24_1_q0,
        a_1_address1 => grp_fp2mul503_mont_88_91_1_fu_664_a_1_address1,
        a_1_ce1 => grp_fp2mul503_mont_88_91_1_fu_664_a_1_ce1,
        a_1_q1 => C24_1_q1,
        b_address0 => grp_fp2mul503_mont_88_91_1_fu_664_b_address0,
        b_ce0 => grp_fp2mul503_mont_88_91_1_fu_664_b_ce0,
        b_q0 => t0_1_q0,
        b_address1 => grp_fp2mul503_mont_88_91_1_fu_664_b_address1,
        b_ce1 => grp_fp2mul503_mont_88_91_1_fu_664_b_ce1,
        b_q1 => t0_1_q1,
        R_Z_address0 => grp_fp2mul503_mont_88_91_1_fu_664_R_Z_address0,
        R_Z_ce0 => grp_fp2mul503_mont_88_91_1_fu_664_R_Z_ce0,
        R_Z_we0 => grp_fp2mul503_mont_88_91_1_fu_664_R_Z_we0,
        R_Z_d0 => grp_fp2mul503_mont_88_91_1_fu_664_R_Z_d0,
        R_Z_q0 => R_Z_q0);

    grp_fp2mul503_mont_2_fu_676 : component sikep503_kem_enc_hw_fp2mul503_mont_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fp2mul503_mont_2_fu_676_ap_start,
        ap_done => grp_fp2mul503_mont_2_fu_676_ap_done,
        ap_idle => grp_fp2mul503_mont_2_fu_676_ap_idle,
        ap_ready => grp_fp2mul503_mont_2_fu_676_ap_ready,
        a_address0 => grp_fp2mul503_mont_2_fu_676_a_address0,
        a_ce0 => grp_fp2mul503_mont_2_fu_676_a_ce0,
        a_q0 => t1_2_q0,
        a_address1 => grp_fp2mul503_mont_2_fu_676_a_address1,
        a_ce1 => grp_fp2mul503_mont_2_fu_676_a_ce1,
        a_q1 => t1_2_q1,
        R_Z_address0 => grp_fp2mul503_mont_2_fu_676_R_Z_address0,
        R_Z_ce0 => grp_fp2mul503_mont_2_fu_676_R_Z_ce0,
        R_Z_q0 => R_Z_q0,
        R_Z_address1 => grp_fp2mul503_mont_2_fu_676_R_Z_address1,
        R_Z_ce1 => grp_fp2mul503_mont_2_fu_676_R_Z_ce1,
        R_Z_q1 => R_Z_q1,
        R_X_address0 => grp_fp2mul503_mont_2_fu_676_R_X_address0,
        R_X_ce0 => grp_fp2mul503_mont_2_fu_676_R_X_ce0,
        R_X_we0 => grp_fp2mul503_mont_2_fu_676_R_X_we0,
        R_X_d0 => grp_fp2mul503_mont_2_fu_676_R_X_d0,
        R_X_q0 => R_X_q0);

    grp_fp2mul503_mont_133_fu_687 : component sikep503_kem_enc_hw_fp2mul503_mont_133
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fp2mul503_mont_133_fu_687_ap_start,
        ap_done => grp_fp2mul503_mont_133_fu_687_ap_done,
        ap_idle => grp_fp2mul503_mont_133_fu_687_ap_idle,
        ap_ready => grp_fp2mul503_mont_133_fu_687_ap_ready,
        a_address0 => grp_fp2mul503_mont_133_fu_687_a_address0,
        a_ce0 => grp_fp2mul503_mont_133_fu_687_a_ce0,
        a_q0 => A24plus_q0,
        a_address1 => grp_fp2mul503_mont_133_fu_687_a_address1,
        a_ce1 => grp_fp2mul503_mont_133_fu_687_a_ce1,
        a_q1 => A24plus_q1,
        b_address0 => grp_fp2mul503_mont_133_fu_687_b_address0,
        b_ce0 => grp_fp2mul503_mont_133_fu_687_b_ce0,
        b_q0 => t1_2_q0,
        b_address1 => grp_fp2mul503_mont_133_fu_687_b_address1,
        b_ce1 => grp_fp2mul503_mont_133_fu_687_b_ce1,
        b_q1 => t1_2_q1,
        c_address0 => grp_fp2mul503_mont_133_fu_687_c_address0,
        c_ce0 => grp_fp2mul503_mont_133_fu_687_c_ce0,
        c_we0 => grp_fp2mul503_mont_133_fu_687_c_we0,
        c_d0 => grp_fp2mul503_mont_133_fu_687_c_d0,
        c_q0 => t0_1_q0);

    grp_fpadd503_7_fu_698 : component sikep503_kem_enc_hw_fpadd503_7
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fpadd503_7_fu_698_ap_start,
        ap_done => grp_fpadd503_7_fu_698_ap_done,
        ap_idle => grp_fpadd503_7_fu_698_ap_idle,
        ap_ready => grp_fpadd503_7_fu_698_ap_ready,
        R_Z_address0 => grp_fpadd503_7_fu_698_R_Z_address0,
        R_Z_ce0 => grp_fpadd503_7_fu_698_R_Z_ce0,
        R_Z_we0 => grp_fpadd503_7_fu_698_R_Z_we0,
        R_Z_d0 => grp_fpadd503_7_fu_698_R_Z_d0,
        R_Z_address1 => grp_fpadd503_7_fu_698_R_Z_address1,
        R_Z_ce1 => grp_fpadd503_7_fu_698_R_Z_ce1,
        R_Z_q1 => R_Z_q1,
        b_address0 => grp_fpadd503_7_fu_698_b_address0,
        b_ce0 => grp_fpadd503_7_fu_698_b_ce0,
        b_q0 => t0_1_q0);

    grp_fpadd503_8_fu_706 : component sikep503_kem_enc_hw_fpadd503_8
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fpadd503_8_fu_706_ap_start,
        ap_done => grp_fpadd503_8_fu_706_ap_done,
        ap_idle => grp_fpadd503_8_fu_706_ap_idle,
        ap_ready => grp_fpadd503_8_fu_706_ap_ready,
        R_Z_address0 => grp_fpadd503_8_fu_706_R_Z_address0,
        R_Z_ce0 => grp_fpadd503_8_fu_706_R_Z_ce0,
        R_Z_we0 => grp_fpadd503_8_fu_706_R_Z_we0,
        R_Z_d0 => grp_fpadd503_8_fu_706_R_Z_d0,
        R_Z_q0 => R_Z_q0,
        b_address0 => grp_fpadd503_8_fu_706_b_address0,
        b_ce0 => grp_fpadd503_8_fu_706_b_ce0,
        b_q0 => t0_1_q0);

    grp_fp2mul503_mont_3_fu_714 : component sikep503_kem_enc_hw_fp2mul503_mont_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fp2mul503_mont_3_fu_714_ap_start,
        ap_done => grp_fp2mul503_mont_3_fu_714_ap_done,
        ap_idle => grp_fp2mul503_mont_3_fu_714_ap_idle,
        ap_ready => grp_fp2mul503_mont_3_fu_714_ap_ready,
        R_Z_address0 => grp_fp2mul503_mont_3_fu_714_R_Z_address0,
        R_Z_ce0 => grp_fp2mul503_mont_3_fu_714_R_Z_ce0,
        R_Z_we0 => grp_fp2mul503_mont_3_fu_714_R_Z_we0,
        R_Z_d0 => grp_fp2mul503_mont_3_fu_714_R_Z_d0,
        R_Z_q0 => R_Z_q0,
        R_Z_address1 => grp_fp2mul503_mont_3_fu_714_R_Z_address1,
        R_Z_ce1 => grp_fp2mul503_mont_3_fu_714_R_Z_ce1,
        R_Z_q1 => R_Z_q1,
        b_address0 => grp_fp2mul503_mont_3_fu_714_b_address0,
        b_ce0 => grp_fp2mul503_mont_3_fu_714_b_ce0,
        b_q0 => t1_2_q0,
        b_address1 => grp_fp2mul503_mont_3_fu_714_b_address1,
        b_ce1 => grp_fp2mul503_mont_3_fu_714_b_ce1,
        b_q1 => t1_2_q1);

    grp_fpsub503_2_fu_724 : component sikep503_kem_enc_hw_fpsub503_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fpsub503_2_fu_724_ap_start,
        ap_done => grp_fpsub503_2_fu_724_ap_done,
        ap_idle => grp_fpsub503_2_fu_724_ap_idle,
        ap_ready => grp_fpsub503_2_fu_724_ap_ready,
        R_X_address0 => grp_fpsub503_2_fu_724_R_X_address0,
        R_X_ce0 => grp_fpsub503_2_fu_724_R_X_ce0,
        R_X_q0 => R_X_q0,
        R_Z_address0 => grp_fpsub503_2_fu_724_R_Z_address0,
        R_Z_ce0 => grp_fpsub503_2_fu_724_R_Z_ce0,
        R_Z_q0 => R_Z_q0,
        coeff_address0 => grp_fpsub503_2_fu_724_coeff_address0,
        coeff_ce0 => grp_fpsub503_2_fu_724_coeff_ce0,
        coeff_we0 => grp_fpsub503_2_fu_724_coeff_we0,
        coeff_d0 => grp_fpsub503_2_fu_724_coeff_d0,
        coeff_q0 => coeff_q0);

    grp_fpadd503_1_fu_733 : component sikep503_kem_enc_hw_fpadd503_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fpadd503_1_fu_733_ap_start,
        ap_done => grp_fpadd503_1_fu_733_ap_done,
        ap_idle => grp_fpadd503_1_fu_733_ap_idle,
        ap_ready => grp_fpadd503_1_fu_733_ap_ready,
        R_X_address0 => grp_fpadd503_1_fu_733_R_X_address0,
        R_X_ce0 => grp_fpadd503_1_fu_733_R_X_ce0,
        R_X_q0 => R_X_q0,
        R_Z_address0 => grp_fpadd503_1_fu_733_R_Z_address0,
        R_Z_ce0 => grp_fpadd503_1_fu_733_R_Z_ce0,
        R_Z_q0 => R_Z_q0,
        coeff_address0 => grp_fpadd503_1_fu_733_coeff_address0,
        coeff_ce0 => grp_fpadd503_1_fu_733_coeff_ce0,
        coeff_we0 => grp_fpadd503_1_fu_733_coeff_we0,
        coeff_d0 => grp_fpadd503_1_fu_733_coeff_d0,
        coeff_q0 => coeff_q0);

    grp_fpadd503_2_fu_742 : component sikep503_kem_enc_hw_fpadd503_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fpadd503_2_fu_742_ap_start,
        ap_done => grp_fpadd503_2_fu_742_ap_done,
        ap_idle => grp_fpadd503_2_fu_742_ap_idle,
        ap_ready => grp_fpadd503_2_fu_742_ap_ready,
        R_X_address0 => grp_fpadd503_2_fu_742_R_X_address0,
        R_X_ce0 => grp_fpadd503_2_fu_742_R_X_ce0,
        R_X_q0 => R_X_q0,
        R_Z_address0 => grp_fpadd503_2_fu_742_R_Z_address0,
        R_Z_ce0 => grp_fpadd503_2_fu_742_R_Z_ce0,
        R_Z_q0 => R_Z_q0,
        coeff_address0 => grp_fpadd503_2_fu_742_coeff_address0,
        coeff_ce0 => grp_fpadd503_2_fu_742_coeff_ce0,
        coeff_we0 => grp_fpadd503_2_fu_742_coeff_we0,
        coeff_d0 => grp_fpadd503_2_fu_742_coeff_d0,
        coeff_q0 => coeff_q0);

    grp_fp2sqr503_mont_1_fu_751 : component sikep503_kem_enc_hw_fp2sqr503_mont_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fp2sqr503_mont_1_fu_751_ap_start,
        ap_done => grp_fp2sqr503_mont_1_fu_751_ap_done,
        ap_idle => grp_fp2sqr503_mont_1_fu_751_ap_idle,
        ap_ready => grp_fp2sqr503_mont_1_fu_751_ap_ready,
        R_Z_address0 => grp_fp2sqr503_mont_1_fu_751_R_Z_address0,
        R_Z_ce0 => grp_fp2sqr503_mont_1_fu_751_R_Z_ce0,
        R_Z_q0 => R_Z_q0,
        R_Z_address1 => grp_fp2sqr503_mont_1_fu_751_R_Z_address1,
        R_Z_ce1 => grp_fp2sqr503_mont_1_fu_751_R_Z_ce1,
        R_Z_q1 => R_Z_q1,
        coeff_address0 => grp_fp2sqr503_mont_1_fu_751_coeff_address0,
        coeff_ce0 => grp_fp2sqr503_mont_1_fu_751_coeff_ce0,
        coeff_we0 => grp_fp2sqr503_mont_1_fu_751_coeff_we0,
        coeff_d0 => grp_fp2sqr503_mont_1_fu_751_coeff_d0,
        coeff_q0 => coeff_q0);

    grp_fp2sqr503_mont_3_fu_761 : component sikep503_kem_enc_hw_fp2sqr503_mont_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fp2sqr503_mont_3_fu_761_ap_start,
        ap_done => grp_fp2sqr503_mont_3_fu_761_ap_done,
        ap_idle => grp_fp2sqr503_mont_3_fu_761_ap_idle,
        ap_ready => grp_fp2sqr503_mont_3_fu_761_ap_ready,
        R_X_address0 => grp_fp2sqr503_mont_3_fu_761_R_X_address0,
        R_X_ce0 => grp_fp2sqr503_mont_3_fu_761_R_X_ce0,
        R_X_q0 => R_X_q0,
        R_X_address1 => grp_fp2sqr503_mont_3_fu_761_R_X_address1,
        R_X_ce1 => grp_fp2sqr503_mont_3_fu_761_R_X_ce1,
        R_X_q1 => R_X_q1,
        c_address0 => grp_fp2sqr503_mont_3_fu_761_c_address0,
        c_ce0 => grp_fp2sqr503_mont_3_fu_761_c_ce0,
        c_we0 => grp_fp2sqr503_mont_3_fu_761_c_we0,
        c_d0 => grp_fp2sqr503_mont_3_fu_761_c_d0,
        c_q0 => A24plus_q0);

    grp_fpadd503_3_fu_771 : component sikep503_kem_enc_hw_fpadd503_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fpadd503_3_fu_771_ap_start,
        ap_done => grp_fpadd503_3_fu_771_ap_done,
        ap_idle => grp_fpadd503_3_fu_771_ap_idle,
        ap_ready => grp_fpadd503_3_fu_771_ap_ready,
        coeff_address0 => grp_fpadd503_3_fu_771_coeff_address0,
        coeff_ce0 => grp_fpadd503_3_fu_771_coeff_ce0,
        coeff_we0 => grp_fpadd503_3_fu_771_coeff_we0,
        coeff_d0 => grp_fpadd503_3_fu_771_coeff_d0,
        coeff_address1 => grp_fpadd503_3_fu_771_coeff_address1,
        coeff_ce1 => grp_fpadd503_3_fu_771_coeff_ce1,
        coeff_q1 => coeff_q1);

    grp_fpadd503_4_fu_778 : component sikep503_kem_enc_hw_fpadd503_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fpadd503_4_fu_778_ap_start,
        ap_done => grp_fpadd503_4_fu_778_ap_done,
        ap_idle => grp_fpadd503_4_fu_778_ap_idle,
        ap_ready => grp_fpadd503_4_fu_778_ap_ready,
        coeff_address0 => grp_fpadd503_4_fu_778_coeff_address0,
        coeff_ce0 => grp_fpadd503_4_fu_778_coeff_ce0,
        coeff_we0 => grp_fpadd503_4_fu_778_coeff_we0,
        coeff_d0 => grp_fpadd503_4_fu_778_coeff_d0,
        coeff_q0 => coeff_q0);

    grp_fp2sqr503_mont_80_83_1_fu_785 : component sikep503_kem_enc_hw_fp2sqr503_mont_80_83_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fp2sqr503_mont_80_83_1_fu_785_ap_start,
        ap_done => grp_fp2sqr503_mont_80_83_1_fu_785_ap_done,
        ap_idle => grp_fp2sqr503_mont_80_83_1_fu_785_ap_idle,
        ap_ready => grp_fp2sqr503_mont_80_83_1_fu_785_ap_ready,
        coeff_address0 => grp_fp2sqr503_mont_80_83_1_fu_785_coeff_address0,
        coeff_ce0 => grp_fp2sqr503_mont_80_83_1_fu_785_coeff_ce0,
        coeff_q0 => coeff_q0,
        coeff_address1 => grp_fp2sqr503_mont_80_83_1_fu_785_coeff_address1,
        coeff_ce1 => grp_fp2sqr503_mont_80_83_1_fu_785_coeff_ce1,
        coeff_q1 => coeff_q1,
        c_0_address0 => grp_fp2sqr503_mont_80_83_1_fu_785_c_0_address0,
        c_0_ce0 => grp_fp2sqr503_mont_80_83_1_fu_785_c_0_ce0,
        c_0_we0 => grp_fp2sqr503_mont_80_83_1_fu_785_c_0_we0,
        c_0_d0 => grp_fp2sqr503_mont_80_83_1_fu_785_c_0_d0,
        c_0_q0 => C24_q0,
        c_1_address0 => grp_fp2sqr503_mont_80_83_1_fu_785_c_1_address0,
        c_1_ce0 => grp_fp2sqr503_mont_80_83_1_fu_785_c_1_ce0,
        c_1_we0 => grp_fp2sqr503_mont_80_83_1_fu_785_c_1_we0,
        c_1_d0 => grp_fp2sqr503_mont_80_83_1_fu_785_c_1_d0,
        c_1_q0 => C24_1_q0);

    grp_EphemeralSecretAgreement_A_1_Outline_VITIS_LOOP_261_3_fu_796 : component sikep503_kem_enc_hw_EphemeralSecretAgreement_A_1_Outline_VITIS_LOOP_261_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_EphemeralSecretAgreement_A_1_Outline_VITIS_LOOP_261_3_fu_796_ap_start,
        ap_done => grp_EphemeralSecretAgreement_A_1_Outline_VITIS_LOOP_261_3_fu_796_ap_done,
        ap_idle => grp_EphemeralSecretAgreement_A_1_Outline_VITIS_LOOP_261_3_fu_796_ap_idle,
        ap_ready => grp_EphemeralSecretAgreement_A_1_Outline_VITIS_LOOP_261_3_fu_796_ap_ready,
        npts_1 => reg_967,
        pts_X_address0 => grp_EphemeralSecretAgreement_A_1_Outline_VITIS_LOOP_261_3_fu_796_pts_X_address0,
        pts_X_ce0 => grp_EphemeralSecretAgreement_A_1_Outline_VITIS_LOOP_261_3_fu_796_pts_X_ce0,
        pts_X_we0 => grp_EphemeralSecretAgreement_A_1_Outline_VITIS_LOOP_261_3_fu_796_pts_X_we0,
        pts_X_d0 => grp_EphemeralSecretAgreement_A_1_Outline_VITIS_LOOP_261_3_fu_796_pts_X_d0,
        pts_X_q0 => pts_X_q0,
        pts_X_address1 => grp_EphemeralSecretAgreement_A_1_Outline_VITIS_LOOP_261_3_fu_796_pts_X_address1,
        pts_X_ce1 => grp_EphemeralSecretAgreement_A_1_Outline_VITIS_LOOP_261_3_fu_796_pts_X_ce1,
        pts_X_q1 => pts_X_q1,
        pts_Z_address0 => grp_EphemeralSecretAgreement_A_1_Outline_VITIS_LOOP_261_3_fu_796_pts_Z_address0,
        pts_Z_ce0 => grp_EphemeralSecretAgreement_A_1_Outline_VITIS_LOOP_261_3_fu_796_pts_Z_ce0,
        pts_Z_we0 => grp_EphemeralSecretAgreement_A_1_Outline_VITIS_LOOP_261_3_fu_796_pts_Z_we0,
        pts_Z_d0 => grp_EphemeralSecretAgreement_A_1_Outline_VITIS_LOOP_261_3_fu_796_pts_Z_d0,
        pts_Z_q0 => pts_Z_q0,
        pts_Z_address1 => grp_EphemeralSecretAgreement_A_1_Outline_VITIS_LOOP_261_3_fu_796_pts_Z_address1,
        pts_Z_ce1 => grp_EphemeralSecretAgreement_A_1_Outline_VITIS_LOOP_261_3_fu_796_pts_Z_ce1,
        pts_Z_q1 => pts_Z_q1,
        coeff_address0 => grp_EphemeralSecretAgreement_A_1_Outline_VITIS_LOOP_261_3_fu_796_coeff_address0,
        coeff_ce0 => grp_EphemeralSecretAgreement_A_1_Outline_VITIS_LOOP_261_3_fu_796_coeff_ce0,
        coeff_q0 => coeff_q0,
        coeff_address1 => grp_EphemeralSecretAgreement_A_1_Outline_VITIS_LOOP_261_3_fu_796_coeff_address1,
        coeff_ce1 => grp_EphemeralSecretAgreement_A_1_Outline_VITIS_LOOP_261_3_fu_796_coeff_ce1,
        coeff_q1 => coeff_q1);

    grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1235_fu_810 : component sikep503_kem_enc_hw_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1235
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1235_fu_810_ap_start,
        ap_done => grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1235_fu_810_ap_done,
        ap_idle => grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1235_fu_810_ap_idle,
        ap_ready => grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1235_fu_810_ap_ready,
        empty => trunc_ln15_reg_1241,
        pts_X_address0 => grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1235_fu_810_pts_X_address0,
        pts_X_ce0 => grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1235_fu_810_pts_X_ce0,
        pts_X_q0 => pts_X_q0,
        R_X_address0 => grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1235_fu_810_R_X_address0,
        R_X_ce0 => grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1235_fu_810_R_X_ce0,
        R_X_we0 => grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1235_fu_810_R_X_we0,
        R_X_d0 => grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1235_fu_810_R_X_d0);

    grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1237_fu_817 : component sikep503_kem_enc_hw_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1237
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1237_fu_817_ap_start,
        ap_done => grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1237_fu_817_ap_done,
        ap_idle => grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1237_fu_817_ap_idle,
        ap_ready => grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1237_fu_817_ap_ready,
        empty => trunc_ln15_reg_1241,
        pts_Z_address0 => grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1237_fu_817_pts_Z_address0,
        pts_Z_ce0 => grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1237_fu_817_pts_Z_ce0,
        pts_Z_q0 => pts_Z_q0,
        R_Z_address0 => grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1237_fu_817_R_Z_address0,
        R_Z_ce0 => grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1237_fu_817_R_Z_ce0,
        R_Z_we0 => grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1237_fu_817_R_Z_we0,
        R_Z_d0 => grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1237_fu_817_R_Z_d0);

    grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1236_fu_824 : component sikep503_kem_enc_hw_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1236
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1236_fu_824_ap_start,
        ap_done => grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1236_fu_824_ap_done,
        ap_idle => grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1236_fu_824_ap_idle,
        ap_ready => grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1236_fu_824_ap_ready,
        empty => trunc_ln15_reg_1241,
        pts_X_address0 => grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1236_fu_824_pts_X_address0,
        pts_X_ce0 => grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1236_fu_824_pts_X_ce0,
        pts_X_q0 => pts_X_q0,
        R_X_address0 => grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1236_fu_824_R_X_address0,
        R_X_ce0 => grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1236_fu_824_R_X_ce0,
        R_X_we0 => grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1236_fu_824_R_X_we0,
        R_X_d0 => grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1236_fu_824_R_X_d0);

    grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1238_fu_831 : component sikep503_kem_enc_hw_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1238
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1238_fu_831_ap_start,
        ap_done => grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1238_fu_831_ap_done,
        ap_idle => grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1238_fu_831_ap_idle,
        ap_ready => grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1238_fu_831_ap_ready,
        empty => trunc_ln15_reg_1241,
        pts_Z_address0 => grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1238_fu_831_pts_Z_address0,
        pts_Z_ce0 => grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1238_fu_831_pts_Z_ce0,
        pts_Z_q0 => pts_Z_q0,
        R_Z_address0 => grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1238_fu_831_R_Z_address0,
        R_Z_ce0 => grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1238_fu_831_R_Z_ce0,
        R_Z_we0 => grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1238_fu_831_R_Z_we0,
        R_Z_d0 => grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1238_fu_831_R_Z_d0);

    grp_fp2div2_503_fu_838 : component sikep503_kem_enc_hw_fp2div2_503
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fp2div2_503_fu_838_ap_start,
        ap_done => grp_fp2div2_503_fu_838_ap_done,
        ap_idle => grp_fp2div2_503_fu_838_ap_idle,
        ap_ready => grp_fp2div2_503_fu_838_ap_ready,
        c_0_address0 => grp_fp2div2_503_fu_838_c_0_address0,
        c_0_ce0 => grp_fp2div2_503_fu_838_c_0_ce0,
        c_0_we0 => grp_fp2div2_503_fu_838_c_0_we0,
        c_0_d0 => grp_fp2div2_503_fu_838_c_0_d0,
        c_0_q0 => C24_q0,
        c_0_address1 => grp_fp2div2_503_fu_838_c_0_address1,
        c_0_ce1 => grp_fp2div2_503_fu_838_c_0_ce1,
        c_0_q1 => C24_q1,
        c_1_address0 => grp_fp2div2_503_fu_838_c_1_address0,
        c_1_ce0 => grp_fp2div2_503_fu_838_c_1_ce0,
        c_1_we0 => grp_fp2div2_503_fu_838_c_1_we0,
        c_1_d0 => grp_fp2div2_503_fu_838_c_1_d0,
        c_1_q0 => C24_1_q0,
        c_1_address1 => grp_fp2div2_503_fu_838_c_1_address1,
        c_1_ce1 => grp_fp2div2_503_fu_838_c_1_ce1,
        c_1_q1 => C24_1_q1);

    grp_fpsub503_84_85_fu_846 : component sikep503_kem_enc_hw_fpsub503_84_85
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fpsub503_84_85_fu_846_ap_start,
        ap_done => grp_fpsub503_84_85_fu_846_ap_done,
        ap_idle => grp_fpsub503_84_85_fu_846_ap_idle,
        ap_ready => grp_fpsub503_84_85_fu_846_ap_ready,
        c_address0 => grp_fpsub503_84_85_fu_846_c_address0,
        c_ce0 => grp_fpsub503_84_85_fu_846_c_ce0,
        c_we0 => grp_fpsub503_84_85_fu_846_c_we0,
        c_d0 => grp_fpsub503_84_85_fu_846_c_d0,
        c_address1 => grp_fpsub503_84_85_fu_846_c_address1,
        c_ce1 => grp_fpsub503_84_85_fu_846_c_ce1,
        c_q1 => A24plus_q1,
        c_offset => grp_fpsub503_84_85_fu_846_c_offset,
        b_0_address0 => grp_fpsub503_84_85_fu_846_b_0_address0,
        b_0_ce0 => grp_fpsub503_84_85_fu_846_b_0_ce0,
        b_0_q0 => C24_q0,
        b_0_offset => grp_fpsub503_84_85_fu_846_b_0_offset,
        b_1_address0 => grp_fpsub503_84_85_fu_846_b_1_address0,
        b_1_ce0 => grp_fpsub503_84_85_fu_846_b_1_ce0,
        b_1_q0 => C24_1_q0,
        b_1_offset => grp_fpsub503_84_85_fu_846_b_1_offset);

    grp_fp2sqr503_mont_136_fu_864 : component sikep503_kem_enc_hw_fp2sqr503_mont_136
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fp2sqr503_mont_136_fu_864_ap_start,
        ap_done => grp_fp2sqr503_mont_136_fu_864_ap_done,
        ap_idle => grp_fp2sqr503_mont_136_fu_864_ap_idle,
        ap_ready => grp_fp2sqr503_mont_136_fu_864_ap_ready,
        a_address0 => grp_fp2sqr503_mont_136_fu_864_a_address0,
        a_ce0 => grp_fp2sqr503_mont_136_fu_864_a_ce0,
        a_q0 => grp_fp2sqr503_mont_136_fu_864_a_q0,
        a_address1 => grp_fp2sqr503_mont_136_fu_864_a_address1,
        a_ce1 => grp_fp2sqr503_mont_136_fu_864_a_ce1,
        a_q1 => grp_fp2sqr503_mont_136_fu_864_a_q1,
        c_address0 => grp_fp2sqr503_mont_136_fu_864_c_address0,
        c_ce0 => grp_fp2sqr503_mont_136_fu_864_c_ce0,
        c_we0 => grp_fp2sqr503_mont_136_fu_864_c_we0,
        c_d0 => grp_fp2sqr503_mont_136_fu_864_c_d0,
        c_q0 => grp_fp2sqr503_mont_136_fu_864_c_q0);

    grp_fp2sqr503_mont_86_87_fu_874 : component sikep503_kem_enc_hw_fp2sqr503_mont_86_87
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fp2sqr503_mont_86_87_fu_874_ap_start,
        ap_done => grp_fp2sqr503_mont_86_87_fu_874_ap_done,
        ap_idle => grp_fp2sqr503_mont_86_87_fu_874_ap_idle,
        ap_ready => grp_fp2sqr503_mont_86_87_fu_874_ap_ready,
        a_0_address0 => grp_fp2sqr503_mont_86_87_fu_874_a_0_address0,
        a_0_ce0 => grp_fp2sqr503_mont_86_87_fu_874_a_0_ce0,
        a_0_q0 => C24_q0,
        a_0_address1 => grp_fp2sqr503_mont_86_87_fu_874_a_0_address1,
        a_0_ce1 => grp_fp2sqr503_mont_86_87_fu_874_a_0_ce1,
        a_0_q1 => C24_q1,
        a_1_address0 => grp_fp2sqr503_mont_86_87_fu_874_a_1_address0,
        a_1_ce0 => grp_fp2sqr503_mont_86_87_fu_874_a_1_ce0,
        a_1_q0 => C24_1_q0,
        a_1_address1 => grp_fp2sqr503_mont_86_87_fu_874_a_1_address1,
        a_1_ce1 => grp_fp2sqr503_mont_86_87_fu_874_a_1_ce1,
        a_1_q1 => C24_1_q1,
        c_address0 => grp_fp2sqr503_mont_86_87_fu_874_c_address0,
        c_ce0 => grp_fp2sqr503_mont_86_87_fu_874_c_ce0,
        c_we0 => grp_fp2sqr503_mont_86_87_fu_874_c_we0,
        c_d0 => grp_fp2sqr503_mont_86_87_fu_874_c_d0,
        c_q0 => t1_q0,
        grp_fu_1254_p_din0 => grp_fp2sqr503_mont_86_87_fu_874_grp_fu_1254_p_din0,
        grp_fu_1254_p_din1 => grp_fp2sqr503_mont_86_87_fu_874_grp_fu_1254_p_din1,
        grp_fu_1254_p_dout0 => grp_fu_1254_p2,
        grp_fu_1254_p_ce => grp_fp2sqr503_mont_86_87_fu_874_grp_fu_1254_p_ce,
        grp_fu_1258_p_din0 => grp_fp2sqr503_mont_86_87_fu_874_grp_fu_1258_p_din0,
        grp_fu_1258_p_din1 => grp_fp2sqr503_mont_86_87_fu_874_grp_fu_1258_p_din1,
        grp_fu_1258_p_dout0 => grp_fu_1258_p2,
        grp_fu_1258_p_ce => grp_fp2sqr503_mont_86_87_fu_874_grp_fu_1258_p_ce,
        grp_fu_1262_p_din0 => grp_fp2sqr503_mont_86_87_fu_874_grp_fu_1262_p_din0,
        grp_fu_1262_p_din1 => grp_fp2sqr503_mont_86_87_fu_874_grp_fu_1262_p_din1,
        grp_fu_1262_p_dout0 => grp_fu_1262_p2,
        grp_fu_1262_p_ce => grp_fp2sqr503_mont_86_87_fu_874_grp_fu_1262_p_ce,
        grp_fu_1266_p_din0 => grp_fp2sqr503_mont_86_87_fu_874_grp_fu_1266_p_din0,
        grp_fu_1266_p_din1 => grp_fp2sqr503_mont_86_87_fu_874_grp_fu_1266_p_din1,
        grp_fu_1266_p_dout0 => grp_fu_1266_p2,
        grp_fu_1266_p_ce => grp_fp2sqr503_mont_86_87_fu_874_grp_fu_1266_p_ce);

    grp_fpadd503_149_3_fu_885 : component sikep503_kem_enc_hw_fpadd503_149_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fpadd503_149_3_fu_885_ap_start,
        ap_done => grp_fpadd503_149_3_fu_885_ap_done,
        ap_idle => grp_fpadd503_149_3_fu_885_ap_idle,
        ap_ready => grp_fpadd503_149_3_fu_885_ap_ready,
        b_address0 => grp_fpadd503_149_3_fu_885_b_address0,
        b_ce0 => grp_fpadd503_149_3_fu_885_b_ce0,
        b_q0 => t1_q0,
        b_offset => grp_fpadd503_149_3_fu_885_b_offset,
        c_address0 => grp_fpadd503_149_3_fu_885_c_address0,
        c_ce0 => grp_fpadd503_149_3_fu_885_c_ce0,
        c_we0 => grp_fpadd503_149_3_fu_885_c_we0,
        c_d0 => grp_fpadd503_149_3_fu_885_c_d0,
        c_address1 => grp_fpadd503_149_3_fu_885_c_address1,
        c_ce1 => grp_fpadd503_149_3_fu_885_c_ce1,
        c_q1 => t0_q1,
        c_offset => grp_fpadd503_149_3_fu_885_c_offset);

    grp_fpsub503_144_276_fu_899 : component sikep503_kem_enc_hw_fpsub503_144_276
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fpsub503_144_276_fu_899_ap_start,
        ap_done => grp_fpsub503_144_276_fu_899_ap_done,
        ap_idle => grp_fpsub503_144_276_fu_899_ap_idle,
        ap_ready => grp_fpsub503_144_276_fu_899_ap_ready,
        a_address0 => grp_fpsub503_144_276_fu_899_a_address0,
        a_ce0 => grp_fpsub503_144_276_fu_899_a_ce0,
        a_q0 => jinv_q0,
        a_offset => grp_fpsub503_144_276_fu_899_a_offset,
        c_address0 => grp_fpsub503_144_276_fu_899_c_address0,
        c_ce0 => grp_fpsub503_144_276_fu_899_c_ce0,
        c_we0 => grp_fpsub503_144_276_fu_899_c_we0,
        c_d0 => grp_fpsub503_144_276_fu_899_c_d0,
        c_address1 => grp_fpsub503_144_276_fu_899_c_address1,
        c_ce1 => grp_fpsub503_144_276_fu_899_c_ce1,
        c_q1 => t0_q1,
        c_offset => grp_fpsub503_144_276_fu_899_c_offset);

    grp_fpsub503_145_fu_913 : component sikep503_kem_enc_hw_fpsub503_145
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fpsub503_145_fu_913_ap_start,
        ap_done => grp_fpsub503_145_fu_913_ap_done,
        ap_idle => grp_fpsub503_145_fu_913_ap_idle,
        ap_ready => grp_fpsub503_145_fu_913_ap_ready,
        a_address0 => grp_fpsub503_145_fu_913_a_address0,
        a_ce0 => grp_fpsub503_145_fu_913_a_ce0,
        a_q0 => t0_q0,
        a_offset => grp_fpsub503_145_fu_913_a_offset,
        b_address0 => grp_fpsub503_145_fu_913_b_address0,
        b_ce0 => grp_fpsub503_145_fu_913_b_ce0,
        b_q0 => t1_q0,
        b_offset => grp_fpsub503_145_fu_913_b_offset,
        c_address0 => grp_fpsub503_145_fu_913_c_address0,
        c_ce0 => grp_fpsub503_145_fu_913_c_ce0,
        c_we0 => grp_fpsub503_145_fu_913_c_we0,
        c_d0 => grp_fpsub503_145_fu_913_c_d0,
        c_address1 => grp_fpsub503_145_fu_913_c_address1,
        c_ce1 => grp_fpsub503_145_fu_913_c_ce1,
        c_q1 => jinv_q1,
        c_offset => grp_fpsub503_145_fu_913_c_offset);

    grp_from_mont_1_fu_931 : component sikep503_kem_enc_hw_from_mont_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_from_mont_1_fu_931_ap_start,
        ap_done => grp_from_mont_1_fu_931_ap_done,
        ap_idle => grp_from_mont_1_fu_931_ap_idle,
        ap_ready => grp_from_mont_1_fu_931_ap_ready,
        ma_address0 => grp_from_mont_1_fu_931_ma_address0,
        ma_ce0 => grp_from_mont_1_fu_931_ma_ce0,
        ma_q0 => jinv_q0,
        t_i_address0 => grp_from_mont_1_fu_931_t_i_address0,
        t_i_ce0 => grp_from_mont_1_fu_931_t_i_ce0,
        t_i_we0 => grp_from_mont_1_fu_931_t_i_we0,
        t_i_d0 => grp_from_mont_1_fu_931_t_i_d0,
        t_i_q0 => t_i_q0,
        t_i_address1 => grp_from_mont_1_fu_931_t_i_address1,
        t_i_ce1 => grp_from_mont_1_fu_931_t_i_ce1,
        t_i_q1 => t_i_q1);

    grp_from_mont_3_fu_943 : component sikep503_kem_enc_hw_from_mont_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_from_mont_3_fu_943_ap_start,
        ap_done => grp_from_mont_3_fu_943_ap_done,
        ap_idle => grp_from_mont_3_fu_943_ap_idle,
        ap_ready => grp_from_mont_3_fu_943_ap_ready,
        ma_address0 => grp_from_mont_3_fu_943_ma_address0,
        ma_ce0 => grp_from_mont_3_fu_943_ma_ce0,
        ma_q0 => jinv_q0,
        t_i_address0 => grp_from_mont_3_fu_943_t_i_address0,
        t_i_ce0 => grp_from_mont_3_fu_943_t_i_ce0,
        t_i_we0 => grp_from_mont_3_fu_943_t_i_we0,
        t_i_d0 => grp_from_mont_3_fu_943_t_i_d0,
        t_i_q0 => t_i_q0);

    grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_40_1_fu_955 : component sikep503_kem_enc_hw_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_40_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_40_1_fu_955_ap_start,
        ap_done => grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_40_1_fu_955_ap_done,
        ap_idle => grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_40_1_fu_955_ap_idle,
        ap_ready => grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_40_1_fu_955_ap_ready,
        t_i_address0 => grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_40_1_fu_955_t_i_address0,
        t_i_ce0 => grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_40_1_fu_955_t_i_ce0,
        t_i_q0 => t_i_q0,
        t_i_address1 => grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_40_1_fu_955_t_i_address1,
        t_i_ce1 => grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_40_1_fu_955_t_i_ce1,
        t_i_q1 => t_i_q1,
        SharedSecretA_address0 => grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_40_1_fu_955_SharedSecretA_address0,
        SharedSecretA_ce0 => grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_40_1_fu_955_SharedSecretA_ce0,
        SharedSecretA_we0 => grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_40_1_fu_955_SharedSecretA_we0,
        SharedSecretA_d0 => grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_40_1_fu_955_SharedSecretA_d0,
        SharedSecretA_address1 => grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_40_1_fu_955_SharedSecretA_address1,
        SharedSecretA_ce1 => grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_40_1_fu_955_SharedSecretA_ce1,
        SharedSecretA_we1 => grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_40_1_fu_955_SharedSecretA_we1,
        SharedSecretA_d1 => grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_40_1_fu_955_SharedSecretA_d1);

    mul_32ns_32ns_64_2_1_U3281 : component sikep503_kem_enc_hw_mul_32ns_32ns_64_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1254_p0,
        din1 => grp_fu_1254_p1,
        ce => grp_fu_1254_ce,
        dout => grp_fu_1254_p2);

    mul_32ns_32ns_64_2_1_U3282 : component sikep503_kem_enc_hw_mul_32ns_32ns_64_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1258_p0,
        din1 => grp_fu_1258_p1,
        ce => grp_fu_1258_ce,
        dout => grp_fu_1258_p2);

    mul_32ns_32ns_64_2_1_U3283 : component sikep503_kem_enc_hw_mul_32ns_32ns_64_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1262_p0,
        din1 => grp_fu_1262_p1,
        ce => grp_fu_1262_ce,
        dout => grp_fu_1262_p2);

    mul_32ns_32ns_64_2_1_U3284 : component sikep503_kem_enc_hw_mul_32ns_32ns_64_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1266_p0,
        din1 => grp_fu_1266_p1,
        ce => grp_fu_1266_ce,
        dout => grp_fu_1266_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_EphemeralSecretAgreement_A_1_Outline_VITIS_LOOP_261_3_fu_796_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_EphemeralSecretAgreement_A_1_Outline_VITIS_LOOP_261_3_fu_796_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state91)) then 
                    grp_EphemeralSecretAgreement_A_1_Outline_VITIS_LOOP_261_3_fu_796_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_EphemeralSecretAgreement_A_1_Outline_VITIS_LOOP_261_3_fu_796_ap_ready = ap_const_logic_1)) then 
                    grp_EphemeralSecretAgreement_A_1_Outline_VITIS_LOOP_261_3_fu_796_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_EphemeralSecretAgreement_A_1_Pipeline_1_fu_356_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_EphemeralSecretAgreement_A_1_Pipeline_1_fu_356_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_EphemeralSecretAgreement_A_1_Pipeline_1_fu_356_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_EphemeralSecretAgreement_A_1_Pipeline_1_fu_356_ap_ready = ap_const_logic_1)) then 
                    grp_EphemeralSecretAgreement_A_1_Pipeline_1_fu_356_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_EphemeralSecretAgreement_A_1_Pipeline_2_fu_362_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_EphemeralSecretAgreement_A_1_Pipeline_2_fu_362_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_EphemeralSecretAgreement_A_1_Pipeline_2_fu_362_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_EphemeralSecretAgreement_A_1_Pipeline_2_fu_362_ap_ready = ap_const_logic_1)) then 
                    grp_EphemeralSecretAgreement_A_1_Pipeline_2_fu_362_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_EphemeralSecretAgreement_A_1_Pipeline_3_fu_370_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_EphemeralSecretAgreement_A_1_Pipeline_3_fu_370_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_EphemeralSecretAgreement_A_1_Pipeline_3_fu_370_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_EphemeralSecretAgreement_A_1_Pipeline_3_fu_370_ap_ready = ap_const_logic_1)) then 
                    grp_EphemeralSecretAgreement_A_1_Pipeline_3_fu_370_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1232_fu_614_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1232_fu_614_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
                    grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1232_fu_614_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1232_fu_614_ap_ready = ap_const_logic_1)) then 
                    grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1232_fu_614_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1233_fu_607_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1233_fu_607_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln250_fu_1030_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state44))) then 
                    grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1233_fu_607_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1233_fu_607_ap_ready = ap_const_logic_1)) then 
                    grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1233_fu_607_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1234_fu_621_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1234_fu_621_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
                    grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1234_fu_621_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1234_fu_621_ap_ready = ap_const_logic_1)) then 
                    grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1234_fu_621_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1235_fu_810_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1235_fu_810_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state93)) then 
                    grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1235_fu_810_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1235_fu_810_ap_ready = ap_const_logic_1)) then 
                    grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1235_fu_810_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1236_fu_824_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1236_fu_824_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
                    grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1236_fu_824_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1236_fu_824_ap_ready = ap_const_logic_1)) then 
                    grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1236_fu_824_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1237_fu_817_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1237_fu_817_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state93)) then 
                    grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1237_fu_817_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1237_fu_817_ap_ready = ap_const_logic_1)) then 
                    grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1237_fu_817_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1238_fu_831_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1238_fu_831_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
                    grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1238_fu_831_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1238_fu_831_ap_ready = ap_const_logic_1)) then 
                    grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1238_fu_831_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1_fu_600_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1_fu_600_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln250_fu_1030_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state44))) then 
                    grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1_fu_600_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1_fu_600_ap_ready = ap_const_logic_1)) then 
                    grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1_fu_600_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_40_1_fu_955_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_40_1_fu_955_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state164)) then 
                    grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_40_1_fu_955_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_40_1_fu_955_ap_ready = ap_const_logic_1)) then 
                    grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_40_1_fu_955_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_LADDER3PT_1_fu_573_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_LADDER3PT_1_fu_573_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
                    grp_LADDER3PT_1_fu_573_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_LADDER3PT_1_fu_573_ap_ready = ap_const_logic_1)) then 
                    grp_LADDER3PT_1_fu_573_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fp2_decode_1_fu_376_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fp2_decode_1_fu_376_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_fp2_decode_1_fu_376_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fp2_decode_1_fu_376_ap_ready = ap_const_logic_1)) then 
                    grp_fp2_decode_1_fu_376_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fp2_decode_2_fu_390_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fp2_decode_2_fu_390_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                    grp_fp2_decode_2_fu_390_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fp2_decode_2_fu_390_ap_ready = ap_const_logic_1)) then 
                    grp_fp2_decode_2_fu_390_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fp2div2_503_fu_838_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fp2div2_503_fu_838_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state112))) then 
                    grp_fp2div2_503_fu_838_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fp2div2_503_fu_838_ap_ready = ap_const_logic_1)) then 
                    grp_fp2div2_503_fu_838_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fp2inv503_mont_fu_524_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fp2inv503_mont_fu_524_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state142))) then 
                    grp_fp2inv503_mont_fu_524_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fp2inv503_mont_fu_524_ap_ready = ap_const_logic_1)) then 
                    grp_fp2inv503_mont_fu_524_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fp2mul503_mont_133_2_fu_533_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fp2mul503_mont_133_2_fu_533_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state158) or (ap_const_logic_1 = ap_CS_fsm_state148) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state140))) then 
                    grp_fp2mul503_mont_133_2_fu_533_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fp2mul503_mont_133_2_fu_533_ap_ready = ap_const_logic_1)) then 
                    grp_fp2mul503_mont_133_2_fu_533_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fp2mul503_mont_133_fu_687_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fp2mul503_mont_133_fu_687_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
                    grp_fp2mul503_mont_133_fu_687_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fp2mul503_mont_133_fu_687_ap_ready = ap_const_logic_1)) then 
                    grp_fp2mul503_mont_133_fu_687_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fp2mul503_mont_2_fu_676_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fp2mul503_mont_2_fu_676_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
                    grp_fp2mul503_mont_2_fu_676_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fp2mul503_mont_2_fu_676_ap_ready = ap_const_logic_1)) then 
                    grp_fp2mul503_mont_2_fu_676_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fp2mul503_mont_3_fu_714_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fp2mul503_mont_3_fu_714_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state70)) then 
                    grp_fp2mul503_mont_3_fu_714_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fp2mul503_mont_3_fu_714_ap_ready = ap_const_logic_1)) then 
                    grp_fp2mul503_mont_3_fu_714_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fp2mul503_mont_4_fu_431_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fp2mul503_mont_4_fu_431_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                    grp_fp2mul503_mont_4_fu_431_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fp2mul503_mont_4_fu_431_ap_ready = ap_const_logic_1)) then 
                    grp_fp2mul503_mont_4_fu_431_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fp2mul503_mont_5_fu_441_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fp2mul503_mont_5_fu_441_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                    grp_fp2mul503_mont_5_fu_441_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fp2mul503_mont_5_fu_441_ap_ready = ap_const_logic_1)) then 
                    grp_fp2mul503_mont_5_fu_441_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fp2mul503_mont_78_1_fu_466_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fp2mul503_mont_78_1_fu_466_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
                    grp_fp2mul503_mont_78_1_fu_466_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fp2mul503_mont_78_1_fu_466_ap_ready = ap_const_logic_1)) then 
                    grp_fp2mul503_mont_78_1_fu_466_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fp2mul503_mont_88_91_1_fu_664_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fp2mul503_mont_88_91_1_fu_664_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
                    grp_fp2mul503_mont_88_91_1_fu_664_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fp2mul503_mont_88_91_1_fu_664_ap_ready = ap_const_logic_1)) then 
                    grp_fp2mul503_mont_88_91_1_fu_664_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fp2sqr503_mont_136_2_fu_515_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fp2sqr503_mont_136_2_fu_515_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state110) or (ap_const_logic_1 = ap_CS_fsm_state85) or (ap_const_logic_1 = ap_CS_fsm_state56) or (ap_const_logic_1 = ap_CS_fsm_state52) or (ap_const_logic_1 = ap_CS_fsm_state138) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
                    grp_fp2sqr503_mont_136_2_fu_515_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fp2sqr503_mont_136_2_fu_515_ap_ready = ap_const_logic_1)) then 
                    grp_fp2sqr503_mont_136_2_fu_515_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fp2sqr503_mont_136_fu_864_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fp2sqr503_mont_136_fu_864_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state146) or (ap_const_logic_1 = ap_CS_fsm_state118))) then 
                    grp_fp2sqr503_mont_136_fu_864_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fp2sqr503_mont_136_fu_864_ap_ready = ap_const_logic_1)) then 
                    grp_fp2sqr503_mont_136_fu_864_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fp2sqr503_mont_1_fu_751_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fp2sqr503_mont_1_fu_751_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state104) or (ap_const_logic_1 = ap_CS_fsm_state79))) then 
                    grp_fp2sqr503_mont_1_fu_751_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fp2sqr503_mont_1_fu_751_ap_ready = ap_const_logic_1)) then 
                    grp_fp2sqr503_mont_1_fu_751_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fp2sqr503_mont_3_fu_761_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fp2sqr503_mont_3_fu_761_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state104) or (ap_const_logic_1 = ap_CS_fsm_state79))) then 
                    grp_fp2sqr503_mont_3_fu_761_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fp2sqr503_mont_3_fu_761_ap_ready = ap_const_logic_1)) then 
                    grp_fp2sqr503_mont_3_fu_761_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fp2sqr503_mont_80_83_1_fu_785_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fp2sqr503_mont_80_83_1_fu_785_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state110) or (ap_const_logic_1 = ap_CS_fsm_state85))) then 
                    grp_fp2sqr503_mont_80_83_1_fu_785_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fp2sqr503_mont_80_83_1_fu_785_ap_ready = ap_const_logic_1)) then 
                    grp_fp2sqr503_mont_80_83_1_fu_785_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fp2sqr503_mont_86_87_fu_874_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fp2sqr503_mont_86_87_fu_874_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state120)) then 
                    grp_fp2sqr503_mont_86_87_fu_874_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fp2sqr503_mont_86_87_fu_874_ap_ready = ap_const_logic_1)) then 
                    grp_fp2sqr503_mont_86_87_fu_874_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fpadd503_10_fu_423_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fpadd503_10_fu_423_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                    grp_fpadd503_10_fu_423_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fpadd503_10_fu_423_ap_ready = ap_const_logic_1)) then 
                    grp_fpadd503_10_fu_423_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fpadd503_11_fu_501_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fpadd503_11_fu_501_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state21))) then 
                    grp_fpadd503_11_fu_501_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fpadd503_11_fu_501_ap_ready = ap_const_logic_1)) then 
                    grp_fpadd503_11_fu_501_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fpadd503_149_1_fu_452_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fpadd503_149_1_fu_452_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                    grp_fpadd503_149_1_fu_452_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fpadd503_149_1_fu_452_ap_ready = ap_const_logic_1)) then 
                    grp_fpadd503_149_1_fu_452_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fpadd503_149_2_fu_491_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fpadd503_149_2_fu_491_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state156) or (ap_const_logic_1 = ap_CS_fsm_state154) or (ap_const_logic_1 = ap_CS_fsm_state152) or (ap_const_logic_1 = ap_CS_fsm_state150) or (ap_const_logic_1 = ap_CS_fsm_state144) or (ap_const_logic_1 = ap_CS_fsm_state142) or (ap_const_logic_1 = ap_CS_fsm_state140) or (ap_const_logic_1 = ap_CS_fsm_state138) or (ap_const_logic_1 = ap_CS_fsm_state108) or (ap_const_logic_1 = ap_CS_fsm_state106) or (ap_const_logic_1 = ap_CS_fsm_state83) or (ap_const_logic_1 = ap_CS_fsm_state81) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state21))) then 
                    grp_fpadd503_149_2_fu_491_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fpadd503_149_2_fu_491_ap_ready = ap_const_logic_1)) then 
                    grp_fpadd503_149_2_fu_491_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fpadd503_149_3_fu_885_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fpadd503_149_3_fu_885_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state124) or (ap_const_logic_1 = ap_CS_fsm_state122))) then 
                    grp_fpadd503_149_3_fu_885_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fpadd503_149_3_fu_885_ap_ready = ap_const_logic_1)) then 
                    grp_fpadd503_149_3_fu_885_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fpadd503_1_fu_733_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fpadd503_1_fu_733_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state100) or (ap_const_logic_1 = ap_CS_fsm_state75))) then 
                    grp_fpadd503_1_fu_733_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fpadd503_1_fu_733_ap_ready = ap_const_logic_1)) then 
                    grp_fpadd503_1_fu_733_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fpadd503_2_fu_742_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fpadd503_2_fu_742_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state102) or (ap_const_logic_1 = ap_CS_fsm_state77))) then 
                    grp_fpadd503_2_fu_742_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fpadd503_2_fu_742_ap_ready = ap_const_logic_1)) then 
                    grp_fpadd503_2_fu_742_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fpadd503_3_fu_771_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fpadd503_3_fu_771_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state112) or (ap_const_logic_1 = ap_CS_fsm_state87) or (ap_const_logic_1 = ap_CS_fsm_state106) or (ap_const_logic_1 = ap_CS_fsm_state81))) then 
                    grp_fpadd503_3_fu_771_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fpadd503_3_fu_771_ap_ready = ap_const_logic_1)) then 
                    grp_fpadd503_3_fu_771_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fpadd503_4_fu_778_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fpadd503_4_fu_778_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state89) or (ap_const_logic_1 = ap_CS_fsm_state108) or (ap_const_logic_1 = ap_CS_fsm_state83))) then 
                    grp_fpadd503_4_fu_778_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fpadd503_4_fu_778_ap_ready = ap_const_logic_1)) then 
                    grp_fpadd503_4_fu_778_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fpadd503_58_59_fu_565_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fpadd503_58_59_fu_565_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
                    grp_fpadd503_58_59_fu_565_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fpadd503_58_59_fu_565_ap_ready = ap_const_logic_1)) then 
                    grp_fpadd503_58_59_fu_565_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fpadd503_5_fu_646_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fpadd503_5_fu_646_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state52)) then 
                    grp_fpadd503_5_fu_646_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fpadd503_5_fu_646_ap_ready = ap_const_logic_1)) then 
                    grp_fpadd503_5_fu_646_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fpadd503_6_fu_655_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fpadd503_6_fu_655_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
                    grp_fpadd503_6_fu_655_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fpadd503_6_fu_655_ap_ready = ap_const_logic_1)) then 
                    grp_fpadd503_6_fu_655_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fpadd503_76_77_fu_405_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fpadd503_76_77_fu_405_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_fpadd503_76_77_fu_405_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fpadd503_76_77_fu_405_ap_ready = ap_const_logic_1)) then 
                    grp_fpadd503_76_77_fu_405_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fpadd503_78_79_fu_543_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fpadd503_78_79_fu_543_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
                    grp_fpadd503_78_79_fu_543_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fpadd503_78_79_fu_543_ap_ready = ap_const_logic_1)) then 
                    grp_fpadd503_78_79_fu_543_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fpadd503_7_fu_698_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fpadd503_7_fu_698_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state66)) then 
                    grp_fpadd503_7_fu_698_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fpadd503_7_fu_698_ap_ready = ap_const_logic_1)) then 
                    grp_fpadd503_7_fu_698_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fpadd503_8_fu_706_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fpadd503_8_fu_706_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state68)) then 
                    grp_fpadd503_8_fu_706_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fpadd503_8_fu_706_ap_ready = ap_const_logic_1)) then 
                    grp_fpadd503_8_fu_706_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fpadd503_9_fu_415_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fpadd503_9_fu_415_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    grp_fpadd503_9_fu_415_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fpadd503_9_fu_415_ap_ready = ap_const_logic_1)) then 
                    grp_fpadd503_9_fu_415_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fpsub503_144_276_fu_899_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fpsub503_144_276_fu_899_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state128) or (ap_const_logic_1 = ap_CS_fsm_state126))) then 
                    grp_fpsub503_144_276_fu_899_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fpsub503_144_276_fu_899_ap_ready = ap_const_logic_1)) then 
                    grp_fpsub503_144_276_fu_899_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fpsub503_144_2_fu_476_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fpsub503_144_2_fu_476_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state132) or (ap_const_logic_1 = ap_CS_fsm_state130) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state60) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state19))) then 
                    grp_fpsub503_144_2_fu_476_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fpsub503_144_2_fu_476_ap_ready = ap_const_logic_1)) then 
                    grp_fpsub503_144_2_fu_476_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fpsub503_145_fu_913_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fpsub503_145_fu_913_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state136) or (ap_const_logic_1 = ap_CS_fsm_state134))) then 
                    grp_fpsub503_145_fu_913_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fpsub503_145_fu_913_ap_ready = ap_const_logic_1)) then 
                    grp_fpsub503_145_fu_913_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fpsub503_1_fu_591_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fpsub503_1_fu_591_ap_start_reg <= ap_const_logic_0;
            else
                if ((((ap_const_logic_1 = ap_CS_fsm_state43) and (icmp_ln248_fu_1007_p2 = ap_const_lv1_1)) or ((icmp_ln250_fu_1030_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state44)))) then 
                    grp_fpsub503_1_fu_591_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fpsub503_1_fu_591_ap_ready = ap_const_logic_1)) then 
                    grp_fpsub503_1_fu_591_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fpsub503_2_fu_724_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fpsub503_2_fu_724_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state98) or (ap_const_logic_1 = ap_CS_fsm_state73))) then 
                    grp_fpsub503_2_fu_724_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fpsub503_2_fu_724_ap_ready = ap_const_logic_1)) then 
                    grp_fpsub503_2_fu_724_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fpsub503_3_fu_628_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fpsub503_3_fu_628_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state48) and (icmp_ln35_fu_1078_p2 = ap_const_lv1_0))) then 
                    grp_fpsub503_3_fu_628_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fpsub503_3_fu_628_ap_ready = ap_const_logic_1)) then 
                    grp_fpsub503_3_fu_628_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fpsub503_4_fu_637_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fpsub503_4_fu_637_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
                    grp_fpsub503_4_fu_637_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fpsub503_4_fu_637_ap_ready = ap_const_logic_1)) then 
                    grp_fpsub503_4_fu_637_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fpsub503_84_85_fu_846_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fpsub503_84_85_fu_846_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state116) or (ap_const_logic_1 = ap_CS_fsm_state114))) then 
                    grp_fpsub503_84_85_fu_846_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fpsub503_84_85_fu_846_ap_ready = ap_const_logic_1)) then 
                    grp_fpsub503_84_85_fu_846_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_from_mont_1_fu_931_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_from_mont_1_fu_931_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state160)) then 
                    grp_from_mont_1_fu_931_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_from_mont_1_fu_931_ap_ready = ap_const_logic_1)) then 
                    grp_from_mont_1_fu_931_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_from_mont_3_fu_943_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_from_mont_3_fu_943_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state162)) then 
                    grp_from_mont_3_fu_943_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_from_mont_3_fu_943_ap_ready = ap_const_logic_1)) then 
                    grp_from_mont_3_fu_943_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i_reg_345_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state71) and (grp_fp2mul503_mont_3_fu_714_ap_done = ap_const_logic_1))) then 
                i_reg_345 <= i_291_reg_1231;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state47) and (ap_const_boolean_0 = ap_block_state47_on_subcall_done))) then 
                i_reg_345 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    ii_fu_216_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                ii_fu_216 <= ap_const_lv32_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state48) and (icmp_ln35_fu_1078_p2 = ap_const_lv1_1))) then 
                ii_fu_216 <= ii_1_reg_1213;
            end if; 
        end if;
    end process;

    index_1_reg_334_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state48) and (icmp_ln35_fu_1078_p2 = ap_const_lv1_1))) then 
                index_1_reg_334 <= index_4_fu_1089_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state43) and (icmp_ln248_fu_1007_p2 = ap_const_lv1_0))) then 
                index_1_reg_334 <= zext_ln248_fu_1016_p1;
            end if; 
        end if;
    end process;

    index_fu_208_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                index_fu_208 <= ap_const_lv7_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state92) and (grp_EphemeralSecretAgreement_A_1_Outline_VITIS_LOOP_261_3_fu_796_ap_done = ap_const_logic_1))) then 
                index_fu_208 <= trunc_ln248_fu_1118_p1;
            end if; 
        end if;
    end process;

    npts_fu_212_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                npts_fu_212 <= ap_const_lv32_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state48) and (icmp_ln35_fu_1078_p2 = ap_const_lv1_1))) then 
                npts_fu_212 <= npts_1_reg_1208;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state91)) then 
                npts_fu_212 <= npts_2_fu_1102_p2;
            end if; 
        end if;
    end process;

    row_fu_204_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                row_fu_204 <= ap_const_lv7_1;
            elsif (((icmp_ln250_fu_1030_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state44))) then 
                row_fu_204 <= row_3_fu_1041_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                add_ln234_reg_1163 <= add_ln234_fu_992_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                add_ln235_reg_1168 <= add_ln235_fu_998_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state48)) then
                i_291_reg_1231 <= i_291_fu_1083_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state47)) then
                ii_1_reg_1213 <= ii_1_fu_1061_p2;
                npts_1_reg_1208 <= npts_1_fu_1055_p2;
                    tmp_s_reg_1223(6 downto 1) <= tmp_s_fu_1070_p3(6 downto 1);
                    zext_ln230_reg_1218(5 downto 0) <= zext_ln230_fu_1066_p1(5 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state91) or (ap_const_logic_1 = ap_CS_fsm_state44))) then
                reg_967 <= npts_fu_212;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state91)) then
                trunc_ln15_reg_1241 <= trunc_ln15_fu_1109_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state44)) then
                trunc_ln250_reg_1192 <= trunc_ln250_fu_1035_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state43)) then
                    zext_ln250_reg_1184(6 downto 0) <= zext_ln250_fu_1026_p1(6 downto 0);
            end if;
        end if;
    end process;
    zext_ln250_reg_1184(7) <= '0';
    zext_ln230_reg_1218(7 downto 6) <= "00";
    tmp_s_reg_1223(0) <= '0';

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state44, ap_CS_fsm_state43, ap_CS_fsm_state47, ap_CS_fsm_state48, grp_fp2_decode_2_fu_390_ap_done, grp_fpadd503_9_fu_415_ap_done, grp_fpadd503_10_fu_423_ap_done, grp_fp2mul503_mont_4_fu_431_ap_done, grp_fp2mul503_mont_5_fu_441_ap_done, grp_fpadd503_149_1_fu_452_ap_done, grp_fpsub503_144_2_fu_476_ap_done, grp_fpadd503_149_2_fu_491_ap_done, grp_fp2inv503_mont_fu_524_ap_done, grp_fp2mul503_mont_133_2_fu_533_ap_done, grp_fpadd503_78_79_fu_543_ap_done, grp_fpsub503_1_fu_591_ap_done, grp_fpsub503_3_fu_628_ap_done, grp_fpsub503_4_fu_637_ap_done, grp_fpadd503_6_fu_655_ap_done, grp_fp2mul503_mont_2_fu_676_ap_done, grp_fp2mul503_mont_133_fu_687_ap_done, grp_fpadd503_7_fu_698_ap_done, grp_fpadd503_8_fu_706_ap_done, grp_fp2mul503_mont_3_fu_714_ap_done, grp_fpsub503_2_fu_724_ap_done, grp_fpadd503_1_fu_733_ap_done, grp_fpadd503_2_fu_742_ap_done, grp_fpadd503_3_fu_771_ap_done, grp_fpadd503_4_fu_778_ap_done, grp_EphemeralSecretAgreement_A_1_Outline_VITIS_LOOP_261_3_fu_796_ap_done, grp_fpsub503_84_85_fu_846_ap_done, grp_fp2sqr503_mont_136_fu_864_ap_done, grp_fp2sqr503_mont_86_87_fu_874_ap_done, grp_fpadd503_149_3_fu_885_ap_done, grp_fpsub503_144_276_fu_899_ap_done, grp_fpsub503_145_fu_913_ap_done, grp_from_mont_1_fu_931_ap_done, grp_from_mont_3_fu_943_ap_done, grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_40_1_fu_955_ap_done, icmp_ln248_fu_1007_p2, icmp_ln35_fu_1078_p2, ap_block_state47_on_subcall_done, ap_CS_fsm_state71, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state20, ap_CS_fsm_state22, ap_CS_fsm_state34, ap_CS_fsm_state36, ap_CS_fsm_state61, ap_CS_fsm_state63, ap_CS_fsm_state131, ap_CS_fsm_state133, ap_CS_fsm_state24, ap_CS_fsm_state26, ap_CS_fsm_state28, ap_CS_fsm_state82, ap_CS_fsm_state84, ap_CS_fsm_state107, ap_CS_fsm_state109, ap_CS_fsm_state139, ap_CS_fsm_state141, ap_CS_fsm_state143, ap_CS_fsm_state145, ap_CS_fsm_state151, ap_CS_fsm_state153, ap_CS_fsm_state155, ap_CS_fsm_state157, ap_CS_fsm_state53, ap_CS_fsm_state57, ap_CS_fsm_state86, ap_CS_fsm_state111, ap_CS_fsm_state30, ap_CS_fsm_state32, ap_CS_fsm_state149, ap_CS_fsm_state159, ap_CS_fsm_state38, ap_CS_fsm_state40, ap_CS_fsm_state42, icmp_ln250_fu_1030_p2, ap_CS_fsm_state97, ap_CS_fsm_state72, ap_CS_fsm_state45, ap_CS_fsm_state49, ap_CS_fsm_state51, ap_CS_fsm_state55, ap_CS_fsm_state59, ap_CS_fsm_state65, ap_CS_fsm_state67, ap_CS_fsm_state69, ap_CS_fsm_state74, ap_CS_fsm_state99, ap_CS_fsm_state76, ap_CS_fsm_state101, ap_CS_fsm_state78, ap_CS_fsm_state103, ap_CS_fsm_state80, ap_CS_fsm_state105, ap_CS_fsm_state88, ap_CS_fsm_state113, ap_CS_fsm_state90, ap_CS_fsm_state115, ap_CS_fsm_state92, ap_CS_fsm_state94, ap_CS_fsm_state96, ap_CS_fsm_state119, ap_CS_fsm_state117, ap_CS_fsm_state147, ap_CS_fsm_state121, ap_CS_fsm_state123, ap_CS_fsm_state125, ap_CS_fsm_state127, ap_CS_fsm_state129, ap_CS_fsm_state135, ap_CS_fsm_state137, ap_CS_fsm_state161, ap_CS_fsm_state163, ap_CS_fsm_state165, ap_block_state2_on_subcall_done, ap_block_state4_on_subcall_done, ap_block_state20_on_subcall_done, ap_block_state22_on_subcall_done, ap_block_state24_on_subcall_done, ap_block_state42_on_subcall_done, ap_block_state45_on_subcall_done, ap_block_state53_on_subcall_done, ap_block_state57_on_subcall_done, ap_block_state80_on_subcall_done, ap_block_state82_on_subcall_done, ap_block_state84_on_subcall_done, ap_block_state86_on_subcall_done, ap_block_state94_on_subcall_done, ap_block_state96_on_subcall_done, ap_block_state105_on_subcall_done, ap_block_state107_on_subcall_done, ap_block_state109_on_subcall_done, ap_block_state111_on_subcall_done, ap_block_state113_on_subcall_done, ap_block_state115_on_subcall_done, ap_block_state119_on_subcall_done, ap_block_state139_on_subcall_done, ap_block_state141_on_subcall_done, ap_block_state143_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_boolean_0 = ap_block_state2_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_boolean_0 = ap_block_state4_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((grp_fp2_decode_2_fu_390_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (((grp_fpadd503_9_fu_415_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                if (((grp_fpadd503_10_fu_423_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                if (((grp_fp2mul503_mont_4_fu_431_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                if (((grp_fp2mul503_mont_5_fu_441_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                if (((grp_fpadd503_149_1_fu_452_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state16))) then
                    ap_NS_fsm <= ap_ST_fsm_state17;
                else
                    ap_NS_fsm <= ap_ST_fsm_state16;
                end if;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                if (((grp_fpadd503_149_1_fu_452_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state18))) then
                    ap_NS_fsm <= ap_ST_fsm_state19;
                else
                    ap_NS_fsm <= ap_ST_fsm_state18;
                end if;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state20) and (ap_const_boolean_0 = ap_block_state20_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state21;
                else
                    ap_NS_fsm <= ap_ST_fsm_state20;
                end if;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state22) and (ap_const_boolean_0 = ap_block_state22_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state23;
                else
                    ap_NS_fsm <= ap_ST_fsm_state22;
                end if;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state24) and (ap_const_boolean_0 = ap_block_state24_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state25;
                else
                    ap_NS_fsm <= ap_ST_fsm_state24;
                end if;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                if (((grp_fpadd503_149_2_fu_491_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state26))) then
                    ap_NS_fsm <= ap_ST_fsm_state27;
                else
                    ap_NS_fsm <= ap_ST_fsm_state26;
                end if;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state28 => 
                if (((grp_fpadd503_149_2_fu_491_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state28))) then
                    ap_NS_fsm <= ap_ST_fsm_state29;
                else
                    ap_NS_fsm <= ap_ST_fsm_state28;
                end if;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                if (((grp_fp2inv503_mont_fu_524_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state30))) then
                    ap_NS_fsm <= ap_ST_fsm_state31;
                else
                    ap_NS_fsm <= ap_ST_fsm_state30;
                end if;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state32;
            when ap_ST_fsm_state32 => 
                if (((grp_fp2mul503_mont_133_2_fu_533_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state32))) then
                    ap_NS_fsm <= ap_ST_fsm_state33;
                else
                    ap_NS_fsm <= ap_ST_fsm_state32;
                end if;
            when ap_ST_fsm_state33 => 
                ap_NS_fsm <= ap_ST_fsm_state34;
            when ap_ST_fsm_state34 => 
                if (((grp_fpsub503_144_2_fu_476_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state34))) then
                    ap_NS_fsm <= ap_ST_fsm_state35;
                else
                    ap_NS_fsm <= ap_ST_fsm_state34;
                end if;
            when ap_ST_fsm_state35 => 
                ap_NS_fsm <= ap_ST_fsm_state36;
            when ap_ST_fsm_state36 => 
                if (((grp_fpsub503_144_2_fu_476_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state36))) then
                    ap_NS_fsm <= ap_ST_fsm_state37;
                else
                    ap_NS_fsm <= ap_ST_fsm_state36;
                end if;
            when ap_ST_fsm_state37 => 
                ap_NS_fsm <= ap_ST_fsm_state38;
            when ap_ST_fsm_state38 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state38) and (grp_fpadd503_78_79_fu_543_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state39;
                else
                    ap_NS_fsm <= ap_ST_fsm_state38;
                end if;
            when ap_ST_fsm_state39 => 
                ap_NS_fsm <= ap_ST_fsm_state40;
            when ap_ST_fsm_state40 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state40) and (grp_fpadd503_78_79_fu_543_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state41;
                else
                    ap_NS_fsm <= ap_ST_fsm_state40;
                end if;
            when ap_ST_fsm_state41 => 
                ap_NS_fsm <= ap_ST_fsm_state42;
            when ap_ST_fsm_state42 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state42) and (ap_const_boolean_0 = ap_block_state42_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state43;
                else
                    ap_NS_fsm <= ap_ST_fsm_state42;
                end if;
            when ap_ST_fsm_state43 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state43) and (icmp_ln248_fu_1007_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state44;
                else
                    ap_NS_fsm <= ap_ST_fsm_state97;
                end if;
            when ap_ST_fsm_state44 => 
                if (((icmp_ln250_fu_1030_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state44))) then
                    ap_NS_fsm <= ap_ST_fsm_state72;
                else
                    ap_NS_fsm <= ap_ST_fsm_state45;
                end if;
            when ap_ST_fsm_state45 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state45) and (ap_const_boolean_0 = ap_block_state45_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state46;
                else
                    ap_NS_fsm <= ap_ST_fsm_state45;
                end if;
            when ap_ST_fsm_state46 => 
                ap_NS_fsm <= ap_ST_fsm_state47;
            when ap_ST_fsm_state47 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state47) and (ap_const_boolean_0 = ap_block_state47_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state48;
                else
                    ap_NS_fsm <= ap_ST_fsm_state47;
                end if;
            when ap_ST_fsm_state48 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state48) and (icmp_ln35_fu_1078_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state44;
                else
                    ap_NS_fsm <= ap_ST_fsm_state49;
                end if;
            when ap_ST_fsm_state49 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state49) and (grp_fpsub503_3_fu_628_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state50;
                else
                    ap_NS_fsm <= ap_ST_fsm_state49;
                end if;
            when ap_ST_fsm_state50 => 
                ap_NS_fsm <= ap_ST_fsm_state51;
            when ap_ST_fsm_state51 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state51) and (grp_fpsub503_4_fu_637_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state52;
                else
                    ap_NS_fsm <= ap_ST_fsm_state51;
                end if;
            when ap_ST_fsm_state52 => 
                ap_NS_fsm <= ap_ST_fsm_state53;
            when ap_ST_fsm_state53 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state53) and (ap_const_boolean_0 = ap_block_state53_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state54;
                else
                    ap_NS_fsm <= ap_ST_fsm_state53;
                end if;
            when ap_ST_fsm_state54 => 
                ap_NS_fsm <= ap_ST_fsm_state55;
            when ap_ST_fsm_state55 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state55) and (grp_fpadd503_6_fu_655_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state56;
                else
                    ap_NS_fsm <= ap_ST_fsm_state55;
                end if;
            when ap_ST_fsm_state56 => 
                ap_NS_fsm <= ap_ST_fsm_state57;
            when ap_ST_fsm_state57 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state57) and (ap_const_boolean_0 = ap_block_state57_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state58;
                else
                    ap_NS_fsm <= ap_ST_fsm_state57;
                end if;
            when ap_ST_fsm_state58 => 
                ap_NS_fsm <= ap_ST_fsm_state59;
            when ap_ST_fsm_state59 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state59) and (grp_fp2mul503_mont_2_fu_676_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state60;
                else
                    ap_NS_fsm <= ap_ST_fsm_state59;
                end if;
            when ap_ST_fsm_state60 => 
                ap_NS_fsm <= ap_ST_fsm_state61;
            when ap_ST_fsm_state61 => 
                if (((grp_fpsub503_144_2_fu_476_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state61))) then
                    ap_NS_fsm <= ap_ST_fsm_state62;
                else
                    ap_NS_fsm <= ap_ST_fsm_state61;
                end if;
            when ap_ST_fsm_state62 => 
                ap_NS_fsm <= ap_ST_fsm_state63;
            when ap_ST_fsm_state63 => 
                if (((grp_fpsub503_144_2_fu_476_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state63))) then
                    ap_NS_fsm <= ap_ST_fsm_state64;
                else
                    ap_NS_fsm <= ap_ST_fsm_state63;
                end if;
            when ap_ST_fsm_state64 => 
                ap_NS_fsm <= ap_ST_fsm_state65;
            when ap_ST_fsm_state65 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state65) and (grp_fp2mul503_mont_133_fu_687_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state66;
                else
                    ap_NS_fsm <= ap_ST_fsm_state65;
                end if;
            when ap_ST_fsm_state66 => 
                ap_NS_fsm <= ap_ST_fsm_state67;
            when ap_ST_fsm_state67 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state67) and (grp_fpadd503_7_fu_698_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state68;
                else
                    ap_NS_fsm <= ap_ST_fsm_state67;
                end if;
            when ap_ST_fsm_state68 => 
                ap_NS_fsm <= ap_ST_fsm_state69;
            when ap_ST_fsm_state69 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state69) and (grp_fpadd503_8_fu_706_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state70;
                else
                    ap_NS_fsm <= ap_ST_fsm_state69;
                end if;
            when ap_ST_fsm_state70 => 
                ap_NS_fsm <= ap_ST_fsm_state71;
            when ap_ST_fsm_state71 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state71) and (grp_fp2mul503_mont_3_fu_714_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state48;
                else
                    ap_NS_fsm <= ap_ST_fsm_state71;
                end if;
            when ap_ST_fsm_state72 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state72) and (grp_fpsub503_1_fu_591_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state73;
                else
                    ap_NS_fsm <= ap_ST_fsm_state72;
                end if;
            when ap_ST_fsm_state73 => 
                ap_NS_fsm <= ap_ST_fsm_state74;
            when ap_ST_fsm_state74 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state74) and (grp_fpsub503_2_fu_724_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state75;
                else
                    ap_NS_fsm <= ap_ST_fsm_state74;
                end if;
            when ap_ST_fsm_state75 => 
                ap_NS_fsm <= ap_ST_fsm_state76;
            when ap_ST_fsm_state76 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state76) and (grp_fpadd503_1_fu_733_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state77;
                else
                    ap_NS_fsm <= ap_ST_fsm_state76;
                end if;
            when ap_ST_fsm_state77 => 
                ap_NS_fsm <= ap_ST_fsm_state78;
            when ap_ST_fsm_state78 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state78) and (grp_fpadd503_2_fu_742_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state79;
                else
                    ap_NS_fsm <= ap_ST_fsm_state78;
                end if;
            when ap_ST_fsm_state79 => 
                ap_NS_fsm <= ap_ST_fsm_state80;
            when ap_ST_fsm_state80 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state80) and (ap_const_boolean_0 = ap_block_state80_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state81;
                else
                    ap_NS_fsm <= ap_ST_fsm_state80;
                end if;
            when ap_ST_fsm_state81 => 
                ap_NS_fsm <= ap_ST_fsm_state82;
            when ap_ST_fsm_state82 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state82) and (ap_const_boolean_0 = ap_block_state82_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state83;
                else
                    ap_NS_fsm <= ap_ST_fsm_state82;
                end if;
            when ap_ST_fsm_state83 => 
                ap_NS_fsm <= ap_ST_fsm_state84;
            when ap_ST_fsm_state84 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state84) and (ap_const_boolean_0 = ap_block_state84_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state85;
                else
                    ap_NS_fsm <= ap_ST_fsm_state84;
                end if;
            when ap_ST_fsm_state85 => 
                ap_NS_fsm <= ap_ST_fsm_state86;
            when ap_ST_fsm_state86 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state86) and (ap_const_boolean_0 = ap_block_state86_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state87;
                else
                    ap_NS_fsm <= ap_ST_fsm_state86;
                end if;
            when ap_ST_fsm_state87 => 
                ap_NS_fsm <= ap_ST_fsm_state88;
            when ap_ST_fsm_state88 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state88) and (grp_fpadd503_3_fu_771_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state89;
                else
                    ap_NS_fsm <= ap_ST_fsm_state88;
                end if;
            when ap_ST_fsm_state89 => 
                ap_NS_fsm <= ap_ST_fsm_state90;
            when ap_ST_fsm_state90 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state90) and (grp_fpadd503_4_fu_778_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state91;
                else
                    ap_NS_fsm <= ap_ST_fsm_state90;
                end if;
            when ap_ST_fsm_state91 => 
                ap_NS_fsm <= ap_ST_fsm_state92;
            when ap_ST_fsm_state92 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state92) and (grp_EphemeralSecretAgreement_A_1_Outline_VITIS_LOOP_261_3_fu_796_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state93;
                else
                    ap_NS_fsm <= ap_ST_fsm_state92;
                end if;
            when ap_ST_fsm_state93 => 
                ap_NS_fsm <= ap_ST_fsm_state94;
            when ap_ST_fsm_state94 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state94) and (ap_const_boolean_0 = ap_block_state94_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state95;
                else
                    ap_NS_fsm <= ap_ST_fsm_state94;
                end if;
            when ap_ST_fsm_state95 => 
                ap_NS_fsm <= ap_ST_fsm_state96;
            when ap_ST_fsm_state96 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state96) and (ap_const_boolean_0 = ap_block_state96_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state43;
                else
                    ap_NS_fsm <= ap_ST_fsm_state96;
                end if;
            when ap_ST_fsm_state97 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state97) and (grp_fpsub503_1_fu_591_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state98;
                else
                    ap_NS_fsm <= ap_ST_fsm_state97;
                end if;
            when ap_ST_fsm_state98 => 
                ap_NS_fsm <= ap_ST_fsm_state99;
            when ap_ST_fsm_state99 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state99) and (grp_fpsub503_2_fu_724_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state100;
                else
                    ap_NS_fsm <= ap_ST_fsm_state99;
                end if;
            when ap_ST_fsm_state100 => 
                ap_NS_fsm <= ap_ST_fsm_state101;
            when ap_ST_fsm_state101 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state101) and (grp_fpadd503_1_fu_733_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state102;
                else
                    ap_NS_fsm <= ap_ST_fsm_state101;
                end if;
            when ap_ST_fsm_state102 => 
                ap_NS_fsm <= ap_ST_fsm_state103;
            when ap_ST_fsm_state103 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state103) and (grp_fpadd503_2_fu_742_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state104;
                else
                    ap_NS_fsm <= ap_ST_fsm_state103;
                end if;
            when ap_ST_fsm_state104 => 
                ap_NS_fsm <= ap_ST_fsm_state105;
            when ap_ST_fsm_state105 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state105) and (ap_const_boolean_0 = ap_block_state105_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state106;
                else
                    ap_NS_fsm <= ap_ST_fsm_state105;
                end if;
            when ap_ST_fsm_state106 => 
                ap_NS_fsm <= ap_ST_fsm_state107;
            when ap_ST_fsm_state107 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state107) and (ap_const_boolean_0 = ap_block_state107_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state108;
                else
                    ap_NS_fsm <= ap_ST_fsm_state107;
                end if;
            when ap_ST_fsm_state108 => 
                ap_NS_fsm <= ap_ST_fsm_state109;
            when ap_ST_fsm_state109 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state109) and (ap_const_boolean_0 = ap_block_state109_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state110;
                else
                    ap_NS_fsm <= ap_ST_fsm_state109;
                end if;
            when ap_ST_fsm_state110 => 
                ap_NS_fsm <= ap_ST_fsm_state111;
            when ap_ST_fsm_state111 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state111) and (ap_const_boolean_0 = ap_block_state111_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state112;
                else
                    ap_NS_fsm <= ap_ST_fsm_state111;
                end if;
            when ap_ST_fsm_state112 => 
                ap_NS_fsm <= ap_ST_fsm_state113;
            when ap_ST_fsm_state113 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state113) and (ap_const_boolean_0 = ap_block_state113_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state114;
                else
                    ap_NS_fsm <= ap_ST_fsm_state113;
                end if;
            when ap_ST_fsm_state114 => 
                ap_NS_fsm <= ap_ST_fsm_state115;
            when ap_ST_fsm_state115 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state115) and (ap_const_boolean_0 = ap_block_state115_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state116;
                else
                    ap_NS_fsm <= ap_ST_fsm_state115;
                end if;
            when ap_ST_fsm_state116 => 
                ap_NS_fsm <= ap_ST_fsm_state117;
            when ap_ST_fsm_state117 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state117) and (grp_fpsub503_84_85_fu_846_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state118;
                else
                    ap_NS_fsm <= ap_ST_fsm_state117;
                end if;
            when ap_ST_fsm_state118 => 
                ap_NS_fsm <= ap_ST_fsm_state119;
            when ap_ST_fsm_state119 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state119) and (ap_const_boolean_0 = ap_block_state119_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state120;
                else
                    ap_NS_fsm <= ap_ST_fsm_state119;
                end if;
            when ap_ST_fsm_state120 => 
                ap_NS_fsm <= ap_ST_fsm_state121;
            when ap_ST_fsm_state121 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state121) and (grp_fp2sqr503_mont_86_87_fu_874_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state122;
                else
                    ap_NS_fsm <= ap_ST_fsm_state121;
                end if;
            when ap_ST_fsm_state122 => 
                ap_NS_fsm <= ap_ST_fsm_state123;
            when ap_ST_fsm_state123 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state123) and (grp_fpadd503_149_3_fu_885_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state124;
                else
                    ap_NS_fsm <= ap_ST_fsm_state123;
                end if;
            when ap_ST_fsm_state124 => 
                ap_NS_fsm <= ap_ST_fsm_state125;
            when ap_ST_fsm_state125 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state125) and (grp_fpadd503_149_3_fu_885_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state126;
                else
                    ap_NS_fsm <= ap_ST_fsm_state125;
                end if;
            when ap_ST_fsm_state126 => 
                ap_NS_fsm <= ap_ST_fsm_state127;
            when ap_ST_fsm_state127 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state127) and (grp_fpsub503_144_276_fu_899_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state128;
                else
                    ap_NS_fsm <= ap_ST_fsm_state127;
                end if;
            when ap_ST_fsm_state128 => 
                ap_NS_fsm <= ap_ST_fsm_state129;
            when ap_ST_fsm_state129 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state129) and (grp_fpsub503_144_276_fu_899_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state130;
                else
                    ap_NS_fsm <= ap_ST_fsm_state129;
                end if;
            when ap_ST_fsm_state130 => 
                ap_NS_fsm <= ap_ST_fsm_state131;
            when ap_ST_fsm_state131 => 
                if (((grp_fpsub503_144_2_fu_476_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state131))) then
                    ap_NS_fsm <= ap_ST_fsm_state132;
                else
                    ap_NS_fsm <= ap_ST_fsm_state131;
                end if;
            when ap_ST_fsm_state132 => 
                ap_NS_fsm <= ap_ST_fsm_state133;
            when ap_ST_fsm_state133 => 
                if (((grp_fpsub503_144_2_fu_476_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state133))) then
                    ap_NS_fsm <= ap_ST_fsm_state134;
                else
                    ap_NS_fsm <= ap_ST_fsm_state133;
                end if;
            when ap_ST_fsm_state134 => 
                ap_NS_fsm <= ap_ST_fsm_state135;
            when ap_ST_fsm_state135 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state135) and (grp_fpsub503_145_fu_913_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state136;
                else
                    ap_NS_fsm <= ap_ST_fsm_state135;
                end if;
            when ap_ST_fsm_state136 => 
                ap_NS_fsm <= ap_ST_fsm_state137;
            when ap_ST_fsm_state137 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state137) and (grp_fpsub503_145_fu_913_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state138;
                else
                    ap_NS_fsm <= ap_ST_fsm_state137;
                end if;
            when ap_ST_fsm_state138 => 
                ap_NS_fsm <= ap_ST_fsm_state139;
            when ap_ST_fsm_state139 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state139) and (ap_const_boolean_0 = ap_block_state139_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state140;
                else
                    ap_NS_fsm <= ap_ST_fsm_state139;
                end if;
            when ap_ST_fsm_state140 => 
                ap_NS_fsm <= ap_ST_fsm_state141;
            when ap_ST_fsm_state141 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state141) and (ap_const_boolean_0 = ap_block_state141_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state142;
                else
                    ap_NS_fsm <= ap_ST_fsm_state141;
                end if;
            when ap_ST_fsm_state142 => 
                ap_NS_fsm <= ap_ST_fsm_state143;
            when ap_ST_fsm_state143 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state143) and (ap_const_boolean_0 = ap_block_state143_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state144;
                else
                    ap_NS_fsm <= ap_ST_fsm_state143;
                end if;
            when ap_ST_fsm_state144 => 
                ap_NS_fsm <= ap_ST_fsm_state145;
            when ap_ST_fsm_state145 => 
                if (((grp_fpadd503_149_2_fu_491_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state145))) then
                    ap_NS_fsm <= ap_ST_fsm_state146;
                else
                    ap_NS_fsm <= ap_ST_fsm_state145;
                end if;
            when ap_ST_fsm_state146 => 
                ap_NS_fsm <= ap_ST_fsm_state147;
            when ap_ST_fsm_state147 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state147) and (grp_fp2sqr503_mont_136_fu_864_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state148;
                else
                    ap_NS_fsm <= ap_ST_fsm_state147;
                end if;
            when ap_ST_fsm_state148 => 
                ap_NS_fsm <= ap_ST_fsm_state149;
            when ap_ST_fsm_state149 => 
                if (((grp_fp2mul503_mont_133_2_fu_533_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state149))) then
                    ap_NS_fsm <= ap_ST_fsm_state150;
                else
                    ap_NS_fsm <= ap_ST_fsm_state149;
                end if;
            when ap_ST_fsm_state150 => 
                ap_NS_fsm <= ap_ST_fsm_state151;
            when ap_ST_fsm_state151 => 
                if (((grp_fpadd503_149_2_fu_491_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state151))) then
                    ap_NS_fsm <= ap_ST_fsm_state152;
                else
                    ap_NS_fsm <= ap_ST_fsm_state151;
                end if;
            when ap_ST_fsm_state152 => 
                ap_NS_fsm <= ap_ST_fsm_state153;
            when ap_ST_fsm_state153 => 
                if (((grp_fpadd503_149_2_fu_491_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state153))) then
                    ap_NS_fsm <= ap_ST_fsm_state154;
                else
                    ap_NS_fsm <= ap_ST_fsm_state153;
                end if;
            when ap_ST_fsm_state154 => 
                ap_NS_fsm <= ap_ST_fsm_state155;
            when ap_ST_fsm_state155 => 
                if (((grp_fpadd503_149_2_fu_491_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state155))) then
                    ap_NS_fsm <= ap_ST_fsm_state156;
                else
                    ap_NS_fsm <= ap_ST_fsm_state155;
                end if;
            when ap_ST_fsm_state156 => 
                ap_NS_fsm <= ap_ST_fsm_state157;
            when ap_ST_fsm_state157 => 
                if (((grp_fpadd503_149_2_fu_491_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state157))) then
                    ap_NS_fsm <= ap_ST_fsm_state158;
                else
                    ap_NS_fsm <= ap_ST_fsm_state157;
                end if;
            when ap_ST_fsm_state158 => 
                ap_NS_fsm <= ap_ST_fsm_state159;
            when ap_ST_fsm_state159 => 
                if (((grp_fp2mul503_mont_133_2_fu_533_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state159))) then
                    ap_NS_fsm <= ap_ST_fsm_state160;
                else
                    ap_NS_fsm <= ap_ST_fsm_state159;
                end if;
            when ap_ST_fsm_state160 => 
                ap_NS_fsm <= ap_ST_fsm_state161;
            when ap_ST_fsm_state161 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state161) and (grp_from_mont_1_fu_931_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state162;
                else
                    ap_NS_fsm <= ap_ST_fsm_state161;
                end if;
            when ap_ST_fsm_state162 => 
                ap_NS_fsm <= ap_ST_fsm_state163;
            when ap_ST_fsm_state163 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state163) and (grp_from_mont_3_fu_943_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state164;
                else
                    ap_NS_fsm <= ap_ST_fsm_state163;
                end if;
            when ap_ST_fsm_state164 => 
                ap_NS_fsm <= ap_ST_fsm_state165;
            when ap_ST_fsm_state165 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state165) and (grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_40_1_fu_955_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state165;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;

    A24plus_address0_assign_proc : process(grp_EphemeralSecretAgreement_A_1_Pipeline_1_fu_356_A24plus_address0, grp_fpadd503_149_2_fu_491_c_address0, grp_fp2sqr503_mont_136_2_fu_515_c_address0, grp_fpadd503_78_79_fu_543_c_address0, grp_fp2mul503_mont_133_fu_687_a_address0, grp_fp2sqr503_mont_3_fu_761_c_address0, grp_fpsub503_84_85_fu_846_c_address0, grp_fp2sqr503_mont_136_fu_864_a_address0, ap_CS_fsm_state2, ap_CS_fsm_state82, ap_CS_fsm_state84, ap_CS_fsm_state107, ap_CS_fsm_state109, ap_CS_fsm_state86, ap_CS_fsm_state111, ap_CS_fsm_state38, ap_CS_fsm_state40, ap_CS_fsm_state65, ap_CS_fsm_state80, ap_CS_fsm_state105, ap_CS_fsm_state115, ap_CS_fsm_state119, ap_CS_fsm_state117)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state119)) then 
            A24plus_address0 <= grp_fp2sqr503_mont_136_fu_864_a_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state117) or (ap_const_logic_1 = ap_CS_fsm_state115))) then 
            A24plus_address0 <= grp_fpsub503_84_85_fu_846_c_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state105) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            A24plus_address0 <= grp_fp2sqr503_mont_3_fu_761_c_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
            A24plus_address0 <= grp_fp2mul503_mont_133_fu_687_a_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state38))) then 
            A24plus_address0 <= grp_fpadd503_78_79_fu_543_c_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state111) or (ap_const_logic_1 = ap_CS_fsm_state86))) then 
            A24plus_address0 <= grp_fp2sqr503_mont_136_2_fu_515_c_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state109) or (ap_const_logic_1 = ap_CS_fsm_state107) or (ap_const_logic_1 = ap_CS_fsm_state84) or (ap_const_logic_1 = ap_CS_fsm_state82))) then 
            A24plus_address0 <= grp_fpadd503_149_2_fu_491_c_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            A24plus_address0 <= grp_EphemeralSecretAgreement_A_1_Pipeline_1_fu_356_A24plus_address0;
        else 
            A24plus_address0 <= "XXXX";
        end if; 
    end process;


    A24plus_address1_assign_proc : process(grp_fpadd503_149_2_fu_491_c_address1, grp_fp2sqr503_mont_136_2_fu_515_c_address1, grp_fpadd503_78_79_fu_543_c_address1, grp_fp2mul503_mont_133_fu_687_a_address1, grp_fpsub503_84_85_fu_846_c_address1, grp_fp2sqr503_mont_136_fu_864_a_address1, ap_CS_fsm_state82, ap_CS_fsm_state84, ap_CS_fsm_state107, ap_CS_fsm_state109, ap_CS_fsm_state86, ap_CS_fsm_state111, ap_CS_fsm_state38, ap_CS_fsm_state40, ap_CS_fsm_state65, ap_CS_fsm_state115, ap_CS_fsm_state119, ap_CS_fsm_state117)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state119)) then 
            A24plus_address1 <= grp_fp2sqr503_mont_136_fu_864_a_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state117) or (ap_const_logic_1 = ap_CS_fsm_state115))) then 
            A24plus_address1 <= grp_fpsub503_84_85_fu_846_c_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
            A24plus_address1 <= grp_fp2mul503_mont_133_fu_687_a_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state38))) then 
            A24plus_address1 <= grp_fpadd503_78_79_fu_543_c_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state111) or (ap_const_logic_1 = ap_CS_fsm_state86))) then 
            A24plus_address1 <= grp_fp2sqr503_mont_136_2_fu_515_c_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state109) or (ap_const_logic_1 = ap_CS_fsm_state107) or (ap_const_logic_1 = ap_CS_fsm_state84) or (ap_const_logic_1 = ap_CS_fsm_state82))) then 
            A24plus_address1 <= grp_fpadd503_149_2_fu_491_c_address1;
        else 
            A24plus_address1 <= "XXXX";
        end if; 
    end process;


    A24plus_ce0_assign_proc : process(grp_EphemeralSecretAgreement_A_1_Pipeline_1_fu_356_A24plus_ce0, grp_fpadd503_149_2_fu_491_c_ce0, grp_fp2sqr503_mont_136_2_fu_515_c_ce0, grp_fpadd503_78_79_fu_543_c_ce0, grp_fp2mul503_mont_133_fu_687_a_ce0, grp_fp2sqr503_mont_3_fu_761_c_ce0, grp_fpsub503_84_85_fu_846_c_ce0, grp_fp2sqr503_mont_136_fu_864_a_ce0, ap_CS_fsm_state2, ap_CS_fsm_state82, ap_CS_fsm_state84, ap_CS_fsm_state107, ap_CS_fsm_state109, ap_CS_fsm_state86, ap_CS_fsm_state111, ap_CS_fsm_state38, ap_CS_fsm_state40, ap_CS_fsm_state65, ap_CS_fsm_state80, ap_CS_fsm_state105, ap_CS_fsm_state115, ap_CS_fsm_state119, ap_CS_fsm_state117)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state119)) then 
            A24plus_ce0 <= grp_fp2sqr503_mont_136_fu_864_a_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state117) or (ap_const_logic_1 = ap_CS_fsm_state115))) then 
            A24plus_ce0 <= grp_fpsub503_84_85_fu_846_c_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state105) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            A24plus_ce0 <= grp_fp2sqr503_mont_3_fu_761_c_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
            A24plus_ce0 <= grp_fp2mul503_mont_133_fu_687_a_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state38))) then 
            A24plus_ce0 <= grp_fpadd503_78_79_fu_543_c_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state111) or (ap_const_logic_1 = ap_CS_fsm_state86))) then 
            A24plus_ce0 <= grp_fp2sqr503_mont_136_2_fu_515_c_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state109) or (ap_const_logic_1 = ap_CS_fsm_state107) or (ap_const_logic_1 = ap_CS_fsm_state84) or (ap_const_logic_1 = ap_CS_fsm_state82))) then 
            A24plus_ce0 <= grp_fpadd503_149_2_fu_491_c_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            A24plus_ce0 <= grp_EphemeralSecretAgreement_A_1_Pipeline_1_fu_356_A24plus_ce0;
        else 
            A24plus_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    A24plus_ce1_assign_proc : process(grp_fpadd503_149_2_fu_491_c_ce1, grp_fp2sqr503_mont_136_2_fu_515_c_ce1, grp_fpadd503_78_79_fu_543_c_ce1, grp_fp2mul503_mont_133_fu_687_a_ce1, grp_fpsub503_84_85_fu_846_c_ce1, grp_fp2sqr503_mont_136_fu_864_a_ce1, ap_CS_fsm_state82, ap_CS_fsm_state84, ap_CS_fsm_state107, ap_CS_fsm_state109, ap_CS_fsm_state86, ap_CS_fsm_state111, ap_CS_fsm_state38, ap_CS_fsm_state40, ap_CS_fsm_state65, ap_CS_fsm_state115, ap_CS_fsm_state119, ap_CS_fsm_state117)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state119)) then 
            A24plus_ce1 <= grp_fp2sqr503_mont_136_fu_864_a_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state117) or (ap_const_logic_1 = ap_CS_fsm_state115))) then 
            A24plus_ce1 <= grp_fpsub503_84_85_fu_846_c_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
            A24plus_ce1 <= grp_fp2mul503_mont_133_fu_687_a_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state38))) then 
            A24plus_ce1 <= grp_fpadd503_78_79_fu_543_c_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state111) or (ap_const_logic_1 = ap_CS_fsm_state86))) then 
            A24plus_ce1 <= grp_fp2sqr503_mont_136_2_fu_515_c_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state109) or (ap_const_logic_1 = ap_CS_fsm_state107) or (ap_const_logic_1 = ap_CS_fsm_state84) or (ap_const_logic_1 = ap_CS_fsm_state82))) then 
            A24plus_ce1 <= grp_fpadd503_149_2_fu_491_c_ce1;
        else 
            A24plus_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    A24plus_d0_assign_proc : process(grp_EphemeralSecretAgreement_A_1_Pipeline_1_fu_356_A24plus_d0, grp_fpadd503_149_2_fu_491_c_d0, grp_fp2sqr503_mont_136_2_fu_515_c_d0, grp_fpadd503_78_79_fu_543_c_d0, grp_fp2sqr503_mont_3_fu_761_c_d0, grp_fpsub503_84_85_fu_846_c_d0, ap_CS_fsm_state2, ap_CS_fsm_state82, ap_CS_fsm_state84, ap_CS_fsm_state107, ap_CS_fsm_state109, ap_CS_fsm_state86, ap_CS_fsm_state111, ap_CS_fsm_state38, ap_CS_fsm_state40, ap_CS_fsm_state80, ap_CS_fsm_state105, ap_CS_fsm_state115, ap_CS_fsm_state117)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state117) or (ap_const_logic_1 = ap_CS_fsm_state115))) then 
            A24plus_d0 <= grp_fpsub503_84_85_fu_846_c_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state105) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            A24plus_d0 <= grp_fp2sqr503_mont_3_fu_761_c_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state38))) then 
            A24plus_d0 <= grp_fpadd503_78_79_fu_543_c_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state111) or (ap_const_logic_1 = ap_CS_fsm_state86))) then 
            A24plus_d0 <= grp_fp2sqr503_mont_136_2_fu_515_c_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state109) or (ap_const_logic_1 = ap_CS_fsm_state107) or (ap_const_logic_1 = ap_CS_fsm_state84) or (ap_const_logic_1 = ap_CS_fsm_state82))) then 
            A24plus_d0 <= grp_fpadd503_149_2_fu_491_c_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            A24plus_d0 <= grp_EphemeralSecretAgreement_A_1_Pipeline_1_fu_356_A24plus_d0;
        else 
            A24plus_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    A24plus_we0_assign_proc : process(grp_EphemeralSecretAgreement_A_1_Pipeline_1_fu_356_A24plus_we0, grp_fpadd503_149_2_fu_491_c_we0, grp_fp2sqr503_mont_136_2_fu_515_c_we0, grp_fpadd503_78_79_fu_543_c_we0, grp_fp2sqr503_mont_3_fu_761_c_we0, grp_fpsub503_84_85_fu_846_c_we0, ap_CS_fsm_state2, ap_CS_fsm_state82, ap_CS_fsm_state84, ap_CS_fsm_state107, ap_CS_fsm_state109, ap_CS_fsm_state86, ap_CS_fsm_state111, ap_CS_fsm_state38, ap_CS_fsm_state40, ap_CS_fsm_state80, ap_CS_fsm_state105, ap_CS_fsm_state115, ap_CS_fsm_state117)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state117) or (ap_const_logic_1 = ap_CS_fsm_state115))) then 
            A24plus_we0 <= grp_fpsub503_84_85_fu_846_c_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state105) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            A24plus_we0 <= grp_fp2sqr503_mont_3_fu_761_c_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state38))) then 
            A24plus_we0 <= grp_fpadd503_78_79_fu_543_c_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state111) or (ap_const_logic_1 = ap_CS_fsm_state86))) then 
            A24plus_we0 <= grp_fp2sqr503_mont_136_2_fu_515_c_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state109) or (ap_const_logic_1 = ap_CS_fsm_state107) or (ap_const_logic_1 = ap_CS_fsm_state84) or (ap_const_logic_1 = ap_CS_fsm_state82))) then 
            A24plus_we0 <= grp_fpadd503_149_2_fu_491_c_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            A24plus_we0 <= grp_EphemeralSecretAgreement_A_1_Pipeline_1_fu_356_A24plus_we0;
        else 
            A24plus_we0 <= ap_const_logic_0;
        end if; 
    end process;


    A_1_address0_assign_proc : process(grp_EphemeralSecretAgreement_A_1_Pipeline_3_fu_370_A_1_address0, grp_fp2mul503_mont_5_fu_441_c_address0, grp_fpadd503_149_1_fu_452_c_address0, grp_fpsub503_144_2_fu_476_c_address0, grp_fp2sqr503_mont_136_2_fu_515_c_address0, grp_fp2mul503_mont_133_2_fu_533_c_address0, grp_fpadd503_78_79_fu_543_a_address0, grp_LADDER3PT_1_fu_573_A_address0, ap_CS_fsm_state2, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state20, ap_CS_fsm_state22, ap_CS_fsm_state34, ap_CS_fsm_state36, ap_CS_fsm_state24, ap_CS_fsm_state32, ap_CS_fsm_state38, ap_CS_fsm_state40, ap_CS_fsm_state42)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            A_1_address0 <= grp_LADDER3PT_1_fu_573_A_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state38))) then 
            A_1_address0 <= grp_fpadd503_78_79_fu_543_a_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            A_1_address0 <= grp_fp2mul503_mont_133_2_fu_533_c_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            A_1_address0 <= grp_fp2sqr503_mont_136_2_fu_515_c_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state20))) then 
            A_1_address0 <= grp_fpsub503_144_2_fu_476_c_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            A_1_address0 <= grp_fpadd503_149_1_fu_452_c_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            A_1_address0 <= grp_fp2mul503_mont_5_fu_441_c_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            A_1_address0 <= grp_EphemeralSecretAgreement_A_1_Pipeline_3_fu_370_A_1_address0;
        else 
            A_1_address0 <= "XXXX";
        end if; 
    end process;


    A_1_address1_assign_proc : process(grp_fpadd503_149_1_fu_452_c_address1, grp_fpsub503_144_2_fu_476_c_address1, grp_fp2sqr503_mont_136_2_fu_515_c_address1, grp_fp2mul503_mont_133_2_fu_533_c_address1, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state20, ap_CS_fsm_state22, ap_CS_fsm_state34, ap_CS_fsm_state36, ap_CS_fsm_state24, ap_CS_fsm_state32)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            A_1_address1 <= grp_fp2mul503_mont_133_2_fu_533_c_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            A_1_address1 <= grp_fp2sqr503_mont_136_2_fu_515_c_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state20))) then 
            A_1_address1 <= grp_fpsub503_144_2_fu_476_c_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            A_1_address1 <= grp_fpadd503_149_1_fu_452_c_address1;
        else 
            A_1_address1 <= "XXXX";
        end if; 
    end process;


    A_1_ce0_assign_proc : process(grp_EphemeralSecretAgreement_A_1_Pipeline_3_fu_370_A_1_ce0, grp_fp2mul503_mont_5_fu_441_c_ce0, grp_fpadd503_149_1_fu_452_c_ce0, grp_fpsub503_144_2_fu_476_c_ce0, grp_fp2sqr503_mont_136_2_fu_515_c_ce0, grp_fp2mul503_mont_133_2_fu_533_c_ce0, grp_fpadd503_78_79_fu_543_a_ce0, grp_LADDER3PT_1_fu_573_A_ce0, ap_CS_fsm_state2, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state20, ap_CS_fsm_state22, ap_CS_fsm_state34, ap_CS_fsm_state36, ap_CS_fsm_state24, ap_CS_fsm_state32, ap_CS_fsm_state38, ap_CS_fsm_state40, ap_CS_fsm_state42)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            A_1_ce0 <= grp_LADDER3PT_1_fu_573_A_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state38))) then 
            A_1_ce0 <= grp_fpadd503_78_79_fu_543_a_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            A_1_ce0 <= grp_fp2mul503_mont_133_2_fu_533_c_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            A_1_ce0 <= grp_fp2sqr503_mont_136_2_fu_515_c_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state20))) then 
            A_1_ce0 <= grp_fpsub503_144_2_fu_476_c_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            A_1_ce0 <= grp_fpadd503_149_1_fu_452_c_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            A_1_ce0 <= grp_fp2mul503_mont_5_fu_441_c_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            A_1_ce0 <= grp_EphemeralSecretAgreement_A_1_Pipeline_3_fu_370_A_1_ce0;
        else 
            A_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    A_1_ce1_assign_proc : process(grp_fpadd503_149_1_fu_452_c_ce1, grp_fpsub503_144_2_fu_476_c_ce1, grp_fp2sqr503_mont_136_2_fu_515_c_ce1, grp_fp2mul503_mont_133_2_fu_533_c_ce1, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state20, ap_CS_fsm_state22, ap_CS_fsm_state34, ap_CS_fsm_state36, ap_CS_fsm_state24, ap_CS_fsm_state32)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            A_1_ce1 <= grp_fp2mul503_mont_133_2_fu_533_c_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            A_1_ce1 <= grp_fp2sqr503_mont_136_2_fu_515_c_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state20))) then 
            A_1_ce1 <= grp_fpsub503_144_2_fu_476_c_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            A_1_ce1 <= grp_fpadd503_149_1_fu_452_c_ce1;
        else 
            A_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    A_1_d0_assign_proc : process(grp_EphemeralSecretAgreement_A_1_Pipeline_3_fu_370_A_1_d0, grp_fp2mul503_mont_5_fu_441_c_d0, grp_fpadd503_149_1_fu_452_c_d0, grp_fpsub503_144_2_fu_476_c_d0, grp_fp2sqr503_mont_136_2_fu_515_c_d0, grp_fp2mul503_mont_133_2_fu_533_c_d0, ap_CS_fsm_state2, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state20, ap_CS_fsm_state22, ap_CS_fsm_state34, ap_CS_fsm_state36, ap_CS_fsm_state24, ap_CS_fsm_state32)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            A_1_d0 <= grp_fp2mul503_mont_133_2_fu_533_c_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            A_1_d0 <= grp_fp2sqr503_mont_136_2_fu_515_c_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state20))) then 
            A_1_d0 <= grp_fpsub503_144_2_fu_476_c_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            A_1_d0 <= grp_fpadd503_149_1_fu_452_c_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            A_1_d0 <= grp_fp2mul503_mont_5_fu_441_c_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            A_1_d0 <= grp_EphemeralSecretAgreement_A_1_Pipeline_3_fu_370_A_1_d0;
        else 
            A_1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    A_1_we0_assign_proc : process(grp_EphemeralSecretAgreement_A_1_Pipeline_3_fu_370_A_1_we0, grp_fp2mul503_mont_5_fu_441_c_we0, grp_fpadd503_149_1_fu_452_c_we0, grp_fpsub503_144_2_fu_476_c_we0, grp_fp2sqr503_mont_136_2_fu_515_c_we0, grp_fp2mul503_mont_133_2_fu_533_c_we0, ap_CS_fsm_state2, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state20, ap_CS_fsm_state22, ap_CS_fsm_state34, ap_CS_fsm_state36, ap_CS_fsm_state24, ap_CS_fsm_state32)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            A_1_we0 <= grp_fp2mul503_mont_133_2_fu_533_c_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            A_1_we0 <= grp_fp2sqr503_mont_136_2_fu_515_c_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state20))) then 
            A_1_we0 <= grp_fpsub503_144_2_fu_476_c_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            A_1_we0 <= grp_fpadd503_149_1_fu_452_c_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            A_1_we0 <= grp_fp2mul503_mont_5_fu_441_c_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            A_1_we0 <= grp_EphemeralSecretAgreement_A_1_Pipeline_3_fu_370_A_1_we0;
        else 
            A_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    C24_1_address0_assign_proc : process(grp_EphemeralSecretAgreement_A_1_Pipeline_2_fu_362_C24_1_address0, grp_fpadd503_76_77_fu_405_c_1_address0, grp_fpadd503_78_79_fu_543_b_1_address0, grp_fpadd503_58_59_fu_565_c_1_address0, grp_fp2mul503_mont_88_91_1_fu_664_a_1_address0, grp_fp2sqr503_mont_80_83_1_fu_785_c_1_address0, grp_fp2div2_503_fu_838_c_1_address0, grp_fpsub503_84_85_fu_846_b_1_address0, grp_fp2sqr503_mont_86_87_fu_874_a_1_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state57, ap_CS_fsm_state86, ap_CS_fsm_state111, ap_CS_fsm_state38, ap_CS_fsm_state40, ap_CS_fsm_state42, ap_CS_fsm_state113, ap_CS_fsm_state115, ap_CS_fsm_state119, ap_CS_fsm_state117, ap_CS_fsm_state121)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state121)) then 
            C24_1_address0 <= grp_fp2sqr503_mont_86_87_fu_874_a_1_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state117) or (ap_const_logic_1 = ap_CS_fsm_state115))) then 
            C24_1_address0 <= grp_fpsub503_84_85_fu_846_b_1_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state119) or (ap_const_logic_1 = ap_CS_fsm_state113))) then 
            C24_1_address0 <= grp_fp2div2_503_fu_838_c_1_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state111) or (ap_const_logic_1 = ap_CS_fsm_state86))) then 
            C24_1_address0 <= grp_fp2sqr503_mont_80_83_1_fu_785_c_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            C24_1_address0 <= grp_fp2mul503_mont_88_91_1_fu_664_a_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            C24_1_address0 <= grp_fpadd503_58_59_fu_565_c_1_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state38))) then 
            C24_1_address0 <= grp_fpadd503_78_79_fu_543_b_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            C24_1_address0 <= grp_fpadd503_76_77_fu_405_c_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            C24_1_address0 <= grp_EphemeralSecretAgreement_A_1_Pipeline_2_fu_362_C24_1_address0;
        else 
            C24_1_address0 <= "XXX";
        end if; 
    end process;


    C24_1_address1_assign_proc : process(grp_fpadd503_76_77_fu_405_c_1_address1, grp_fpadd503_58_59_fu_565_c_1_address1, grp_fp2mul503_mont_88_91_1_fu_664_a_1_address1, grp_fp2div2_503_fu_838_c_1_address1, grp_fp2sqr503_mont_86_87_fu_874_a_1_address1, ap_CS_fsm_state4, ap_CS_fsm_state57, ap_CS_fsm_state42, ap_CS_fsm_state113, ap_CS_fsm_state119, ap_CS_fsm_state121)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state121)) then 
            C24_1_address1 <= grp_fp2sqr503_mont_86_87_fu_874_a_1_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state119) or (ap_const_logic_1 = ap_CS_fsm_state113))) then 
            C24_1_address1 <= grp_fp2div2_503_fu_838_c_1_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            C24_1_address1 <= grp_fp2mul503_mont_88_91_1_fu_664_a_1_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            C24_1_address1 <= grp_fpadd503_58_59_fu_565_c_1_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            C24_1_address1 <= grp_fpadd503_76_77_fu_405_c_1_address1;
        else 
            C24_1_address1 <= "XXX";
        end if; 
    end process;


    C24_1_ce0_assign_proc : process(grp_EphemeralSecretAgreement_A_1_Pipeline_2_fu_362_C24_1_ce0, grp_fpadd503_76_77_fu_405_c_1_ce0, grp_fpadd503_78_79_fu_543_b_1_ce0, grp_fpadd503_58_59_fu_565_c_1_ce0, grp_fp2mul503_mont_88_91_1_fu_664_a_1_ce0, grp_fp2sqr503_mont_80_83_1_fu_785_c_1_ce0, grp_fp2div2_503_fu_838_c_1_ce0, grp_fpsub503_84_85_fu_846_b_1_ce0, grp_fp2sqr503_mont_86_87_fu_874_a_1_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state57, ap_CS_fsm_state86, ap_CS_fsm_state111, ap_CS_fsm_state38, ap_CS_fsm_state40, ap_CS_fsm_state42, ap_CS_fsm_state113, ap_CS_fsm_state115, ap_CS_fsm_state119, ap_CS_fsm_state117, ap_CS_fsm_state121)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state121)) then 
            C24_1_ce0 <= grp_fp2sqr503_mont_86_87_fu_874_a_1_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state117) or (ap_const_logic_1 = ap_CS_fsm_state115))) then 
            C24_1_ce0 <= grp_fpsub503_84_85_fu_846_b_1_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state119) or (ap_const_logic_1 = ap_CS_fsm_state113))) then 
            C24_1_ce0 <= grp_fp2div2_503_fu_838_c_1_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state111) or (ap_const_logic_1 = ap_CS_fsm_state86))) then 
            C24_1_ce0 <= grp_fp2sqr503_mont_80_83_1_fu_785_c_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            C24_1_ce0 <= grp_fp2mul503_mont_88_91_1_fu_664_a_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            C24_1_ce0 <= grp_fpadd503_58_59_fu_565_c_1_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state38))) then 
            C24_1_ce0 <= grp_fpadd503_78_79_fu_543_b_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            C24_1_ce0 <= grp_fpadd503_76_77_fu_405_c_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            C24_1_ce0 <= grp_EphemeralSecretAgreement_A_1_Pipeline_2_fu_362_C24_1_ce0;
        else 
            C24_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    C24_1_ce1_assign_proc : process(grp_fpadd503_76_77_fu_405_c_1_ce1, grp_fpadd503_58_59_fu_565_c_1_ce1, grp_fp2mul503_mont_88_91_1_fu_664_a_1_ce1, grp_fp2div2_503_fu_838_c_1_ce1, grp_fp2sqr503_mont_86_87_fu_874_a_1_ce1, ap_CS_fsm_state4, ap_CS_fsm_state57, ap_CS_fsm_state42, ap_CS_fsm_state113, ap_CS_fsm_state119, ap_CS_fsm_state121)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state121)) then 
            C24_1_ce1 <= grp_fp2sqr503_mont_86_87_fu_874_a_1_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state119) or (ap_const_logic_1 = ap_CS_fsm_state113))) then 
            C24_1_ce1 <= grp_fp2div2_503_fu_838_c_1_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            C24_1_ce1 <= grp_fp2mul503_mont_88_91_1_fu_664_a_1_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            C24_1_ce1 <= grp_fpadd503_58_59_fu_565_c_1_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            C24_1_ce1 <= grp_fpadd503_76_77_fu_405_c_1_ce1;
        else 
            C24_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    C24_1_d0_assign_proc : process(grp_EphemeralSecretAgreement_A_1_Pipeline_2_fu_362_C24_1_d0, grp_fpadd503_76_77_fu_405_c_1_d0, grp_fpadd503_58_59_fu_565_c_1_d0, grp_fp2sqr503_mont_80_83_1_fu_785_c_1_d0, grp_fp2div2_503_fu_838_c_1_d0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state86, ap_CS_fsm_state111, ap_CS_fsm_state42, ap_CS_fsm_state113, ap_CS_fsm_state119)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state119) or (ap_const_logic_1 = ap_CS_fsm_state113))) then 
            C24_1_d0 <= grp_fp2div2_503_fu_838_c_1_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state111) or (ap_const_logic_1 = ap_CS_fsm_state86))) then 
            C24_1_d0 <= grp_fp2sqr503_mont_80_83_1_fu_785_c_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            C24_1_d0 <= grp_fpadd503_58_59_fu_565_c_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            C24_1_d0 <= grp_fpadd503_76_77_fu_405_c_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            C24_1_d0 <= grp_EphemeralSecretAgreement_A_1_Pipeline_2_fu_362_C24_1_d0;
        else 
            C24_1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    C24_1_we0_assign_proc : process(grp_EphemeralSecretAgreement_A_1_Pipeline_2_fu_362_C24_1_we0, grp_fpadd503_76_77_fu_405_c_1_we0, grp_fpadd503_58_59_fu_565_c_1_we0, grp_fp2sqr503_mont_80_83_1_fu_785_c_1_we0, grp_fp2div2_503_fu_838_c_1_we0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state86, ap_CS_fsm_state111, ap_CS_fsm_state42, ap_CS_fsm_state113, ap_CS_fsm_state119)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state119) or (ap_const_logic_1 = ap_CS_fsm_state113))) then 
            C24_1_we0 <= grp_fp2div2_503_fu_838_c_1_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state111) or (ap_const_logic_1 = ap_CS_fsm_state86))) then 
            C24_1_we0 <= grp_fp2sqr503_mont_80_83_1_fu_785_c_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            C24_1_we0 <= grp_fpadd503_58_59_fu_565_c_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            C24_1_we0 <= grp_fpadd503_76_77_fu_405_c_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            C24_1_we0 <= grp_EphemeralSecretAgreement_A_1_Pipeline_2_fu_362_C24_1_we0;
        else 
            C24_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    C24_address0_assign_proc : process(grp_EphemeralSecretAgreement_A_1_Pipeline_2_fu_362_C24_address0, grp_fpadd503_76_77_fu_405_c_0_address0, grp_fpadd503_78_79_fu_543_b_0_address0, grp_fpadd503_58_59_fu_565_c_0_address0, grp_fp2mul503_mont_88_91_1_fu_664_a_0_address0, grp_fp2sqr503_mont_80_83_1_fu_785_c_0_address0, grp_fp2div2_503_fu_838_c_0_address0, grp_fpsub503_84_85_fu_846_b_0_address0, grp_fp2sqr503_mont_86_87_fu_874_a_0_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state57, ap_CS_fsm_state86, ap_CS_fsm_state111, ap_CS_fsm_state38, ap_CS_fsm_state40, ap_CS_fsm_state42, ap_CS_fsm_state113, ap_CS_fsm_state115, ap_CS_fsm_state119, ap_CS_fsm_state117, ap_CS_fsm_state121)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state121)) then 
            C24_address0 <= grp_fp2sqr503_mont_86_87_fu_874_a_0_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state117) or (ap_const_logic_1 = ap_CS_fsm_state115))) then 
            C24_address0 <= grp_fpsub503_84_85_fu_846_b_0_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state119) or (ap_const_logic_1 = ap_CS_fsm_state113))) then 
            C24_address0 <= grp_fp2div2_503_fu_838_c_0_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state111) or (ap_const_logic_1 = ap_CS_fsm_state86))) then 
            C24_address0 <= grp_fp2sqr503_mont_80_83_1_fu_785_c_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            C24_address0 <= grp_fp2mul503_mont_88_91_1_fu_664_a_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            C24_address0 <= grp_fpadd503_58_59_fu_565_c_0_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state38))) then 
            C24_address0 <= grp_fpadd503_78_79_fu_543_b_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            C24_address0 <= grp_fpadd503_76_77_fu_405_c_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            C24_address0 <= grp_EphemeralSecretAgreement_A_1_Pipeline_2_fu_362_C24_address0;
        else 
            C24_address0 <= "XXX";
        end if; 
    end process;


    C24_address1_assign_proc : process(grp_fpadd503_76_77_fu_405_c_0_address1, grp_fpadd503_58_59_fu_565_c_0_address1, grp_fp2mul503_mont_88_91_1_fu_664_a_0_address1, grp_fp2div2_503_fu_838_c_0_address1, grp_fp2sqr503_mont_86_87_fu_874_a_0_address1, ap_CS_fsm_state4, ap_CS_fsm_state57, ap_CS_fsm_state42, ap_CS_fsm_state113, ap_CS_fsm_state119, ap_CS_fsm_state121)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state121)) then 
            C24_address1 <= grp_fp2sqr503_mont_86_87_fu_874_a_0_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state119) or (ap_const_logic_1 = ap_CS_fsm_state113))) then 
            C24_address1 <= grp_fp2div2_503_fu_838_c_0_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            C24_address1 <= grp_fp2mul503_mont_88_91_1_fu_664_a_0_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            C24_address1 <= grp_fpadd503_58_59_fu_565_c_0_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            C24_address1 <= grp_fpadd503_76_77_fu_405_c_0_address1;
        else 
            C24_address1 <= "XXX";
        end if; 
    end process;


    C24_ce0_assign_proc : process(grp_EphemeralSecretAgreement_A_1_Pipeline_2_fu_362_C24_ce0, grp_fpadd503_76_77_fu_405_c_0_ce0, grp_fpadd503_78_79_fu_543_b_0_ce0, grp_fpadd503_58_59_fu_565_c_0_ce0, grp_fp2mul503_mont_88_91_1_fu_664_a_0_ce0, grp_fp2sqr503_mont_80_83_1_fu_785_c_0_ce0, grp_fp2div2_503_fu_838_c_0_ce0, grp_fpsub503_84_85_fu_846_b_0_ce0, grp_fp2sqr503_mont_86_87_fu_874_a_0_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state57, ap_CS_fsm_state86, ap_CS_fsm_state111, ap_CS_fsm_state38, ap_CS_fsm_state40, ap_CS_fsm_state42, ap_CS_fsm_state113, ap_CS_fsm_state115, ap_CS_fsm_state119, ap_CS_fsm_state117, ap_CS_fsm_state121)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state121)) then 
            C24_ce0 <= grp_fp2sqr503_mont_86_87_fu_874_a_0_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state117) or (ap_const_logic_1 = ap_CS_fsm_state115))) then 
            C24_ce0 <= grp_fpsub503_84_85_fu_846_b_0_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state119) or (ap_const_logic_1 = ap_CS_fsm_state113))) then 
            C24_ce0 <= grp_fp2div2_503_fu_838_c_0_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state111) or (ap_const_logic_1 = ap_CS_fsm_state86))) then 
            C24_ce0 <= grp_fp2sqr503_mont_80_83_1_fu_785_c_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            C24_ce0 <= grp_fp2mul503_mont_88_91_1_fu_664_a_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            C24_ce0 <= grp_fpadd503_58_59_fu_565_c_0_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state38))) then 
            C24_ce0 <= grp_fpadd503_78_79_fu_543_b_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            C24_ce0 <= grp_fpadd503_76_77_fu_405_c_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            C24_ce0 <= grp_EphemeralSecretAgreement_A_1_Pipeline_2_fu_362_C24_ce0;
        else 
            C24_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    C24_ce1_assign_proc : process(grp_fpadd503_76_77_fu_405_c_0_ce1, grp_fpadd503_58_59_fu_565_c_0_ce1, grp_fp2mul503_mont_88_91_1_fu_664_a_0_ce1, grp_fp2div2_503_fu_838_c_0_ce1, grp_fp2sqr503_mont_86_87_fu_874_a_0_ce1, ap_CS_fsm_state4, ap_CS_fsm_state57, ap_CS_fsm_state42, ap_CS_fsm_state113, ap_CS_fsm_state119, ap_CS_fsm_state121)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state121)) then 
            C24_ce1 <= grp_fp2sqr503_mont_86_87_fu_874_a_0_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state119) or (ap_const_logic_1 = ap_CS_fsm_state113))) then 
            C24_ce1 <= grp_fp2div2_503_fu_838_c_0_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            C24_ce1 <= grp_fp2mul503_mont_88_91_1_fu_664_a_0_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            C24_ce1 <= grp_fpadd503_58_59_fu_565_c_0_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            C24_ce1 <= grp_fpadd503_76_77_fu_405_c_0_ce1;
        else 
            C24_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    C24_d0_assign_proc : process(grp_EphemeralSecretAgreement_A_1_Pipeline_2_fu_362_C24_d0, grp_fpadd503_76_77_fu_405_c_0_d0, grp_fpadd503_58_59_fu_565_c_0_d0, grp_fp2sqr503_mont_80_83_1_fu_785_c_0_d0, grp_fp2div2_503_fu_838_c_0_d0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state86, ap_CS_fsm_state111, ap_CS_fsm_state42, ap_CS_fsm_state113, ap_CS_fsm_state119)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state119) or (ap_const_logic_1 = ap_CS_fsm_state113))) then 
            C24_d0 <= grp_fp2div2_503_fu_838_c_0_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state111) or (ap_const_logic_1 = ap_CS_fsm_state86))) then 
            C24_d0 <= grp_fp2sqr503_mont_80_83_1_fu_785_c_0_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            C24_d0 <= grp_fpadd503_58_59_fu_565_c_0_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            C24_d0 <= grp_fpadd503_76_77_fu_405_c_0_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            C24_d0 <= grp_EphemeralSecretAgreement_A_1_Pipeline_2_fu_362_C24_d0;
        else 
            C24_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    C24_we0_assign_proc : process(grp_EphemeralSecretAgreement_A_1_Pipeline_2_fu_362_C24_we0, grp_fpadd503_76_77_fu_405_c_0_we0, grp_fpadd503_58_59_fu_565_c_0_we0, grp_fp2sqr503_mont_80_83_1_fu_785_c_0_we0, grp_fp2div2_503_fu_838_c_0_we0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state86, ap_CS_fsm_state111, ap_CS_fsm_state42, ap_CS_fsm_state113, ap_CS_fsm_state119)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state119) or (ap_const_logic_1 = ap_CS_fsm_state113))) then 
            C24_we0 <= grp_fp2div2_503_fu_838_c_0_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state111) or (ap_const_logic_1 = ap_CS_fsm_state86))) then 
            C24_we0 <= grp_fp2sqr503_mont_80_83_1_fu_785_c_0_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            C24_we0 <= grp_fpadd503_58_59_fu_565_c_0_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            C24_we0 <= grp_fpadd503_76_77_fu_405_c_0_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            C24_we0 <= grp_EphemeralSecretAgreement_A_1_Pipeline_2_fu_362_C24_we0;
        else 
            C24_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Montgomery_R2_1_address0_assign_proc : process(grp_fp2_decode_1_fu_376_Montgomery_R2_1_address0, grp_fp2_decode_2_fu_390_Montgomery_R2_1_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            Montgomery_R2_1_address0 <= grp_fp2_decode_2_fu_390_Montgomery_R2_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            Montgomery_R2_1_address0 <= grp_fp2_decode_1_fu_376_Montgomery_R2_1_address0;
        else 
            Montgomery_R2_1_address0 <= "XXX";
        end if; 
    end process;


    Montgomery_R2_1_ce0_assign_proc : process(grp_fp2_decode_1_fu_376_Montgomery_R2_1_ce0, grp_fp2_decode_2_fu_390_Montgomery_R2_1_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            Montgomery_R2_1_ce0 <= grp_fp2_decode_2_fu_390_Montgomery_R2_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            Montgomery_R2_1_ce0 <= grp_fp2_decode_1_fu_376_Montgomery_R2_1_ce0;
        else 
            Montgomery_R2_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    PKB_address0_assign_proc : process(grp_fp2_decode_1_fu_376_PKB_address0, grp_fp2_decode_2_fu_390_PKB_address0, grp_fpadd503_9_fu_415_PKB_address0, grp_fpadd503_10_fu_423_PKB_address0, grp_fp2mul503_mont_4_fu_431_PKB_address0, grp_fp2mul503_mont_5_fu_441_PKB_address0, grp_fp2mul503_mont_78_1_fu_466_coeff_address0, grp_fpadd503_11_fu_501_PKB_address0, grp_LADDER3PT_1_fu_573_PKB_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state20, ap_CS_fsm_state22, ap_CS_fsm_state24, ap_CS_fsm_state42)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            PKB_address0 <= grp_LADDER3PT_1_fu_573_PKB_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            PKB_address0 <= grp_fpadd503_11_fu_501_PKB_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            PKB_address0 <= grp_fp2mul503_mont_78_1_fu_466_coeff_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            PKB_address0 <= grp_fp2mul503_mont_5_fu_441_PKB_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            PKB_address0 <= grp_fp2mul503_mont_4_fu_431_PKB_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            PKB_address0 <= grp_fpadd503_10_fu_423_PKB_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            PKB_address0 <= grp_fpadd503_9_fu_415_PKB_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            PKB_address0 <= grp_fp2_decode_2_fu_390_PKB_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            PKB_address0 <= grp_fp2_decode_1_fu_376_PKB_address0;
        else 
            PKB_address0 <= "XXXXXX";
        end if; 
    end process;


    PKB_address1_assign_proc : process(grp_fpadd503_9_fu_415_PKB_address1, grp_fpadd503_10_fu_423_PKB_address1, grp_fp2mul503_mont_4_fu_431_PKB_address1, grp_fp2mul503_mont_5_fu_441_PKB_address1, grp_fp2mul503_mont_78_1_fu_466_coeff_address1, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            PKB_address1 <= grp_fp2mul503_mont_78_1_fu_466_coeff_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            PKB_address1 <= grp_fp2mul503_mont_5_fu_441_PKB_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            PKB_address1 <= grp_fp2mul503_mont_4_fu_431_PKB_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            PKB_address1 <= grp_fpadd503_10_fu_423_PKB_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            PKB_address1 <= grp_fpadd503_9_fu_415_PKB_address1;
        else 
            PKB_address1 <= "XXXXXX";
        end if; 
    end process;


    PKB_ce0_assign_proc : process(grp_fp2_decode_1_fu_376_PKB_ce0, grp_fp2_decode_2_fu_390_PKB_ce0, grp_fpadd503_9_fu_415_PKB_ce0, grp_fpadd503_10_fu_423_PKB_ce0, grp_fp2mul503_mont_4_fu_431_PKB_ce0, grp_fp2mul503_mont_5_fu_441_PKB_ce0, grp_fp2mul503_mont_78_1_fu_466_coeff_ce0, grp_fpadd503_11_fu_501_PKB_ce0, grp_LADDER3PT_1_fu_573_PKB_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state20, ap_CS_fsm_state22, ap_CS_fsm_state24, ap_CS_fsm_state42)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            PKB_ce0 <= grp_LADDER3PT_1_fu_573_PKB_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            PKB_ce0 <= grp_fpadd503_11_fu_501_PKB_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            PKB_ce0 <= grp_fp2mul503_mont_78_1_fu_466_coeff_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            PKB_ce0 <= grp_fp2mul503_mont_5_fu_441_PKB_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            PKB_ce0 <= grp_fp2mul503_mont_4_fu_431_PKB_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            PKB_ce0 <= grp_fpadd503_10_fu_423_PKB_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            PKB_ce0 <= grp_fpadd503_9_fu_415_PKB_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            PKB_ce0 <= grp_fp2_decode_2_fu_390_PKB_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            PKB_ce0 <= grp_fp2_decode_1_fu_376_PKB_ce0;
        else 
            PKB_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    PKB_ce1_assign_proc : process(grp_fpadd503_9_fu_415_PKB_ce1, grp_fpadd503_10_fu_423_PKB_ce1, grp_fp2mul503_mont_4_fu_431_PKB_ce1, grp_fp2mul503_mont_5_fu_441_PKB_ce1, grp_fp2mul503_mont_78_1_fu_466_coeff_ce1, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            PKB_ce1 <= grp_fp2mul503_mont_78_1_fu_466_coeff_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            PKB_ce1 <= grp_fp2mul503_mont_5_fu_441_PKB_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            PKB_ce1 <= grp_fp2mul503_mont_4_fu_431_PKB_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            PKB_ce1 <= grp_fpadd503_10_fu_423_PKB_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            PKB_ce1 <= grp_fpadd503_9_fu_415_PKB_ce1;
        else 
            PKB_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    PKB_d0_assign_proc : process(grp_fp2_decode_1_fu_376_PKB_d0, grp_fp2_decode_2_fu_390_PKB_d0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            PKB_d0 <= grp_fp2_decode_2_fu_390_PKB_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            PKB_d0 <= grp_fp2_decode_1_fu_376_PKB_d0;
        else 
            PKB_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    PKB_we0_assign_proc : process(grp_fp2_decode_1_fu_376_PKB_we0, grp_fp2_decode_2_fu_390_PKB_we0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            PKB_we0 <= grp_fp2_decode_2_fu_390_PKB_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            PKB_we0 <= grp_fp2_decode_1_fu_376_PKB_we0;
        else 
            PKB_we0 <= ap_const_lv8_0;
        end if; 
    end process;


    R_X_address0_assign_proc : process(ap_CS_fsm_state47, grp_LADDER3PT_1_fu_573_R_X_address0, grp_fpsub503_1_fu_591_R_X_address0, grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1_fu_600_R_X_address0, grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1232_fu_614_R_X_address0, grp_fpsub503_3_fu_628_R_X_address0, grp_fpsub503_4_fu_637_R_X_address0, grp_fpadd503_5_fu_646_R_X_address0, grp_fpadd503_6_fu_655_R_X_address0, grp_fp2mul503_mont_2_fu_676_R_X_address0, grp_fpsub503_2_fu_724_R_X_address0, grp_fpadd503_1_fu_733_R_X_address0, grp_fpadd503_2_fu_742_R_X_address0, grp_fp2sqr503_mont_3_fu_761_R_X_address0, grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1235_fu_810_R_X_address0, grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1236_fu_824_R_X_address0, ap_CS_fsm_state53, ap_CS_fsm_state42, ap_CS_fsm_state97, ap_CS_fsm_state72, ap_CS_fsm_state45, ap_CS_fsm_state49, ap_CS_fsm_state51, ap_CS_fsm_state55, ap_CS_fsm_state59, ap_CS_fsm_state74, ap_CS_fsm_state99, ap_CS_fsm_state76, ap_CS_fsm_state101, ap_CS_fsm_state78, ap_CS_fsm_state103, ap_CS_fsm_state80, ap_CS_fsm_state105, ap_CS_fsm_state94, ap_CS_fsm_state96)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state96)) then 
            R_X_address0 <= grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1236_fu_824_R_X_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state94)) then 
            R_X_address0 <= grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1235_fu_810_R_X_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state105) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            R_X_address0 <= grp_fp2sqr503_mont_3_fu_761_R_X_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state103) or (ap_const_logic_1 = ap_CS_fsm_state78))) then 
            R_X_address0 <= grp_fpadd503_2_fu_742_R_X_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state101) or (ap_const_logic_1 = ap_CS_fsm_state76))) then 
            R_X_address0 <= grp_fpadd503_1_fu_733_R_X_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state99) or (ap_const_logic_1 = ap_CS_fsm_state74))) then 
            R_X_address0 <= grp_fpsub503_2_fu_724_R_X_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            R_X_address0 <= grp_fp2mul503_mont_2_fu_676_R_X_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            R_X_address0 <= grp_fpadd503_6_fu_655_R_X_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            R_X_address0 <= grp_fpadd503_5_fu_646_R_X_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            R_X_address0 <= grp_fpsub503_4_fu_637_R_X_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            R_X_address0 <= grp_fpsub503_3_fu_628_R_X_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            R_X_address0 <= grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1232_fu_614_R_X_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            R_X_address0 <= grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1_fu_600_R_X_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state72) or (ap_const_logic_1 = ap_CS_fsm_state97))) then 
            R_X_address0 <= grp_fpsub503_1_fu_591_R_X_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            R_X_address0 <= grp_LADDER3PT_1_fu_573_R_X_address0;
        else 
            R_X_address0 <= "XXXX";
        end if; 
    end process;


    R_X_address1_assign_proc : process(grp_LADDER3PT_1_fu_573_R_X_address1, grp_fp2sqr503_mont_3_fu_761_R_X_address1, ap_CS_fsm_state42, ap_CS_fsm_state80, ap_CS_fsm_state105)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state105) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            R_X_address1 <= grp_fp2sqr503_mont_3_fu_761_R_X_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            R_X_address1 <= grp_LADDER3PT_1_fu_573_R_X_address1;
        else 
            R_X_address1 <= "XXXX";
        end if; 
    end process;


    R_X_ce0_assign_proc : process(ap_CS_fsm_state47, grp_LADDER3PT_1_fu_573_R_X_ce0, grp_fpsub503_1_fu_591_R_X_ce0, grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1_fu_600_R_X_ce0, grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1232_fu_614_R_X_ce0, grp_fpsub503_3_fu_628_R_X_ce0, grp_fpsub503_4_fu_637_R_X_ce0, grp_fpadd503_5_fu_646_R_X_ce0, grp_fpadd503_6_fu_655_R_X_ce0, grp_fp2mul503_mont_2_fu_676_R_X_ce0, grp_fpsub503_2_fu_724_R_X_ce0, grp_fpadd503_1_fu_733_R_X_ce0, grp_fpadd503_2_fu_742_R_X_ce0, grp_fp2sqr503_mont_3_fu_761_R_X_ce0, grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1235_fu_810_R_X_ce0, grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1236_fu_824_R_X_ce0, ap_CS_fsm_state53, ap_CS_fsm_state42, ap_CS_fsm_state97, ap_CS_fsm_state72, ap_CS_fsm_state45, ap_CS_fsm_state49, ap_CS_fsm_state51, ap_CS_fsm_state55, ap_CS_fsm_state59, ap_CS_fsm_state74, ap_CS_fsm_state99, ap_CS_fsm_state76, ap_CS_fsm_state101, ap_CS_fsm_state78, ap_CS_fsm_state103, ap_CS_fsm_state80, ap_CS_fsm_state105, ap_CS_fsm_state94, ap_CS_fsm_state96)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state96)) then 
            R_X_ce0 <= grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1236_fu_824_R_X_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state94)) then 
            R_X_ce0 <= grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1235_fu_810_R_X_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state105) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            R_X_ce0 <= grp_fp2sqr503_mont_3_fu_761_R_X_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state103) or (ap_const_logic_1 = ap_CS_fsm_state78))) then 
            R_X_ce0 <= grp_fpadd503_2_fu_742_R_X_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state101) or (ap_const_logic_1 = ap_CS_fsm_state76))) then 
            R_X_ce0 <= grp_fpadd503_1_fu_733_R_X_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state99) or (ap_const_logic_1 = ap_CS_fsm_state74))) then 
            R_X_ce0 <= grp_fpsub503_2_fu_724_R_X_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            R_X_ce0 <= grp_fp2mul503_mont_2_fu_676_R_X_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            R_X_ce0 <= grp_fpadd503_6_fu_655_R_X_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            R_X_ce0 <= grp_fpadd503_5_fu_646_R_X_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            R_X_ce0 <= grp_fpsub503_4_fu_637_R_X_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            R_X_ce0 <= grp_fpsub503_3_fu_628_R_X_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            R_X_ce0 <= grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1232_fu_614_R_X_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            R_X_ce0 <= grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1_fu_600_R_X_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state72) or (ap_const_logic_1 = ap_CS_fsm_state97))) then 
            R_X_ce0 <= grp_fpsub503_1_fu_591_R_X_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            R_X_ce0 <= grp_LADDER3PT_1_fu_573_R_X_ce0;
        else 
            R_X_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    R_X_ce1_assign_proc : process(grp_LADDER3PT_1_fu_573_R_X_ce1, grp_fp2sqr503_mont_3_fu_761_R_X_ce1, ap_CS_fsm_state42, ap_CS_fsm_state80, ap_CS_fsm_state105)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state105) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            R_X_ce1 <= grp_fp2sqr503_mont_3_fu_761_R_X_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            R_X_ce1 <= grp_LADDER3PT_1_fu_573_R_X_ce1;
        else 
            R_X_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    R_X_d0_assign_proc : process(grp_LADDER3PT_1_fu_573_R_X_d0, grp_fp2mul503_mont_2_fu_676_R_X_d0, grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1235_fu_810_R_X_d0, grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1236_fu_824_R_X_d0, ap_CS_fsm_state42, ap_CS_fsm_state59, ap_CS_fsm_state94, ap_CS_fsm_state96)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state96)) then 
            R_X_d0 <= grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1236_fu_824_R_X_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state94)) then 
            R_X_d0 <= grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1235_fu_810_R_X_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            R_X_d0 <= grp_fp2mul503_mont_2_fu_676_R_X_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            R_X_d0 <= grp_LADDER3PT_1_fu_573_R_X_d0;
        else 
            R_X_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    R_X_we0_assign_proc : process(grp_LADDER3PT_1_fu_573_R_X_we0, grp_fp2mul503_mont_2_fu_676_R_X_we0, grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1235_fu_810_R_X_we0, grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1236_fu_824_R_X_we0, ap_CS_fsm_state42, ap_CS_fsm_state59, ap_CS_fsm_state94, ap_CS_fsm_state96)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state96)) then 
            R_X_we0 <= grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1236_fu_824_R_X_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state94)) then 
            R_X_we0 <= grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1235_fu_810_R_X_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            R_X_we0 <= grp_fp2mul503_mont_2_fu_676_R_X_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            R_X_we0 <= grp_LADDER3PT_1_fu_573_R_X_we0;
        else 
            R_X_we0 <= ap_const_logic_0;
        end if; 
    end process;


    R_X_we1_assign_proc : process(grp_LADDER3PT_1_fu_573_R_X_we1, ap_CS_fsm_state42)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            R_X_we1 <= grp_LADDER3PT_1_fu_573_R_X_we1;
        else 
            R_X_we1 <= ap_const_logic_0;
        end if; 
    end process;


    R_Z_address0_assign_proc : process(ap_CS_fsm_state47, grp_LADDER3PT_1_fu_573_R_Z_address0, grp_fpsub503_1_fu_591_R_Z_address0, grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1233_fu_607_R_Z_address0, grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1234_fu_621_R_Z_address0, grp_fpsub503_3_fu_628_R_Z_address0, grp_fpsub503_4_fu_637_R_Z_address0, grp_fpadd503_5_fu_646_R_Z_address0, grp_fpadd503_6_fu_655_R_Z_address0, grp_fp2mul503_mont_88_91_1_fu_664_R_Z_address0, grp_fp2mul503_mont_2_fu_676_R_Z_address0, grp_fpadd503_7_fu_698_R_Z_address0, grp_fpadd503_8_fu_706_R_Z_address0, grp_fp2mul503_mont_3_fu_714_R_Z_address0, grp_fpsub503_2_fu_724_R_Z_address0, grp_fpadd503_1_fu_733_R_Z_address0, grp_fpadd503_2_fu_742_R_Z_address0, grp_fp2sqr503_mont_1_fu_751_R_Z_address0, grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1237_fu_817_R_Z_address0, grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1238_fu_831_R_Z_address0, ap_CS_fsm_state71, ap_CS_fsm_state53, ap_CS_fsm_state57, ap_CS_fsm_state42, ap_CS_fsm_state97, ap_CS_fsm_state72, ap_CS_fsm_state45, ap_CS_fsm_state49, ap_CS_fsm_state51, ap_CS_fsm_state55, ap_CS_fsm_state59, ap_CS_fsm_state67, ap_CS_fsm_state69, ap_CS_fsm_state74, ap_CS_fsm_state99, ap_CS_fsm_state76, ap_CS_fsm_state101, ap_CS_fsm_state78, ap_CS_fsm_state103, ap_CS_fsm_state80, ap_CS_fsm_state105, ap_CS_fsm_state94, ap_CS_fsm_state96)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state96)) then 
            R_Z_address0 <= grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1238_fu_831_R_Z_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state94)) then 
            R_Z_address0 <= grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1237_fu_817_R_Z_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state105) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            R_Z_address0 <= grp_fp2sqr503_mont_1_fu_751_R_Z_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state103) or (ap_const_logic_1 = ap_CS_fsm_state78))) then 
            R_Z_address0 <= grp_fpadd503_2_fu_742_R_Z_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state101) or (ap_const_logic_1 = ap_CS_fsm_state76))) then 
            R_Z_address0 <= grp_fpadd503_1_fu_733_R_Z_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state99) or (ap_const_logic_1 = ap_CS_fsm_state74))) then 
            R_Z_address0 <= grp_fpsub503_2_fu_724_R_Z_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            R_Z_address0 <= grp_fp2mul503_mont_3_fu_714_R_Z_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state69)) then 
            R_Z_address0 <= grp_fpadd503_8_fu_706_R_Z_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state67)) then 
            R_Z_address0 <= grp_fpadd503_7_fu_698_R_Z_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            R_Z_address0 <= grp_fp2mul503_mont_2_fu_676_R_Z_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            R_Z_address0 <= grp_fp2mul503_mont_88_91_1_fu_664_R_Z_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            R_Z_address0 <= grp_fpadd503_6_fu_655_R_Z_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            R_Z_address0 <= grp_fpadd503_5_fu_646_R_Z_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            R_Z_address0 <= grp_fpsub503_4_fu_637_R_Z_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            R_Z_address0 <= grp_fpsub503_3_fu_628_R_Z_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            R_Z_address0 <= grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1234_fu_621_R_Z_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            R_Z_address0 <= grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1233_fu_607_R_Z_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state72) or (ap_const_logic_1 = ap_CS_fsm_state97))) then 
            R_Z_address0 <= grp_fpsub503_1_fu_591_R_Z_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            R_Z_address0 <= grp_LADDER3PT_1_fu_573_R_Z_address0;
        else 
            R_Z_address0 <= "XXXX";
        end if; 
    end process;


    R_Z_address1_assign_proc : process(grp_LADDER3PT_1_fu_573_R_Z_address1, grp_fp2mul503_mont_2_fu_676_R_Z_address1, grp_fpadd503_7_fu_698_R_Z_address1, grp_fp2mul503_mont_3_fu_714_R_Z_address1, grp_fp2sqr503_mont_1_fu_751_R_Z_address1, ap_CS_fsm_state71, ap_CS_fsm_state42, ap_CS_fsm_state59, ap_CS_fsm_state67, ap_CS_fsm_state80, ap_CS_fsm_state105)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state105) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            R_Z_address1 <= grp_fp2sqr503_mont_1_fu_751_R_Z_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            R_Z_address1 <= grp_fp2mul503_mont_3_fu_714_R_Z_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state67)) then 
            R_Z_address1 <= grp_fpadd503_7_fu_698_R_Z_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            R_Z_address1 <= grp_fp2mul503_mont_2_fu_676_R_Z_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            R_Z_address1 <= grp_LADDER3PT_1_fu_573_R_Z_address1;
        else 
            R_Z_address1 <= "XXXX";
        end if; 
    end process;


    R_Z_ce0_assign_proc : process(ap_CS_fsm_state47, grp_LADDER3PT_1_fu_573_R_Z_ce0, grp_fpsub503_1_fu_591_R_Z_ce0, grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1233_fu_607_R_Z_ce0, grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1234_fu_621_R_Z_ce0, grp_fpsub503_3_fu_628_R_Z_ce0, grp_fpsub503_4_fu_637_R_Z_ce0, grp_fpadd503_5_fu_646_R_Z_ce0, grp_fpadd503_6_fu_655_R_Z_ce0, grp_fp2mul503_mont_88_91_1_fu_664_R_Z_ce0, grp_fp2mul503_mont_2_fu_676_R_Z_ce0, grp_fpadd503_7_fu_698_R_Z_ce0, grp_fpadd503_8_fu_706_R_Z_ce0, grp_fp2mul503_mont_3_fu_714_R_Z_ce0, grp_fpsub503_2_fu_724_R_Z_ce0, grp_fpadd503_1_fu_733_R_Z_ce0, grp_fpadd503_2_fu_742_R_Z_ce0, grp_fp2sqr503_mont_1_fu_751_R_Z_ce0, grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1237_fu_817_R_Z_ce0, grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1238_fu_831_R_Z_ce0, ap_CS_fsm_state71, ap_CS_fsm_state53, ap_CS_fsm_state57, ap_CS_fsm_state42, ap_CS_fsm_state97, ap_CS_fsm_state72, ap_CS_fsm_state45, ap_CS_fsm_state49, ap_CS_fsm_state51, ap_CS_fsm_state55, ap_CS_fsm_state59, ap_CS_fsm_state67, ap_CS_fsm_state69, ap_CS_fsm_state74, ap_CS_fsm_state99, ap_CS_fsm_state76, ap_CS_fsm_state101, ap_CS_fsm_state78, ap_CS_fsm_state103, ap_CS_fsm_state80, ap_CS_fsm_state105, ap_CS_fsm_state94, ap_CS_fsm_state96)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state96)) then 
            R_Z_ce0 <= grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1238_fu_831_R_Z_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state94)) then 
            R_Z_ce0 <= grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1237_fu_817_R_Z_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state105) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            R_Z_ce0 <= grp_fp2sqr503_mont_1_fu_751_R_Z_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state103) or (ap_const_logic_1 = ap_CS_fsm_state78))) then 
            R_Z_ce0 <= grp_fpadd503_2_fu_742_R_Z_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state101) or (ap_const_logic_1 = ap_CS_fsm_state76))) then 
            R_Z_ce0 <= grp_fpadd503_1_fu_733_R_Z_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state99) or (ap_const_logic_1 = ap_CS_fsm_state74))) then 
            R_Z_ce0 <= grp_fpsub503_2_fu_724_R_Z_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            R_Z_ce0 <= grp_fp2mul503_mont_3_fu_714_R_Z_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state69)) then 
            R_Z_ce0 <= grp_fpadd503_8_fu_706_R_Z_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state67)) then 
            R_Z_ce0 <= grp_fpadd503_7_fu_698_R_Z_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            R_Z_ce0 <= grp_fp2mul503_mont_2_fu_676_R_Z_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            R_Z_ce0 <= grp_fp2mul503_mont_88_91_1_fu_664_R_Z_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            R_Z_ce0 <= grp_fpadd503_6_fu_655_R_Z_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            R_Z_ce0 <= grp_fpadd503_5_fu_646_R_Z_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            R_Z_ce0 <= grp_fpsub503_4_fu_637_R_Z_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            R_Z_ce0 <= grp_fpsub503_3_fu_628_R_Z_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            R_Z_ce0 <= grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1234_fu_621_R_Z_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            R_Z_ce0 <= grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1233_fu_607_R_Z_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state72) or (ap_const_logic_1 = ap_CS_fsm_state97))) then 
            R_Z_ce0 <= grp_fpsub503_1_fu_591_R_Z_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            R_Z_ce0 <= grp_LADDER3PT_1_fu_573_R_Z_ce0;
        else 
            R_Z_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    R_Z_ce1_assign_proc : process(grp_LADDER3PT_1_fu_573_R_Z_ce1, grp_fp2mul503_mont_2_fu_676_R_Z_ce1, grp_fpadd503_7_fu_698_R_Z_ce1, grp_fp2mul503_mont_3_fu_714_R_Z_ce1, grp_fp2sqr503_mont_1_fu_751_R_Z_ce1, ap_CS_fsm_state71, ap_CS_fsm_state42, ap_CS_fsm_state59, ap_CS_fsm_state67, ap_CS_fsm_state80, ap_CS_fsm_state105)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state105) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            R_Z_ce1 <= grp_fp2sqr503_mont_1_fu_751_R_Z_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            R_Z_ce1 <= grp_fp2mul503_mont_3_fu_714_R_Z_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state67)) then 
            R_Z_ce1 <= grp_fpadd503_7_fu_698_R_Z_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            R_Z_ce1 <= grp_fp2mul503_mont_2_fu_676_R_Z_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            R_Z_ce1 <= grp_LADDER3PT_1_fu_573_R_Z_ce1;
        else 
            R_Z_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    R_Z_d0_assign_proc : process(grp_LADDER3PT_1_fu_573_R_Z_d0, grp_fp2mul503_mont_88_91_1_fu_664_R_Z_d0, grp_fpadd503_7_fu_698_R_Z_d0, grp_fpadd503_8_fu_706_R_Z_d0, grp_fp2mul503_mont_3_fu_714_R_Z_d0, grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1237_fu_817_R_Z_d0, grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1238_fu_831_R_Z_d0, ap_CS_fsm_state71, ap_CS_fsm_state57, ap_CS_fsm_state42, ap_CS_fsm_state67, ap_CS_fsm_state69, ap_CS_fsm_state94, ap_CS_fsm_state96)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state96)) then 
            R_Z_d0 <= grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1238_fu_831_R_Z_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state94)) then 
            R_Z_d0 <= grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1237_fu_817_R_Z_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            R_Z_d0 <= grp_fp2mul503_mont_3_fu_714_R_Z_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state69)) then 
            R_Z_d0 <= grp_fpadd503_8_fu_706_R_Z_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state67)) then 
            R_Z_d0 <= grp_fpadd503_7_fu_698_R_Z_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            R_Z_d0 <= grp_fp2mul503_mont_88_91_1_fu_664_R_Z_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            R_Z_d0 <= grp_LADDER3PT_1_fu_573_R_Z_d0;
        else 
            R_Z_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    R_Z_we0_assign_proc : process(grp_LADDER3PT_1_fu_573_R_Z_we0, grp_fp2mul503_mont_88_91_1_fu_664_R_Z_we0, grp_fpadd503_7_fu_698_R_Z_we0, grp_fpadd503_8_fu_706_R_Z_we0, grp_fp2mul503_mont_3_fu_714_R_Z_we0, grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1237_fu_817_R_Z_we0, grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1238_fu_831_R_Z_we0, ap_CS_fsm_state71, ap_CS_fsm_state57, ap_CS_fsm_state42, ap_CS_fsm_state67, ap_CS_fsm_state69, ap_CS_fsm_state94, ap_CS_fsm_state96)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state96)) then 
            R_Z_we0 <= grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1238_fu_831_R_Z_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state94)) then 
            R_Z_we0 <= grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1237_fu_817_R_Z_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            R_Z_we0 <= grp_fp2mul503_mont_3_fu_714_R_Z_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state69)) then 
            R_Z_we0 <= grp_fpadd503_8_fu_706_R_Z_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state67)) then 
            R_Z_we0 <= grp_fpadd503_7_fu_698_R_Z_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            R_Z_we0 <= grp_fp2mul503_mont_88_91_1_fu_664_R_Z_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            R_Z_we0 <= grp_LADDER3PT_1_fu_573_R_Z_we0;
        else 
            R_Z_we0 <= ap_const_logic_0;
        end if; 
    end process;


    R_Z_we1_assign_proc : process(grp_LADDER3PT_1_fu_573_R_Z_we1, ap_CS_fsm_state42)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            R_Z_we1 <= grp_LADDER3PT_1_fu_573_R_Z_we1;
        else 
            R_Z_we1 <= ap_const_logic_0;
        end if; 
    end process;

    SharedSecretA_address0 <= grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_40_1_fu_955_SharedSecretA_address0;
    SharedSecretA_address1 <= grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_40_1_fu_955_SharedSecretA_address1;
    SharedSecretA_ce0 <= grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_40_1_fu_955_SharedSecretA_ce0;
    SharedSecretA_ce1 <= grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_40_1_fu_955_SharedSecretA_ce1;
    SharedSecretA_d0 <= grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_40_1_fu_955_SharedSecretA_d0;
    SharedSecretA_d1 <= grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_40_1_fu_955_SharedSecretA_d1;
    SharedSecretA_we0 <= grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_40_1_fu_955_SharedSecretA_we0;
    SharedSecretA_we1 <= grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_40_1_fu_955_SharedSecretA_we1;
    add_ln234_fu_992_p2 <= std_logic_vector(unsigned(PublicKeyB) + unsigned(ap_const_lv32_7E));
    add_ln235_fu_998_p2 <= std_logic_vector(unsigned(PublicKeyB) + unsigned(ap_const_lv32_FC));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state100 <= ap_CS_fsm(99);
    ap_CS_fsm_state101 <= ap_CS_fsm(100);
    ap_CS_fsm_state102 <= ap_CS_fsm(101);
    ap_CS_fsm_state103 <= ap_CS_fsm(102);
    ap_CS_fsm_state104 <= ap_CS_fsm(103);
    ap_CS_fsm_state105 <= ap_CS_fsm(104);
    ap_CS_fsm_state106 <= ap_CS_fsm(105);
    ap_CS_fsm_state107 <= ap_CS_fsm(106);
    ap_CS_fsm_state108 <= ap_CS_fsm(107);
    ap_CS_fsm_state109 <= ap_CS_fsm(108);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state110 <= ap_CS_fsm(109);
    ap_CS_fsm_state111 <= ap_CS_fsm(110);
    ap_CS_fsm_state112 <= ap_CS_fsm(111);
    ap_CS_fsm_state113 <= ap_CS_fsm(112);
    ap_CS_fsm_state114 <= ap_CS_fsm(113);
    ap_CS_fsm_state115 <= ap_CS_fsm(114);
    ap_CS_fsm_state116 <= ap_CS_fsm(115);
    ap_CS_fsm_state117 <= ap_CS_fsm(116);
    ap_CS_fsm_state118 <= ap_CS_fsm(117);
    ap_CS_fsm_state119 <= ap_CS_fsm(118);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state120 <= ap_CS_fsm(119);
    ap_CS_fsm_state121 <= ap_CS_fsm(120);
    ap_CS_fsm_state122 <= ap_CS_fsm(121);
    ap_CS_fsm_state123 <= ap_CS_fsm(122);
    ap_CS_fsm_state124 <= ap_CS_fsm(123);
    ap_CS_fsm_state125 <= ap_CS_fsm(124);
    ap_CS_fsm_state126 <= ap_CS_fsm(125);
    ap_CS_fsm_state127 <= ap_CS_fsm(126);
    ap_CS_fsm_state128 <= ap_CS_fsm(127);
    ap_CS_fsm_state129 <= ap_CS_fsm(128);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state130 <= ap_CS_fsm(129);
    ap_CS_fsm_state131 <= ap_CS_fsm(130);
    ap_CS_fsm_state132 <= ap_CS_fsm(131);
    ap_CS_fsm_state133 <= ap_CS_fsm(132);
    ap_CS_fsm_state134 <= ap_CS_fsm(133);
    ap_CS_fsm_state135 <= ap_CS_fsm(134);
    ap_CS_fsm_state136 <= ap_CS_fsm(135);
    ap_CS_fsm_state137 <= ap_CS_fsm(136);
    ap_CS_fsm_state138 <= ap_CS_fsm(137);
    ap_CS_fsm_state139 <= ap_CS_fsm(138);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state140 <= ap_CS_fsm(139);
    ap_CS_fsm_state141 <= ap_CS_fsm(140);
    ap_CS_fsm_state142 <= ap_CS_fsm(141);
    ap_CS_fsm_state143 <= ap_CS_fsm(142);
    ap_CS_fsm_state144 <= ap_CS_fsm(143);
    ap_CS_fsm_state145 <= ap_CS_fsm(144);
    ap_CS_fsm_state146 <= ap_CS_fsm(145);
    ap_CS_fsm_state147 <= ap_CS_fsm(146);
    ap_CS_fsm_state148 <= ap_CS_fsm(147);
    ap_CS_fsm_state149 <= ap_CS_fsm(148);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state150 <= ap_CS_fsm(149);
    ap_CS_fsm_state151 <= ap_CS_fsm(150);
    ap_CS_fsm_state152 <= ap_CS_fsm(151);
    ap_CS_fsm_state153 <= ap_CS_fsm(152);
    ap_CS_fsm_state154 <= ap_CS_fsm(153);
    ap_CS_fsm_state155 <= ap_CS_fsm(154);
    ap_CS_fsm_state156 <= ap_CS_fsm(155);
    ap_CS_fsm_state157 <= ap_CS_fsm(156);
    ap_CS_fsm_state158 <= ap_CS_fsm(157);
    ap_CS_fsm_state159 <= ap_CS_fsm(158);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state160 <= ap_CS_fsm(159);
    ap_CS_fsm_state161 <= ap_CS_fsm(160);
    ap_CS_fsm_state162 <= ap_CS_fsm(161);
    ap_CS_fsm_state163 <= ap_CS_fsm(162);
    ap_CS_fsm_state164 <= ap_CS_fsm(163);
    ap_CS_fsm_state165 <= ap_CS_fsm(164);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_CS_fsm_state23 <= ap_CS_fsm(22);
    ap_CS_fsm_state24 <= ap_CS_fsm(23);
    ap_CS_fsm_state25 <= ap_CS_fsm(24);
    ap_CS_fsm_state26 <= ap_CS_fsm(25);
    ap_CS_fsm_state27 <= ap_CS_fsm(26);
    ap_CS_fsm_state28 <= ap_CS_fsm(27);
    ap_CS_fsm_state29 <= ap_CS_fsm(28);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state30 <= ap_CS_fsm(29);
    ap_CS_fsm_state31 <= ap_CS_fsm(30);
    ap_CS_fsm_state32 <= ap_CS_fsm(31);
    ap_CS_fsm_state33 <= ap_CS_fsm(32);
    ap_CS_fsm_state34 <= ap_CS_fsm(33);
    ap_CS_fsm_state35 <= ap_CS_fsm(34);
    ap_CS_fsm_state36 <= ap_CS_fsm(35);
    ap_CS_fsm_state37 <= ap_CS_fsm(36);
    ap_CS_fsm_state38 <= ap_CS_fsm(37);
    ap_CS_fsm_state39 <= ap_CS_fsm(38);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state40 <= ap_CS_fsm(39);
    ap_CS_fsm_state41 <= ap_CS_fsm(40);
    ap_CS_fsm_state42 <= ap_CS_fsm(41);
    ap_CS_fsm_state43 <= ap_CS_fsm(42);
    ap_CS_fsm_state44 <= ap_CS_fsm(43);
    ap_CS_fsm_state45 <= ap_CS_fsm(44);
    ap_CS_fsm_state46 <= ap_CS_fsm(45);
    ap_CS_fsm_state47 <= ap_CS_fsm(46);
    ap_CS_fsm_state48 <= ap_CS_fsm(47);
    ap_CS_fsm_state49 <= ap_CS_fsm(48);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state50 <= ap_CS_fsm(49);
    ap_CS_fsm_state51 <= ap_CS_fsm(50);
    ap_CS_fsm_state52 <= ap_CS_fsm(51);
    ap_CS_fsm_state53 <= ap_CS_fsm(52);
    ap_CS_fsm_state54 <= ap_CS_fsm(53);
    ap_CS_fsm_state55 <= ap_CS_fsm(54);
    ap_CS_fsm_state56 <= ap_CS_fsm(55);
    ap_CS_fsm_state57 <= ap_CS_fsm(56);
    ap_CS_fsm_state58 <= ap_CS_fsm(57);
    ap_CS_fsm_state59 <= ap_CS_fsm(58);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state60 <= ap_CS_fsm(59);
    ap_CS_fsm_state61 <= ap_CS_fsm(60);
    ap_CS_fsm_state62 <= ap_CS_fsm(61);
    ap_CS_fsm_state63 <= ap_CS_fsm(62);
    ap_CS_fsm_state64 <= ap_CS_fsm(63);
    ap_CS_fsm_state65 <= ap_CS_fsm(64);
    ap_CS_fsm_state66 <= ap_CS_fsm(65);
    ap_CS_fsm_state67 <= ap_CS_fsm(66);
    ap_CS_fsm_state68 <= ap_CS_fsm(67);
    ap_CS_fsm_state69 <= ap_CS_fsm(68);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state70 <= ap_CS_fsm(69);
    ap_CS_fsm_state71 <= ap_CS_fsm(70);
    ap_CS_fsm_state72 <= ap_CS_fsm(71);
    ap_CS_fsm_state73 <= ap_CS_fsm(72);
    ap_CS_fsm_state74 <= ap_CS_fsm(73);
    ap_CS_fsm_state75 <= ap_CS_fsm(74);
    ap_CS_fsm_state76 <= ap_CS_fsm(75);
    ap_CS_fsm_state77 <= ap_CS_fsm(76);
    ap_CS_fsm_state78 <= ap_CS_fsm(77);
    ap_CS_fsm_state79 <= ap_CS_fsm(78);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state80 <= ap_CS_fsm(79);
    ap_CS_fsm_state81 <= ap_CS_fsm(80);
    ap_CS_fsm_state82 <= ap_CS_fsm(81);
    ap_CS_fsm_state83 <= ap_CS_fsm(82);
    ap_CS_fsm_state84 <= ap_CS_fsm(83);
    ap_CS_fsm_state85 <= ap_CS_fsm(84);
    ap_CS_fsm_state86 <= ap_CS_fsm(85);
    ap_CS_fsm_state87 <= ap_CS_fsm(86);
    ap_CS_fsm_state88 <= ap_CS_fsm(87);
    ap_CS_fsm_state89 <= ap_CS_fsm(88);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_CS_fsm_state90 <= ap_CS_fsm(89);
    ap_CS_fsm_state91 <= ap_CS_fsm(90);
    ap_CS_fsm_state92 <= ap_CS_fsm(91);
    ap_CS_fsm_state93 <= ap_CS_fsm(92);
    ap_CS_fsm_state94 <= ap_CS_fsm(93);
    ap_CS_fsm_state95 <= ap_CS_fsm(94);
    ap_CS_fsm_state96 <= ap_CS_fsm(95);
    ap_CS_fsm_state97 <= ap_CS_fsm(96);
    ap_CS_fsm_state98 <= ap_CS_fsm(97);
    ap_CS_fsm_state99 <= ap_CS_fsm(98);
    ap_ST_fsm_state100_blk <= ap_const_logic_0;

    ap_ST_fsm_state101_blk_assign_proc : process(grp_fpadd503_1_fu_733_ap_done)
    begin
        if ((grp_fpadd503_1_fu_733_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state101_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state101_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state102_blk <= ap_const_logic_0;

    ap_ST_fsm_state103_blk_assign_proc : process(grp_fpadd503_2_fu_742_ap_done)
    begin
        if ((grp_fpadd503_2_fu_742_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state103_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state103_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state104_blk <= ap_const_logic_0;

    ap_ST_fsm_state105_blk_assign_proc : process(ap_block_state105_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state105_on_subcall_done)) then 
            ap_ST_fsm_state105_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state105_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state106_blk <= ap_const_logic_0;

    ap_ST_fsm_state107_blk_assign_proc : process(ap_block_state107_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state107_on_subcall_done)) then 
            ap_ST_fsm_state107_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state107_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state108_blk <= ap_const_logic_0;

    ap_ST_fsm_state109_blk_assign_proc : process(ap_block_state109_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state109_on_subcall_done)) then 
            ap_ST_fsm_state109_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state109_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state10_blk_assign_proc : process(grp_fpadd503_10_fu_423_ap_done)
    begin
        if ((grp_fpadd503_10_fu_423_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state10_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state10_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state110_blk <= ap_const_logic_0;

    ap_ST_fsm_state111_blk_assign_proc : process(ap_block_state111_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state111_on_subcall_done)) then 
            ap_ST_fsm_state111_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state111_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state112_blk <= ap_const_logic_0;

    ap_ST_fsm_state113_blk_assign_proc : process(ap_block_state113_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state113_on_subcall_done)) then 
            ap_ST_fsm_state113_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state113_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state114_blk <= ap_const_logic_0;

    ap_ST_fsm_state115_blk_assign_proc : process(ap_block_state115_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state115_on_subcall_done)) then 
            ap_ST_fsm_state115_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state115_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state116_blk <= ap_const_logic_0;

    ap_ST_fsm_state117_blk_assign_proc : process(grp_fpsub503_84_85_fu_846_ap_done)
    begin
        if ((grp_fpsub503_84_85_fu_846_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state117_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state117_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state118_blk <= ap_const_logic_0;

    ap_ST_fsm_state119_blk_assign_proc : process(ap_block_state119_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state119_on_subcall_done)) then 
            ap_ST_fsm_state119_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state119_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state120_blk <= ap_const_logic_0;

    ap_ST_fsm_state121_blk_assign_proc : process(grp_fp2sqr503_mont_86_87_fu_874_ap_done)
    begin
        if ((grp_fp2sqr503_mont_86_87_fu_874_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state121_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state121_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state122_blk <= ap_const_logic_0;

    ap_ST_fsm_state123_blk_assign_proc : process(grp_fpadd503_149_3_fu_885_ap_done)
    begin
        if ((grp_fpadd503_149_3_fu_885_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state123_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state123_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state124_blk <= ap_const_logic_0;

    ap_ST_fsm_state125_blk_assign_proc : process(grp_fpadd503_149_3_fu_885_ap_done)
    begin
        if ((grp_fpadd503_149_3_fu_885_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state125_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state125_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state126_blk <= ap_const_logic_0;

    ap_ST_fsm_state127_blk_assign_proc : process(grp_fpsub503_144_276_fu_899_ap_done)
    begin
        if ((grp_fpsub503_144_276_fu_899_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state127_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state127_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state128_blk <= ap_const_logic_0;

    ap_ST_fsm_state129_blk_assign_proc : process(grp_fpsub503_144_276_fu_899_ap_done)
    begin
        if ((grp_fpsub503_144_276_fu_899_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state129_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state129_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state12_blk_assign_proc : process(grp_fp2mul503_mont_4_fu_431_ap_done)
    begin
        if ((grp_fp2mul503_mont_4_fu_431_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state12_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state12_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state130_blk <= ap_const_logic_0;

    ap_ST_fsm_state131_blk_assign_proc : process(grp_fpsub503_144_2_fu_476_ap_done)
    begin
        if ((grp_fpsub503_144_2_fu_476_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state131_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state131_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state132_blk <= ap_const_logic_0;

    ap_ST_fsm_state133_blk_assign_proc : process(grp_fpsub503_144_2_fu_476_ap_done)
    begin
        if ((grp_fpsub503_144_2_fu_476_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state133_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state133_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state134_blk <= ap_const_logic_0;

    ap_ST_fsm_state135_blk_assign_proc : process(grp_fpsub503_145_fu_913_ap_done)
    begin
        if ((grp_fpsub503_145_fu_913_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state135_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state135_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state136_blk <= ap_const_logic_0;

    ap_ST_fsm_state137_blk_assign_proc : process(grp_fpsub503_145_fu_913_ap_done)
    begin
        if ((grp_fpsub503_145_fu_913_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state137_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state137_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state138_blk <= ap_const_logic_0;

    ap_ST_fsm_state139_blk_assign_proc : process(ap_block_state139_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state139_on_subcall_done)) then 
            ap_ST_fsm_state139_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state139_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state140_blk <= ap_const_logic_0;

    ap_ST_fsm_state141_blk_assign_proc : process(ap_block_state141_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state141_on_subcall_done)) then 
            ap_ST_fsm_state141_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state141_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state142_blk <= ap_const_logic_0;

    ap_ST_fsm_state143_blk_assign_proc : process(ap_block_state143_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state143_on_subcall_done)) then 
            ap_ST_fsm_state143_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state143_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state144_blk <= ap_const_logic_0;

    ap_ST_fsm_state145_blk_assign_proc : process(grp_fpadd503_149_2_fu_491_ap_done)
    begin
        if ((grp_fpadd503_149_2_fu_491_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state145_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state145_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state146_blk <= ap_const_logic_0;

    ap_ST_fsm_state147_blk_assign_proc : process(grp_fp2sqr503_mont_136_fu_864_ap_done)
    begin
        if ((grp_fp2sqr503_mont_136_fu_864_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state147_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state147_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state148_blk <= ap_const_logic_0;

    ap_ST_fsm_state149_blk_assign_proc : process(grp_fp2mul503_mont_133_2_fu_533_ap_done)
    begin
        if ((grp_fp2mul503_mont_133_2_fu_533_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state149_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state149_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state14_blk_assign_proc : process(grp_fp2mul503_mont_5_fu_441_ap_done)
    begin
        if ((grp_fp2mul503_mont_5_fu_441_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state14_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state14_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state150_blk <= ap_const_logic_0;

    ap_ST_fsm_state151_blk_assign_proc : process(grp_fpadd503_149_2_fu_491_ap_done)
    begin
        if ((grp_fpadd503_149_2_fu_491_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state151_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state151_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state152_blk <= ap_const_logic_0;

    ap_ST_fsm_state153_blk_assign_proc : process(grp_fpadd503_149_2_fu_491_ap_done)
    begin
        if ((grp_fpadd503_149_2_fu_491_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state153_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state153_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state154_blk <= ap_const_logic_0;

    ap_ST_fsm_state155_blk_assign_proc : process(grp_fpadd503_149_2_fu_491_ap_done)
    begin
        if ((grp_fpadd503_149_2_fu_491_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state155_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state155_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state156_blk <= ap_const_logic_0;

    ap_ST_fsm_state157_blk_assign_proc : process(grp_fpadd503_149_2_fu_491_ap_done)
    begin
        if ((grp_fpadd503_149_2_fu_491_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state157_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state157_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state158_blk <= ap_const_logic_0;

    ap_ST_fsm_state159_blk_assign_proc : process(grp_fp2mul503_mont_133_2_fu_533_ap_done)
    begin
        if ((grp_fp2mul503_mont_133_2_fu_533_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state159_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state159_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state15_blk <= ap_const_logic_0;
    ap_ST_fsm_state160_blk <= ap_const_logic_0;

    ap_ST_fsm_state161_blk_assign_proc : process(grp_from_mont_1_fu_931_ap_done)
    begin
        if ((grp_from_mont_1_fu_931_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state161_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state161_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state162_blk <= ap_const_logic_0;

    ap_ST_fsm_state163_blk_assign_proc : process(grp_from_mont_3_fu_943_ap_done)
    begin
        if ((grp_from_mont_3_fu_943_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state163_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state163_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state164_blk <= ap_const_logic_0;

    ap_ST_fsm_state165_blk_assign_proc : process(grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_40_1_fu_955_ap_done)
    begin
        if ((grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_40_1_fu_955_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state165_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state165_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state16_blk_assign_proc : process(grp_fpadd503_149_1_fu_452_ap_done)
    begin
        if ((grp_fpadd503_149_1_fu_452_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state16_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state16_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state17_blk <= ap_const_logic_0;

    ap_ST_fsm_state18_blk_assign_proc : process(grp_fpadd503_149_1_fu_452_ap_done)
    begin
        if ((grp_fpadd503_149_1_fu_452_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state18_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state18_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state20_blk_assign_proc : process(ap_block_state20_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state20_on_subcall_done)) then 
            ap_ST_fsm_state20_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state20_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state21_blk <= ap_const_logic_0;

    ap_ST_fsm_state22_blk_assign_proc : process(ap_block_state22_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state22_on_subcall_done)) then 
            ap_ST_fsm_state22_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state22_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state23_blk <= ap_const_logic_0;

    ap_ST_fsm_state24_blk_assign_proc : process(ap_block_state24_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state24_on_subcall_done)) then 
            ap_ST_fsm_state24_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state24_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state25_blk <= ap_const_logic_0;

    ap_ST_fsm_state26_blk_assign_proc : process(grp_fpadd503_149_2_fu_491_ap_done)
    begin
        if ((grp_fpadd503_149_2_fu_491_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state26_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state26_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state27_blk <= ap_const_logic_0;

    ap_ST_fsm_state28_blk_assign_proc : process(grp_fpadd503_149_2_fu_491_ap_done)
    begin
        if ((grp_fpadd503_149_2_fu_491_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state28_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state28_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state29_blk <= ap_const_logic_0;

    ap_ST_fsm_state2_blk_assign_proc : process(ap_block_state2_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state2_on_subcall_done)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state30_blk_assign_proc : process(grp_fp2inv503_mont_fu_524_ap_done)
    begin
        if ((grp_fp2inv503_mont_fu_524_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state30_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state30_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state31_blk <= ap_const_logic_0;

    ap_ST_fsm_state32_blk_assign_proc : process(grp_fp2mul503_mont_133_2_fu_533_ap_done)
    begin
        if ((grp_fp2mul503_mont_133_2_fu_533_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state32_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state32_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state33_blk <= ap_const_logic_0;

    ap_ST_fsm_state34_blk_assign_proc : process(grp_fpsub503_144_2_fu_476_ap_done)
    begin
        if ((grp_fpsub503_144_2_fu_476_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state34_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state34_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state35_blk <= ap_const_logic_0;

    ap_ST_fsm_state36_blk_assign_proc : process(grp_fpsub503_144_2_fu_476_ap_done)
    begin
        if ((grp_fpsub503_144_2_fu_476_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state36_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state36_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state37_blk <= ap_const_logic_0;

    ap_ST_fsm_state38_blk_assign_proc : process(grp_fpadd503_78_79_fu_543_ap_done)
    begin
        if ((grp_fpadd503_78_79_fu_543_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state38_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state38_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state39_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state40_blk_assign_proc : process(grp_fpadd503_78_79_fu_543_ap_done)
    begin
        if ((grp_fpadd503_78_79_fu_543_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state40_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state40_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state41_blk <= ap_const_logic_0;

    ap_ST_fsm_state42_blk_assign_proc : process(ap_block_state42_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state42_on_subcall_done)) then 
            ap_ST_fsm_state42_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state42_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state43_blk <= ap_const_logic_0;
    ap_ST_fsm_state44_blk <= ap_const_logic_0;

    ap_ST_fsm_state45_blk_assign_proc : process(ap_block_state45_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state45_on_subcall_done)) then 
            ap_ST_fsm_state45_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state45_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state46_blk <= ap_const_logic_0;

    ap_ST_fsm_state47_blk_assign_proc : process(ap_block_state47_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state47_on_subcall_done)) then 
            ap_ST_fsm_state47_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state47_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state48_blk <= ap_const_logic_0;

    ap_ST_fsm_state49_blk_assign_proc : process(grp_fpsub503_3_fu_628_ap_done)
    begin
        if ((grp_fpsub503_3_fu_628_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state49_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state49_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state4_blk_assign_proc : process(ap_block_state4_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state4_on_subcall_done)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state50_blk <= ap_const_logic_0;

    ap_ST_fsm_state51_blk_assign_proc : process(grp_fpsub503_4_fu_637_ap_done)
    begin
        if ((grp_fpsub503_4_fu_637_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state51_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state51_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state52_blk <= ap_const_logic_0;

    ap_ST_fsm_state53_blk_assign_proc : process(ap_block_state53_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state53_on_subcall_done)) then 
            ap_ST_fsm_state53_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state53_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state54_blk <= ap_const_logic_0;

    ap_ST_fsm_state55_blk_assign_proc : process(grp_fpadd503_6_fu_655_ap_done)
    begin
        if ((grp_fpadd503_6_fu_655_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state55_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state55_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state56_blk <= ap_const_logic_0;

    ap_ST_fsm_state57_blk_assign_proc : process(ap_block_state57_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state57_on_subcall_done)) then 
            ap_ST_fsm_state57_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state57_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state58_blk <= ap_const_logic_0;

    ap_ST_fsm_state59_blk_assign_proc : process(grp_fp2mul503_mont_2_fu_676_ap_done)
    begin
        if ((grp_fp2mul503_mont_2_fu_676_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state59_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state59_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state60_blk <= ap_const_logic_0;

    ap_ST_fsm_state61_blk_assign_proc : process(grp_fpsub503_144_2_fu_476_ap_done)
    begin
        if ((grp_fpsub503_144_2_fu_476_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state61_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state61_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state62_blk <= ap_const_logic_0;

    ap_ST_fsm_state63_blk_assign_proc : process(grp_fpsub503_144_2_fu_476_ap_done)
    begin
        if ((grp_fpsub503_144_2_fu_476_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state63_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state63_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state64_blk <= ap_const_logic_0;

    ap_ST_fsm_state65_blk_assign_proc : process(grp_fp2mul503_mont_133_fu_687_ap_done)
    begin
        if ((grp_fp2mul503_mont_133_fu_687_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state65_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state65_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state66_blk <= ap_const_logic_0;

    ap_ST_fsm_state67_blk_assign_proc : process(grp_fpadd503_7_fu_698_ap_done)
    begin
        if ((grp_fpadd503_7_fu_698_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state67_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state67_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state68_blk <= ap_const_logic_0;

    ap_ST_fsm_state69_blk_assign_proc : process(grp_fpadd503_8_fu_706_ap_done)
    begin
        if ((grp_fpadd503_8_fu_706_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state69_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state69_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state6_blk_assign_proc : process(grp_fp2_decode_2_fu_390_ap_done)
    begin
        if ((grp_fp2_decode_2_fu_390_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state70_blk <= ap_const_logic_0;

    ap_ST_fsm_state71_blk_assign_proc : process(grp_fp2mul503_mont_3_fu_714_ap_done)
    begin
        if ((grp_fp2mul503_mont_3_fu_714_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state71_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state71_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state72_blk_assign_proc : process(grp_fpsub503_1_fu_591_ap_done)
    begin
        if ((grp_fpsub503_1_fu_591_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state72_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state72_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state73_blk <= ap_const_logic_0;

    ap_ST_fsm_state74_blk_assign_proc : process(grp_fpsub503_2_fu_724_ap_done)
    begin
        if ((grp_fpsub503_2_fu_724_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state74_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state74_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state75_blk <= ap_const_logic_0;

    ap_ST_fsm_state76_blk_assign_proc : process(grp_fpadd503_1_fu_733_ap_done)
    begin
        if ((grp_fpadd503_1_fu_733_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state76_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state76_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state77_blk <= ap_const_logic_0;

    ap_ST_fsm_state78_blk_assign_proc : process(grp_fpadd503_2_fu_742_ap_done)
    begin
        if ((grp_fpadd503_2_fu_742_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state78_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state78_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state79_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;

    ap_ST_fsm_state80_blk_assign_proc : process(ap_block_state80_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state80_on_subcall_done)) then 
            ap_ST_fsm_state80_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state80_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state81_blk <= ap_const_logic_0;

    ap_ST_fsm_state82_blk_assign_proc : process(ap_block_state82_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state82_on_subcall_done)) then 
            ap_ST_fsm_state82_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state82_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state83_blk <= ap_const_logic_0;

    ap_ST_fsm_state84_blk_assign_proc : process(ap_block_state84_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state84_on_subcall_done)) then 
            ap_ST_fsm_state84_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state84_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state85_blk <= ap_const_logic_0;

    ap_ST_fsm_state86_blk_assign_proc : process(ap_block_state86_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state86_on_subcall_done)) then 
            ap_ST_fsm_state86_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state86_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state87_blk <= ap_const_logic_0;

    ap_ST_fsm_state88_blk_assign_proc : process(grp_fpadd503_3_fu_771_ap_done)
    begin
        if ((grp_fpadd503_3_fu_771_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state88_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state88_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state89_blk <= ap_const_logic_0;

    ap_ST_fsm_state8_blk_assign_proc : process(grp_fpadd503_9_fu_415_ap_done)
    begin
        if ((grp_fpadd503_9_fu_415_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state90_blk_assign_proc : process(grp_fpadd503_4_fu_778_ap_done)
    begin
        if ((grp_fpadd503_4_fu_778_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state90_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state90_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state91_blk <= ap_const_logic_0;

    ap_ST_fsm_state92_blk_assign_proc : process(grp_EphemeralSecretAgreement_A_1_Outline_VITIS_LOOP_261_3_fu_796_ap_done)
    begin
        if ((grp_EphemeralSecretAgreement_A_1_Outline_VITIS_LOOP_261_3_fu_796_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state92_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state92_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state93_blk <= ap_const_logic_0;

    ap_ST_fsm_state94_blk_assign_proc : process(ap_block_state94_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state94_on_subcall_done)) then 
            ap_ST_fsm_state94_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state94_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state95_blk <= ap_const_logic_0;

    ap_ST_fsm_state96_blk_assign_proc : process(ap_block_state96_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state96_on_subcall_done)) then 
            ap_ST_fsm_state96_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state96_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state97_blk_assign_proc : process(grp_fpsub503_1_fu_591_ap_done)
    begin
        if ((grp_fpsub503_1_fu_591_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state97_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state97_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state98_blk <= ap_const_logic_0;

    ap_ST_fsm_state99_blk_assign_proc : process(grp_fpsub503_2_fu_724_ap_done)
    begin
        if ((grp_fpsub503_2_fu_724_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state99_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state99_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state105_on_subcall_done_assign_proc : process(grp_fp2sqr503_mont_1_fu_751_ap_done, grp_fp2sqr503_mont_3_fu_761_ap_done)
    begin
                ap_block_state105_on_subcall_done <= ((grp_fp2sqr503_mont_3_fu_761_ap_done = ap_const_logic_0) or (grp_fp2sqr503_mont_1_fu_751_ap_done = ap_const_logic_0));
    end process;


    ap_block_state107_on_subcall_done_assign_proc : process(grp_fpadd503_149_2_fu_491_ap_done, grp_fpadd503_3_fu_771_ap_done)
    begin
                ap_block_state107_on_subcall_done <= ((grp_fpadd503_149_2_fu_491_ap_done = ap_const_logic_0) or (grp_fpadd503_3_fu_771_ap_done = ap_const_logic_0));
    end process;


    ap_block_state109_on_subcall_done_assign_proc : process(grp_fpadd503_149_2_fu_491_ap_done, grp_fpadd503_4_fu_778_ap_done)
    begin
                ap_block_state109_on_subcall_done <= ((grp_fpadd503_149_2_fu_491_ap_done = ap_const_logic_0) or (grp_fpadd503_4_fu_778_ap_done = ap_const_logic_0));
    end process;


    ap_block_state111_on_subcall_done_assign_proc : process(grp_fp2sqr503_mont_136_2_fu_515_ap_done, grp_fp2sqr503_mont_80_83_1_fu_785_ap_done)
    begin
                ap_block_state111_on_subcall_done <= ((grp_fp2sqr503_mont_136_2_fu_515_ap_done = ap_const_logic_0) or (grp_fp2sqr503_mont_80_83_1_fu_785_ap_done = ap_const_logic_0));
    end process;


    ap_block_state113_on_subcall_done_assign_proc : process(grp_fpadd503_3_fu_771_ap_done, grp_fp2div2_503_fu_838_ap_done)
    begin
                ap_block_state113_on_subcall_done <= ((grp_fp2div2_503_fu_838_ap_done = ap_const_logic_0) or (grp_fpadd503_3_fu_771_ap_done = ap_const_logic_0));
    end process;


    ap_block_state115_on_subcall_done_assign_proc : process(grp_fpadd503_4_fu_778_ap_done, grp_fpsub503_84_85_fu_846_ap_done)
    begin
                ap_block_state115_on_subcall_done <= ((grp_fpsub503_84_85_fu_846_ap_done = ap_const_logic_0) or (grp_fpadd503_4_fu_778_ap_done = ap_const_logic_0));
    end process;


    ap_block_state119_on_subcall_done_assign_proc : process(grp_fp2div2_503_fu_838_ap_done, grp_fp2sqr503_mont_136_fu_864_ap_done)
    begin
                ap_block_state119_on_subcall_done <= ((grp_fp2sqr503_mont_136_fu_864_ap_done = ap_const_logic_0) or (grp_fp2div2_503_fu_838_ap_done = ap_const_logic_0));
    end process;


    ap_block_state139_on_subcall_done_assign_proc : process(grp_fpadd503_149_2_fu_491_ap_done, grp_fp2sqr503_mont_136_2_fu_515_ap_done)
    begin
                ap_block_state139_on_subcall_done <= ((grp_fp2sqr503_mont_136_2_fu_515_ap_done = ap_const_logic_0) or (grp_fpadd503_149_2_fu_491_ap_done = ap_const_logic_0));
    end process;


    ap_block_state141_on_subcall_done_assign_proc : process(grp_fpadd503_149_2_fu_491_ap_done, grp_fp2mul503_mont_133_2_fu_533_ap_done)
    begin
                ap_block_state141_on_subcall_done <= ((grp_fp2mul503_mont_133_2_fu_533_ap_done = ap_const_logic_0) or (grp_fpadd503_149_2_fu_491_ap_done = ap_const_logic_0));
    end process;


    ap_block_state143_on_subcall_done_assign_proc : process(grp_fpadd503_149_2_fu_491_ap_done, grp_fp2inv503_mont_fu_524_ap_done)
    begin
                ap_block_state143_on_subcall_done <= ((grp_fp2inv503_mont_fu_524_ap_done = ap_const_logic_0) or (grp_fpadd503_149_2_fu_491_ap_done = ap_const_logic_0));
    end process;


    ap_block_state20_on_subcall_done_assign_proc : process(grp_fp2mul503_mont_78_1_fu_466_ap_done, grp_fpsub503_144_2_fu_476_ap_done)
    begin
                ap_block_state20_on_subcall_done <= ((grp_fpsub503_144_2_fu_476_ap_done = ap_const_logic_0) or (grp_fp2mul503_mont_78_1_fu_466_ap_done = ap_const_logic_0));
    end process;


    ap_block_state22_on_subcall_done_assign_proc : process(grp_fpsub503_144_2_fu_476_ap_done, grp_fpadd503_149_2_fu_491_ap_done, grp_fpadd503_11_fu_501_ap_done)
    begin
                ap_block_state22_on_subcall_done <= ((grp_fpadd503_11_fu_501_ap_done = ap_const_logic_0) or (grp_fpadd503_149_2_fu_491_ap_done = ap_const_logic_0) or (grp_fpsub503_144_2_fu_476_ap_done = ap_const_logic_0));
    end process;


    ap_block_state24_on_subcall_done_assign_proc : process(grp_fpadd503_149_2_fu_491_ap_done, grp_fpadd503_11_fu_501_ap_done, grp_fp2sqr503_mont_136_2_fu_515_ap_done)
    begin
                ap_block_state24_on_subcall_done <= ((grp_fp2sqr503_mont_136_2_fu_515_ap_done = ap_const_logic_0) or (grp_fpadd503_11_fu_501_ap_done = ap_const_logic_0) or (grp_fpadd503_149_2_fu_491_ap_done = ap_const_logic_0));
    end process;


    ap_block_state2_on_subcall_done_assign_proc : process(grp_EphemeralSecretAgreement_A_1_Pipeline_1_fu_356_ap_done, grp_EphemeralSecretAgreement_A_1_Pipeline_2_fu_362_ap_done, grp_EphemeralSecretAgreement_A_1_Pipeline_3_fu_370_ap_done, grp_fp2_decode_1_fu_376_ap_done)
    begin
                ap_block_state2_on_subcall_done <= ((grp_fp2_decode_1_fu_376_ap_done = ap_const_logic_0) or (grp_EphemeralSecretAgreement_A_1_Pipeline_3_fu_370_ap_done = ap_const_logic_0) or (grp_EphemeralSecretAgreement_A_1_Pipeline_2_fu_362_ap_done = ap_const_logic_0) or (grp_EphemeralSecretAgreement_A_1_Pipeline_1_fu_356_ap_done = ap_const_logic_0));
    end process;


    ap_block_state42_on_subcall_done_assign_proc : process(grp_fpadd503_58_59_fu_565_ap_done, grp_LADDER3PT_1_fu_573_ap_done)
    begin
                ap_block_state42_on_subcall_done <= ((grp_LADDER3PT_1_fu_573_ap_done = ap_const_logic_0) or (grp_fpadd503_58_59_fu_565_ap_done = ap_const_logic_0));
    end process;


    ap_block_state45_on_subcall_done_assign_proc : process(grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1_fu_600_ap_done, grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1233_fu_607_ap_done)
    begin
                ap_block_state45_on_subcall_done <= ((grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1233_fu_607_ap_done = ap_const_logic_0) or (grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1_fu_600_ap_done = ap_const_logic_0));
    end process;


    ap_block_state47_on_subcall_done_assign_proc : process(grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1232_fu_614_ap_done, grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1234_fu_621_ap_done)
    begin
                ap_block_state47_on_subcall_done <= ((grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1234_fu_621_ap_done = ap_const_logic_0) or (grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1232_fu_614_ap_done = ap_const_logic_0));
    end process;


    ap_block_state4_on_subcall_done_assign_proc : process(grp_fp2_decode_2_fu_390_ap_done, grp_fpadd503_76_77_fu_405_ap_done)
    begin
                ap_block_state4_on_subcall_done <= ((grp_fpadd503_76_77_fu_405_ap_done = ap_const_logic_0) or (grp_fp2_decode_2_fu_390_ap_done = ap_const_logic_0));
    end process;


    ap_block_state53_on_subcall_done_assign_proc : process(grp_fp2sqr503_mont_136_2_fu_515_ap_done, grp_fpadd503_5_fu_646_ap_done)
    begin
                ap_block_state53_on_subcall_done <= ((grp_fp2sqr503_mont_136_2_fu_515_ap_done = ap_const_logic_0) or (grp_fpadd503_5_fu_646_ap_done = ap_const_logic_0));
    end process;


    ap_block_state57_on_subcall_done_assign_proc : process(grp_fp2sqr503_mont_136_2_fu_515_ap_done, grp_fp2mul503_mont_88_91_1_fu_664_ap_done)
    begin
                ap_block_state57_on_subcall_done <= ((grp_fp2sqr503_mont_136_2_fu_515_ap_done = ap_const_logic_0) or (grp_fp2mul503_mont_88_91_1_fu_664_ap_done = ap_const_logic_0));
    end process;


    ap_block_state80_on_subcall_done_assign_proc : process(grp_fp2sqr503_mont_1_fu_751_ap_done, grp_fp2sqr503_mont_3_fu_761_ap_done)
    begin
                ap_block_state80_on_subcall_done <= ((grp_fp2sqr503_mont_3_fu_761_ap_done = ap_const_logic_0) or (grp_fp2sqr503_mont_1_fu_751_ap_done = ap_const_logic_0));
    end process;


    ap_block_state82_on_subcall_done_assign_proc : process(grp_fpadd503_149_2_fu_491_ap_done, grp_fpadd503_3_fu_771_ap_done)
    begin
                ap_block_state82_on_subcall_done <= ((grp_fpadd503_149_2_fu_491_ap_done = ap_const_logic_0) or (grp_fpadd503_3_fu_771_ap_done = ap_const_logic_0));
    end process;


    ap_block_state84_on_subcall_done_assign_proc : process(grp_fpadd503_149_2_fu_491_ap_done, grp_fpadd503_4_fu_778_ap_done)
    begin
                ap_block_state84_on_subcall_done <= ((grp_fpadd503_149_2_fu_491_ap_done = ap_const_logic_0) or (grp_fpadd503_4_fu_778_ap_done = ap_const_logic_0));
    end process;


    ap_block_state86_on_subcall_done_assign_proc : process(grp_fp2sqr503_mont_136_2_fu_515_ap_done, grp_fp2sqr503_mont_80_83_1_fu_785_ap_done)
    begin
                ap_block_state86_on_subcall_done <= ((grp_fp2sqr503_mont_136_2_fu_515_ap_done = ap_const_logic_0) or (grp_fp2sqr503_mont_80_83_1_fu_785_ap_done = ap_const_logic_0));
    end process;


    ap_block_state94_on_subcall_done_assign_proc : process(grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1235_fu_810_ap_done, grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1237_fu_817_ap_done)
    begin
                ap_block_state94_on_subcall_done <= ((grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1237_fu_817_ap_done = ap_const_logic_0) or (grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1235_fu_810_ap_done = ap_const_logic_0));
    end process;


    ap_block_state96_on_subcall_done_assign_proc : process(grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1236_fu_824_ap_done, grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1238_fu_831_ap_done)
    begin
                ap_block_state96_on_subcall_done <= ((grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1238_fu_831_ap_done = ap_const_logic_0) or (grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1236_fu_824_ap_done = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_40_1_fu_955_ap_done, ap_CS_fsm_state165)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state165) and (grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_40_1_fu_955_ap_done = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_40_1_fu_955_ap_done, ap_CS_fsm_state165)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state165) and (grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_40_1_fu_955_ap_done = ap_const_logic_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    coeff_address0_assign_proc : process(grp_fpsub503_1_fu_591_coeff_address0, grp_fpsub503_2_fu_724_coeff_address0, grp_fpadd503_1_fu_733_coeff_address0, grp_fpadd503_2_fu_742_coeff_address0, grp_fp2sqr503_mont_1_fu_751_coeff_address0, grp_fpadd503_3_fu_771_coeff_address0, grp_fpadd503_4_fu_778_coeff_address0, grp_fp2sqr503_mont_80_83_1_fu_785_coeff_address0, grp_EphemeralSecretAgreement_A_1_Outline_VITIS_LOOP_261_3_fu_796_coeff_address0, ap_CS_fsm_state82, ap_CS_fsm_state84, ap_CS_fsm_state107, ap_CS_fsm_state109, ap_CS_fsm_state86, ap_CS_fsm_state111, ap_CS_fsm_state97, ap_CS_fsm_state72, ap_CS_fsm_state74, ap_CS_fsm_state99, ap_CS_fsm_state76, ap_CS_fsm_state101, ap_CS_fsm_state78, ap_CS_fsm_state103, ap_CS_fsm_state80, ap_CS_fsm_state105, ap_CS_fsm_state88, ap_CS_fsm_state113, ap_CS_fsm_state90, ap_CS_fsm_state115, ap_CS_fsm_state92)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state92)) then 
            coeff_address0 <= grp_EphemeralSecretAgreement_A_1_Outline_VITIS_LOOP_261_3_fu_796_coeff_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state111) or (ap_const_logic_1 = ap_CS_fsm_state86))) then 
            coeff_address0 <= grp_fp2sqr503_mont_80_83_1_fu_785_coeff_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state115) or (ap_const_logic_1 = ap_CS_fsm_state90) or (ap_const_logic_1 = ap_CS_fsm_state109) or (ap_const_logic_1 = ap_CS_fsm_state84))) then 
            coeff_address0 <= grp_fpadd503_4_fu_778_coeff_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state113) or (ap_const_logic_1 = ap_CS_fsm_state88) or (ap_const_logic_1 = ap_CS_fsm_state107) or (ap_const_logic_1 = ap_CS_fsm_state82))) then 
            coeff_address0 <= grp_fpadd503_3_fu_771_coeff_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state105) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            coeff_address0 <= grp_fp2sqr503_mont_1_fu_751_coeff_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state103) or (ap_const_logic_1 = ap_CS_fsm_state78))) then 
            coeff_address0 <= grp_fpadd503_2_fu_742_coeff_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state101) or (ap_const_logic_1 = ap_CS_fsm_state76))) then 
            coeff_address0 <= grp_fpadd503_1_fu_733_coeff_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state99) or (ap_const_logic_1 = ap_CS_fsm_state74))) then 
            coeff_address0 <= grp_fpsub503_2_fu_724_coeff_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state72) or (ap_const_logic_1 = ap_CS_fsm_state97))) then 
            coeff_address0 <= grp_fpsub503_1_fu_591_coeff_address0;
        else 
            coeff_address0 <= "XXXXXX";
        end if; 
    end process;


    coeff_address1_assign_proc : process(grp_fpadd503_3_fu_771_coeff_address1, grp_fp2sqr503_mont_80_83_1_fu_785_coeff_address1, grp_EphemeralSecretAgreement_A_1_Outline_VITIS_LOOP_261_3_fu_796_coeff_address1, ap_CS_fsm_state82, ap_CS_fsm_state107, ap_CS_fsm_state86, ap_CS_fsm_state111, ap_CS_fsm_state88, ap_CS_fsm_state113, ap_CS_fsm_state92)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state92)) then 
            coeff_address1 <= grp_EphemeralSecretAgreement_A_1_Outline_VITIS_LOOP_261_3_fu_796_coeff_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state111) or (ap_const_logic_1 = ap_CS_fsm_state86))) then 
            coeff_address1 <= grp_fp2sqr503_mont_80_83_1_fu_785_coeff_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state113) or (ap_const_logic_1 = ap_CS_fsm_state88) or (ap_const_logic_1 = ap_CS_fsm_state107) or (ap_const_logic_1 = ap_CS_fsm_state82))) then 
            coeff_address1 <= grp_fpadd503_3_fu_771_coeff_address1;
        else 
            coeff_address1 <= "XXXXXX";
        end if; 
    end process;


    coeff_ce0_assign_proc : process(grp_fpsub503_1_fu_591_coeff_ce0, grp_fpsub503_2_fu_724_coeff_ce0, grp_fpadd503_1_fu_733_coeff_ce0, grp_fpadd503_2_fu_742_coeff_ce0, grp_fp2sqr503_mont_1_fu_751_coeff_ce0, grp_fpadd503_3_fu_771_coeff_ce0, grp_fpadd503_4_fu_778_coeff_ce0, grp_fp2sqr503_mont_80_83_1_fu_785_coeff_ce0, grp_EphemeralSecretAgreement_A_1_Outline_VITIS_LOOP_261_3_fu_796_coeff_ce0, ap_CS_fsm_state82, ap_CS_fsm_state84, ap_CS_fsm_state107, ap_CS_fsm_state109, ap_CS_fsm_state86, ap_CS_fsm_state111, ap_CS_fsm_state97, ap_CS_fsm_state72, ap_CS_fsm_state74, ap_CS_fsm_state99, ap_CS_fsm_state76, ap_CS_fsm_state101, ap_CS_fsm_state78, ap_CS_fsm_state103, ap_CS_fsm_state80, ap_CS_fsm_state105, ap_CS_fsm_state88, ap_CS_fsm_state113, ap_CS_fsm_state90, ap_CS_fsm_state115, ap_CS_fsm_state92)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state92)) then 
            coeff_ce0 <= grp_EphemeralSecretAgreement_A_1_Outline_VITIS_LOOP_261_3_fu_796_coeff_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state111) or (ap_const_logic_1 = ap_CS_fsm_state86))) then 
            coeff_ce0 <= grp_fp2sqr503_mont_80_83_1_fu_785_coeff_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state115) or (ap_const_logic_1 = ap_CS_fsm_state90) or (ap_const_logic_1 = ap_CS_fsm_state109) or (ap_const_logic_1 = ap_CS_fsm_state84))) then 
            coeff_ce0 <= grp_fpadd503_4_fu_778_coeff_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state113) or (ap_const_logic_1 = ap_CS_fsm_state88) or (ap_const_logic_1 = ap_CS_fsm_state107) or (ap_const_logic_1 = ap_CS_fsm_state82))) then 
            coeff_ce0 <= grp_fpadd503_3_fu_771_coeff_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state105) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            coeff_ce0 <= grp_fp2sqr503_mont_1_fu_751_coeff_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state103) or (ap_const_logic_1 = ap_CS_fsm_state78))) then 
            coeff_ce0 <= grp_fpadd503_2_fu_742_coeff_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state101) or (ap_const_logic_1 = ap_CS_fsm_state76))) then 
            coeff_ce0 <= grp_fpadd503_1_fu_733_coeff_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state99) or (ap_const_logic_1 = ap_CS_fsm_state74))) then 
            coeff_ce0 <= grp_fpsub503_2_fu_724_coeff_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state72) or (ap_const_logic_1 = ap_CS_fsm_state97))) then 
            coeff_ce0 <= grp_fpsub503_1_fu_591_coeff_ce0;
        else 
            coeff_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    coeff_ce1_assign_proc : process(grp_fpadd503_3_fu_771_coeff_ce1, grp_fp2sqr503_mont_80_83_1_fu_785_coeff_ce1, grp_EphemeralSecretAgreement_A_1_Outline_VITIS_LOOP_261_3_fu_796_coeff_ce1, ap_CS_fsm_state82, ap_CS_fsm_state107, ap_CS_fsm_state86, ap_CS_fsm_state111, ap_CS_fsm_state88, ap_CS_fsm_state113, ap_CS_fsm_state92)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state92)) then 
            coeff_ce1 <= grp_EphemeralSecretAgreement_A_1_Outline_VITIS_LOOP_261_3_fu_796_coeff_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state111) or (ap_const_logic_1 = ap_CS_fsm_state86))) then 
            coeff_ce1 <= grp_fp2sqr503_mont_80_83_1_fu_785_coeff_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state113) or (ap_const_logic_1 = ap_CS_fsm_state88) or (ap_const_logic_1 = ap_CS_fsm_state107) or (ap_const_logic_1 = ap_CS_fsm_state82))) then 
            coeff_ce1 <= grp_fpadd503_3_fu_771_coeff_ce1;
        else 
            coeff_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    coeff_d0_assign_proc : process(grp_fpsub503_1_fu_591_coeff_d0, grp_fpsub503_2_fu_724_coeff_d0, grp_fpadd503_1_fu_733_coeff_d0, grp_fpadd503_2_fu_742_coeff_d0, grp_fp2sqr503_mont_1_fu_751_coeff_d0, grp_fpadd503_3_fu_771_coeff_d0, grp_fpadd503_4_fu_778_coeff_d0, ap_CS_fsm_state82, ap_CS_fsm_state84, ap_CS_fsm_state107, ap_CS_fsm_state109, ap_CS_fsm_state97, ap_CS_fsm_state72, ap_CS_fsm_state74, ap_CS_fsm_state99, ap_CS_fsm_state76, ap_CS_fsm_state101, ap_CS_fsm_state78, ap_CS_fsm_state103, ap_CS_fsm_state80, ap_CS_fsm_state105, ap_CS_fsm_state88, ap_CS_fsm_state113, ap_CS_fsm_state90, ap_CS_fsm_state115)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state115) or (ap_const_logic_1 = ap_CS_fsm_state90) or (ap_const_logic_1 = ap_CS_fsm_state109) or (ap_const_logic_1 = ap_CS_fsm_state84))) then 
            coeff_d0 <= grp_fpadd503_4_fu_778_coeff_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state113) or (ap_const_logic_1 = ap_CS_fsm_state88) or (ap_const_logic_1 = ap_CS_fsm_state107) or (ap_const_logic_1 = ap_CS_fsm_state82))) then 
            coeff_d0 <= grp_fpadd503_3_fu_771_coeff_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state105) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            coeff_d0 <= grp_fp2sqr503_mont_1_fu_751_coeff_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state103) or (ap_const_logic_1 = ap_CS_fsm_state78))) then 
            coeff_d0 <= grp_fpadd503_2_fu_742_coeff_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state101) or (ap_const_logic_1 = ap_CS_fsm_state76))) then 
            coeff_d0 <= grp_fpadd503_1_fu_733_coeff_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state99) or (ap_const_logic_1 = ap_CS_fsm_state74))) then 
            coeff_d0 <= grp_fpsub503_2_fu_724_coeff_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state72) or (ap_const_logic_1 = ap_CS_fsm_state97))) then 
            coeff_d0 <= grp_fpsub503_1_fu_591_coeff_d0;
        else 
            coeff_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    coeff_we0_assign_proc : process(grp_fpsub503_1_fu_591_coeff_we0, grp_fpsub503_2_fu_724_coeff_we0, grp_fpadd503_1_fu_733_coeff_we0, grp_fpadd503_2_fu_742_coeff_we0, grp_fp2sqr503_mont_1_fu_751_coeff_we0, grp_fpadd503_3_fu_771_coeff_we0, grp_fpadd503_4_fu_778_coeff_we0, ap_CS_fsm_state82, ap_CS_fsm_state84, ap_CS_fsm_state107, ap_CS_fsm_state109, ap_CS_fsm_state97, ap_CS_fsm_state72, ap_CS_fsm_state74, ap_CS_fsm_state99, ap_CS_fsm_state76, ap_CS_fsm_state101, ap_CS_fsm_state78, ap_CS_fsm_state103, ap_CS_fsm_state80, ap_CS_fsm_state105, ap_CS_fsm_state88, ap_CS_fsm_state113, ap_CS_fsm_state90, ap_CS_fsm_state115)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state115) or (ap_const_logic_1 = ap_CS_fsm_state90) or (ap_const_logic_1 = ap_CS_fsm_state109) or (ap_const_logic_1 = ap_CS_fsm_state84))) then 
            coeff_we0 <= grp_fpadd503_4_fu_778_coeff_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state113) or (ap_const_logic_1 = ap_CS_fsm_state88) or (ap_const_logic_1 = ap_CS_fsm_state107) or (ap_const_logic_1 = ap_CS_fsm_state82))) then 
            coeff_we0 <= grp_fpadd503_3_fu_771_coeff_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state105) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            coeff_we0 <= grp_fp2sqr503_mont_1_fu_751_coeff_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state103) or (ap_const_logic_1 = ap_CS_fsm_state78))) then 
            coeff_we0 <= grp_fpadd503_2_fu_742_coeff_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state101) or (ap_const_logic_1 = ap_CS_fsm_state76))) then 
            coeff_we0 <= grp_fpadd503_1_fu_733_coeff_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state99) or (ap_const_logic_1 = ap_CS_fsm_state74))) then 
            coeff_we0 <= grp_fpsub503_2_fu_724_coeff_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state72) or (ap_const_logic_1 = ap_CS_fsm_state97))) then 
            coeff_we0 <= grp_fpsub503_1_fu_591_coeff_we0;
        else 
            coeff_we0 <= ap_const_lv8_0;
        end if; 
    end process;

    ephemeralsk_address0 <= grp_LADDER3PT_1_fu_573_ephemeralsk_address0;
    ephemeralsk_address1 <= grp_LADDER3PT_1_fu_573_ephemeralsk_address1;
    ephemeralsk_ce0 <= grp_LADDER3PT_1_fu_573_ephemeralsk_ce0;
    ephemeralsk_ce1 <= grp_LADDER3PT_1_fu_573_ephemeralsk_ce1;
    grp_EphemeralSecretAgreement_A_1_Outline_VITIS_LOOP_261_3_fu_796_ap_start <= grp_EphemeralSecretAgreement_A_1_Outline_VITIS_LOOP_261_3_fu_796_ap_start_reg;
    grp_EphemeralSecretAgreement_A_1_Pipeline_1_fu_356_ap_start <= grp_EphemeralSecretAgreement_A_1_Pipeline_1_fu_356_ap_start_reg;
    grp_EphemeralSecretAgreement_A_1_Pipeline_2_fu_362_ap_start <= grp_EphemeralSecretAgreement_A_1_Pipeline_2_fu_362_ap_start_reg;
    grp_EphemeralSecretAgreement_A_1_Pipeline_3_fu_370_ap_start <= grp_EphemeralSecretAgreement_A_1_Pipeline_3_fu_370_ap_start_reg;
    grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1232_fu_614_ap_start <= grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1232_fu_614_ap_start_reg;
    grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1233_fu_607_ap_start <= grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1233_fu_607_ap_start_reg;
    grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1234_fu_621_ap_start <= grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1234_fu_621_ap_start_reg;
    grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1235_fu_810_ap_start <= grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1235_fu_810_ap_start_reg;
    grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1236_fu_824_ap_start <= grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1236_fu_824_ap_start_reg;
    grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1237_fu_817_ap_start <= grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1237_fu_817_ap_start_reg;
    grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1238_fu_831_ap_start <= grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1238_fu_831_ap_start_reg;
    grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1_fu_600_ap_start <= grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1_fu_600_ap_start_reg;
    grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_40_1_fu_955_ap_start <= grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_40_1_fu_955_ap_start_reg;
    grp_LADDER3PT_1_fu_573_ap_start <= grp_LADDER3PT_1_fu_573_ap_start_reg;
    grp_fp2_decode_1_fu_376_ap_start <= grp_fp2_decode_1_fu_376_ap_start_reg;
    grp_fp2_decode_2_fu_390_ap_start <= grp_fp2_decode_2_fu_390_ap_start_reg;

    grp_fp2_decode_2_fu_390_enc_assign_proc : process(add_ln234_reg_1163, add_ln235_reg_1168, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fp2_decode_2_fu_390_enc <= add_ln235_reg_1168;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fp2_decode_2_fu_390_enc <= add_ln234_reg_1163;
        else 
            grp_fp2_decode_2_fu_390_enc <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fp2_decode_2_fu_390_x_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fp2_decode_2_fu_390_x <= ap_const_lv9_100;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fp2_decode_2_fu_390_x <= ap_const_lv9_80;
        else 
            grp_fp2_decode_2_fu_390_x <= "XXXXXXXXX";
        end if; 
    end process;

    grp_fp2div2_503_fu_838_ap_start <= grp_fp2div2_503_fu_838_ap_start_reg;

    grp_fp2inv503_mont_fu_524_a_q0_assign_proc : process(t0_2_q0, jinv_q0, ap_CS_fsm_state143, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state143)) then 
            grp_fp2inv503_mont_fu_524_a_q0 <= jinv_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            grp_fp2inv503_mont_fu_524_a_q0 <= t0_2_q0;
        else 
            grp_fp2inv503_mont_fu_524_a_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fp2inv503_mont_fu_524_a_q1_assign_proc : process(t0_2_q1, jinv_q1, ap_CS_fsm_state143, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state143)) then 
            grp_fp2inv503_mont_fu_524_a_q1 <= jinv_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            grp_fp2inv503_mont_fu_524_a_q1 <= t0_2_q1;
        else 
            grp_fp2inv503_mont_fu_524_a_q1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fp2inv503_mont_fu_524_ap_start <= grp_fp2inv503_mont_fu_524_ap_start_reg;
    grp_fp2mul503_mont_133_2_fu_533_ap_start <= grp_fp2mul503_mont_133_2_fu_533_ap_start_reg;

    grp_fp2mul503_mont_133_2_fu_533_b_q0_assign_proc : process(t0_q0, t1_q0, t0_2_q0, ap_CS_fsm_state141, ap_CS_fsm_state32, ap_CS_fsm_state149, ap_CS_fsm_state159)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state159)) then 
            grp_fp2mul503_mont_133_2_fu_533_b_q0 <= t0_q0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state149) or (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            grp_fp2mul503_mont_133_2_fu_533_b_q0 <= t1_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            grp_fp2mul503_mont_133_2_fu_533_b_q0 <= t0_2_q0;
        else 
            grp_fp2mul503_mont_133_2_fu_533_b_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fp2mul503_mont_133_2_fu_533_b_q1_assign_proc : process(t0_q1, t1_q1, t0_2_q1, ap_CS_fsm_state141, ap_CS_fsm_state32, ap_CS_fsm_state149, ap_CS_fsm_state159)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state159)) then 
            grp_fp2mul503_mont_133_2_fu_533_b_q1 <= t0_q1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state149) or (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            grp_fp2mul503_mont_133_2_fu_533_b_q1 <= t1_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            grp_fp2mul503_mont_133_2_fu_533_b_q1 <= t0_2_q1;
        else 
            grp_fp2mul503_mont_133_2_fu_533_b_q1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fp2mul503_mont_133_2_fu_533_c_q0_assign_proc : process(t0_q0, jinv_q0, A_1_q0, ap_CS_fsm_state141, ap_CS_fsm_state32, ap_CS_fsm_state149, ap_CS_fsm_state159)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state149)) then 
            grp_fp2mul503_mont_133_2_fu_533_c_q0 <= t0_q0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state159) or (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            grp_fp2mul503_mont_133_2_fu_533_c_q0 <= jinv_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            grp_fp2mul503_mont_133_2_fu_533_c_q0 <= A_1_q0;
        else 
            grp_fp2mul503_mont_133_2_fu_533_c_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fp2mul503_mont_133_2_fu_533_c_q1_assign_proc : process(t0_q1, jinv_q1, A_1_q1, ap_CS_fsm_state141, ap_CS_fsm_state32, ap_CS_fsm_state149, ap_CS_fsm_state159)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state149)) then 
            grp_fp2mul503_mont_133_2_fu_533_c_q1 <= t0_q1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state159) or (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            grp_fp2mul503_mont_133_2_fu_533_c_q1 <= jinv_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            grp_fp2mul503_mont_133_2_fu_533_c_q1 <= A_1_q1;
        else 
            grp_fp2mul503_mont_133_2_fu_533_c_q1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fp2mul503_mont_133_fu_687_ap_start <= grp_fp2mul503_mont_133_fu_687_ap_start_reg;
    grp_fp2mul503_mont_2_fu_676_ap_start <= grp_fp2mul503_mont_2_fu_676_ap_start_reg;
    grp_fp2mul503_mont_3_fu_714_ap_start <= grp_fp2mul503_mont_3_fu_714_ap_start_reg;
    grp_fp2mul503_mont_4_fu_431_ap_start <= grp_fp2mul503_mont_4_fu_431_ap_start_reg;
    grp_fp2mul503_mont_5_fu_441_ap_start <= grp_fp2mul503_mont_5_fu_441_ap_start_reg;
    grp_fp2mul503_mont_78_1_fu_466_ap_start <= grp_fp2mul503_mont_78_1_fu_466_ap_start_reg;
    grp_fp2mul503_mont_88_91_1_fu_664_ap_start <= grp_fp2mul503_mont_88_91_1_fu_664_ap_start_reg;
    grp_fp2sqr503_mont_136_2_fu_515_ap_start <= grp_fp2sqr503_mont_136_2_fu_515_ap_start_reg;

    grp_fp2sqr503_mont_136_2_fu_515_c_q0_assign_proc : process(t1_q0, t0_1_q0, t1_2_q0, A24plus_q0, A_1_q0, ap_CS_fsm_state24, ap_CS_fsm_state139, ap_CS_fsm_state53, ap_CS_fsm_state57, ap_CS_fsm_state86, ap_CS_fsm_state111)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state139)) then 
            grp_fp2sqr503_mont_136_2_fu_515_c_q0 <= t1_q0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state111) or (ap_const_logic_1 = ap_CS_fsm_state86))) then 
            grp_fp2sqr503_mont_136_2_fu_515_c_q0 <= A24plus_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            grp_fp2sqr503_mont_136_2_fu_515_c_q0 <= t1_2_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            grp_fp2sqr503_mont_136_2_fu_515_c_q0 <= t0_1_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            grp_fp2sqr503_mont_136_2_fu_515_c_q0 <= A_1_q0;
        else 
            grp_fp2sqr503_mont_136_2_fu_515_c_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fp2sqr503_mont_136_2_fu_515_c_q1_assign_proc : process(t1_q1, t0_1_q1, t1_2_q1, A24plus_q1, A_1_q1, ap_CS_fsm_state24, ap_CS_fsm_state139, ap_CS_fsm_state53, ap_CS_fsm_state57, ap_CS_fsm_state86, ap_CS_fsm_state111)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state139)) then 
            grp_fp2sqr503_mont_136_2_fu_515_c_q1 <= t1_q1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state111) or (ap_const_logic_1 = ap_CS_fsm_state86))) then 
            grp_fp2sqr503_mont_136_2_fu_515_c_q1 <= A24plus_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            grp_fp2sqr503_mont_136_2_fu_515_c_q1 <= t1_2_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            grp_fp2sqr503_mont_136_2_fu_515_c_q1 <= t0_1_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            grp_fp2sqr503_mont_136_2_fu_515_c_q1 <= A_1_q1;
        else 
            grp_fp2sqr503_mont_136_2_fu_515_c_q1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fp2sqr503_mont_136_fu_864_a_q0_assign_proc : process(t0_q0, A24plus_q0, ap_CS_fsm_state119, ap_CS_fsm_state147)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state147)) then 
            grp_fp2sqr503_mont_136_fu_864_a_q0 <= t0_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state119)) then 
            grp_fp2sqr503_mont_136_fu_864_a_q0 <= A24plus_q0;
        else 
            grp_fp2sqr503_mont_136_fu_864_a_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fp2sqr503_mont_136_fu_864_a_q1_assign_proc : process(t0_q1, A24plus_q1, ap_CS_fsm_state119, ap_CS_fsm_state147)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state147)) then 
            grp_fp2sqr503_mont_136_fu_864_a_q1 <= t0_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state119)) then 
            grp_fp2sqr503_mont_136_fu_864_a_q1 <= A24plus_q1;
        else 
            grp_fp2sqr503_mont_136_fu_864_a_q1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fp2sqr503_mont_136_fu_864_ap_start <= grp_fp2sqr503_mont_136_fu_864_ap_start_reg;

    grp_fp2sqr503_mont_136_fu_864_c_q0_assign_proc : process(t1_q0, jinv_q0, ap_CS_fsm_state119, ap_CS_fsm_state147)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state147)) then 
            grp_fp2sqr503_mont_136_fu_864_c_q0 <= t1_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state119)) then 
            grp_fp2sqr503_mont_136_fu_864_c_q0 <= jinv_q0;
        else 
            grp_fp2sqr503_mont_136_fu_864_c_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fp2sqr503_mont_1_fu_751_ap_start <= grp_fp2sqr503_mont_1_fu_751_ap_start_reg;
    grp_fp2sqr503_mont_3_fu_761_ap_start <= grp_fp2sqr503_mont_3_fu_761_ap_start_reg;
    grp_fp2sqr503_mont_80_83_1_fu_785_ap_start <= grp_fp2sqr503_mont_80_83_1_fu_785_ap_start_reg;
    grp_fp2sqr503_mont_86_87_fu_874_ap_start <= grp_fp2sqr503_mont_86_87_fu_874_ap_start_reg;
    grp_fpadd503_10_fu_423_ap_start <= grp_fpadd503_10_fu_423_ap_start_reg;
    grp_fpadd503_11_fu_501_ap_start <= grp_fpadd503_11_fu_501_ap_start_reg;

    grp_fpadd503_11_fu_501_b_offset_assign_proc : process(ap_CS_fsm_state22, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            grp_fpadd503_11_fu_501_b_offset <= ap_const_lv9_140;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fpadd503_11_fu_501_b_offset <= ap_const_lv9_100;
        else 
            grp_fpadd503_11_fu_501_b_offset <= "XXXXXXXXX";
        end if; 
    end process;


    grp_fpadd503_11_fu_501_c_offset_assign_proc : process(ap_CS_fsm_state22, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            grp_fpadd503_11_fu_501_c_offset <= ap_const_lv1_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fpadd503_11_fu_501_c_offset <= ap_const_lv1_0;
        else 
            grp_fpadd503_11_fu_501_c_offset <= "X";
        end if; 
    end process;


    grp_fpadd503_149_1_fu_452_a_offset_assign_proc : process(ap_CS_fsm_state16, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            grp_fpadd503_149_1_fu_452_a_offset <= ap_const_lv1_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fpadd503_149_1_fu_452_a_offset <= ap_const_lv1_0;
        else 
            grp_fpadd503_149_1_fu_452_a_offset <= "X";
        end if; 
    end process;

    grp_fpadd503_149_1_fu_452_ap_start <= grp_fpadd503_149_1_fu_452_ap_start_reg;

    grp_fpadd503_149_1_fu_452_c_offset_assign_proc : process(ap_CS_fsm_state16, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            grp_fpadd503_149_1_fu_452_c_offset <= ap_const_lv1_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fpadd503_149_1_fu_452_c_offset <= ap_const_lv1_0;
        else 
            grp_fpadd503_149_1_fu_452_c_offset <= "X";
        end if; 
    end process;

    grp_fpadd503_149_2_fu_491_ap_start <= grp_fpadd503_149_2_fu_491_ap_start_reg;

    grp_fpadd503_149_2_fu_491_c_offset_assign_proc : process(ap_CS_fsm_state22, ap_CS_fsm_state24, ap_CS_fsm_state26, ap_CS_fsm_state28, ap_CS_fsm_state82, ap_CS_fsm_state84, ap_CS_fsm_state107, ap_CS_fsm_state109, ap_CS_fsm_state139, ap_CS_fsm_state141, ap_CS_fsm_state143, ap_CS_fsm_state145, ap_CS_fsm_state151, ap_CS_fsm_state153, ap_CS_fsm_state155, ap_CS_fsm_state157)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state157) or (ap_const_logic_1 = ap_CS_fsm_state153) or (ap_const_logic_1 = ap_CS_fsm_state145) or (ap_const_logic_1 = ap_CS_fsm_state141) or (ap_const_logic_1 = ap_CS_fsm_state109) or (ap_const_logic_1 = ap_CS_fsm_state84) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state24))) then 
            grp_fpadd503_149_2_fu_491_c_offset <= ap_const_lv1_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state155) or (ap_const_logic_1 = ap_CS_fsm_state151) or (ap_const_logic_1 = ap_CS_fsm_state143) or (ap_const_logic_1 = ap_CS_fsm_state139) or (ap_const_logic_1 = ap_CS_fsm_state107) or (ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            grp_fpadd503_149_2_fu_491_c_offset <= ap_const_lv1_0;
        else 
            grp_fpadd503_149_2_fu_491_c_offset <= "X";
        end if; 
    end process;


    grp_fpadd503_149_2_fu_491_c_q1_assign_proc : process(t0_q1, t0_2_q1, A24plus_q1, ap_CS_fsm_state22, ap_CS_fsm_state24, ap_CS_fsm_state26, ap_CS_fsm_state28, ap_CS_fsm_state82, ap_CS_fsm_state84, ap_CS_fsm_state107, ap_CS_fsm_state109, ap_CS_fsm_state139, ap_CS_fsm_state141, ap_CS_fsm_state143, ap_CS_fsm_state145, ap_CS_fsm_state151, ap_CS_fsm_state153, ap_CS_fsm_state155, ap_CS_fsm_state157)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state157) or (ap_const_logic_1 = ap_CS_fsm_state155) or (ap_const_logic_1 = ap_CS_fsm_state153) or (ap_const_logic_1 = ap_CS_fsm_state151) or (ap_const_logic_1 = ap_CS_fsm_state145) or (ap_const_logic_1 = ap_CS_fsm_state143) or (ap_const_logic_1 = ap_CS_fsm_state141) or (ap_const_logic_1 = ap_CS_fsm_state139))) then 
            grp_fpadd503_149_2_fu_491_c_q1 <= t0_q1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state109) or (ap_const_logic_1 = ap_CS_fsm_state107) or (ap_const_logic_1 = ap_CS_fsm_state84) or (ap_const_logic_1 = ap_CS_fsm_state82))) then 
            grp_fpadd503_149_2_fu_491_c_q1 <= A24plus_q1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            grp_fpadd503_149_2_fu_491_c_q1 <= t0_2_q1;
        else 
            grp_fpadd503_149_2_fu_491_c_q1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fpadd503_149_3_fu_885_ap_start <= grp_fpadd503_149_3_fu_885_ap_start_reg;

    grp_fpadd503_149_3_fu_885_b_offset_assign_proc : process(ap_CS_fsm_state123, ap_CS_fsm_state125)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state125)) then 
            grp_fpadd503_149_3_fu_885_b_offset <= ap_const_lv1_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state123)) then 
            grp_fpadd503_149_3_fu_885_b_offset <= ap_const_lv1_0;
        else 
            grp_fpadd503_149_3_fu_885_b_offset <= "X";
        end if; 
    end process;


    grp_fpadd503_149_3_fu_885_c_offset_assign_proc : process(ap_CS_fsm_state123, ap_CS_fsm_state125)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state125)) then 
            grp_fpadd503_149_3_fu_885_c_offset <= ap_const_lv1_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state123)) then 
            grp_fpadd503_149_3_fu_885_c_offset <= ap_const_lv1_0;
        else 
            grp_fpadd503_149_3_fu_885_c_offset <= "X";
        end if; 
    end process;

    grp_fpadd503_1_fu_733_ap_start <= grp_fpadd503_1_fu_733_ap_start_reg;
    grp_fpadd503_2_fu_742_ap_start <= grp_fpadd503_2_fu_742_ap_start_reg;
    grp_fpadd503_3_fu_771_ap_start <= grp_fpadd503_3_fu_771_ap_start_reg;
    grp_fpadd503_4_fu_778_ap_start <= grp_fpadd503_4_fu_778_ap_start_reg;
    grp_fpadd503_58_59_fu_565_ap_start <= grp_fpadd503_58_59_fu_565_ap_start_reg;
    grp_fpadd503_5_fu_646_ap_start <= grp_fpadd503_5_fu_646_ap_start_reg;
    grp_fpadd503_6_fu_655_ap_start <= grp_fpadd503_6_fu_655_ap_start_reg;
    grp_fpadd503_76_77_fu_405_ap_start <= grp_fpadd503_76_77_fu_405_ap_start_reg;

    grp_fpadd503_78_79_fu_543_a_offset_assign_proc : process(ap_CS_fsm_state38, ap_CS_fsm_state40)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            grp_fpadd503_78_79_fu_543_a_offset <= ap_const_lv1_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            grp_fpadd503_78_79_fu_543_a_offset <= ap_const_lv1_0;
        else 
            grp_fpadd503_78_79_fu_543_a_offset <= "X";
        end if; 
    end process;

    grp_fpadd503_78_79_fu_543_ap_start <= grp_fpadd503_78_79_fu_543_ap_start_reg;

    grp_fpadd503_78_79_fu_543_b_0_offset_assign_proc : process(ap_CS_fsm_state38, ap_CS_fsm_state40)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            grp_fpadd503_78_79_fu_543_b_0_offset <= ap_const_lv1_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            grp_fpadd503_78_79_fu_543_b_0_offset <= ap_const_lv1_0;
        else 
            grp_fpadd503_78_79_fu_543_b_0_offset <= "X";
        end if; 
    end process;


    grp_fpadd503_78_79_fu_543_b_1_offset_assign_proc : process(ap_CS_fsm_state38, ap_CS_fsm_state40)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            grp_fpadd503_78_79_fu_543_b_1_offset <= ap_const_lv1_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            grp_fpadd503_78_79_fu_543_b_1_offset <= ap_const_lv1_0;
        else 
            grp_fpadd503_78_79_fu_543_b_1_offset <= "X";
        end if; 
    end process;


    grp_fpadd503_78_79_fu_543_c_offset_assign_proc : process(ap_CS_fsm_state38, ap_CS_fsm_state40)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            grp_fpadd503_78_79_fu_543_c_offset <= ap_const_lv1_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            grp_fpadd503_78_79_fu_543_c_offset <= ap_const_lv1_0;
        else 
            grp_fpadd503_78_79_fu_543_c_offset <= "X";
        end if; 
    end process;

    grp_fpadd503_7_fu_698_ap_start <= grp_fpadd503_7_fu_698_ap_start_reg;
    grp_fpadd503_8_fu_706_ap_start <= grp_fpadd503_8_fu_706_ap_start_reg;
    grp_fpadd503_9_fu_415_ap_start <= grp_fpadd503_9_fu_415_ap_start_reg;

    grp_fpsub503_144_276_fu_899_a_offset_assign_proc : process(ap_CS_fsm_state127, ap_CS_fsm_state129)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state129)) then 
            grp_fpsub503_144_276_fu_899_a_offset <= ap_const_lv1_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state127)) then 
            grp_fpsub503_144_276_fu_899_a_offset <= ap_const_lv1_0;
        else 
            grp_fpsub503_144_276_fu_899_a_offset <= "X";
        end if; 
    end process;

    grp_fpsub503_144_276_fu_899_ap_start <= grp_fpsub503_144_276_fu_899_ap_start_reg;

    grp_fpsub503_144_276_fu_899_c_offset_assign_proc : process(ap_CS_fsm_state127, ap_CS_fsm_state129)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state129)) then 
            grp_fpsub503_144_276_fu_899_c_offset <= ap_const_lv1_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state127)) then 
            grp_fpsub503_144_276_fu_899_c_offset <= ap_const_lv1_0;
        else 
            grp_fpsub503_144_276_fu_899_c_offset <= "X";
        end if; 
    end process;

    grp_fpsub503_144_2_fu_476_ap_start <= grp_fpsub503_144_2_fu_476_ap_start_reg;

    grp_fpsub503_144_2_fu_476_b_offset_assign_proc : process(ap_CS_fsm_state20, ap_CS_fsm_state22, ap_CS_fsm_state34, ap_CS_fsm_state36, ap_CS_fsm_state61, ap_CS_fsm_state63, ap_CS_fsm_state131, ap_CS_fsm_state133)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state133) or (ap_const_logic_1 = ap_CS_fsm_state63) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            grp_fpsub503_144_2_fu_476_b_offset <= ap_const_lv1_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state131) or (ap_const_logic_1 = ap_CS_fsm_state61) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state20))) then 
            grp_fpsub503_144_2_fu_476_b_offset <= ap_const_lv1_0;
        else 
            grp_fpsub503_144_2_fu_476_b_offset <= "X";
        end if; 
    end process;


    grp_fpsub503_144_2_fu_476_b_q0_assign_proc : process(one_1_q0, t1_q0, t0_1_q0, t1_3_q0, ap_CS_fsm_state20, ap_CS_fsm_state22, ap_CS_fsm_state34, ap_CS_fsm_state36, ap_CS_fsm_state61, ap_CS_fsm_state63, ap_CS_fsm_state131, ap_CS_fsm_state133)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state133) or (ap_const_logic_1 = ap_CS_fsm_state131))) then 
            grp_fpsub503_144_2_fu_476_b_q0 <= t1_q0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state63) or (ap_const_logic_1 = ap_CS_fsm_state61))) then 
            grp_fpsub503_144_2_fu_476_b_q0 <= t0_1_q0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state34))) then 
            grp_fpsub503_144_2_fu_476_b_q0 <= t1_3_q0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state20))) then 
            grp_fpsub503_144_2_fu_476_b_q0 <= one_1_q0;
        else 
            grp_fpsub503_144_2_fu_476_b_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fpsub503_144_2_fu_476_c_offset_assign_proc : process(ap_CS_fsm_state20, ap_CS_fsm_state22, ap_CS_fsm_state34, ap_CS_fsm_state36, ap_CS_fsm_state61, ap_CS_fsm_state63, ap_CS_fsm_state131, ap_CS_fsm_state133)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state133) or (ap_const_logic_1 = ap_CS_fsm_state63) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            grp_fpsub503_144_2_fu_476_c_offset <= ap_const_lv1_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state131) or (ap_const_logic_1 = ap_CS_fsm_state61) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state20))) then 
            grp_fpsub503_144_2_fu_476_c_offset <= ap_const_lv1_0;
        else 
            grp_fpsub503_144_2_fu_476_c_offset <= "X";
        end if; 
    end process;


    grp_fpsub503_144_2_fu_476_c_q1_assign_proc : process(t0_q1, t1_2_q1, A_1_q1, ap_CS_fsm_state20, ap_CS_fsm_state22, ap_CS_fsm_state34, ap_CS_fsm_state36, ap_CS_fsm_state61, ap_CS_fsm_state63, ap_CS_fsm_state131, ap_CS_fsm_state133)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state133) or (ap_const_logic_1 = ap_CS_fsm_state131))) then 
            grp_fpsub503_144_2_fu_476_c_q1 <= t0_q1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state63) or (ap_const_logic_1 = ap_CS_fsm_state61))) then 
            grp_fpsub503_144_2_fu_476_c_q1 <= t1_2_q1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state20))) then 
            grp_fpsub503_144_2_fu_476_c_q1 <= A_1_q1;
        else 
            grp_fpsub503_144_2_fu_476_c_q1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fpsub503_145_fu_913_a_offset_assign_proc : process(ap_CS_fsm_state135, ap_CS_fsm_state137)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state137)) then 
            grp_fpsub503_145_fu_913_a_offset <= ap_const_lv1_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state135)) then 
            grp_fpsub503_145_fu_913_a_offset <= ap_const_lv1_0;
        else 
            grp_fpsub503_145_fu_913_a_offset <= "X";
        end if; 
    end process;

    grp_fpsub503_145_fu_913_ap_start <= grp_fpsub503_145_fu_913_ap_start_reg;

    grp_fpsub503_145_fu_913_b_offset_assign_proc : process(ap_CS_fsm_state135, ap_CS_fsm_state137)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state137)) then 
            grp_fpsub503_145_fu_913_b_offset <= ap_const_lv1_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state135)) then 
            grp_fpsub503_145_fu_913_b_offset <= ap_const_lv1_0;
        else 
            grp_fpsub503_145_fu_913_b_offset <= "X";
        end if; 
    end process;


    grp_fpsub503_145_fu_913_c_offset_assign_proc : process(ap_CS_fsm_state135, ap_CS_fsm_state137)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state137)) then 
            grp_fpsub503_145_fu_913_c_offset <= ap_const_lv1_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state135)) then 
            grp_fpsub503_145_fu_913_c_offset <= ap_const_lv1_0;
        else 
            grp_fpsub503_145_fu_913_c_offset <= "X";
        end if; 
    end process;

    grp_fpsub503_1_fu_591_ap_start <= grp_fpsub503_1_fu_591_ap_start_reg;
    grp_fpsub503_2_fu_724_ap_start <= grp_fpsub503_2_fu_724_ap_start_reg;
    grp_fpsub503_3_fu_628_ap_start <= grp_fpsub503_3_fu_628_ap_start_reg;
    grp_fpsub503_4_fu_637_ap_start <= grp_fpsub503_4_fu_637_ap_start_reg;
    grp_fpsub503_84_85_fu_846_ap_start <= grp_fpsub503_84_85_fu_846_ap_start_reg;

    grp_fpsub503_84_85_fu_846_b_0_offset_assign_proc : process(ap_CS_fsm_state115, ap_CS_fsm_state117)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state117)) then 
            grp_fpsub503_84_85_fu_846_b_0_offset <= ap_const_lv1_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state115)) then 
            grp_fpsub503_84_85_fu_846_b_0_offset <= ap_const_lv1_0;
        else 
            grp_fpsub503_84_85_fu_846_b_0_offset <= "X";
        end if; 
    end process;


    grp_fpsub503_84_85_fu_846_b_1_offset_assign_proc : process(ap_CS_fsm_state115, ap_CS_fsm_state117)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state117)) then 
            grp_fpsub503_84_85_fu_846_b_1_offset <= ap_const_lv1_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state115)) then 
            grp_fpsub503_84_85_fu_846_b_1_offset <= ap_const_lv1_0;
        else 
            grp_fpsub503_84_85_fu_846_b_1_offset <= "X";
        end if; 
    end process;


    grp_fpsub503_84_85_fu_846_c_offset_assign_proc : process(ap_CS_fsm_state115, ap_CS_fsm_state117)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state117)) then 
            grp_fpsub503_84_85_fu_846_c_offset <= ap_const_lv1_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state115)) then 
            grp_fpsub503_84_85_fu_846_c_offset <= ap_const_lv1_0;
        else 
            grp_fpsub503_84_85_fu_846_c_offset <= "X";
        end if; 
    end process;

    grp_from_mont_1_fu_931_ap_start <= grp_from_mont_1_fu_931_ap_start_reg;
    grp_from_mont_3_fu_943_ap_start <= grp_from_mont_3_fu_943_ap_start_reg;

    grp_fu_1254_ce_assign_proc : process(grp_fp2_decode_1_fu_376_grp_fu_1254_p_ce, grp_fp2mul503_mont_4_fu_431_grp_fu_1254_p_ce, grp_fp2sqr503_mont_86_87_fu_874_grp_fu_1254_p_ce, ap_CS_fsm_state2, ap_CS_fsm_state12, ap_CS_fsm_state121)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state121)) then 
            grp_fu_1254_ce <= grp_fp2sqr503_mont_86_87_fu_874_grp_fu_1254_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_1254_ce <= grp_fp2mul503_mont_4_fu_431_grp_fu_1254_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_1254_ce <= grp_fp2_decode_1_fu_376_grp_fu_1254_p_ce;
        else 
            grp_fu_1254_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1254_p0_assign_proc : process(grp_fp2_decode_1_fu_376_grp_fu_1254_p_din0, grp_fp2mul503_mont_4_fu_431_grp_fu_1254_p_din0, grp_fp2sqr503_mont_86_87_fu_874_grp_fu_1254_p_din0, ap_CS_fsm_state2, ap_CS_fsm_state12, ap_CS_fsm_state121)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state121)) then 
            grp_fu_1254_p0 <= grp_fp2sqr503_mont_86_87_fu_874_grp_fu_1254_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_1254_p0 <= grp_fp2mul503_mont_4_fu_431_grp_fu_1254_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_1254_p0 <= grp_fp2_decode_1_fu_376_grp_fu_1254_p_din0;
        else 
            grp_fu_1254_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1254_p1_assign_proc : process(grp_fp2_decode_1_fu_376_grp_fu_1254_p_din1, grp_fp2mul503_mont_4_fu_431_grp_fu_1254_p_din1, grp_fp2sqr503_mont_86_87_fu_874_grp_fu_1254_p_din1, ap_CS_fsm_state2, ap_CS_fsm_state12, ap_CS_fsm_state121)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state121)) then 
            grp_fu_1254_p1 <= grp_fp2sqr503_mont_86_87_fu_874_grp_fu_1254_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_1254_p1 <= grp_fp2mul503_mont_4_fu_431_grp_fu_1254_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_1254_p1 <= grp_fp2_decode_1_fu_376_grp_fu_1254_p_din1;
        else 
            grp_fu_1254_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1258_ce_assign_proc : process(grp_fp2_decode_1_fu_376_grp_fu_1258_p_ce, grp_fp2mul503_mont_4_fu_431_grp_fu_1258_p_ce, grp_fp2sqr503_mont_86_87_fu_874_grp_fu_1258_p_ce, ap_CS_fsm_state2, ap_CS_fsm_state12, ap_CS_fsm_state121)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state121)) then 
            grp_fu_1258_ce <= grp_fp2sqr503_mont_86_87_fu_874_grp_fu_1258_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_1258_ce <= grp_fp2mul503_mont_4_fu_431_grp_fu_1258_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_1258_ce <= grp_fp2_decode_1_fu_376_grp_fu_1258_p_ce;
        else 
            grp_fu_1258_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1258_p0_assign_proc : process(grp_fp2_decode_1_fu_376_grp_fu_1258_p_din0, grp_fp2mul503_mont_4_fu_431_grp_fu_1258_p_din0, grp_fp2sqr503_mont_86_87_fu_874_grp_fu_1258_p_din0, ap_CS_fsm_state2, ap_CS_fsm_state12, ap_CS_fsm_state121)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state121)) then 
            grp_fu_1258_p0 <= grp_fp2sqr503_mont_86_87_fu_874_grp_fu_1258_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_1258_p0 <= grp_fp2mul503_mont_4_fu_431_grp_fu_1258_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_1258_p0 <= grp_fp2_decode_1_fu_376_grp_fu_1258_p_din0;
        else 
            grp_fu_1258_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1258_p1_assign_proc : process(grp_fp2_decode_1_fu_376_grp_fu_1258_p_din1, grp_fp2mul503_mont_4_fu_431_grp_fu_1258_p_din1, grp_fp2sqr503_mont_86_87_fu_874_grp_fu_1258_p_din1, ap_CS_fsm_state2, ap_CS_fsm_state12, ap_CS_fsm_state121)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state121)) then 
            grp_fu_1258_p1 <= grp_fp2sqr503_mont_86_87_fu_874_grp_fu_1258_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_1258_p1 <= grp_fp2mul503_mont_4_fu_431_grp_fu_1258_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_1258_p1 <= grp_fp2_decode_1_fu_376_grp_fu_1258_p_din1;
        else 
            grp_fu_1258_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1262_ce_assign_proc : process(grp_fp2_decode_1_fu_376_grp_fu_1262_p_ce, grp_fp2mul503_mont_4_fu_431_grp_fu_1262_p_ce, grp_fp2sqr503_mont_86_87_fu_874_grp_fu_1262_p_ce, ap_CS_fsm_state2, ap_CS_fsm_state12, ap_CS_fsm_state121)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state121)) then 
            grp_fu_1262_ce <= grp_fp2sqr503_mont_86_87_fu_874_grp_fu_1262_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_1262_ce <= grp_fp2mul503_mont_4_fu_431_grp_fu_1262_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_1262_ce <= grp_fp2_decode_1_fu_376_grp_fu_1262_p_ce;
        else 
            grp_fu_1262_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1262_p0_assign_proc : process(grp_fp2_decode_1_fu_376_grp_fu_1262_p_din0, grp_fp2mul503_mont_4_fu_431_grp_fu_1262_p_din0, grp_fp2sqr503_mont_86_87_fu_874_grp_fu_1262_p_din0, ap_CS_fsm_state2, ap_CS_fsm_state12, ap_CS_fsm_state121)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state121)) then 
            grp_fu_1262_p0 <= grp_fp2sqr503_mont_86_87_fu_874_grp_fu_1262_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_1262_p0 <= grp_fp2mul503_mont_4_fu_431_grp_fu_1262_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_1262_p0 <= grp_fp2_decode_1_fu_376_grp_fu_1262_p_din0;
        else 
            grp_fu_1262_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1262_p1_assign_proc : process(grp_fp2_decode_1_fu_376_grp_fu_1262_p_din1, grp_fp2mul503_mont_4_fu_431_grp_fu_1262_p_din1, grp_fp2sqr503_mont_86_87_fu_874_grp_fu_1262_p_din1, ap_CS_fsm_state2, ap_CS_fsm_state12, ap_CS_fsm_state121)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state121)) then 
            grp_fu_1262_p1 <= grp_fp2sqr503_mont_86_87_fu_874_grp_fu_1262_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_1262_p1 <= grp_fp2mul503_mont_4_fu_431_grp_fu_1262_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_1262_p1 <= grp_fp2_decode_1_fu_376_grp_fu_1262_p_din1;
        else 
            grp_fu_1262_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1266_ce_assign_proc : process(grp_fp2_decode_1_fu_376_grp_fu_1266_p_ce, grp_fp2mul503_mont_4_fu_431_grp_fu_1266_p_ce, grp_fp2sqr503_mont_86_87_fu_874_grp_fu_1266_p_ce, ap_CS_fsm_state2, ap_CS_fsm_state12, ap_CS_fsm_state121)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state121)) then 
            grp_fu_1266_ce <= grp_fp2sqr503_mont_86_87_fu_874_grp_fu_1266_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_1266_ce <= grp_fp2mul503_mont_4_fu_431_grp_fu_1266_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_1266_ce <= grp_fp2_decode_1_fu_376_grp_fu_1266_p_ce;
        else 
            grp_fu_1266_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1266_p0_assign_proc : process(grp_fp2_decode_1_fu_376_grp_fu_1266_p_din0, grp_fp2mul503_mont_4_fu_431_grp_fu_1266_p_din0, grp_fp2sqr503_mont_86_87_fu_874_grp_fu_1266_p_din0, ap_CS_fsm_state2, ap_CS_fsm_state12, ap_CS_fsm_state121)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state121)) then 
            grp_fu_1266_p0 <= grp_fp2sqr503_mont_86_87_fu_874_grp_fu_1266_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_1266_p0 <= grp_fp2mul503_mont_4_fu_431_grp_fu_1266_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_1266_p0 <= grp_fp2_decode_1_fu_376_grp_fu_1266_p_din0;
        else 
            grp_fu_1266_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1266_p1_assign_proc : process(grp_fp2_decode_1_fu_376_grp_fu_1266_p_din1, grp_fp2mul503_mont_4_fu_431_grp_fu_1266_p_din1, grp_fp2sqr503_mont_86_87_fu_874_grp_fu_1266_p_din1, ap_CS_fsm_state2, ap_CS_fsm_state12, ap_CS_fsm_state121)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state121)) then 
            grp_fu_1266_p1 <= grp_fp2sqr503_mont_86_87_fu_874_grp_fu_1266_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_1266_p1 <= grp_fp2mul503_mont_4_fu_431_grp_fu_1266_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_1266_p1 <= grp_fp2_decode_1_fu_376_grp_fu_1266_p_din1;
        else 
            grp_fu_1266_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    i_291_fu_1083_p2 <= std_logic_vector(unsigned(i_reg_345) + unsigned(ap_const_lv7_1));
    icmp_ln248_fu_1007_p2 <= "1" when (row_fu_204 = ap_const_lv7_7D) else "0";
    icmp_ln250_fu_1030_p2 <= "1" when (unsigned(index_1_reg_334) < unsigned(zext_ln250_reg_1184)) else "0";
    icmp_ln35_fu_1078_p2 <= "1" when (i_reg_345 = tmp_s_reg_1223) else "0";
    ii_1_fu_1061_p2 <= std_logic_vector(unsigned(ii_fu_216) + unsigned(ap_const_lv32_1));
    index_4_fu_1089_p2 <= std_logic_vector(unsigned(zext_ln230_reg_1218) + unsigned(index_1_reg_334));

    jinv_address0_assign_proc : process(grp_fp2inv503_mont_fu_524_a_address0, grp_fp2mul503_mont_133_2_fu_533_c_address0, grp_fp2sqr503_mont_136_fu_864_c_address0, grp_fpsub503_144_276_fu_899_a_address0, grp_fpsub503_145_fu_913_c_address0, grp_from_mont_1_fu_931_ma_address0, grp_from_mont_3_fu_943_ma_address0, ap_CS_fsm_state141, ap_CS_fsm_state143, ap_CS_fsm_state159, ap_CS_fsm_state119, ap_CS_fsm_state127, ap_CS_fsm_state129, ap_CS_fsm_state135, ap_CS_fsm_state137, ap_CS_fsm_state161, ap_CS_fsm_state163)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state163)) then 
            jinv_address0 <= grp_from_mont_3_fu_943_ma_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state161)) then 
            jinv_address0 <= grp_from_mont_1_fu_931_ma_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state137) or (ap_const_logic_1 = ap_CS_fsm_state135))) then 
            jinv_address0 <= grp_fpsub503_145_fu_913_c_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state129) or (ap_const_logic_1 = ap_CS_fsm_state127))) then 
            jinv_address0 <= grp_fpsub503_144_276_fu_899_a_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state119)) then 
            jinv_address0 <= grp_fp2sqr503_mont_136_fu_864_c_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state159) or (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            jinv_address0 <= grp_fp2mul503_mont_133_2_fu_533_c_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state143)) then 
            jinv_address0 <= grp_fp2inv503_mont_fu_524_a_address0;
        else 
            jinv_address0 <= "XXXX";
        end if; 
    end process;


    jinv_address1_assign_proc : process(grp_fp2inv503_mont_fu_524_a_address1, grp_fp2mul503_mont_133_2_fu_533_c_address1, grp_fpsub503_145_fu_913_c_address1, ap_CS_fsm_state141, ap_CS_fsm_state143, ap_CS_fsm_state159, ap_CS_fsm_state135, ap_CS_fsm_state137)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state137) or (ap_const_logic_1 = ap_CS_fsm_state135))) then 
            jinv_address1 <= grp_fpsub503_145_fu_913_c_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state159) or (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            jinv_address1 <= grp_fp2mul503_mont_133_2_fu_533_c_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state143)) then 
            jinv_address1 <= grp_fp2inv503_mont_fu_524_a_address1;
        else 
            jinv_address1 <= "XXXX";
        end if; 
    end process;


    jinv_ce0_assign_proc : process(grp_fp2inv503_mont_fu_524_a_ce0, grp_fp2mul503_mont_133_2_fu_533_c_ce0, grp_fp2sqr503_mont_136_fu_864_c_ce0, grp_fpsub503_144_276_fu_899_a_ce0, grp_fpsub503_145_fu_913_c_ce0, grp_from_mont_1_fu_931_ma_ce0, grp_from_mont_3_fu_943_ma_ce0, ap_CS_fsm_state141, ap_CS_fsm_state143, ap_CS_fsm_state159, ap_CS_fsm_state119, ap_CS_fsm_state127, ap_CS_fsm_state129, ap_CS_fsm_state135, ap_CS_fsm_state137, ap_CS_fsm_state161, ap_CS_fsm_state163)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state163)) then 
            jinv_ce0 <= grp_from_mont_3_fu_943_ma_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state161)) then 
            jinv_ce0 <= grp_from_mont_1_fu_931_ma_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state137) or (ap_const_logic_1 = ap_CS_fsm_state135))) then 
            jinv_ce0 <= grp_fpsub503_145_fu_913_c_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state129) or (ap_const_logic_1 = ap_CS_fsm_state127))) then 
            jinv_ce0 <= grp_fpsub503_144_276_fu_899_a_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state119)) then 
            jinv_ce0 <= grp_fp2sqr503_mont_136_fu_864_c_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state159) or (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            jinv_ce0 <= grp_fp2mul503_mont_133_2_fu_533_c_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state143)) then 
            jinv_ce0 <= grp_fp2inv503_mont_fu_524_a_ce0;
        else 
            jinv_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    jinv_ce1_assign_proc : process(grp_fp2inv503_mont_fu_524_a_ce1, grp_fp2mul503_mont_133_2_fu_533_c_ce1, grp_fpsub503_145_fu_913_c_ce1, ap_CS_fsm_state141, ap_CS_fsm_state143, ap_CS_fsm_state159, ap_CS_fsm_state135, ap_CS_fsm_state137)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state137) or (ap_const_logic_1 = ap_CS_fsm_state135))) then 
            jinv_ce1 <= grp_fpsub503_145_fu_913_c_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state159) or (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            jinv_ce1 <= grp_fp2mul503_mont_133_2_fu_533_c_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state143)) then 
            jinv_ce1 <= grp_fp2inv503_mont_fu_524_a_ce1;
        else 
            jinv_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    jinv_d0_assign_proc : process(grp_fp2inv503_mont_fu_524_a_d0, grp_fp2mul503_mont_133_2_fu_533_c_d0, grp_fp2sqr503_mont_136_fu_864_c_d0, grp_fpsub503_145_fu_913_c_d0, ap_CS_fsm_state141, ap_CS_fsm_state143, ap_CS_fsm_state159, ap_CS_fsm_state119, ap_CS_fsm_state135, ap_CS_fsm_state137)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state137) or (ap_const_logic_1 = ap_CS_fsm_state135))) then 
            jinv_d0 <= grp_fpsub503_145_fu_913_c_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state119)) then 
            jinv_d0 <= grp_fp2sqr503_mont_136_fu_864_c_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state159) or (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            jinv_d0 <= grp_fp2mul503_mont_133_2_fu_533_c_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state143)) then 
            jinv_d0 <= grp_fp2inv503_mont_fu_524_a_d0;
        else 
            jinv_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    jinv_we0_assign_proc : process(grp_fp2inv503_mont_fu_524_a_we0, grp_fp2mul503_mont_133_2_fu_533_c_we0, grp_fp2sqr503_mont_136_fu_864_c_we0, grp_fpsub503_145_fu_913_c_we0, ap_CS_fsm_state141, ap_CS_fsm_state143, ap_CS_fsm_state159, ap_CS_fsm_state119, ap_CS_fsm_state135, ap_CS_fsm_state137)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state137) or (ap_const_logic_1 = ap_CS_fsm_state135))) then 
            jinv_we0 <= grp_fpsub503_145_fu_913_c_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state119)) then 
            jinv_we0 <= grp_fp2sqr503_mont_136_fu_864_c_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state159) or (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            jinv_we0 <= grp_fp2mul503_mont_133_2_fu_533_c_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state143)) then 
            jinv_we0 <= grp_fp2inv503_mont_fu_524_a_we0;
        else 
            jinv_we0 <= ap_const_logic_0;
        end if; 
    end process;


    m_axi_gmem2_0_ARADDR_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state3, ap_CS_fsm_state5, grp_fp2_decode_1_fu_376_m_axi_gmem2_0_ARADDR, grp_fp2_decode_2_fu_390_m_axi_gmem2_0_ARADDR, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            m_axi_gmem2_0_ARADDR <= grp_fp2_decode_2_fu_390_m_axi_gmem2_0_ARADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            m_axi_gmem2_0_ARADDR <= grp_fp2_decode_1_fu_376_m_axi_gmem2_0_ARADDR;
        else 
            m_axi_gmem2_0_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    m_axi_gmem2_0_ARBURST_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state3, ap_CS_fsm_state5, grp_fp2_decode_1_fu_376_m_axi_gmem2_0_ARBURST, grp_fp2_decode_2_fu_390_m_axi_gmem2_0_ARBURST, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            m_axi_gmem2_0_ARBURST <= grp_fp2_decode_2_fu_390_m_axi_gmem2_0_ARBURST;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            m_axi_gmem2_0_ARBURST <= grp_fp2_decode_1_fu_376_m_axi_gmem2_0_ARBURST;
        else 
            m_axi_gmem2_0_ARBURST <= "XX";
        end if; 
    end process;


    m_axi_gmem2_0_ARCACHE_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state3, ap_CS_fsm_state5, grp_fp2_decode_1_fu_376_m_axi_gmem2_0_ARCACHE, grp_fp2_decode_2_fu_390_m_axi_gmem2_0_ARCACHE, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            m_axi_gmem2_0_ARCACHE <= grp_fp2_decode_2_fu_390_m_axi_gmem2_0_ARCACHE;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            m_axi_gmem2_0_ARCACHE <= grp_fp2_decode_1_fu_376_m_axi_gmem2_0_ARCACHE;
        else 
            m_axi_gmem2_0_ARCACHE <= "XXXX";
        end if; 
    end process;


    m_axi_gmem2_0_ARID_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state3, ap_CS_fsm_state5, grp_fp2_decode_1_fu_376_m_axi_gmem2_0_ARID, grp_fp2_decode_2_fu_390_m_axi_gmem2_0_ARID, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            m_axi_gmem2_0_ARID <= grp_fp2_decode_2_fu_390_m_axi_gmem2_0_ARID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            m_axi_gmem2_0_ARID <= grp_fp2_decode_1_fu_376_m_axi_gmem2_0_ARID;
        else 
            m_axi_gmem2_0_ARID <= "X";
        end if; 
    end process;


    m_axi_gmem2_0_ARLEN_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state3, ap_CS_fsm_state5, grp_fp2_decode_1_fu_376_m_axi_gmem2_0_ARLEN, grp_fp2_decode_2_fu_390_m_axi_gmem2_0_ARLEN, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            m_axi_gmem2_0_ARLEN <= grp_fp2_decode_2_fu_390_m_axi_gmem2_0_ARLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            m_axi_gmem2_0_ARLEN <= grp_fp2_decode_1_fu_376_m_axi_gmem2_0_ARLEN;
        else 
            m_axi_gmem2_0_ARLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    m_axi_gmem2_0_ARLOCK_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state3, ap_CS_fsm_state5, grp_fp2_decode_1_fu_376_m_axi_gmem2_0_ARLOCK, grp_fp2_decode_2_fu_390_m_axi_gmem2_0_ARLOCK, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            m_axi_gmem2_0_ARLOCK <= grp_fp2_decode_2_fu_390_m_axi_gmem2_0_ARLOCK;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            m_axi_gmem2_0_ARLOCK <= grp_fp2_decode_1_fu_376_m_axi_gmem2_0_ARLOCK;
        else 
            m_axi_gmem2_0_ARLOCK <= "XX";
        end if; 
    end process;


    m_axi_gmem2_0_ARPROT_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state3, ap_CS_fsm_state5, grp_fp2_decode_1_fu_376_m_axi_gmem2_0_ARPROT, grp_fp2_decode_2_fu_390_m_axi_gmem2_0_ARPROT, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            m_axi_gmem2_0_ARPROT <= grp_fp2_decode_2_fu_390_m_axi_gmem2_0_ARPROT;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            m_axi_gmem2_0_ARPROT <= grp_fp2_decode_1_fu_376_m_axi_gmem2_0_ARPROT;
        else 
            m_axi_gmem2_0_ARPROT <= "XXX";
        end if; 
    end process;


    m_axi_gmem2_0_ARQOS_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state3, ap_CS_fsm_state5, grp_fp2_decode_1_fu_376_m_axi_gmem2_0_ARQOS, grp_fp2_decode_2_fu_390_m_axi_gmem2_0_ARQOS, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            m_axi_gmem2_0_ARQOS <= grp_fp2_decode_2_fu_390_m_axi_gmem2_0_ARQOS;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            m_axi_gmem2_0_ARQOS <= grp_fp2_decode_1_fu_376_m_axi_gmem2_0_ARQOS;
        else 
            m_axi_gmem2_0_ARQOS <= "XXXX";
        end if; 
    end process;


    m_axi_gmem2_0_ARREGION_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state3, ap_CS_fsm_state5, grp_fp2_decode_1_fu_376_m_axi_gmem2_0_ARREGION, grp_fp2_decode_2_fu_390_m_axi_gmem2_0_ARREGION, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            m_axi_gmem2_0_ARREGION <= grp_fp2_decode_2_fu_390_m_axi_gmem2_0_ARREGION;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            m_axi_gmem2_0_ARREGION <= grp_fp2_decode_1_fu_376_m_axi_gmem2_0_ARREGION;
        else 
            m_axi_gmem2_0_ARREGION <= "XXXX";
        end if; 
    end process;


    m_axi_gmem2_0_ARSIZE_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state3, ap_CS_fsm_state5, grp_fp2_decode_1_fu_376_m_axi_gmem2_0_ARSIZE, grp_fp2_decode_2_fu_390_m_axi_gmem2_0_ARSIZE, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            m_axi_gmem2_0_ARSIZE <= grp_fp2_decode_2_fu_390_m_axi_gmem2_0_ARSIZE;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            m_axi_gmem2_0_ARSIZE <= grp_fp2_decode_1_fu_376_m_axi_gmem2_0_ARSIZE;
        else 
            m_axi_gmem2_0_ARSIZE <= "XXX";
        end if; 
    end process;


    m_axi_gmem2_0_ARUSER_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state3, ap_CS_fsm_state5, grp_fp2_decode_1_fu_376_m_axi_gmem2_0_ARUSER, grp_fp2_decode_2_fu_390_m_axi_gmem2_0_ARUSER, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            m_axi_gmem2_0_ARUSER <= grp_fp2_decode_2_fu_390_m_axi_gmem2_0_ARUSER;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            m_axi_gmem2_0_ARUSER <= grp_fp2_decode_1_fu_376_m_axi_gmem2_0_ARUSER;
        else 
            m_axi_gmem2_0_ARUSER <= "X";
        end if; 
    end process;


    m_axi_gmem2_0_ARVALID_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state3, ap_CS_fsm_state5, grp_fp2_decode_1_fu_376_m_axi_gmem2_0_ARVALID, grp_fp2_decode_2_fu_390_m_axi_gmem2_0_ARVALID, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            m_axi_gmem2_0_ARVALID <= grp_fp2_decode_2_fu_390_m_axi_gmem2_0_ARVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            m_axi_gmem2_0_ARVALID <= grp_fp2_decode_1_fu_376_m_axi_gmem2_0_ARVALID;
        else 
            m_axi_gmem2_0_ARVALID <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_gmem2_0_AWADDR <= ap_const_lv32_0;
    m_axi_gmem2_0_AWBURST <= ap_const_lv2_0;
    m_axi_gmem2_0_AWCACHE <= ap_const_lv4_0;
    m_axi_gmem2_0_AWID <= ap_const_lv1_0;
    m_axi_gmem2_0_AWLEN <= ap_const_lv32_0;
    m_axi_gmem2_0_AWLOCK <= ap_const_lv2_0;
    m_axi_gmem2_0_AWPROT <= ap_const_lv3_0;
    m_axi_gmem2_0_AWQOS <= ap_const_lv4_0;
    m_axi_gmem2_0_AWREGION <= ap_const_lv4_0;
    m_axi_gmem2_0_AWSIZE <= ap_const_lv3_0;
    m_axi_gmem2_0_AWUSER <= ap_const_lv1_0;
    m_axi_gmem2_0_AWVALID <= ap_const_logic_0;
    m_axi_gmem2_0_BREADY <= ap_const_logic_0;

    m_axi_gmem2_0_RREADY_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state3, ap_CS_fsm_state5, grp_fp2_decode_1_fu_376_m_axi_gmem2_0_RREADY, grp_fp2_decode_2_fu_390_m_axi_gmem2_0_RREADY, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            m_axi_gmem2_0_RREADY <= grp_fp2_decode_2_fu_390_m_axi_gmem2_0_RREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            m_axi_gmem2_0_RREADY <= grp_fp2_decode_1_fu_376_m_axi_gmem2_0_RREADY;
        else 
            m_axi_gmem2_0_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_gmem2_0_WDATA <= ap_const_lv8_0;
    m_axi_gmem2_0_WID <= ap_const_lv1_0;
    m_axi_gmem2_0_WLAST <= ap_const_logic_0;
    m_axi_gmem2_0_WSTRB <= ap_const_lv1_0;
    m_axi_gmem2_0_WUSER <= ap_const_lv1_0;
    m_axi_gmem2_0_WVALID <= ap_const_logic_0;
    npts_1_fu_1055_p2 <= std_logic_vector(unsigned(reg_967) + unsigned(ap_const_lv32_1));
    npts_2_fu_1102_p2 <= std_logic_vector(unsigned(npts_fu_212) + unsigned(ap_const_lv32_FFFFFFFF));

    one_1_ce0_assign_proc : process(grp_fpsub503_144_2_fu_476_b_ce0, ap_CS_fsm_state20, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state20))) then 
            one_1_ce0 <= grp_fpsub503_144_2_fu_476_b_ce0;
        else 
            one_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pts_X_address0_assign_proc : process(ap_CS_fsm_state47, grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1_fu_600_pts_X_address0, grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1232_fu_614_pts_X_address0, grp_EphemeralSecretAgreement_A_1_Outline_VITIS_LOOP_261_3_fu_796_pts_X_address0, grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1235_fu_810_pts_X_address0, grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1236_fu_824_pts_X_address0, ap_CS_fsm_state45, ap_CS_fsm_state92, ap_CS_fsm_state94, ap_CS_fsm_state96)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state96)) then 
            pts_X_address0 <= grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1236_fu_824_pts_X_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state94)) then 
            pts_X_address0 <= grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1235_fu_810_pts_X_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state92)) then 
            pts_X_address0 <= grp_EphemeralSecretAgreement_A_1_Outline_VITIS_LOOP_261_3_fu_796_pts_X_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            pts_X_address0 <= grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1232_fu_614_pts_X_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            pts_X_address0 <= grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1_fu_600_pts_X_address0;
        else 
            pts_X_address0 <= "XXXXXXX";
        end if; 
    end process;


    pts_X_ce0_assign_proc : process(ap_CS_fsm_state47, grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1_fu_600_pts_X_ce0, grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1232_fu_614_pts_X_ce0, grp_EphemeralSecretAgreement_A_1_Outline_VITIS_LOOP_261_3_fu_796_pts_X_ce0, grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1235_fu_810_pts_X_ce0, grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1236_fu_824_pts_X_ce0, ap_CS_fsm_state45, ap_CS_fsm_state92, ap_CS_fsm_state94, ap_CS_fsm_state96)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state96)) then 
            pts_X_ce0 <= grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1236_fu_824_pts_X_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state94)) then 
            pts_X_ce0 <= grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1235_fu_810_pts_X_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state92)) then 
            pts_X_ce0 <= grp_EphemeralSecretAgreement_A_1_Outline_VITIS_LOOP_261_3_fu_796_pts_X_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            pts_X_ce0 <= grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1232_fu_614_pts_X_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            pts_X_ce0 <= grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1_fu_600_pts_X_ce0;
        else 
            pts_X_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pts_X_ce1_assign_proc : process(grp_EphemeralSecretAgreement_A_1_Outline_VITIS_LOOP_261_3_fu_796_pts_X_ce1, ap_CS_fsm_state92)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state92)) then 
            pts_X_ce1 <= grp_EphemeralSecretAgreement_A_1_Outline_VITIS_LOOP_261_3_fu_796_pts_X_ce1;
        else 
            pts_X_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    pts_X_d0_assign_proc : process(ap_CS_fsm_state47, grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1_fu_600_pts_X_d0, grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1232_fu_614_pts_X_d0, grp_EphemeralSecretAgreement_A_1_Outline_VITIS_LOOP_261_3_fu_796_pts_X_d0, ap_CS_fsm_state45, ap_CS_fsm_state92)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state92)) then 
            pts_X_d0 <= grp_EphemeralSecretAgreement_A_1_Outline_VITIS_LOOP_261_3_fu_796_pts_X_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            pts_X_d0 <= grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1232_fu_614_pts_X_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            pts_X_d0 <= grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1_fu_600_pts_X_d0;
        else 
            pts_X_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    pts_X_we0_assign_proc : process(ap_CS_fsm_state47, grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1_fu_600_pts_X_we0, grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1232_fu_614_pts_X_we0, grp_EphemeralSecretAgreement_A_1_Outline_VITIS_LOOP_261_3_fu_796_pts_X_we0, ap_CS_fsm_state45, ap_CS_fsm_state92)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state92)) then 
            pts_X_we0 <= grp_EphemeralSecretAgreement_A_1_Outline_VITIS_LOOP_261_3_fu_796_pts_X_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            pts_X_we0 <= grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1232_fu_614_pts_X_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            pts_X_we0 <= grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1_fu_600_pts_X_we0;
        else 
            pts_X_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pts_Z_address0_assign_proc : process(ap_CS_fsm_state47, grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1233_fu_607_pts_Z_address0, grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1234_fu_621_pts_Z_address0, grp_EphemeralSecretAgreement_A_1_Outline_VITIS_LOOP_261_3_fu_796_pts_Z_address0, grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1237_fu_817_pts_Z_address0, grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1238_fu_831_pts_Z_address0, ap_CS_fsm_state45, ap_CS_fsm_state92, ap_CS_fsm_state94, ap_CS_fsm_state96)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state96)) then 
            pts_Z_address0 <= grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1238_fu_831_pts_Z_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state94)) then 
            pts_Z_address0 <= grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1237_fu_817_pts_Z_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state92)) then 
            pts_Z_address0 <= grp_EphemeralSecretAgreement_A_1_Outline_VITIS_LOOP_261_3_fu_796_pts_Z_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            pts_Z_address0 <= grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1234_fu_621_pts_Z_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            pts_Z_address0 <= grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1233_fu_607_pts_Z_address0;
        else 
            pts_Z_address0 <= "XXXXXXX";
        end if; 
    end process;


    pts_Z_ce0_assign_proc : process(ap_CS_fsm_state47, grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1233_fu_607_pts_Z_ce0, grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1234_fu_621_pts_Z_ce0, grp_EphemeralSecretAgreement_A_1_Outline_VITIS_LOOP_261_3_fu_796_pts_Z_ce0, grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1237_fu_817_pts_Z_ce0, grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1238_fu_831_pts_Z_ce0, ap_CS_fsm_state45, ap_CS_fsm_state92, ap_CS_fsm_state94, ap_CS_fsm_state96)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state96)) then 
            pts_Z_ce0 <= grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1238_fu_831_pts_Z_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state94)) then 
            pts_Z_ce0 <= grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1237_fu_817_pts_Z_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state92)) then 
            pts_Z_ce0 <= grp_EphemeralSecretAgreement_A_1_Outline_VITIS_LOOP_261_3_fu_796_pts_Z_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            pts_Z_ce0 <= grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1234_fu_621_pts_Z_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            pts_Z_ce0 <= grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1233_fu_607_pts_Z_ce0;
        else 
            pts_Z_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pts_Z_ce1_assign_proc : process(grp_EphemeralSecretAgreement_A_1_Outline_VITIS_LOOP_261_3_fu_796_pts_Z_ce1, ap_CS_fsm_state92)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state92)) then 
            pts_Z_ce1 <= grp_EphemeralSecretAgreement_A_1_Outline_VITIS_LOOP_261_3_fu_796_pts_Z_ce1;
        else 
            pts_Z_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    pts_Z_d0_assign_proc : process(ap_CS_fsm_state47, grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1233_fu_607_pts_Z_d0, grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1234_fu_621_pts_Z_d0, grp_EphemeralSecretAgreement_A_1_Outline_VITIS_LOOP_261_3_fu_796_pts_Z_d0, ap_CS_fsm_state45, ap_CS_fsm_state92)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state92)) then 
            pts_Z_d0 <= grp_EphemeralSecretAgreement_A_1_Outline_VITIS_LOOP_261_3_fu_796_pts_Z_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            pts_Z_d0 <= grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1234_fu_621_pts_Z_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            pts_Z_d0 <= grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1233_fu_607_pts_Z_d0;
        else 
            pts_Z_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    pts_Z_we0_assign_proc : process(ap_CS_fsm_state47, grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1233_fu_607_pts_Z_we0, grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1234_fu_621_pts_Z_we0, grp_EphemeralSecretAgreement_A_1_Outline_VITIS_LOOP_261_3_fu_796_pts_Z_we0, ap_CS_fsm_state45, ap_CS_fsm_state92)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state92)) then 
            pts_Z_we0 <= grp_EphemeralSecretAgreement_A_1_Outline_VITIS_LOOP_261_3_fu_796_pts_Z_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            pts_Z_we0 <= grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1234_fu_621_pts_Z_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            pts_Z_we0 <= grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_14_1233_fu_607_pts_Z_we0;
        else 
            pts_Z_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pts_index_address0_local_assign_proc : process(ap_CS_fsm_state44, ap_CS_fsm_state91, npts_2_fu_1102_p2, npts_fu_212)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state91)) then 
            pts_index_address0_local <= npts_2_fu_1102_p2(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            pts_index_address0_local <= npts_fu_212(3 - 1 downto 0);
        else 
            pts_index_address0_local <= "XXX";
        end if; 
    end process;


    pts_index_ce0_local_assign_proc : process(ap_CS_fsm_state44, ap_CS_fsm_state91)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state91) or (ap_const_logic_1 = ap_CS_fsm_state44))) then 
            pts_index_ce0_local <= ap_const_logic_1;
        else 
            pts_index_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    pts_index_we0_local_assign_proc : process(ap_CS_fsm_state44, icmp_ln250_fu_1030_p2)
    begin
        if (((icmp_ln250_fu_1030_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state44))) then 
            pts_index_we0_local <= ap_const_logic_1;
        else 
            pts_index_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    row_3_fu_1041_p2 <= std_logic_vector(unsigned(row_fu_204) + unsigned(ap_const_lv7_1));
    strat_Alice_1_address0 <= ii_fu_216(7 - 1 downto 0);
    strat_Alice_1_ce0 <= strat_Alice_1_ce0_local;

    strat_Alice_1_ce0_local_assign_proc : process(ap_CS_fsm_state46)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
            strat_Alice_1_ce0_local <= ap_const_logic_1;
        else 
            strat_Alice_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    sub_fu_1020_p2 <= std_logic_vector(signed(ap_const_lv7_7D) - signed(row_fu_204));

    t0_1_address0_assign_proc : process(grp_fpsub503_144_2_fu_476_b_address0, grp_fp2sqr503_mont_136_2_fu_515_c_address0, grp_fpsub503_3_fu_628_c_address0, grp_fpsub503_4_fu_637_c_address0, grp_fp2mul503_mont_88_91_1_fu_664_b_address0, grp_fp2mul503_mont_133_fu_687_c_address0, grp_fpadd503_7_fu_698_b_address0, grp_fpadd503_8_fu_706_b_address0, ap_CS_fsm_state61, ap_CS_fsm_state63, ap_CS_fsm_state53, ap_CS_fsm_state57, ap_CS_fsm_state49, ap_CS_fsm_state51, ap_CS_fsm_state65, ap_CS_fsm_state67, ap_CS_fsm_state69)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state69)) then 
            t0_1_address0 <= grp_fpadd503_8_fu_706_b_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state67)) then 
            t0_1_address0 <= grp_fpadd503_7_fu_698_b_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
            t0_1_address0 <= grp_fp2mul503_mont_133_fu_687_c_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            t0_1_address0 <= grp_fp2mul503_mont_88_91_1_fu_664_b_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            t0_1_address0 <= grp_fpsub503_4_fu_637_c_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            t0_1_address0 <= grp_fpsub503_3_fu_628_c_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            t0_1_address0 <= grp_fp2sqr503_mont_136_2_fu_515_c_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state63) or (ap_const_logic_1 = ap_CS_fsm_state61))) then 
            t0_1_address0 <= grp_fpsub503_144_2_fu_476_b_address0;
        else 
            t0_1_address0 <= "XXXX";
        end if; 
    end process;


    t0_1_address1_assign_proc : process(grp_fp2sqr503_mont_136_2_fu_515_c_address1, grp_fpsub503_3_fu_628_c_address1, grp_fpsub503_4_fu_637_c_address1, grp_fp2mul503_mont_88_91_1_fu_664_b_address1, ap_CS_fsm_state53, ap_CS_fsm_state57, ap_CS_fsm_state49, ap_CS_fsm_state51)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            t0_1_address1 <= grp_fp2mul503_mont_88_91_1_fu_664_b_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            t0_1_address1 <= grp_fpsub503_4_fu_637_c_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            t0_1_address1 <= grp_fpsub503_3_fu_628_c_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            t0_1_address1 <= grp_fp2sqr503_mont_136_2_fu_515_c_address1;
        else 
            t0_1_address1 <= "XXXX";
        end if; 
    end process;


    t0_1_ce0_assign_proc : process(grp_fpsub503_144_2_fu_476_b_ce0, grp_fp2sqr503_mont_136_2_fu_515_c_ce0, grp_fpsub503_3_fu_628_c_ce0, grp_fpsub503_4_fu_637_c_ce0, grp_fp2mul503_mont_88_91_1_fu_664_b_ce0, grp_fp2mul503_mont_133_fu_687_c_ce0, grp_fpadd503_7_fu_698_b_ce0, grp_fpadd503_8_fu_706_b_ce0, ap_CS_fsm_state61, ap_CS_fsm_state63, ap_CS_fsm_state53, ap_CS_fsm_state57, ap_CS_fsm_state49, ap_CS_fsm_state51, ap_CS_fsm_state65, ap_CS_fsm_state67, ap_CS_fsm_state69)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state69)) then 
            t0_1_ce0 <= grp_fpadd503_8_fu_706_b_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state67)) then 
            t0_1_ce0 <= grp_fpadd503_7_fu_698_b_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
            t0_1_ce0 <= grp_fp2mul503_mont_133_fu_687_c_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            t0_1_ce0 <= grp_fp2mul503_mont_88_91_1_fu_664_b_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            t0_1_ce0 <= grp_fpsub503_4_fu_637_c_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            t0_1_ce0 <= grp_fpsub503_3_fu_628_c_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            t0_1_ce0 <= grp_fp2sqr503_mont_136_2_fu_515_c_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state63) or (ap_const_logic_1 = ap_CS_fsm_state61))) then 
            t0_1_ce0 <= grp_fpsub503_144_2_fu_476_b_ce0;
        else 
            t0_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    t0_1_ce1_assign_proc : process(grp_fp2sqr503_mont_136_2_fu_515_c_ce1, grp_fpsub503_3_fu_628_c_ce1, grp_fpsub503_4_fu_637_c_ce1, grp_fp2mul503_mont_88_91_1_fu_664_b_ce1, ap_CS_fsm_state53, ap_CS_fsm_state57, ap_CS_fsm_state49, ap_CS_fsm_state51)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            t0_1_ce1 <= grp_fp2mul503_mont_88_91_1_fu_664_b_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            t0_1_ce1 <= grp_fpsub503_4_fu_637_c_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            t0_1_ce1 <= grp_fpsub503_3_fu_628_c_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            t0_1_ce1 <= grp_fp2sqr503_mont_136_2_fu_515_c_ce1;
        else 
            t0_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    t0_1_d0_assign_proc : process(grp_fp2sqr503_mont_136_2_fu_515_c_d0, grp_fpsub503_3_fu_628_c_d0, grp_fpsub503_4_fu_637_c_d0, grp_fp2mul503_mont_133_fu_687_c_d0, ap_CS_fsm_state53, ap_CS_fsm_state49, ap_CS_fsm_state51, ap_CS_fsm_state65)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
            t0_1_d0 <= grp_fp2mul503_mont_133_fu_687_c_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            t0_1_d0 <= grp_fpsub503_4_fu_637_c_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            t0_1_d0 <= grp_fpsub503_3_fu_628_c_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            t0_1_d0 <= grp_fp2sqr503_mont_136_2_fu_515_c_d0;
        else 
            t0_1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    t0_1_we0_assign_proc : process(grp_fp2sqr503_mont_136_2_fu_515_c_we0, grp_fpsub503_3_fu_628_c_we0, grp_fpsub503_4_fu_637_c_we0, grp_fp2mul503_mont_133_fu_687_c_we0, ap_CS_fsm_state53, ap_CS_fsm_state49, ap_CS_fsm_state51, ap_CS_fsm_state65)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
            t0_1_we0 <= grp_fp2mul503_mont_133_fu_687_c_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            t0_1_we0 <= grp_fpsub503_4_fu_637_c_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            t0_1_we0 <= grp_fpsub503_3_fu_628_c_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            t0_1_we0 <= grp_fp2sqr503_mont_136_2_fu_515_c_we0;
        else 
            t0_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    t0_2_address0_assign_proc : process(grp_fp2mul503_mont_4_fu_431_c_address0, grp_fpadd503_149_1_fu_452_a_address0, grp_fp2mul503_mont_78_1_fu_466_c_address0, grp_fpadd503_149_2_fu_491_c_address0, grp_fp2inv503_mont_fu_524_a_address0, grp_fp2mul503_mont_133_2_fu_533_b_address0, ap_CS_fsm_state12, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state20, ap_CS_fsm_state22, ap_CS_fsm_state24, ap_CS_fsm_state26, ap_CS_fsm_state28, ap_CS_fsm_state30, ap_CS_fsm_state32)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            t0_2_address0 <= grp_fp2mul503_mont_133_2_fu_533_b_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            t0_2_address0 <= grp_fp2inv503_mont_fu_524_a_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            t0_2_address0 <= grp_fpadd503_149_2_fu_491_c_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            t0_2_address0 <= grp_fp2mul503_mont_78_1_fu_466_c_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            t0_2_address0 <= grp_fpadd503_149_1_fu_452_a_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            t0_2_address0 <= grp_fp2mul503_mont_4_fu_431_c_address0;
        else 
            t0_2_address0 <= "XXXX";
        end if; 
    end process;


    t0_2_address1_assign_proc : process(grp_fp2mul503_mont_78_1_fu_466_c_address1, grp_fpadd503_149_2_fu_491_c_address1, grp_fp2inv503_mont_fu_524_a_address1, grp_fp2mul503_mont_133_2_fu_533_b_address1, ap_CS_fsm_state20, ap_CS_fsm_state22, ap_CS_fsm_state24, ap_CS_fsm_state26, ap_CS_fsm_state28, ap_CS_fsm_state30, ap_CS_fsm_state32)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            t0_2_address1 <= grp_fp2mul503_mont_133_2_fu_533_b_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            t0_2_address1 <= grp_fp2inv503_mont_fu_524_a_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            t0_2_address1 <= grp_fpadd503_149_2_fu_491_c_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            t0_2_address1 <= grp_fp2mul503_mont_78_1_fu_466_c_address1;
        else 
            t0_2_address1 <= "XXXX";
        end if; 
    end process;


    t0_2_ce0_assign_proc : process(grp_fp2mul503_mont_4_fu_431_c_ce0, grp_fpadd503_149_1_fu_452_a_ce0, grp_fp2mul503_mont_78_1_fu_466_c_ce0, grp_fpadd503_149_2_fu_491_c_ce0, grp_fp2inv503_mont_fu_524_a_ce0, grp_fp2mul503_mont_133_2_fu_533_b_ce0, ap_CS_fsm_state12, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state20, ap_CS_fsm_state22, ap_CS_fsm_state24, ap_CS_fsm_state26, ap_CS_fsm_state28, ap_CS_fsm_state30, ap_CS_fsm_state32)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            t0_2_ce0 <= grp_fp2mul503_mont_133_2_fu_533_b_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            t0_2_ce0 <= grp_fp2inv503_mont_fu_524_a_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            t0_2_ce0 <= grp_fpadd503_149_2_fu_491_c_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            t0_2_ce0 <= grp_fp2mul503_mont_78_1_fu_466_c_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            t0_2_ce0 <= grp_fpadd503_149_1_fu_452_a_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            t0_2_ce0 <= grp_fp2mul503_mont_4_fu_431_c_ce0;
        else 
            t0_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    t0_2_ce1_assign_proc : process(grp_fp2mul503_mont_78_1_fu_466_c_ce1, grp_fpadd503_149_2_fu_491_c_ce1, grp_fp2inv503_mont_fu_524_a_ce1, grp_fp2mul503_mont_133_2_fu_533_b_ce1, ap_CS_fsm_state20, ap_CS_fsm_state22, ap_CS_fsm_state24, ap_CS_fsm_state26, ap_CS_fsm_state28, ap_CS_fsm_state30, ap_CS_fsm_state32)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            t0_2_ce1 <= grp_fp2mul503_mont_133_2_fu_533_b_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            t0_2_ce1 <= grp_fp2inv503_mont_fu_524_a_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            t0_2_ce1 <= grp_fpadd503_149_2_fu_491_c_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            t0_2_ce1 <= grp_fp2mul503_mont_78_1_fu_466_c_ce1;
        else 
            t0_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    t0_2_d0_assign_proc : process(grp_fp2mul503_mont_4_fu_431_c_d0, grp_fp2mul503_mont_78_1_fu_466_c_d0, grp_fpadd503_149_2_fu_491_c_d0, grp_fp2inv503_mont_fu_524_a_d0, ap_CS_fsm_state12, ap_CS_fsm_state20, ap_CS_fsm_state22, ap_CS_fsm_state24, ap_CS_fsm_state26, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            t0_2_d0 <= grp_fp2inv503_mont_fu_524_a_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            t0_2_d0 <= grp_fpadd503_149_2_fu_491_c_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            t0_2_d0 <= grp_fp2mul503_mont_78_1_fu_466_c_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            t0_2_d0 <= grp_fp2mul503_mont_4_fu_431_c_d0;
        else 
            t0_2_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    t0_2_we0_assign_proc : process(grp_fp2mul503_mont_4_fu_431_c_we0, grp_fp2mul503_mont_78_1_fu_466_c_we0, grp_fpadd503_149_2_fu_491_c_we0, grp_fp2inv503_mont_fu_524_a_we0, ap_CS_fsm_state12, ap_CS_fsm_state20, ap_CS_fsm_state22, ap_CS_fsm_state24, ap_CS_fsm_state26, ap_CS_fsm_state28, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            t0_2_we0 <= grp_fp2inv503_mont_fu_524_a_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            t0_2_we0 <= grp_fpadd503_149_2_fu_491_c_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            t0_2_we0 <= grp_fp2mul503_mont_78_1_fu_466_c_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            t0_2_we0 <= grp_fp2mul503_mont_4_fu_431_c_we0;
        else 
            t0_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    t0_address0_assign_proc : process(grp_fpsub503_144_2_fu_476_c_address0, grp_fpadd503_149_2_fu_491_c_address0, grp_fp2mul503_mont_133_2_fu_533_c_address0, grp_fp2mul503_mont_133_2_fu_533_b_address0, grp_fp2sqr503_mont_136_fu_864_a_address0, grp_fpadd503_149_3_fu_885_c_address0, grp_fpsub503_144_276_fu_899_c_address0, grp_fpsub503_145_fu_913_a_address0, ap_CS_fsm_state131, ap_CS_fsm_state133, ap_CS_fsm_state139, ap_CS_fsm_state141, ap_CS_fsm_state143, ap_CS_fsm_state145, ap_CS_fsm_state151, ap_CS_fsm_state153, ap_CS_fsm_state155, ap_CS_fsm_state157, ap_CS_fsm_state149, ap_CS_fsm_state159, ap_CS_fsm_state147, ap_CS_fsm_state123, ap_CS_fsm_state125, ap_CS_fsm_state127, ap_CS_fsm_state129, ap_CS_fsm_state135, ap_CS_fsm_state137)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state137) or (ap_const_logic_1 = ap_CS_fsm_state135))) then 
            t0_address0 <= grp_fpsub503_145_fu_913_a_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state129) or (ap_const_logic_1 = ap_CS_fsm_state127))) then 
            t0_address0 <= grp_fpsub503_144_276_fu_899_c_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state125) or (ap_const_logic_1 = ap_CS_fsm_state123))) then 
            t0_address0 <= grp_fpadd503_149_3_fu_885_c_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state147)) then 
            t0_address0 <= grp_fp2sqr503_mont_136_fu_864_a_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state159)) then 
            t0_address0 <= grp_fp2mul503_mont_133_2_fu_533_b_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state149)) then 
            t0_address0 <= grp_fp2mul503_mont_133_2_fu_533_c_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state157) or (ap_const_logic_1 = ap_CS_fsm_state155) or (ap_const_logic_1 = ap_CS_fsm_state153) or (ap_const_logic_1 = ap_CS_fsm_state151) or (ap_const_logic_1 = ap_CS_fsm_state145) or (ap_const_logic_1 = ap_CS_fsm_state143) or (ap_const_logic_1 = ap_CS_fsm_state141) or (ap_const_logic_1 = ap_CS_fsm_state139))) then 
            t0_address0 <= grp_fpadd503_149_2_fu_491_c_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state133) or (ap_const_logic_1 = ap_CS_fsm_state131))) then 
            t0_address0 <= grp_fpsub503_144_2_fu_476_c_address0;
        else 
            t0_address0 <= "XXXX";
        end if; 
    end process;


    t0_address1_assign_proc : process(grp_fpsub503_144_2_fu_476_c_address1, grp_fpadd503_149_2_fu_491_c_address1, grp_fp2mul503_mont_133_2_fu_533_c_address1, grp_fp2mul503_mont_133_2_fu_533_b_address1, grp_fp2sqr503_mont_136_fu_864_a_address1, grp_fpadd503_149_3_fu_885_c_address1, grp_fpsub503_144_276_fu_899_c_address1, ap_CS_fsm_state131, ap_CS_fsm_state133, ap_CS_fsm_state139, ap_CS_fsm_state141, ap_CS_fsm_state143, ap_CS_fsm_state145, ap_CS_fsm_state151, ap_CS_fsm_state153, ap_CS_fsm_state155, ap_CS_fsm_state157, ap_CS_fsm_state149, ap_CS_fsm_state159, ap_CS_fsm_state147, ap_CS_fsm_state123, ap_CS_fsm_state125, ap_CS_fsm_state127, ap_CS_fsm_state129)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state129) or (ap_const_logic_1 = ap_CS_fsm_state127))) then 
            t0_address1 <= grp_fpsub503_144_276_fu_899_c_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state125) or (ap_const_logic_1 = ap_CS_fsm_state123))) then 
            t0_address1 <= grp_fpadd503_149_3_fu_885_c_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state147)) then 
            t0_address1 <= grp_fp2sqr503_mont_136_fu_864_a_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state159)) then 
            t0_address1 <= grp_fp2mul503_mont_133_2_fu_533_b_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state149)) then 
            t0_address1 <= grp_fp2mul503_mont_133_2_fu_533_c_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state157) or (ap_const_logic_1 = ap_CS_fsm_state155) or (ap_const_logic_1 = ap_CS_fsm_state153) or (ap_const_logic_1 = ap_CS_fsm_state151) or (ap_const_logic_1 = ap_CS_fsm_state145) or (ap_const_logic_1 = ap_CS_fsm_state143) or (ap_const_logic_1 = ap_CS_fsm_state141) or (ap_const_logic_1 = ap_CS_fsm_state139))) then 
            t0_address1 <= grp_fpadd503_149_2_fu_491_c_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state133) or (ap_const_logic_1 = ap_CS_fsm_state131))) then 
            t0_address1 <= grp_fpsub503_144_2_fu_476_c_address1;
        else 
            t0_address1 <= "XXXX";
        end if; 
    end process;


    t0_ce0_assign_proc : process(grp_fpsub503_144_2_fu_476_c_ce0, grp_fpadd503_149_2_fu_491_c_ce0, grp_fp2mul503_mont_133_2_fu_533_c_ce0, grp_fp2mul503_mont_133_2_fu_533_b_ce0, grp_fp2sqr503_mont_136_fu_864_a_ce0, grp_fpadd503_149_3_fu_885_c_ce0, grp_fpsub503_144_276_fu_899_c_ce0, grp_fpsub503_145_fu_913_a_ce0, ap_CS_fsm_state131, ap_CS_fsm_state133, ap_CS_fsm_state139, ap_CS_fsm_state141, ap_CS_fsm_state143, ap_CS_fsm_state145, ap_CS_fsm_state151, ap_CS_fsm_state153, ap_CS_fsm_state155, ap_CS_fsm_state157, ap_CS_fsm_state149, ap_CS_fsm_state159, ap_CS_fsm_state147, ap_CS_fsm_state123, ap_CS_fsm_state125, ap_CS_fsm_state127, ap_CS_fsm_state129, ap_CS_fsm_state135, ap_CS_fsm_state137)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state137) or (ap_const_logic_1 = ap_CS_fsm_state135))) then 
            t0_ce0 <= grp_fpsub503_145_fu_913_a_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state129) or (ap_const_logic_1 = ap_CS_fsm_state127))) then 
            t0_ce0 <= grp_fpsub503_144_276_fu_899_c_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state125) or (ap_const_logic_1 = ap_CS_fsm_state123))) then 
            t0_ce0 <= grp_fpadd503_149_3_fu_885_c_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state147)) then 
            t0_ce0 <= grp_fp2sqr503_mont_136_fu_864_a_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state159)) then 
            t0_ce0 <= grp_fp2mul503_mont_133_2_fu_533_b_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state149)) then 
            t0_ce0 <= grp_fp2mul503_mont_133_2_fu_533_c_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state157) or (ap_const_logic_1 = ap_CS_fsm_state155) or (ap_const_logic_1 = ap_CS_fsm_state153) or (ap_const_logic_1 = ap_CS_fsm_state151) or (ap_const_logic_1 = ap_CS_fsm_state145) or (ap_const_logic_1 = ap_CS_fsm_state143) or (ap_const_logic_1 = ap_CS_fsm_state141) or (ap_const_logic_1 = ap_CS_fsm_state139))) then 
            t0_ce0 <= grp_fpadd503_149_2_fu_491_c_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state133) or (ap_const_logic_1 = ap_CS_fsm_state131))) then 
            t0_ce0 <= grp_fpsub503_144_2_fu_476_c_ce0;
        else 
            t0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    t0_ce1_assign_proc : process(grp_fpsub503_144_2_fu_476_c_ce1, grp_fpadd503_149_2_fu_491_c_ce1, grp_fp2mul503_mont_133_2_fu_533_c_ce1, grp_fp2mul503_mont_133_2_fu_533_b_ce1, grp_fp2sqr503_mont_136_fu_864_a_ce1, grp_fpadd503_149_3_fu_885_c_ce1, grp_fpsub503_144_276_fu_899_c_ce1, ap_CS_fsm_state131, ap_CS_fsm_state133, ap_CS_fsm_state139, ap_CS_fsm_state141, ap_CS_fsm_state143, ap_CS_fsm_state145, ap_CS_fsm_state151, ap_CS_fsm_state153, ap_CS_fsm_state155, ap_CS_fsm_state157, ap_CS_fsm_state149, ap_CS_fsm_state159, ap_CS_fsm_state147, ap_CS_fsm_state123, ap_CS_fsm_state125, ap_CS_fsm_state127, ap_CS_fsm_state129)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state129) or (ap_const_logic_1 = ap_CS_fsm_state127))) then 
            t0_ce1 <= grp_fpsub503_144_276_fu_899_c_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state125) or (ap_const_logic_1 = ap_CS_fsm_state123))) then 
            t0_ce1 <= grp_fpadd503_149_3_fu_885_c_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state147)) then 
            t0_ce1 <= grp_fp2sqr503_mont_136_fu_864_a_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state159)) then 
            t0_ce1 <= grp_fp2mul503_mont_133_2_fu_533_b_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state149)) then 
            t0_ce1 <= grp_fp2mul503_mont_133_2_fu_533_c_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state157) or (ap_const_logic_1 = ap_CS_fsm_state155) or (ap_const_logic_1 = ap_CS_fsm_state153) or (ap_const_logic_1 = ap_CS_fsm_state151) or (ap_const_logic_1 = ap_CS_fsm_state145) or (ap_const_logic_1 = ap_CS_fsm_state143) or (ap_const_logic_1 = ap_CS_fsm_state141) or (ap_const_logic_1 = ap_CS_fsm_state139))) then 
            t0_ce1 <= grp_fpadd503_149_2_fu_491_c_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state133) or (ap_const_logic_1 = ap_CS_fsm_state131))) then 
            t0_ce1 <= grp_fpsub503_144_2_fu_476_c_ce1;
        else 
            t0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    t0_d0_assign_proc : process(grp_fpsub503_144_2_fu_476_c_d0, grp_fpadd503_149_2_fu_491_c_d0, grp_fp2mul503_mont_133_2_fu_533_c_d0, grp_fpadd503_149_3_fu_885_c_d0, grp_fpsub503_144_276_fu_899_c_d0, ap_CS_fsm_state131, ap_CS_fsm_state133, ap_CS_fsm_state139, ap_CS_fsm_state141, ap_CS_fsm_state143, ap_CS_fsm_state145, ap_CS_fsm_state151, ap_CS_fsm_state153, ap_CS_fsm_state155, ap_CS_fsm_state157, ap_CS_fsm_state149, ap_CS_fsm_state123, ap_CS_fsm_state125, ap_CS_fsm_state127, ap_CS_fsm_state129)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state129) or (ap_const_logic_1 = ap_CS_fsm_state127))) then 
            t0_d0 <= grp_fpsub503_144_276_fu_899_c_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state125) or (ap_const_logic_1 = ap_CS_fsm_state123))) then 
            t0_d0 <= grp_fpadd503_149_3_fu_885_c_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state149)) then 
            t0_d0 <= grp_fp2mul503_mont_133_2_fu_533_c_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state157) or (ap_const_logic_1 = ap_CS_fsm_state155) or (ap_const_logic_1 = ap_CS_fsm_state153) or (ap_const_logic_1 = ap_CS_fsm_state151) or (ap_const_logic_1 = ap_CS_fsm_state145) or (ap_const_logic_1 = ap_CS_fsm_state143) or (ap_const_logic_1 = ap_CS_fsm_state141) or (ap_const_logic_1 = ap_CS_fsm_state139))) then 
            t0_d0 <= grp_fpadd503_149_2_fu_491_c_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state133) or (ap_const_logic_1 = ap_CS_fsm_state131))) then 
            t0_d0 <= grp_fpsub503_144_2_fu_476_c_d0;
        else 
            t0_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    t0_we0_assign_proc : process(grp_fpsub503_144_2_fu_476_c_we0, grp_fpadd503_149_2_fu_491_c_we0, grp_fp2mul503_mont_133_2_fu_533_c_we0, grp_fpadd503_149_3_fu_885_c_we0, grp_fpsub503_144_276_fu_899_c_we0, ap_CS_fsm_state131, ap_CS_fsm_state133, ap_CS_fsm_state139, ap_CS_fsm_state141, ap_CS_fsm_state143, ap_CS_fsm_state145, ap_CS_fsm_state151, ap_CS_fsm_state153, ap_CS_fsm_state155, ap_CS_fsm_state157, ap_CS_fsm_state149, ap_CS_fsm_state123, ap_CS_fsm_state125, ap_CS_fsm_state127, ap_CS_fsm_state129)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state129) or (ap_const_logic_1 = ap_CS_fsm_state127))) then 
            t0_we0 <= grp_fpsub503_144_276_fu_899_c_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state125) or (ap_const_logic_1 = ap_CS_fsm_state123))) then 
            t0_we0 <= grp_fpadd503_149_3_fu_885_c_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state149)) then 
            t0_we0 <= grp_fp2mul503_mont_133_2_fu_533_c_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state157) or (ap_const_logic_1 = ap_CS_fsm_state155) or (ap_const_logic_1 = ap_CS_fsm_state153) or (ap_const_logic_1 = ap_CS_fsm_state151) or (ap_const_logic_1 = ap_CS_fsm_state145) or (ap_const_logic_1 = ap_CS_fsm_state143) or (ap_const_logic_1 = ap_CS_fsm_state141) or (ap_const_logic_1 = ap_CS_fsm_state139))) then 
            t0_we0 <= grp_fpadd503_149_2_fu_491_c_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state133) or (ap_const_logic_1 = ap_CS_fsm_state131))) then 
            t0_we0 <= grp_fpsub503_144_2_fu_476_c_we0;
        else 
            t0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    t1_2_address0_assign_proc : process(grp_fpsub503_144_2_fu_476_c_address0, grp_fp2sqr503_mont_136_2_fu_515_c_address0, grp_fpadd503_5_fu_646_c_address0, grp_fpadd503_6_fu_655_c_address0, grp_fp2mul503_mont_2_fu_676_a_address0, grp_fp2mul503_mont_133_fu_687_b_address0, grp_fp2mul503_mont_3_fu_714_b_address0, ap_CS_fsm_state71, ap_CS_fsm_state61, ap_CS_fsm_state63, ap_CS_fsm_state53, ap_CS_fsm_state57, ap_CS_fsm_state55, ap_CS_fsm_state59, ap_CS_fsm_state65)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            t1_2_address0 <= grp_fp2mul503_mont_3_fu_714_b_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
            t1_2_address0 <= grp_fp2mul503_mont_133_fu_687_b_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            t1_2_address0 <= grp_fp2mul503_mont_2_fu_676_a_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            t1_2_address0 <= grp_fpadd503_6_fu_655_c_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            t1_2_address0 <= grp_fpadd503_5_fu_646_c_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            t1_2_address0 <= grp_fp2sqr503_mont_136_2_fu_515_c_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state63) or (ap_const_logic_1 = ap_CS_fsm_state61))) then 
            t1_2_address0 <= grp_fpsub503_144_2_fu_476_c_address0;
        else 
            t1_2_address0 <= "XXXX";
        end if; 
    end process;


    t1_2_address1_assign_proc : process(grp_fpsub503_144_2_fu_476_c_address1, grp_fp2sqr503_mont_136_2_fu_515_c_address1, grp_fpadd503_5_fu_646_c_address1, grp_fpadd503_6_fu_655_c_address1, grp_fp2mul503_mont_2_fu_676_a_address1, grp_fp2mul503_mont_133_fu_687_b_address1, grp_fp2mul503_mont_3_fu_714_b_address1, ap_CS_fsm_state71, ap_CS_fsm_state61, ap_CS_fsm_state63, ap_CS_fsm_state53, ap_CS_fsm_state57, ap_CS_fsm_state55, ap_CS_fsm_state59, ap_CS_fsm_state65)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            t1_2_address1 <= grp_fp2mul503_mont_3_fu_714_b_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
            t1_2_address1 <= grp_fp2mul503_mont_133_fu_687_b_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            t1_2_address1 <= grp_fp2mul503_mont_2_fu_676_a_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            t1_2_address1 <= grp_fpadd503_6_fu_655_c_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            t1_2_address1 <= grp_fpadd503_5_fu_646_c_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            t1_2_address1 <= grp_fp2sqr503_mont_136_2_fu_515_c_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state63) or (ap_const_logic_1 = ap_CS_fsm_state61))) then 
            t1_2_address1 <= grp_fpsub503_144_2_fu_476_c_address1;
        else 
            t1_2_address1 <= "XXXX";
        end if; 
    end process;


    t1_2_ce0_assign_proc : process(grp_fpsub503_144_2_fu_476_c_ce0, grp_fp2sqr503_mont_136_2_fu_515_c_ce0, grp_fpadd503_5_fu_646_c_ce0, grp_fpadd503_6_fu_655_c_ce0, grp_fp2mul503_mont_2_fu_676_a_ce0, grp_fp2mul503_mont_133_fu_687_b_ce0, grp_fp2mul503_mont_3_fu_714_b_ce0, ap_CS_fsm_state71, ap_CS_fsm_state61, ap_CS_fsm_state63, ap_CS_fsm_state53, ap_CS_fsm_state57, ap_CS_fsm_state55, ap_CS_fsm_state59, ap_CS_fsm_state65)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            t1_2_ce0 <= grp_fp2mul503_mont_3_fu_714_b_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
            t1_2_ce0 <= grp_fp2mul503_mont_133_fu_687_b_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            t1_2_ce0 <= grp_fp2mul503_mont_2_fu_676_a_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            t1_2_ce0 <= grp_fpadd503_6_fu_655_c_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            t1_2_ce0 <= grp_fpadd503_5_fu_646_c_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            t1_2_ce0 <= grp_fp2sqr503_mont_136_2_fu_515_c_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state63) or (ap_const_logic_1 = ap_CS_fsm_state61))) then 
            t1_2_ce0 <= grp_fpsub503_144_2_fu_476_c_ce0;
        else 
            t1_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    t1_2_ce1_assign_proc : process(grp_fpsub503_144_2_fu_476_c_ce1, grp_fp2sqr503_mont_136_2_fu_515_c_ce1, grp_fpadd503_5_fu_646_c_ce1, grp_fpadd503_6_fu_655_c_ce1, grp_fp2mul503_mont_2_fu_676_a_ce1, grp_fp2mul503_mont_133_fu_687_b_ce1, grp_fp2mul503_mont_3_fu_714_b_ce1, ap_CS_fsm_state71, ap_CS_fsm_state61, ap_CS_fsm_state63, ap_CS_fsm_state53, ap_CS_fsm_state57, ap_CS_fsm_state55, ap_CS_fsm_state59, ap_CS_fsm_state65)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            t1_2_ce1 <= grp_fp2mul503_mont_3_fu_714_b_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
            t1_2_ce1 <= grp_fp2mul503_mont_133_fu_687_b_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            t1_2_ce1 <= grp_fp2mul503_mont_2_fu_676_a_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            t1_2_ce1 <= grp_fpadd503_6_fu_655_c_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            t1_2_ce1 <= grp_fpadd503_5_fu_646_c_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            t1_2_ce1 <= grp_fp2sqr503_mont_136_2_fu_515_c_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state63) or (ap_const_logic_1 = ap_CS_fsm_state61))) then 
            t1_2_ce1 <= grp_fpsub503_144_2_fu_476_c_ce1;
        else 
            t1_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    t1_2_d0_assign_proc : process(grp_fpsub503_144_2_fu_476_c_d0, grp_fp2sqr503_mont_136_2_fu_515_c_d0, grp_fpadd503_5_fu_646_c_d0, grp_fpadd503_6_fu_655_c_d0, ap_CS_fsm_state61, ap_CS_fsm_state63, ap_CS_fsm_state53, ap_CS_fsm_state57, ap_CS_fsm_state55)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            t1_2_d0 <= grp_fpadd503_6_fu_655_c_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            t1_2_d0 <= grp_fpadd503_5_fu_646_c_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            t1_2_d0 <= grp_fp2sqr503_mont_136_2_fu_515_c_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state63) or (ap_const_logic_1 = ap_CS_fsm_state61))) then 
            t1_2_d0 <= grp_fpsub503_144_2_fu_476_c_d0;
        else 
            t1_2_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    t1_2_we0_assign_proc : process(grp_fpsub503_144_2_fu_476_c_we0, grp_fp2sqr503_mont_136_2_fu_515_c_we0, grp_fpadd503_5_fu_646_c_we0, grp_fpadd503_6_fu_655_c_we0, ap_CS_fsm_state61, ap_CS_fsm_state63, ap_CS_fsm_state53, ap_CS_fsm_state57, ap_CS_fsm_state55)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            t1_2_we0 <= grp_fpadd503_6_fu_655_c_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            t1_2_we0 <= grp_fpadd503_5_fu_646_c_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            t1_2_we0 <= grp_fp2sqr503_mont_136_2_fu_515_c_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state63) or (ap_const_logic_1 = ap_CS_fsm_state61))) then 
            t1_2_we0 <= grp_fpsub503_144_2_fu_476_c_we0;
        else 
            t1_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    t1_3_address0_assign_proc : process(grp_fpadd503_9_fu_415_c_address0, grp_fpadd503_10_fu_423_c_address0, grp_fp2mul503_mont_5_fu_441_b_address0, grp_fpsub503_144_2_fu_476_b_address0, grp_fpadd503_11_fu_501_c_address0, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state22, ap_CS_fsm_state34, ap_CS_fsm_state36, ap_CS_fsm_state24)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            t1_3_address0 <= grp_fpadd503_11_fu_501_c_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state34))) then 
            t1_3_address0 <= grp_fpsub503_144_2_fu_476_b_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            t1_3_address0 <= grp_fp2mul503_mont_5_fu_441_b_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            t1_3_address0 <= grp_fpadd503_10_fu_423_c_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            t1_3_address0 <= grp_fpadd503_9_fu_415_c_address0;
        else 
            t1_3_address0 <= "XXXX";
        end if; 
    end process;


    t1_3_address1_assign_proc : process(grp_fpadd503_9_fu_415_c_address1, grp_fpadd503_10_fu_423_c_address1, grp_fp2mul503_mont_5_fu_441_b_address1, grp_fpadd503_11_fu_501_c_address1, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state22, ap_CS_fsm_state24)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            t1_3_address1 <= grp_fpadd503_11_fu_501_c_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            t1_3_address1 <= grp_fp2mul503_mont_5_fu_441_b_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            t1_3_address1 <= grp_fpadd503_10_fu_423_c_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            t1_3_address1 <= grp_fpadd503_9_fu_415_c_address1;
        else 
            t1_3_address1 <= "XXXX";
        end if; 
    end process;


    t1_3_ce0_assign_proc : process(grp_fpadd503_9_fu_415_c_ce0, grp_fpadd503_10_fu_423_c_ce0, grp_fp2mul503_mont_5_fu_441_b_ce0, grp_fpsub503_144_2_fu_476_b_ce0, grp_fpadd503_11_fu_501_c_ce0, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state22, ap_CS_fsm_state34, ap_CS_fsm_state36, ap_CS_fsm_state24)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            t1_3_ce0 <= grp_fpadd503_11_fu_501_c_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state34))) then 
            t1_3_ce0 <= grp_fpsub503_144_2_fu_476_b_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            t1_3_ce0 <= grp_fp2mul503_mont_5_fu_441_b_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            t1_3_ce0 <= grp_fpadd503_10_fu_423_c_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            t1_3_ce0 <= grp_fpadd503_9_fu_415_c_ce0;
        else 
            t1_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    t1_3_ce1_assign_proc : process(grp_fpadd503_9_fu_415_c_ce1, grp_fpadd503_10_fu_423_c_ce1, grp_fp2mul503_mont_5_fu_441_b_ce1, grp_fpadd503_11_fu_501_c_ce1, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state22, ap_CS_fsm_state24)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            t1_3_ce1 <= grp_fpadd503_11_fu_501_c_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            t1_3_ce1 <= grp_fp2mul503_mont_5_fu_441_b_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            t1_3_ce1 <= grp_fpadd503_10_fu_423_c_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            t1_3_ce1 <= grp_fpadd503_9_fu_415_c_ce1;
        else 
            t1_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    t1_3_d0_assign_proc : process(grp_fpadd503_9_fu_415_c_d0, grp_fpadd503_10_fu_423_c_d0, grp_fpadd503_11_fu_501_c_d0, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state22, ap_CS_fsm_state24)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            t1_3_d0 <= grp_fpadd503_11_fu_501_c_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            t1_3_d0 <= grp_fpadd503_10_fu_423_c_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            t1_3_d0 <= grp_fpadd503_9_fu_415_c_d0;
        else 
            t1_3_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    t1_3_we0_assign_proc : process(grp_fpadd503_9_fu_415_c_we0, grp_fpadd503_10_fu_423_c_we0, grp_fpadd503_11_fu_501_c_we0, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state22, ap_CS_fsm_state24)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            t1_3_we0 <= grp_fpadd503_11_fu_501_c_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            t1_3_we0 <= grp_fpadd503_10_fu_423_c_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            t1_3_we0 <= grp_fpadd503_9_fu_415_c_we0;
        else 
            t1_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    t1_address0_assign_proc : process(grp_fpsub503_144_2_fu_476_b_address0, grp_fp2sqr503_mont_136_2_fu_515_c_address0, grp_fp2mul503_mont_133_2_fu_533_b_address0, grp_fp2sqr503_mont_136_fu_864_c_address0, grp_fp2sqr503_mont_86_87_fu_874_c_address0, grp_fpadd503_149_3_fu_885_b_address0, grp_fpsub503_145_fu_913_b_address0, ap_CS_fsm_state131, ap_CS_fsm_state133, ap_CS_fsm_state139, ap_CS_fsm_state141, ap_CS_fsm_state149, ap_CS_fsm_state147, ap_CS_fsm_state121, ap_CS_fsm_state123, ap_CS_fsm_state125, ap_CS_fsm_state135, ap_CS_fsm_state137)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state137) or (ap_const_logic_1 = ap_CS_fsm_state135))) then 
            t1_address0 <= grp_fpsub503_145_fu_913_b_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state125) or (ap_const_logic_1 = ap_CS_fsm_state123))) then 
            t1_address0 <= grp_fpadd503_149_3_fu_885_b_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state121)) then 
            t1_address0 <= grp_fp2sqr503_mont_86_87_fu_874_c_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state147)) then 
            t1_address0 <= grp_fp2sqr503_mont_136_fu_864_c_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state149) or (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            t1_address0 <= grp_fp2mul503_mont_133_2_fu_533_b_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state139)) then 
            t1_address0 <= grp_fp2sqr503_mont_136_2_fu_515_c_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state133) or (ap_const_logic_1 = ap_CS_fsm_state131))) then 
            t1_address0 <= grp_fpsub503_144_2_fu_476_b_address0;
        else 
            t1_address0 <= "XXXX";
        end if; 
    end process;


    t1_address1_assign_proc : process(grp_fp2sqr503_mont_136_2_fu_515_c_address1, grp_fp2mul503_mont_133_2_fu_533_b_address1, ap_CS_fsm_state139, ap_CS_fsm_state141, ap_CS_fsm_state149)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state149) or (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            t1_address1 <= grp_fp2mul503_mont_133_2_fu_533_b_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state139)) then 
            t1_address1 <= grp_fp2sqr503_mont_136_2_fu_515_c_address1;
        else 
            t1_address1 <= "XXXX";
        end if; 
    end process;


    t1_ce0_assign_proc : process(grp_fpsub503_144_2_fu_476_b_ce0, grp_fp2sqr503_mont_136_2_fu_515_c_ce0, grp_fp2mul503_mont_133_2_fu_533_b_ce0, grp_fp2sqr503_mont_136_fu_864_c_ce0, grp_fp2sqr503_mont_86_87_fu_874_c_ce0, grp_fpadd503_149_3_fu_885_b_ce0, grp_fpsub503_145_fu_913_b_ce0, ap_CS_fsm_state131, ap_CS_fsm_state133, ap_CS_fsm_state139, ap_CS_fsm_state141, ap_CS_fsm_state149, ap_CS_fsm_state147, ap_CS_fsm_state121, ap_CS_fsm_state123, ap_CS_fsm_state125, ap_CS_fsm_state135, ap_CS_fsm_state137)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state137) or (ap_const_logic_1 = ap_CS_fsm_state135))) then 
            t1_ce0 <= grp_fpsub503_145_fu_913_b_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state125) or (ap_const_logic_1 = ap_CS_fsm_state123))) then 
            t1_ce0 <= grp_fpadd503_149_3_fu_885_b_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state121)) then 
            t1_ce0 <= grp_fp2sqr503_mont_86_87_fu_874_c_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state147)) then 
            t1_ce0 <= grp_fp2sqr503_mont_136_fu_864_c_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state149) or (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            t1_ce0 <= grp_fp2mul503_mont_133_2_fu_533_b_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state139)) then 
            t1_ce0 <= grp_fp2sqr503_mont_136_2_fu_515_c_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state133) or (ap_const_logic_1 = ap_CS_fsm_state131))) then 
            t1_ce0 <= grp_fpsub503_144_2_fu_476_b_ce0;
        else 
            t1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    t1_ce1_assign_proc : process(grp_fp2sqr503_mont_136_2_fu_515_c_ce1, grp_fp2mul503_mont_133_2_fu_533_b_ce1, ap_CS_fsm_state139, ap_CS_fsm_state141, ap_CS_fsm_state149)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state149) or (ap_const_logic_1 = ap_CS_fsm_state141))) then 
            t1_ce1 <= grp_fp2mul503_mont_133_2_fu_533_b_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state139)) then 
            t1_ce1 <= grp_fp2sqr503_mont_136_2_fu_515_c_ce1;
        else 
            t1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    t1_d0_assign_proc : process(grp_fp2sqr503_mont_136_2_fu_515_c_d0, grp_fp2sqr503_mont_136_fu_864_c_d0, grp_fp2sqr503_mont_86_87_fu_874_c_d0, ap_CS_fsm_state139, ap_CS_fsm_state147, ap_CS_fsm_state121)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state121)) then 
            t1_d0 <= grp_fp2sqr503_mont_86_87_fu_874_c_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state147)) then 
            t1_d0 <= grp_fp2sqr503_mont_136_fu_864_c_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state139)) then 
            t1_d0 <= grp_fp2sqr503_mont_136_2_fu_515_c_d0;
        else 
            t1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    t1_we0_assign_proc : process(grp_fp2sqr503_mont_136_2_fu_515_c_we0, grp_fp2sqr503_mont_136_fu_864_c_we0, grp_fp2sqr503_mont_86_87_fu_874_c_we0, ap_CS_fsm_state139, ap_CS_fsm_state147, ap_CS_fsm_state121)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state121)) then 
            t1_we0 <= grp_fp2sqr503_mont_86_87_fu_874_c_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state147)) then 
            t1_we0 <= grp_fp2sqr503_mont_136_fu_864_c_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state139)) then 
            t1_we0 <= grp_fp2sqr503_mont_136_2_fu_515_c_we0;
        else 
            t1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    t_i_address0_assign_proc : process(grp_from_mont_1_fu_931_t_i_address0, grp_from_mont_3_fu_943_t_i_address0, grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_40_1_fu_955_t_i_address0, ap_CS_fsm_state161, ap_CS_fsm_state163, ap_CS_fsm_state165)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state165)) then 
            t_i_address0 <= grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_40_1_fu_955_t_i_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state163)) then 
            t_i_address0 <= grp_from_mont_3_fu_943_t_i_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state161)) then 
            t_i_address0 <= grp_from_mont_1_fu_931_t_i_address0;
        else 
            t_i_address0 <= "XXXX";
        end if; 
    end process;


    t_i_address1_assign_proc : process(grp_from_mont_1_fu_931_t_i_address1, grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_40_1_fu_955_t_i_address1, ap_CS_fsm_state161, ap_CS_fsm_state165)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state165)) then 
            t_i_address1 <= grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_40_1_fu_955_t_i_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state161)) then 
            t_i_address1 <= grp_from_mont_1_fu_931_t_i_address1;
        else 
            t_i_address1 <= "XXXX";
        end if; 
    end process;


    t_i_ce0_assign_proc : process(grp_from_mont_1_fu_931_t_i_ce0, grp_from_mont_3_fu_943_t_i_ce0, grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_40_1_fu_955_t_i_ce0, ap_CS_fsm_state161, ap_CS_fsm_state163, ap_CS_fsm_state165)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state165)) then 
            t_i_ce0 <= grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_40_1_fu_955_t_i_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state163)) then 
            t_i_ce0 <= grp_from_mont_3_fu_943_t_i_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state161)) then 
            t_i_ce0 <= grp_from_mont_1_fu_931_t_i_ce0;
        else 
            t_i_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    t_i_ce1_assign_proc : process(grp_from_mont_1_fu_931_t_i_ce1, grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_40_1_fu_955_t_i_ce1, ap_CS_fsm_state161, ap_CS_fsm_state165)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state165)) then 
            t_i_ce1 <= grp_EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_40_1_fu_955_t_i_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state161)) then 
            t_i_ce1 <= grp_from_mont_1_fu_931_t_i_ce1;
        else 
            t_i_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    t_i_d0_assign_proc : process(grp_from_mont_1_fu_931_t_i_d0, grp_from_mont_3_fu_943_t_i_d0, ap_CS_fsm_state161, ap_CS_fsm_state163)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state163)) then 
            t_i_d0 <= grp_from_mont_3_fu_943_t_i_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state161)) then 
            t_i_d0 <= grp_from_mont_1_fu_931_t_i_d0;
        else 
            t_i_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    t_i_we0_assign_proc : process(grp_from_mont_1_fu_931_t_i_we0, grp_from_mont_3_fu_943_t_i_we0, ap_CS_fsm_state161, ap_CS_fsm_state163)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state163)) then 
            t_i_we0 <= grp_from_mont_3_fu_943_t_i_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state161)) then 
            t_i_we0 <= grp_from_mont_1_fu_931_t_i_we0;
        else 
            t_i_we0 <= ap_const_logic_0;
        end if; 
    end process;

    tmp_s_fu_1070_p3 <= (strat_Alice_1_q0 & ap_const_lv1_0);
    trunc_ln15_fu_1109_p1 <= npts_2_fu_1102_p2(3 - 1 downto 0);
    trunc_ln248_fu_1118_p1 <= pts_index_q0(7 - 1 downto 0);
    trunc_ln250_fu_1035_p1 <= npts_fu_212(3 - 1 downto 0);
    zext_ln230_fu_1066_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(strat_Alice_1_q0),8));
    zext_ln248_fu_1016_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index_fu_208),8));
    zext_ln250_fu_1026_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_fu_1020_p2),8));
end behav;
