
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= Typical Corner ===================================

Startpoint: clk (clock source 'clk')
Endpoint: en_comp (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   25.00   25.00   clock clk (fall edge)
    29    0.10    0.27    0.16   25.16 v clk (in)
                                         clk (net)
                  0.27    0.00   25.16 v _412_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.22    0.20   25.35 ^ _412_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net27 (net)
                  0.22    0.00   25.35 ^ output27/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.07    1.26    0.91   26.26 ^ output27/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         en_comp (net)
                  1.26    0.00   26.26 ^ en_comp (out)
                                 26.26   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -26.26   data arrival time
-----------------------------------------------------------------------------
                                 13.49   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.01    0.10    0.05   10.05 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.10    0.00   10.05 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.21    0.28   10.33 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.21    0.00   10.33 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.26    0.48   10.81 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.26    0.00   10.81 v _289_/A4 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     7    0.04    0.94    0.72   11.53 ^ _289_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                         _076_ (net)
                  0.94    0.00   11.53 ^ _324_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01    0.35    0.20   11.74 v _324_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _095_ (net)
                  0.35    0.00   11.74 v _365_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.45    0.40   12.14 ^ _365_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _123_ (net)
                  0.45    0.00   12.14 ^ _366_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.30    0.26   12.40 v _366_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net64 (net)
                  0.30    0.00   12.40 v output64/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.49   12.89 v output64/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[8] (net)
                  0.34    0.00   12.89 v vref_z_p_o[8] (out)
                                 12.89   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.89   data arrival time
-----------------------------------------------------------------------------
                                 26.86   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.01    0.10    0.05   10.05 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.10    0.00   10.05 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.21    0.28   10.33 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.21    0.00   10.33 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.26    0.48   10.81 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.26    0.00   10.81 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.49    0.39   11.21 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.49    0.00   11.21 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.03    0.34    0.26   11.47 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.34    0.00   11.47 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.06    0.30    0.47   11.94 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _051_ (net)
                  0.30    0.00   11.94 v _262_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.01    0.89    0.36   12.30 ^ _262_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         net70 (net)
                  0.89    0.00   12.30 ^ output70/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.35    0.58   12.88 ^ output70/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[3] (net)
                  0.35    0.00   12.88 ^ vss_n_o[3] (out)
                                 12.88   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.88   data arrival time
-----------------------------------------------------------------------------
                                 26.87   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.01    0.10    0.05   10.05 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.10    0.00   10.05 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.21    0.28   10.33 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.21    0.00   10.33 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.26    0.48   10.81 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.26    0.00   10.81 v _289_/A4 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     7    0.04    0.94    0.72   11.53 ^ _289_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                         _076_ (net)
                  0.94    0.00   11.53 ^ _290_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01    0.34    0.20   11.73 v _290_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _077_ (net)
                  0.34    0.00   11.73 v _337_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.45    0.40   12.13 ^ _337_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _103_ (net)
                  0.45    0.00   12.13 ^ _338_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.24    0.21   12.34 v _338_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net55 (net)
                  0.24    0.00   12.34 v output55/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.47   12.81 v output55/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[0] (net)
                  0.34    0.00   12.81 v vref_z_p_o[0] (out)
                                 12.81   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.81   data arrival time
-----------------------------------------------------------------------------
                                 26.94   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.01    0.10    0.05   10.05 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.10    0.00   10.05 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.21    0.28   10.33 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.21    0.00   10.33 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.26    0.48   10.81 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.26    0.00   10.81 v _289_/A4 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     7    0.04    0.94    0.72   11.53 ^ _289_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                         _076_ (net)
                  0.94    0.00   11.53 ^ _359_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.28    0.13   11.66 v _359_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _119_ (net)
                  0.28    0.00   11.66 v _360_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.50    0.41   12.07 ^ _360_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _120_ (net)
                  0.50    0.00   12.07 ^ _361_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.28    0.25   12.32 v _361_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net62 (net)
                  0.28    0.00   12.32 v output62/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.48   12.81 v output62/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[6] (net)
                  0.34    0.00   12.81 v vref_z_p_o[6] (out)
                                 12.81   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.81   data arrival time
-----------------------------------------------------------------------------
                                 26.94   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.01    0.10    0.05   10.05 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.10    0.00   10.05 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.21    0.28   10.33 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.21    0.00   10.33 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.26    0.48   10.81 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.26    0.00   10.81 v _289_/A4 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     7    0.04    0.94    0.72   11.53 ^ _289_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                         _076_ (net)
                  0.94    0.00   11.53 ^ _355_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.00    0.27    0.12   11.66 v _355_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _116_ (net)
                  0.27    0.00   11.66 v _356_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.50    0.42   12.07 ^ _356_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _117_ (net)
                  0.50    0.00   12.07 ^ _357_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.28    0.25   12.32 v _357_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net61 (net)
                  0.28    0.00   12.32 v output61/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.48   12.81 v output61/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[5] (net)
                  0.34    0.00   12.81 v vref_z_p_o[5] (out)
                                 12.81   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.81   data arrival time
-----------------------------------------------------------------------------
                                 26.94   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.01    0.10    0.05   10.05 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.10    0.00   10.05 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.21    0.28   10.33 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.21    0.00   10.33 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.26    0.48   10.81 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.26    0.00   10.81 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.49    0.39   11.21 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.49    0.00   11.21 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.03    0.34    0.26   11.47 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.34    0.00   11.47 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.06    0.30    0.47   11.94 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _051_ (net)
                  0.30    0.00   11.94 v _257_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.50    0.34   12.29 ^ _257_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net68 (net)
                  0.50    0.00   12.29 ^ output68/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.35    0.52   12.80 ^ output68/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[1] (net)
                  0.35    0.00   12.80 ^ vss_n_o[1] (out)
                                 12.80   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.80   data arrival time
-----------------------------------------------------------------------------
                                 26.95   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.01    0.10    0.05   10.05 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.10    0.00   10.05 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.21    0.28   10.33 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.21    0.00   10.33 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.26    0.48   10.81 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.26    0.00   10.81 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.49    0.39   11.21 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.49    0.00   11.21 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.03    0.34    0.26   11.47 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.34    0.00   11.47 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.06    0.30    0.47   11.94 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _051_ (net)
                  0.30    0.00   11.94 v _260_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_2)
     1    0.01    0.60    0.31   12.26 ^ _260_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_2)
                                         net69 (net)
                  0.60    0.00   12.26 ^ output69/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.35    0.53   12.79 ^ output69/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[2] (net)
                  0.35    0.00   12.79 ^ vss_n_o[2] (out)
                                 12.79   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.79   data arrival time
-----------------------------------------------------------------------------
                                 26.96   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.01    0.10    0.05   10.05 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.10    0.00   10.05 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.21    0.28   10.33 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.21    0.00   10.33 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.26    0.48   10.81 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.26    0.00   10.81 v _289_/A4 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     7    0.04    0.94    0.72   11.53 ^ _289_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                         _076_ (net)
                  0.94    0.00   11.53 ^ _362_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.28    0.14   11.67 v _362_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _121_ (net)
                  0.28    0.00   11.67 v _363_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.43    0.37   12.04 ^ _363_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _122_ (net)
                  0.43    0.00   12.04 ^ _364_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.29    0.26   12.30 v _364_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net63 (net)
                  0.29    0.00   12.30 v output63/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.49   12.79 v output63/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[7] (net)
                  0.34    0.00   12.79 v vref_z_p_o[7] (out)
                                 12.79   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.79   data arrival time
-----------------------------------------------------------------------------
                                 26.96   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.01    0.10    0.05   10.05 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.10    0.00   10.05 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.21    0.28   10.33 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.21    0.00   10.33 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.26    0.48   10.81 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.26    0.00   10.81 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.49    0.39   11.21 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.49    0.00   11.21 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.03    0.34    0.26   11.47 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.34    0.00   11.47 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.06    0.30    0.47   11.94 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _051_ (net)
                  0.30    0.00   11.94 v _253_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.47    0.33   12.27 ^ _253_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net66 (net)
                  0.47    0.00   12.27 ^ output66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.35    0.51   12.78 ^ output66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vss_n_o[0] (net)
                  0.35    0.00   12.78 ^ vss_n_o[0] (out)
                                 12.78   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.78   data arrival time
-----------------------------------------------------------------------------
                                 26.97   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.01    0.10    0.05   10.05 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.10    0.00   10.05 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.21    0.28   10.33 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.21    0.00   10.33 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.26    0.48   10.81 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.26    0.00   10.81 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.49    0.39   11.21 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.49    0.00   11.21 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.03    0.34    0.26   11.47 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.34    0.00   11.47 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.06    0.30    0.47   11.94 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _051_ (net)
                  0.30    0.00   11.94 v _266_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.47    0.33   12.27 ^ _266_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net71 (net)
                  0.47    0.00   12.27 ^ output71/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.50   12.78 ^ output71/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[4] (net)
                  0.34    0.00   12.78 ^ vss_n_o[4] (out)
                                 12.78   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.78   data arrival time
-----------------------------------------------------------------------------
                                 26.97   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.01    0.10    0.05   10.05 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.10    0.00   10.05 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.21    0.28   10.33 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.21    0.00   10.33 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.26    0.48   10.81 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.26    0.00   10.81 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.49    0.39   11.21 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.49    0.00   11.21 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.06    0.30    0.48   11.69 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net32 (net)
                  0.30    0.00   11.69 ^ _319_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.39    0.29   11.98 v _319_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _092_ (net)
                  0.39    0.00   11.98 v _320_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.34    0.32   12.30 ^ _320_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net85 (net)
                  0.34    0.00   12.30 ^ output85/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.48   12.77 ^ output85/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[7] (net)
                  0.34    0.00   12.77 ^ vss_p_o[7] (out)
                                 12.77   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.77   data arrival time
-----------------------------------------------------------------------------
                                 26.98   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.01    0.10    0.05   10.05 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.10    0.00   10.05 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.21    0.28   10.33 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.21    0.00   10.33 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.26    0.48   10.81 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.26    0.00   10.81 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.49    0.39   11.21 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.49    0.00   11.21 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.03    0.34    0.26   11.47 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.34    0.00   11.47 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.06    0.30    0.47   11.94 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _051_ (net)
                  0.30    0.00   11.94 v _277_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.47    0.33   12.27 ^ _277_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net74 (net)
                  0.47    0.00   12.27 ^ output74/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.50   12.77 ^ output74/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[7] (net)
                  0.34    0.00   12.77 ^ vss_n_o[7] (out)
                                 12.77   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.77   data arrival time
-----------------------------------------------------------------------------
                                 26.98   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.01    0.10    0.05   10.05 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.10    0.00   10.05 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.21    0.28   10.33 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.21    0.00   10.33 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.26    0.48   10.81 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.26    0.00   10.81 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.49    0.39   11.21 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.49    0.00   11.21 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.03    0.34    0.26   11.47 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.34    0.00   11.47 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.06    0.30    0.47   11.94 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _051_ (net)
                  0.30    0.00   11.94 v _270_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.46    0.33   12.27 ^ _270_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net72 (net)
                  0.46    0.00   12.27 ^ output72/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.50   12.77 ^ output72/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[5] (net)
                  0.34    0.00   12.77 ^ vss_n_o[5] (out)
                                 12.77   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.77   data arrival time
-----------------------------------------------------------------------------
                                 26.98   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.01    0.10    0.05   10.05 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.10    0.00   10.05 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.21    0.28   10.33 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.21    0.00   10.33 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.26    0.48   10.81 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.26    0.00   10.81 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.49    0.39   11.21 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.49    0.00   11.21 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.03    0.34    0.26   11.47 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.34    0.00   11.47 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.06    0.30    0.47   11.94 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _051_ (net)
                  0.30    0.00   11.94 v _274_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.45    0.32   12.26 ^ _274_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net73 (net)
                  0.45    0.00   12.26 ^ output73/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.50   12.76 ^ output73/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[6] (net)
                  0.34    0.00   12.76 ^ vss_n_o[6] (out)
                                 12.76   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.76   data arrival time
-----------------------------------------------------------------------------
                                 26.99   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.01    0.10    0.05   10.05 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.10    0.00   10.05 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.21    0.28   10.33 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.21    0.00   10.33 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.26    0.48   10.81 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.26    0.00   10.81 v _289_/A4 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     7    0.04    0.94    0.72   11.53 ^ _289_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                         _076_ (net)
                  0.94    0.00   11.53 ^ _351_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.00    0.28    0.12   11.66 v _351_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _113_ (net)
                  0.28    0.00   11.66 v _352_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.43    0.38   12.03 ^ _352_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _114_ (net)
                  0.43    0.00   12.03 ^ _353_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.27    0.24   12.28 v _353_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net60 (net)
                  0.27    0.00   12.28 v output60/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.48   12.76 v output60/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[4] (net)
                  0.34    0.00   12.76 v vref_z_p_o[4] (out)
                                 12.76   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.76   data arrival time
-----------------------------------------------------------------------------
                                 26.99   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.01    0.10    0.05   10.05 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.10    0.00   10.05 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.21    0.28   10.33 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.21    0.00   10.33 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.26    0.48   10.81 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.26    0.00   10.81 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.49    0.39   11.21 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.49    0.00   11.21 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.06    0.30    0.48   11.69 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net32 (net)
                  0.30    0.00   11.69 ^ _305_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.00    0.34    0.27   11.96 v _305_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _086_ (net)
                  0.34    0.00   11.96 v _306_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.32    0.30   12.26 ^ _306_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net81 (net)
                  0.32    0.00   12.26 ^ output81/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.47   12.74 ^ output81/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[3] (net)
                  0.34    0.00   12.74 ^ vss_p_o[3] (out)
                                 12.74   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.74   data arrival time
-----------------------------------------------------------------------------
                                 27.01   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.01    0.10    0.05   10.05 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.10    0.00   10.05 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.21    0.28   10.33 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.21    0.00   10.33 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.26    0.48   10.81 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.26    0.00   10.81 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.49    0.39   11.21 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.49    0.00   11.21 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.06    0.30    0.48   11.69 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net32 (net)
                  0.30    0.00   11.69 ^ _325_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.00    0.31    0.27   11.96 v _325_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _096_ (net)
                  0.31    0.00   11.96 v _326_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.33    0.30   12.26 ^ _326_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net86 (net)
                  0.33    0.00   12.26 ^ output86/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.48   12.74 ^ output86/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[8] (net)
                  0.34    0.00   12.74 ^ vss_p_o[8] (out)
                                 12.74   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.74   data arrival time
-----------------------------------------------------------------------------
                                 27.01   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.01    0.10    0.05   10.05 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.10    0.00   10.05 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.21    0.28   10.33 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.21    0.00   10.33 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.26    0.48   10.81 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.26    0.00   10.81 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.49    0.39   11.21 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.49    0.00   11.21 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.06    0.30    0.48   11.69 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net32 (net)
                  0.30    0.00   11.69 ^ _301_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.34    0.27   11.96 v _301_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _084_ (net)
                  0.34    0.00   11.96 v _302_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.31    0.29   12.25 ^ _302_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net80 (net)
                  0.31    0.00   12.25 ^ output80/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.47   12.72 ^ output80/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[2] (net)
                  0.34    0.00   12.72 ^ vss_p_o[2] (out)
                                 12.72   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.72   data arrival time
-----------------------------------------------------------------------------
                                 27.03   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.01    0.10    0.05   10.05 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.10    0.00   10.05 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.21    0.28   10.33 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.21    0.00   10.33 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.26    0.48   10.81 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.26    0.00   10.81 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.49    0.39   11.21 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.49    0.00   11.21 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.06    0.30    0.48   11.69 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net32 (net)
                  0.30    0.00   11.69 ^ _308_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.00    0.35    0.27   11.96 v _308_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _087_ (net)
                  0.35    0.00   11.96 v _309_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.30    0.29   12.25 ^ _309_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net82 (net)
                  0.30    0.00   12.25 ^ output82/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.47   12.72 ^ output82/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[4] (net)
                  0.34    0.00   12.72 ^ vss_p_o[4] (out)
                                 12.72   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.72   data arrival time
-----------------------------------------------------------------------------
                                 27.03   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.01    0.10    0.05   10.05 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.10    0.00   10.05 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.21    0.28   10.33 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.21    0.00   10.33 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.26    0.48   10.81 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.26    0.00   10.81 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.49    0.39   11.21 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.49    0.00   11.21 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.06    0.30    0.48   11.69 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net32 (net)
                  0.30    0.00   11.69 ^ _314_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.38    0.28   11.97 v _314_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _089_ (net)
                  0.38    0.00   11.97 v _315_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.29    0.28   12.26 ^ _315_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net84 (net)
                  0.29    0.00   12.26 ^ output84/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.46   12.72 ^ output84/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[6] (net)
                  0.34    0.00   12.72 ^ vss_p_o[6] (out)
                                 12.72   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.72   data arrival time
-----------------------------------------------------------------------------
                                 27.03   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.01    0.10    0.05   10.05 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.10    0.00   10.05 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.21    0.28   10.33 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.21    0.00   10.33 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.26    0.48   10.81 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.26    0.00   10.81 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.49    0.39   11.21 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.49    0.00   11.21 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.03    0.34    0.26   11.47 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.34    0.00   11.47 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.06    0.30    0.47   11.94 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _051_ (net)
                  0.30    0.00   11.94 v _283_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.37    0.29   12.23 ^ _283_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net76 (net)
                  0.37    0.00   12.23 ^ output76/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.48   12.71 ^ output76/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[9] (net)
                  0.34    0.00   12.71 ^ vss_n_o[9] (out)
                                 12.71   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.71   data arrival time
-----------------------------------------------------------------------------
                                 27.04   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.01    0.10    0.05   10.05 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.10    0.00   10.05 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.21    0.28   10.33 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.21    0.00   10.33 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.26    0.48   10.81 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.26    0.00   10.81 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.49    0.39   11.21 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.49    0.00   11.21 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.06    0.30    0.48   11.69 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net32 (net)
                  0.30    0.00   11.69 ^ _311_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.34    0.28   11.97 v _311_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _088_ (net)
                  0.34    0.00   11.97 v _312_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.29    0.28   12.25 ^ _312_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net83 (net)
                  0.29    0.00   12.25 ^ output83/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.47   12.71 ^ output83/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[5] (net)
                  0.34    0.00   12.71 ^ vss_p_o[5] (out)
                                 12.71   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.71   data arrival time
-----------------------------------------------------------------------------
                                 27.04   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.01    0.10    0.05   10.05 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.10    0.00   10.05 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.21    0.28   10.33 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.21    0.00   10.33 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.26    0.48   10.81 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.26    0.00   10.81 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.49    0.39   11.21 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.49    0.00   11.21 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.03    0.34    0.26   11.47 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.34    0.00   11.47 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.06    0.30    0.47   11.94 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _051_ (net)
                  0.30    0.00   11.94 v _280_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.35    0.28   12.22 ^ _280_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net75 (net)
                  0.35    0.00   12.22 ^ output75/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.48   12.70 ^ output75/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[8] (net)
                  0.34    0.00   12.71 ^ vss_n_o[8] (out)
                                 12.71   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.71   data arrival time
-----------------------------------------------------------------------------
                                 27.04   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.01    0.10    0.05   10.05 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.10    0.00   10.05 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.21    0.28   10.33 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.21    0.00   10.33 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.26    0.48   10.81 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.26    0.00   10.81 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.49    0.39   11.21 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.49    0.00   11.21 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.03    0.34    0.26   11.47 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.34    0.00   11.47 v _285_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.01    0.94    0.38   11.85 ^ _285_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         net67 (net)
                  0.94    0.00   11.85 ^ _371_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    0.43    0.33   12.18 v _371_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net56 (net)
                  0.43    0.00   12.18 v output56/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.52   12.70 v output56/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[10] (net)
                  0.34    0.00   12.70 v vref_z_p_o[10] (out)
                                 12.70   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.70   data arrival time
-----------------------------------------------------------------------------
                                 27.05   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.01    0.10    0.05   10.05 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.10    0.00   10.05 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.21    0.28   10.33 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.21    0.00   10.33 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.26    0.48   10.81 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.26    0.00   10.81 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.49    0.39   11.21 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.49    0.00   11.21 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.06    0.30    0.48   11.69 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net32 (net)
                  0.30    0.00   11.69 ^ _296_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.32    0.28   11.97 v _296_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _081_ (net)
                  0.32    0.00   11.97 v _297_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.27    0.26   12.23 ^ _297_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net79 (net)
                  0.27    0.00   12.23 ^ output79/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.35    0.47   12.70 ^ output79/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[1] (net)
                  0.35    0.00   12.70 ^ vss_p_o[1] (out)
                                 12.70   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.70   data arrival time
-----------------------------------------------------------------------------
                                 27.05   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.01    0.10    0.05   10.05 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.10    0.00   10.05 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.21    0.28   10.33 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.21    0.00   10.33 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.26    0.48   10.81 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.26    0.00   10.81 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.49    0.39   11.21 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.49    0.00   11.21 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.06    0.30    0.48   11.69 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net32 (net)
                  0.30    0.00   11.69 ^ _291_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.31    0.27   11.97 v _291_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _078_ (net)
                  0.31    0.00   11.97 v _292_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.26    0.25   12.22 ^ _292_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net77 (net)
                  0.26    0.00   12.22 ^ output77/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.34    0.46   12.68 ^ output77/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vss_p_o[0] (net)
                  0.34    0.00   12.68 ^ vss_p_o[0] (out)
                                 12.68   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.68   data arrival time
-----------------------------------------------------------------------------
                                 27.07   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.01    0.10    0.05   10.05 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.10    0.00   10.05 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.21    0.28   10.33 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.21    0.00   10.33 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.26    0.48   10.81 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.26    0.00   10.81 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.49    0.39   11.21 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.49    0.00   11.21 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01    0.30    0.21   11.42 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.30    0.00   11.42 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.05    0.29    0.44   11.86 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _128_ (net)
                  0.29    0.00   11.86 v _383_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.39    0.31   12.17 ^ _383_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net43 (net)
                  0.39    0.00   12.17 ^ output43/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.34    0.49   12.66 ^ output43/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[9] (net)
                  0.34    0.00   12.66 ^ vcm_o[9] (out)
                                 12.66   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.66   data arrival time
-----------------------------------------------------------------------------
                                 27.09   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.01    0.10    0.05   10.05 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.10    0.00   10.05 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.21    0.28   10.33 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.21    0.00   10.33 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.26    0.48   10.81 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.26    0.00   10.81 v _289_/A4 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     7    0.04    0.94    0.72   11.53 ^ _289_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                         _076_ (net)
                  0.94    0.00   11.53 ^ _341_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.28    0.14   11.67 v _341_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _106_ (net)
                  0.28    0.00   11.67 v _342_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.22    0.22   11.89 ^ _342_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _107_ (net)
                  0.22    0.00   11.89 ^ _344_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.31    0.28   12.16 v _344_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         net57 (net)
                  0.31    0.00   12.16 v output57/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.49   12.65 v output57/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[1] (net)
                  0.34    0.00   12.65 v vref_z_p_o[1] (out)
                                 12.65   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.65   data arrival time
-----------------------------------------------------------------------------
                                 27.10   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.01    0.10    0.05   10.05 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.10    0.00   10.05 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.21    0.28   10.33 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.21    0.00   10.33 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.26    0.48   10.81 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.26    0.00   10.81 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.49    0.39   11.21 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.49    0.00   11.21 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01    0.30    0.21   11.42 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.30    0.00   11.42 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.05    0.29    0.44   11.86 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _128_ (net)
                  0.29    0.00   11.86 v _376_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.38    0.30   12.16 ^ _376_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net36 (net)
                  0.38    0.00   12.16 ^ output36/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07    0.34    0.48   12.64 ^ output36/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[2] (net)
                  0.34    0.00   12.64 ^ vcm_o[2] (out)
                                 12.64   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.64   data arrival time
-----------------------------------------------------------------------------
                                 27.11   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.01    0.10    0.05   10.05 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.10    0.00   10.05 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.21    0.28   10.33 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.21    0.00   10.33 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.26    0.48   10.81 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.26    0.00   10.81 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.49    0.39   11.21 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.49    0.00   11.21 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01    0.30    0.21   11.42 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.30    0.00   11.42 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.05    0.29    0.44   11.86 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _128_ (net)
                  0.29    0.00   11.86 v _375_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.37    0.29   12.15 ^ _375_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net35 (net)
                  0.37    0.00   12.15 ^ output35/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07    0.34    0.48   12.63 ^ output35/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[1] (net)
                  0.34    0.00   12.64 ^ vcm_o[1] (out)
                                 12.64   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.64   data arrival time
-----------------------------------------------------------------------------
                                 27.11   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.01    0.10    0.05   10.05 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.10    0.00   10.05 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.21    0.28   10.33 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.21    0.00   10.33 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.26    0.48   10.81 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.26    0.00   10.81 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.49    0.39   11.21 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.49    0.00   11.21 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01    0.30    0.21   11.42 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.30    0.00   11.42 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.05    0.29    0.44   11.86 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _128_ (net)
                  0.29    0.00   11.86 v _374_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.37    0.29   12.15 ^ _374_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net33 (net)
                  0.37    0.00   12.15 ^ output33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07    0.34    0.48   12.63 ^ output33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[0] (net)
                  0.34    0.00   12.63 ^ vcm_o[0] (out)
                                 12.63   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.63   data arrival time
-----------------------------------------------------------------------------
                                 27.12   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.01    0.10    0.05   10.05 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.10    0.00   10.05 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.21    0.28   10.33 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.21    0.00   10.33 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.26    0.48   10.81 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.26    0.00   10.81 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.49    0.39   11.21 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.49    0.00   11.21 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01    0.30    0.21   11.42 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.30    0.00   11.42 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.05    0.29    0.44   11.86 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _128_ (net)
                  0.29    0.00   11.86 v _377_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.36    0.29   12.15 ^ _377_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net37 (net)
                  0.36    0.00   12.15 ^ output37/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07    0.34    0.48   12.63 ^ output37/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[3] (net)
                  0.34    0.00   12.63 ^ vcm_o[3] (out)
                                 12.63   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.63   data arrival time
-----------------------------------------------------------------------------
                                 27.12   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.01    0.10    0.05   10.05 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.10    0.00   10.05 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.21    0.28   10.33 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.21    0.00   10.33 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.26    0.48   10.81 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.26    0.00   10.81 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.49    0.39   11.21 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.49    0.00   11.21 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01    0.30    0.21   11.42 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.30    0.00   11.42 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.05    0.29    0.44   11.86 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _128_ (net)
                  0.29    0.00   11.86 v _378_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.35    0.28   12.14 ^ _378_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net38 (net)
                  0.35    0.00   12.14 ^ output38/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07    0.34    0.48   12.62 ^ output38/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[4] (net)
                  0.34    0.00   12.62 ^ vcm_o[4] (out)
                                 12.62   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.62   data arrival time
-----------------------------------------------------------------------------
                                 27.13   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.01    0.10    0.05   10.05 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.10    0.00   10.05 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.21    0.28   10.33 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.21    0.00   10.33 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.26    0.48   10.81 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.26    0.00   10.81 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.49    0.39   11.21 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.49    0.00   11.21 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01    0.30    0.21   11.42 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.30    0.00   11.42 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.05    0.29    0.44   11.86 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _128_ (net)
                  0.29    0.00   11.86 v _379_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.34    0.28   12.14 ^ _379_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net39 (net)
                  0.34    0.00   12.14 ^ output39/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.34    0.48   12.61 ^ output39/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[5] (net)
                  0.34    0.00   12.61 ^ vcm_o[5] (out)
                                 12.61   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.61   data arrival time
-----------------------------------------------------------------------------
                                 27.14   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.01    0.10    0.05   10.05 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.10    0.00   10.05 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.21    0.28   10.33 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.21    0.00   10.33 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.26    0.48   10.81 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.26    0.00   10.81 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.49    0.39   11.21 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.49    0.00   11.21 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.03    0.34    0.26   11.47 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.34    0.00   11.47 v _368_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.46    0.36   11.83 ^ _368_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _125_ (net)
                  0.46    0.00   11.83 ^ _370_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_2)
     1    0.01    0.32    0.27   12.10 v _370_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_2)
                                         net65 (net)
                  0.32    0.00   12.10 v output65/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.50   12.60 v output65/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[9] (net)
                  0.34    0.00   12.60 v vref_z_p_o[9] (out)
                                 12.60   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.60   data arrival time
-----------------------------------------------------------------------------
                                 27.15   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.01    0.10    0.05   10.05 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.10    0.00   10.05 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.21    0.28   10.33 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.21    0.00   10.33 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.26    0.48   10.81 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.26    0.00   10.81 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.49    0.39   11.21 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.49    0.00   11.21 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01    0.30    0.21   11.42 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.30    0.00   11.42 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.05    0.29    0.44   11.86 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _128_ (net)
                  0.29    0.00   11.86 v _381_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.32    0.26   12.12 ^ _381_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net41 (net)
                  0.32    0.00   12.12 ^ output41/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07    0.34    0.47   12.59 ^ output41/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[7] (net)
                  0.34    0.00   12.59 ^ vcm_o[7] (out)
                                 12.59   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.59   data arrival time
-----------------------------------------------------------------------------
                                 27.16   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.01    0.10    0.05   10.05 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.10    0.00   10.05 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.21    0.28   10.33 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.21    0.00   10.33 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.26    0.48   10.81 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.26    0.00   10.81 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.49    0.39   11.21 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.49    0.00   11.21 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01    0.30    0.21   11.42 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.30    0.00   11.42 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.05    0.29    0.44   11.86 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _128_ (net)
                  0.29    0.00   11.86 v _380_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.33    0.26   12.12 ^ _380_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net40 (net)
                  0.33    0.00   12.12 ^ output40/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07    0.34    0.47   12.59 ^ output40/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[6] (net)
                  0.34    0.00   12.59 ^ vcm_o[6] (out)
                                 12.59   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.59   data arrival time
-----------------------------------------------------------------------------
                                 27.16   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.01    0.10    0.05   10.05 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.10    0.00   10.05 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.21    0.28   10.33 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.21    0.00   10.33 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.26    0.48   10.81 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.26    0.00   10.81 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.49    0.39   11.21 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.49    0.00   11.21 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.03    0.34    0.26   11.47 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.34    0.00   11.47 v _348_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.42    0.33   11.80 ^ _348_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _111_ (net)
                  0.42    0.00   11.80 ^ _350_/B2 (gf180mcu_fd_sc_mcu7t5v0__oai221_2)
     1    0.01    0.33    0.29   12.09 v _350_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai221_2)
                                         net59 (net)
                  0.33    0.00   12.09 v output59/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.50   12.59 v output59/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[3] (net)
                  0.34    0.00   12.59 v vref_z_p_o[3] (out)
                                 12.59   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.59   data arrival time
-----------------------------------------------------------------------------
                                 27.16   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.01    0.10    0.05   10.05 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.10    0.00   10.05 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.21    0.28   10.33 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.21    0.00   10.33 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.26    0.48   10.81 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.26    0.00   10.81 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.49    0.39   11.21 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.49    0.00   11.21 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01    0.30    0.21   11.42 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.30    0.00   11.42 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.05    0.29    0.44   11.86 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _128_ (net)
                  0.29    0.00   11.86 v _382_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.31    0.26   12.12 ^ _382_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net42 (net)
                  0.31    0.00   12.12 ^ output42/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.34    0.47   12.58 ^ output42/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[8] (net)
                  0.34    0.00   12.58 ^ vcm_o[8] (out)
                                 12.58   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.58   data arrival time
-----------------------------------------------------------------------------
                                 27.17   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.01    0.10    0.05   10.05 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.10    0.00   10.05 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.21    0.28   10.33 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.21    0.00   10.33 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.26    0.48   10.81 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.26    0.00   10.81 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.49    0.39   11.21 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.49    0.00   11.21 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.03    0.34    0.26   11.47 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.34    0.00   11.47 v _345_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.42    0.33   11.80 ^ _345_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _109_ (net)
                  0.42    0.00   11.80 ^ _347_/B2 (gf180mcu_fd_sc_mcu7t5v0__oai221_2)
     1    0.01    0.33    0.29   12.09 v _347_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai221_2)
                                         net58 (net)
                  0.33    0.00   12.09 v output58/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.50   12.58 v output58/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[2] (net)
                  0.34    0.00   12.58 v vref_z_p_o[2] (out)
                                 12.58   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.58   data arrival time
-----------------------------------------------------------------------------
                                 27.17   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.01    0.10    0.05   10.05 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.10    0.00   10.05 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.21    0.28   10.33 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.21    0.00   10.33 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.26    0.48   10.81 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.26    0.00   10.81 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.49    0.39   11.21 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.49    0.00   11.21 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.03    0.34    0.26   11.47 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.34    0.00   11.47 v _285_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.01    0.94    0.38   11.85 ^ _285_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         net67 (net)
                  0.94    0.00   11.85 ^ output67/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.58   12.43 ^ output67/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[10] (net)
                  0.34    0.00   12.43 ^ vss_n_o[10] (out)
                                 12.43   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.43   data arrival time
-----------------------------------------------------------------------------
                                 27.32   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.01    0.10    0.05   10.05 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.10    0.00   10.05 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.21    0.28   10.33 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.21    0.00   10.33 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.26    0.48   10.81 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.26    0.00   10.81 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.49    0.39   11.21 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.49    0.00   11.21 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.03    0.34    0.26   11.47 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.34    0.00   11.47 v _336_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.54    0.42   11.89 ^ _336_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net78 (net)
                  0.54    0.00   11.89 ^ output78/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.52   12.40 ^ output78/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[10] (net)
                  0.34    0.00   12.40 ^ vss_p_o[10] (out)
                                 12.40   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.40   data arrival time
-----------------------------------------------------------------------------
                                 27.35   slack (MET)


Startpoint: vcm_o_i[7] (input port clocked by clk)
Endpoint: vref_z_n_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.01    0.09    0.04   10.04 v vcm_o_i[7] (in)
                                         vcm_o_i[7] (net)
                  0.09    0.00   10.04 v input15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.10    0.19   10.24 v input15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net15 (net)
                  0.10    0.00   10.24 v _276_/A3 (gf180mcu_fd_sc_mcu7t5v0__or3_1)
     3    0.02    0.36    0.80   11.04 v _276_/Z (gf180mcu_fd_sc_mcu7t5v0__or3_1)
                                         _068_ (net)
                  0.36    0.00   11.04 v _317_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.00    0.16    0.46   11.50 v _317_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _091_ (net)
                  0.16    0.00   11.50 v _318_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02    0.33    0.38   11.87 v _318_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net52 (net)
                  0.33    0.00   11.87 v output52/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.50   12.37 v output52/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[7] (net)
                  0.34    0.00   12.37 v vref_z_n_o[7] (out)
                                 12.37   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.37   data arrival time
-----------------------------------------------------------------------------
                                 27.38   slack (MET)


Startpoint: vcm_o_i[8] (input port clocked by clk)
Endpoint: vref_z_n_o[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.01    0.11    0.05   10.05 v vcm_o_i[8] (in)
                                         vcm_o_i[8] (net)
                  0.11    0.00   10.05 v input16/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.12    0.21   10.27 v input16/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net16 (net)
                  0.12    0.00   10.27 v _279_/A3 (gf180mcu_fd_sc_mcu7t5v0__or3_1)
     3    0.02    0.38    0.82   11.08 v _279_/Z (gf180mcu_fd_sc_mcu7t5v0__or3_1)
                                         _070_ (net)
                  0.38    0.00   11.08 v _322_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.00    0.16    0.46   11.55 v _322_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _094_ (net)
                  0.16    0.00   11.55 v _323_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02    0.28    0.34   11.89 v _323_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net53 (net)
                  0.28    0.00   11.89 v output53/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.48   12.37 v output53/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[8] (net)
                  0.34    0.00   12.37 v vref_z_n_o[8] (out)
                                 12.37   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.37   data arrival time
-----------------------------------------------------------------------------
                                 27.38   slack (MET)


Startpoint: vcm_o_i[9] (input port clocked by clk)
Endpoint: vss_p_o[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vcm_o_i[9] (in)
                                         vcm_o_i[9] (net)
                  0.12    0.00   10.06 v input17/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.29 v input17/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net17 (net)
                  0.14    0.00   10.29 v _282_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     3    0.02    0.27    0.50   10.79 v _282_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _072_ (net)
                  0.27    0.00   10.79 v _328_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.01    0.17    0.45   11.24 v _328_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _098_ (net)
                  0.17    0.00   11.24 v _329_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.01    0.28    0.33   11.57 v _329_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net54 (net)
                  0.28    0.00   11.57 v _332_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.33    0.27   11.84 ^ _332_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net87 (net)
                  0.33    0.00   11.84 ^ output87/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.47   12.31 ^ output87/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[9] (net)
                  0.34    0.00   12.31 ^ vss_p_o[9] (out)
                                 12.31   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.31   data arrival time
-----------------------------------------------------------------------------
                                 27.44   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.01    0.10    0.05   10.05 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.10    0.00   10.05 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.21    0.28   10.33 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.21    0.00   10.33 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.26    0.48   10.81 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.26    0.00   10.81 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.49    0.39   11.21 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.49    0.00   11.21 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01    0.30    0.21   11.42 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.30    0.00   11.42 v _384_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.44    0.35   11.76 ^ _384_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net34 (net)
                  0.44    0.00   11.76 ^ output34/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.35    0.50   12.26 ^ output34/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[10] (net)
                  0.35    0.00   12.26 ^ vcm_o[10] (out)
                                 12.26   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.26   data arrival time
-----------------------------------------------------------------------------
                                 27.49   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: en_offset_cal_o (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.06   10.06 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.06 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.28 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.28 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.04    0.39    0.38   10.66 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.39    0.00   10.66 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.08    0.46    0.49   11.16 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.46    0.00   11.16 ^ _405_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.01    0.16    0.35   11.51 ^ _405_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                         _144_ (net)
                  0.16    0.00   11.51 ^ _406_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.19    0.27   11.78 ^ _406_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net28 (net)
                  0.19    0.00   11.78 ^ output28/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.35    0.45   12.23 ^ output28/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         en_offset_cal_o (net)
                  0.35    0.00   12.23 ^ en_offset_cal_o (out)
                                 12.23   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.23   data arrival time
-----------------------------------------------------------------------------
                                 27.52   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_dummy_o (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.01    0.10    0.05   10.05 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.10    0.00   10.05 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.21    0.28   10.33 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.21    0.00   10.33 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.26    0.48   10.81 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.26    0.00   10.81 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.49    0.39   11.21 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.49    0.00   11.21 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.06    0.30    0.48   11.69 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net32 (net)
                  0.30    0.00   11.69 ^ output32/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.35    0.47   12.16 ^ output32/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_dummy_o (net)
                  0.35    0.00   12.16 ^ vcm_dummy_o (out)
                                 12.16   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.16   data arrival time
-----------------------------------------------------------------------------
                                 27.59   slack (MET)


Startpoint: vcm_o_i[9] (input port clocked by clk)
Endpoint: vref_z_n_o[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vcm_o_i[9] (in)
                                         vcm_o_i[9] (net)
                  0.12    0.00   10.06 v input17/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.29 v input17/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net17 (net)
                  0.14    0.00   10.29 v _282_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     3    0.02    0.27    0.50   10.79 v _282_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _072_ (net)
                  0.27    0.00   10.79 v _328_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.01    0.17    0.45   11.24 v _328_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _098_ (net)
                  0.17    0.00   11.24 v _329_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.01    0.28    0.33   11.57 v _329_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net54 (net)
                  0.28    0.00   11.57 v output54/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.48   12.05 v output54/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[9] (net)
                  0.34    0.00   12.05 v vref_z_n_o[9] (out)
                                 12.05   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.05   data arrival time
-----------------------------------------------------------------------------
                                 27.70   slack (MET)


Startpoint: vcm_o_i[1] (input port clocked by clk)
Endpoint: vref_z_n_o[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.01    0.10    0.05   10.05 v vcm_o_i[1] (in)
                                         vcm_o_i[1] (net)
                  0.10    0.00   10.05 v input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.12    0.20   10.25 v input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net9 (net)
                  0.12    0.00   10.25 v _256_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     3    0.02    0.27    0.49   10.75 v _256_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _054_ (net)
                  0.27    0.00   10.75 v _293_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.00    0.16    0.44   11.18 v _293_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _079_ (net)
                  0.16    0.00   11.18 v _294_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02    0.33    0.37   11.55 v _294_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net46 (net)
                  0.33    0.00   11.55 v output46/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.50   12.05 v output46/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[1] (net)
                  0.34    0.00   12.05 v vref_z_n_o[1] (out)
                                 12.05   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.05   data arrival time
-----------------------------------------------------------------------------
                                 27.70   slack (MET)


Startpoint: vcm_o_i[10] (input port clocked by clk)
Endpoint: vref_z_n_o[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vcm_o_i[10] (in)
                                         vcm_o_i[10] (net)
                  0.12    0.00   10.06 v input8/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.01    0.17    0.25   10.32 v input8/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net8 (net)
                  0.17    0.00   10.32 v _334_/A2 (gf180mcu_fd_sc_mcu7t5v0__or3_1)
     1    0.00    0.23    0.63   10.94 v _334_/Z (gf180mcu_fd_sc_mcu7t5v0__or3_1)
                                         _102_ (net)
                  0.23    0.00   10.94 v _335_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.01    0.27    0.35   11.29 v _335_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net45 (net)
                  0.27    0.00   11.29 v output45/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.48   11.77 v output45/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[10] (net)
                  0.34    0.00   11.77 v vref_z_n_o[10] (out)
                                 11.77   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.77   data arrival time
-----------------------------------------------------------------------------
                                 27.98   slack (MET)


Startpoint: en_offset_cal (input port clocked by clk)
Endpoint: offset_cal_cycle (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     1    0.01    0.16    0.07   10.07 ^ en_offset_cal (in)
                                         en_offset_cal (net)
                  0.16    0.00   10.07 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.02    0.39    0.39   10.46 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net2 (net)
                  0.39    0.00   10.46 ^ _413_/A1 (gf180mcu_fd_sc_mcu7t5v0__and3_1)
     1    0.01    0.22    0.47   10.93 ^ _413_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_1)
                                         _150_ (net)
                  0.22    0.00   10.93 ^ _414_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.19    0.28   11.21 ^ _414_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net30 (net)
                  0.19    0.00   11.21 ^ output30/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.35    0.44   11.65 ^ output30/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         offset_cal_cycle (net)
                  0.35    0.00   11.65 ^ offset_cal_cycle (out)
                                 11.65   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.65   data arrival time
-----------------------------------------------------------------------------
                                 28.10   slack (MET)


Startpoint: en_vcm_sw_o_i (input port clocked by clk)
Endpoint: sample_o (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     1    0.01    0.23    0.11   10.11 ^ en_vcm_sw_o_i (in)
                                         en_vcm_sw_o_i (net)
                  0.23    0.00   10.11 ^ input3/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.22    0.30   10.41 ^ input3/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net3 (net)
                  0.22    0.00   10.41 ^ _403_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.02    0.30    0.26   10.67 v _403_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _143_ (net)
                  0.30    0.00   10.67 v _404_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi211_2)
     1    0.01    0.66    0.43   11.10 ^ _404_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_2)
                                         net31 (net)
                  0.66    0.00   11.10 ^ output31/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07    0.34    0.53   11.63 ^ output31/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         sample_o (net)
                  0.34    0.00   11.63 ^ sample_o (out)
                                 11.63   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.63   data arrival time
-----------------------------------------------------------------------------
                                 28.12   slack (MET)


Startpoint: vcm_o_i[2] (input port clocked by clk)
Endpoint: vref_z_n_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.01    0.10    0.05   10.05 v vcm_o_i[2] (in)
                                         vcm_o_i[2] (net)
                  0.10    0.00   10.05 v input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02    0.29    0.33   10.38 v input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net10 (net)
                  0.29    0.00   10.38 v _298_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.01    0.57    0.41   10.79 ^ _298_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _082_ (net)
                  0.57    0.00   10.79 ^ _299_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.38    0.27   11.06 v _299_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net47 (net)
                  0.38    0.00   11.06 v output47/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.51   11.57 v output47/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[2] (net)
                  0.34    0.00   11.57 v vref_z_n_o[2] (out)
                                 11.57   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.57   data arrival time
-----------------------------------------------------------------------------
                                 28.18   slack (MET)


Startpoint: vcm_o_i[0] (input port clocked by clk)
Endpoint: vref_z_n_o[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.01    0.11    0.05   10.05 v vcm_o_i[0] (in)
                                         vcm_o_i[0] (net)
                  0.11    0.00   10.05 v input7/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.13    0.22   10.27 v input7/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net7 (net)
                  0.13    0.00   10.27 v _249_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     2    0.01    0.71    0.50   10.77 ^ _249_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _048_ (net)
                  0.71    0.00   10.77 ^ _286_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.39    0.29   11.06 v _286_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net44 (net)
                  0.39    0.00   11.06 v output44/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.51   11.57 v output44/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[0] (net)
                  0.34    0.00   11.57 v vref_z_n_o[0] (out)
                                 11.57   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.57   data arrival time
-----------------------------------------------------------------------------
                                 28.18   slack (MET)


Startpoint: vcm_o_i[5] (input port clocked by clk)
Endpoint: vref_z_n_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.01    0.09    0.04   10.04 v vcm_o_i[5] (in)
                                         vcm_o_i[5] (net)
                  0.09    0.00   10.04 v input13/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.15    0.23   10.27 v input13/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net13 (net)
                  0.15    0.00   10.27 v _268_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     2    0.01    0.66    0.47   10.74 ^ _268_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _062_ (net)
                  0.66    0.00   10.74 ^ _310_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.42    0.30   11.04 v _310_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net50 (net)
                  0.42    0.00   11.04 v output50/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.52   11.56 v output50/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[5] (net)
                  0.34    0.00   11.56 v vref_z_n_o[5] (out)
                                 11.56   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.56   data arrival time
-----------------------------------------------------------------------------
                                 28.19   slack (MET)


Startpoint: vcm_o_i[6] (input port clocked by clk)
Endpoint: vref_z_n_o[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.03   10.03 v vcm_o_i[6] (in)
                                         vcm_o_i[6] (net)
                  0.08    0.00   10.03 v input14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.22   10.25 v input14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net14 (net)
                  0.14    0.00   10.25 v _272_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     2    0.01    0.69    0.49   10.74 ^ _272_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _065_ (net)
                  0.69    0.00   10.74 ^ _313_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.42    0.29   11.03 v _313_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net51 (net)
                  0.42    0.00   11.03 v output51/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.52   11.55 v output51/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[6] (net)
                  0.34    0.00   11.55 v vref_z_n_o[6] (out)
                                 11.55   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.55   data arrival time
-----------------------------------------------------------------------------
                                 28.20   slack (MET)


Startpoint: vcm_o_i[3] (input port clocked by clk)
Endpoint: vref_z_n_o[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.01    0.10    0.05   10.05 v vcm_o_i[3] (in)
                                         vcm_o_i[3] (net)
                  0.10    0.00   10.05 v input11/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.01    0.21    0.28   10.33 v input11/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net11 (net)
                  0.21    0.00   10.33 v _303_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.02    0.60    0.41   10.73 ^ _303_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _085_ (net)
                  0.60    0.00   10.73 ^ _304_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.37    0.26   11.00 v _304_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net48 (net)
                  0.37    0.00   11.00 v output48/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.51   11.51 v output48/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[3] (net)
                  0.34    0.00   11.51 v vref_z_n_o[3] (out)
                                 11.51   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.51   data arrival time
-----------------------------------------------------------------------------
                                 28.24   slack (MET)


Startpoint: vcm_o_i[4] (input port clocked by clk)
Endpoint: vref_z_n_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.01    0.10    0.05   10.05 v vcm_o_i[4] (in)
                                         vcm_o_i[4] (net)
                  0.10    0.00   10.05 v input12/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.22   10.27 v input12/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net12 (net)
                  0.14    0.00   10.27 v _264_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     2    0.01    0.64    0.45   10.72 ^ _264_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _059_ (net)
                  0.64    0.00   10.72 ^ _307_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.36    0.27   11.00 v _307_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net49 (net)
                  0.36    0.00   11.00 v output49/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.51   11.50 v output49/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[4] (net)
                  0.34    0.00   11.50 v vref_z_n_o[4] (out)
                                 11.50   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.50   data arrival time
-----------------------------------------------------------------------------
                                 28.25   slack (MET)


Startpoint: _533_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _533_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     7    0.06    0.52    1.21    1.21 ^ _533_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         single_ended_reg (net)
                  0.52    0.00    1.21 ^ _237_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.07    0.33    0.51    1.72 ^ _237_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _038_ (net)
                  0.33    0.00    1.72 ^ _238_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.06    0.51    0.48    2.20 ^ _238_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _039_ (net)
                  0.51    0.00    2.20 ^ _239_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.06    0.49    0.48    2.68 ^ _239_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _040_ (net)
                  0.49    0.00    2.68 ^ _242_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.01    0.31    0.21    2.89 v _242_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         net26 (net)
                  0.31    0.00    2.89 v output26/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.07    0.29    0.48    3.37 v output26/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         data[5] (net)
                  0.29    0.00    3.37 v data[5] (out)
                                  3.37   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                 -3.37   data arrival time
-----------------------------------------------------------------------------
                                 36.38   slack (MET)


Startpoint: _516_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: en_vcm_sw_o (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _516_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.04    0.62    1.24    1.24 ^ _516_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[1] (net)
                  0.62    0.00    1.24 ^ _248_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.02    0.39    0.33    1.57 v _248_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _047_ (net)
                  0.39    0.00    1.57 v _407_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.02    0.47    0.41    1.98 ^ _407_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _145_ (net)
                  0.47    0.00    1.98 ^ _408_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.33    0.24    2.22 v _408_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _146_ (net)
                  0.33    0.00    2.22 v _415_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.39    0.31    2.53 ^ _415_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net29 (net)
                  0.39    0.00    2.53 ^ output29/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.35    0.49    3.02 ^ output29/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         en_vcm_sw_o (net)
                  0.35    0.00    3.02 ^ en_vcm_sw_o (out)
                                  3.02   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                 -3.02   data arrival time
-----------------------------------------------------------------------------
                                 36.73   slack (MET)


Startpoint: _529_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: clk_data (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _529_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     5    0.06    0.54    1.23    1.23 ^ _529_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[0] (net)
                  0.54    0.00    1.23 ^ _398_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
     4    0.03    0.36    0.31    1.54 v _398_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
                                         _140_ (net)
                  0.36    0.00    1.54 v _399_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     7    0.05    0.49    0.40    1.94 ^ _399_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _141_ (net)
                  0.49    0.00    1.94 ^ _401_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.22    0.17    2.11 v _401_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _142_ (net)
                  0.22    0.00    2.11 v _402_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.02    0.30    0.36    2.47 v _402_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net20 (net)
                  0.30    0.00    2.47 v output20/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.08    0.30    0.48    2.95 v output20/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         clk_data (net)
                  0.30    0.00    2.95 v clk_data (out)
                                  2.95   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                 -2.95   data arrival time
-----------------------------------------------------------------------------
                                 36.80   slack (MET)


Startpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01    0.26    0.99    0.99 ^ _519_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[4] (net)
                  0.26    0.00    0.99 ^ _220_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.07    0.31    0.44    1.43 ^ _220_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _026_ (net)
                  0.31    0.00    1.43 ^ _221_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.06    0.29    0.44    1.87 ^ _221_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _027_ (net)
                  0.29    0.00    1.87 ^ _223_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.18    0.14    2.01 v _223_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _029_ (net)
                  0.18    0.00    2.01 v _224_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.35    0.24    2.25 ^ _224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net21 (net)
                  0.35    0.00    2.25 ^ output21/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.08    0.45    0.48    2.73 ^ output21/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         data[0] (net)
                  0.45    0.00    2.74 ^ data[0] (out)
                                  2.74   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                 -2.74   data arrival time
-----------------------------------------------------------------------------
                                 37.01   slack (MET)


Startpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01    0.26    0.99    0.99 ^ _519_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[4] (net)
                  0.26    0.00    0.99 ^ _220_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.07    0.31    0.44    1.43 ^ _220_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _026_ (net)
                  0.31    0.00    1.43 ^ _221_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.06    0.29    0.44    1.87 ^ _221_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _027_ (net)
                  0.29    0.00    1.87 ^ _227_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.34    0.17    2.04 v _227_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net22 (net)
                  0.34    0.00    2.04 v output22/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.07    0.29    0.49    2.53 v output22/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         data[1] (net)
                  0.29    0.00    2.53 v data[1] (out)
                                  2.53   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                 -2.53   data arrival time
-----------------------------------------------------------------------------
                                 37.22   slack (MET)


Startpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01    0.26    0.99    0.99 ^ _519_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[4] (net)
                  0.26    0.00    0.99 ^ _220_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.07    0.31    0.44    1.43 ^ _220_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _026_ (net)
                  0.31    0.00    1.43 ^ _221_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.06    0.29    0.44    1.87 ^ _221_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _027_ (net)
                  0.29    0.00    1.87 ^ _233_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.31    0.16    2.03 v _233_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net24 (net)
                  0.31    0.00    2.03 v output24/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.07    0.29    0.48    2.51 v output24/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         data[3] (net)
                  0.29    0.00    2.51 v data[3] (out)
                                  2.51   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                 -2.51   data arrival time
-----------------------------------------------------------------------------
                                 37.24   slack (MET)


Startpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01    0.26    0.99    0.99 ^ _519_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[4] (net)
                  0.26    0.00    0.99 ^ _220_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.07    0.31    0.44    1.43 ^ _220_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _026_ (net)
                  0.31    0.00    1.43 ^ _221_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.06    0.29    0.44    1.87 ^ _221_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _027_ (net)
                  0.29    0.00    1.87 ^ _236_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.29    0.15    2.02 v _236_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net25 (net)
                  0.29    0.00    2.02 v output25/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.07    0.29    0.47    2.50 v output25/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         data[4] (net)
                  0.29    0.00    2.50 v data[4] (out)
                                  2.50   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                 -2.50   data arrival time
-----------------------------------------------------------------------------
                                 37.25   slack (MET)


Startpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01    0.26    0.99    0.99 ^ _519_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[4] (net)
                  0.26    0.00    0.99 ^ _220_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.07    0.31    0.44    1.43 ^ _220_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _026_ (net)
                  0.31    0.00    1.43 ^ _221_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.06    0.29    0.44    1.87 ^ _221_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _027_ (net)
                  0.29    0.00    1.87 ^ _230_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.27    0.15    2.02 v _230_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net23 (net)
                  0.27    0.00    2.02 v output23/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.07    0.29    0.47    2.49 v output23/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         data[2] (net)
                  0.29    0.00    2.49 v data[2] (out)
                                  2.49   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                 -2.49   data arrival time
-----------------------------------------------------------------------------
                                 37.26   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _532_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     1    0.01    0.20    0.09   10.09 ^ comp_p (in)
                                         comp_p (net)
                  0.20    0.00   10.09 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.05    0.46    0.43   10.52 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.46    0.00   10.52 ^ _418_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01    0.31    0.27   10.79 v _418_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _153_ (net)
                  0.31    0.00   10.79 v _419_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     4    0.03    0.59    0.46   11.26 ^ _419_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         _154_ (net)
                  0.59    0.00   11.26 ^ _494_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.31   11.57 ^ _494_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _208_ (net)
                  0.10    0.00   11.57 ^ _495_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.12    0.20   11.77 ^ _495_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _022_ (net)
                  0.12    0.00   11.77 ^ _532_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.77   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.29   49.46   library setup time
                                 49.46   data required time
-----------------------------------------------------------------------------
                                 49.46   data required time
                                -11.77   data arrival time
-----------------------------------------------------------------------------
                                 37.69   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _510_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     1    0.01    0.20    0.09   10.09 ^ comp_p (in)
                                         comp_p (net)
                  0.20    0.00   10.09 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.05    0.46    0.43   10.52 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.46    0.00   10.52 ^ _418_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01    0.31    0.27   10.79 v _418_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _153_ (net)
                  0.31    0.00   10.79 v _419_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     4    0.03    0.59    0.46   11.26 ^ _419_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         _154_ (net)
                  0.59    0.00   11.26 ^ _429_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.11    0.31   11.57 ^ _429_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _162_ (net)
                  0.11    0.00   11.57 ^ _430_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.11    0.20   11.77 ^ _430_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _003_ (net)
                  0.11    0.00   11.77 ^ _510_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.77   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.29   49.46   library setup time
                                 49.46   data required time
-----------------------------------------------------------------------------
                                 49.46   data required time
                                -11.77   data arrival time
-----------------------------------------------------------------------------
                                 37.69   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _535_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     1    0.01    0.20    0.09   10.09 ^ comp_p (in)
                                         comp_p (net)
                  0.20    0.00   10.09 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.05    0.46    0.43   10.52 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.46    0.00   10.52 ^ _418_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01    0.31    0.27   10.79 v _418_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _153_ (net)
                  0.31    0.00   10.79 v _419_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     4    0.03    0.59    0.46   11.26 ^ _419_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         _154_ (net)
                  0.59    0.00   11.26 ^ _506_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.31   11.57 ^ _506_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _217_ (net)
                  0.10    0.00   11.57 ^ _507_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.11    0.20   11.77 ^ _507_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _025_ (net)
                  0.11    0.00   11.77 ^ _535_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.77   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.29   49.46   library setup time
                                 49.46   data required time
-----------------------------------------------------------------------------
                                 49.46   data required time
                                -11.77   data arrival time
-----------------------------------------------------------------------------
                                 37.69   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _508_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     1    0.01    0.20    0.09   10.09 ^ comp_p (in)
                                         comp_p (net)
                  0.20    0.00   10.09 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.05    0.46    0.43   10.52 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.46    0.00   10.52 ^ _418_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01    0.31    0.27   10.79 v _418_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _153_ (net)
                  0.31    0.00   10.79 v _419_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     4    0.03    0.59    0.46   11.26 ^ _419_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         _154_ (net)
                  0.59    0.00   11.26 ^ _420_/A3 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.01    0.27    0.18   11.43 v _420_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                         _155_ (net)
                  0.27    0.00   11.43 v _421_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.00    0.28    0.24   11.67 ^ _421_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _001_ (net)
                  0.28    0.00   11.67 ^ _508_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.67   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.32   49.43   library setup time
                                 49.43   data required time
-----------------------------------------------------------------------------
                                 49.43   data required time
                                -11.67   data arrival time
-----------------------------------------------------------------------------
                                 37.76   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     1    0.01    0.20    0.09   10.09 ^ comp_p (in)
                                         comp_p (net)
                  0.20    0.00   10.09 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.05    0.46    0.43   10.52 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.46    0.00   10.52 ^ _418_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01    0.31    0.27   10.79 v _418_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _153_ (net)
                  0.31    0.00   10.79 v _425_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.00    0.29    0.25   11.05 ^ _425_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _002_ (net)
                  0.29    0.00   11.05 ^ _509_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.05   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.33   49.42   library setup time
                                 49.42   data required time
-----------------------------------------------------------------------------
                                 49.42   data required time
                                -11.05   data arrival time
-----------------------------------------------------------------------------
                                 38.38   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _527_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     1    0.01    0.20    0.09   10.09 ^ comp_p (in)
                                         comp_p (net)
                  0.20    0.00   10.09 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.05    0.46    0.43   10.52 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.46    0.00   10.52 ^ _484_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.31    0.21   10.73 v _484_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _200_ (net)
                  0.31    0.00   10.73 v _485_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.00    0.51    0.28   11.01 ^ _485_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         _020_ (net)
                  0.51    0.00   11.01 ^ _527_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.01   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.36   49.39   library setup time
                                 49.39   data required time
-----------------------------------------------------------------------------
                                 49.39   data required time
                                -11.01   data arrival time
-----------------------------------------------------------------------------
                                 38.38   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _514_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     1    0.01    0.20    0.09   10.09 ^ comp_p (in)
                                         comp_p (net)
                  0.20    0.00   10.09 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.05    0.46    0.43   10.52 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.46    0.00   10.52 ^ _453_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.01    0.13    0.31   10.84 ^ _453_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _182_ (net)
                  0.13    0.00   10.84 ^ _454_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.12    0.21   11.05 ^ _454_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _007_ (net)
                  0.12    0.00   11.05 ^ _514_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.05   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _514_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.29   49.46   library setup time
                                 49.46   data required time
-----------------------------------------------------------------------------
                                 49.46   data required time
                                -11.05   data arrival time
-----------------------------------------------------------------------------
                                 38.41   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _511_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     1    0.01    0.20    0.09   10.09 ^ comp_p (in)
                                         comp_p (net)
                  0.20    0.00   10.09 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.05    0.46    0.43   10.52 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.46    0.00   10.52 ^ _436_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.01    0.11    0.31   10.83 ^ _436_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _168_ (net)
                  0.11    0.00   10.83 ^ _437_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.12    0.21   11.04 ^ _437_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _004_ (net)
                  0.12    0.00   11.04 ^ _511_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.04   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.29   49.46   library setup time
                                 49.46   data required time
-----------------------------------------------------------------------------
                                 49.46   data required time
                                -11.04   data arrival time
-----------------------------------------------------------------------------
                                 38.42   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _534_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     1    0.01    0.20    0.09   10.09 ^ comp_p (in)
                                         comp_p (net)
                  0.20    0.00   10.09 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.05    0.46    0.43   10.52 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.46    0.00   10.52 ^ _502_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.01    0.11    0.31   10.84 ^ _502_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _214_ (net)
                  0.11    0.00   10.84 ^ _503_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.11    0.20   11.04 ^ _503_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _024_ (net)
                  0.11    0.00   11.04 ^ _534_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.04   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.29   49.46   library setup time
                                 49.46   data required time
-----------------------------------------------------------------------------
                                 49.46   data required time
                                -11.04   data arrival time
-----------------------------------------------------------------------------
                                 38.42   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _531_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     1    0.01    0.20    0.09   10.09 ^ comp_p (in)
                                         comp_p (net)
                  0.20    0.00   10.09 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.05    0.46    0.43   10.52 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.46    0.00   10.52 ^ _489_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.11    0.31   10.83 ^ _489_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _204_ (net)
                  0.11    0.00   10.83 ^ _490_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.12    0.21   11.04 ^ _490_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _021_ (net)
                  0.12    0.00   11.04 ^ _531_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.04   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.29   49.46   library setup time
                                 49.46   data required time
-----------------------------------------------------------------------------
                                 49.46   data required time
                                -11.04   data arrival time
-----------------------------------------------------------------------------
                                 38.42   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _513_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     1    0.01    0.20    0.09   10.09 ^ comp_p (in)
                                         comp_p (net)
                  0.20    0.00   10.09 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.05    0.46    0.43   10.52 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.46    0.00   10.52 ^ _448_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.11    0.31   10.83 ^ _448_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _178_ (net)
                  0.11    0.00   10.83 ^ _449_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.11    0.20   11.03 ^ _449_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _006_ (net)
                  0.11    0.00   11.03 ^ _513_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.03   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.29   49.46   library setup time
                                 49.46   data required time
-----------------------------------------------------------------------------
                                 49.46   data required time
                                -11.03   data arrival time
-----------------------------------------------------------------------------
                                 38.43   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _512_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     1    0.01    0.20    0.09   10.09 ^ comp_p (in)
                                         comp_p (net)
                  0.20    0.00   10.09 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.05    0.46    0.43   10.52 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.46    0.00   10.52 ^ _442_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.30   10.83 ^ _442_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _173_ (net)
                  0.10    0.00   10.83 ^ _443_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.11    0.20   11.03 ^ _443_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _005_ (net)
                  0.11    0.00   11.03 ^ _512_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.03   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.29   49.46   library setup time
                                 49.46   data required time
-----------------------------------------------------------------------------
                                 49.46   data required time
                                -11.03   data arrival time
-----------------------------------------------------------------------------
                                 38.43   slack (MET)


Startpoint: start (input port clocked by clk)
Endpoint: _529_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.06   10.06 ^ start (in)
                                         start (net)
                  0.14    0.00   10.06 ^ input6/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.18    0.26   10.31 ^ input6/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net6 (net)
                  0.18    0.00   10.31 ^ _388_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.23    0.14   10.46 v _388_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _131_ (net)
                  0.23    0.00   10.46 v _389_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.00    0.30    0.23   10.69 ^ _389_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _218_ (net)
                  0.30    0.00   10.69 ^ _529_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 10.69   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _529_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.34   49.41   library setup time
                                 49.41   data required time
-----------------------------------------------------------------------------
                                 49.41   data required time
                                -10.69   data arrival time
-----------------------------------------------------------------------------
                                 38.73   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _535_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.06   10.06 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.06 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.28 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.28 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.04    0.39    0.38   10.66 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.39    0.00   10.66 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.50    0.52   11.18 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.50    0.00   11.18 ^ _535_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.18   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.19   49.94   library recovery time
                                 49.94   data required time
-----------------------------------------------------------------------------
                                 49.94   data required time
                                -11.18   data arrival time
-----------------------------------------------------------------------------
                                 38.76   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _532_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.06   10.06 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.06 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.28 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.28 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.04    0.39    0.38   10.66 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.39    0.00   10.66 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.50    0.52   11.18 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.50    0.00   11.18 ^ _532_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.18   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.19   49.94   library recovery time
                                 49.94   data required time
-----------------------------------------------------------------------------
                                 49.94   data required time
                                -11.18   data arrival time
-----------------------------------------------------------------------------
                                 38.76   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _512_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.06   10.06 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.06 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.28 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.28 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.04    0.39    0.38   10.66 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.39    0.00   10.66 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.50    0.52   11.18 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.50    0.00   11.18 ^ _512_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.18   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.19   49.94   library recovery time
                                 49.94   data required time
-----------------------------------------------------------------------------
                                 49.94   data required time
                                -11.18   data arrival time
-----------------------------------------------------------------------------
                                 38.76   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _519_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.06   10.06 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.06 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.28 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.28 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.04    0.39    0.38   10.66 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.39    0.00   10.66 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.50    0.52   11.18 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.50    0.00   11.18 ^ _519_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.18   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.19   49.94   library recovery time
                                 49.94   data required time
-----------------------------------------------------------------------------
                                 49.94   data required time
                                -11.18   data arrival time
-----------------------------------------------------------------------------
                                 38.76   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _511_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.06   10.06 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.06 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.28 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.28 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.04    0.39    0.38   10.66 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.39    0.00   10.66 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.50    0.52   11.18 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.50    0.00   11.18 ^ _511_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.18   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.19   49.94   library recovery time
                                 49.94   data required time
-----------------------------------------------------------------------------
                                 49.94   data required time
                                -11.18   data arrival time
-----------------------------------------------------------------------------
                                 38.76   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _508_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.06   10.06 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.06 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.28 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.28 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.04    0.39    0.38   10.66 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.39    0.00   10.66 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.50    0.52   11.18 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.50    0.00   11.18 ^ _508_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.18   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.19   49.94   library recovery time
                                 49.94   data required time
-----------------------------------------------------------------------------
                                 49.94   data required time
                                -11.18   data arrival time
-----------------------------------------------------------------------------
                                 38.76   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _509_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.06   10.06 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.06 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.28 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.28 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.04    0.39    0.38   10.66 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.39    0.00   10.66 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.50    0.52   11.18 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.50    0.00   11.18 ^ _509_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.18   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.19   49.94   library recovery time
                                 49.94   data required time
-----------------------------------------------------------------------------
                                 49.94   data required time
                                -11.18   data arrival time
-----------------------------------------------------------------------------
                                 38.76   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _510_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.06   10.06 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.06 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.28 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.28 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.04    0.39    0.38   10.66 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.39    0.00   10.66 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.50    0.52   11.18 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.50    0.00   11.18 ^ _510_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.18   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.19   49.94   library recovery time
                                 49.94   data required time
-----------------------------------------------------------------------------
                                 49.94   data required time
                                -11.18   data arrival time
-----------------------------------------------------------------------------
                                 38.76   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _534_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.06   10.06 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.06 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.28 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.28 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.04    0.39    0.38   10.66 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.39    0.00   10.66 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.50    0.52   11.18 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.50    0.00   11.18 ^ _534_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.18   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.19   49.94   library recovery time
                                 49.94   data required time
-----------------------------------------------------------------------------
                                 49.94   data required time
                                -11.18   data arrival time
-----------------------------------------------------------------------------
                                 38.76   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _513_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.06   10.06 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.06 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.28 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.28 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.04    0.39    0.38   10.66 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.39    0.00   10.66 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.50    0.52   11.18 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.50    0.00   11.18 ^ _513_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.18   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.19   49.94   library recovery time
                                 49.94   data required time
-----------------------------------------------------------------------------
                                 49.94   data required time
                                -11.18   data arrival time
-----------------------------------------------------------------------------
                                 38.76   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _524_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.06   10.06 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.06 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.28 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.28 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.04    0.39    0.38   10.66 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.39    0.00   10.66 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.06    0.53    0.49   11.16 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  0.53    0.00   11.16 ^ _524_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 11.16   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _524_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.17   49.92   library recovery time
                                 49.92   data required time
-----------------------------------------------------------------------------
                                 49.92   data required time
                                -11.16   data arrival time
-----------------------------------------------------------------------------
                                 38.76   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _525_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.06   10.06 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.06 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.28 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.28 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.04    0.39    0.38   10.66 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.39    0.00   10.66 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.06    0.53    0.49   11.16 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  0.53    0.00   11.16 ^ _525_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 11.16   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _525_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.17   49.92   library recovery time
                                 49.92   data required time
-----------------------------------------------------------------------------
                                 49.92   data required time
                                -11.16   data arrival time
-----------------------------------------------------------------------------
                                 38.76   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _530_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.06   10.06 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.06 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.28 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.28 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.04    0.39    0.38   10.66 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.39    0.00   10.66 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.06    0.53    0.49   11.16 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  0.53    0.00   11.16 ^ _530_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 11.16   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.17   49.92   library recovery time
                                 49.92   data required time
-----------------------------------------------------------------------------
                                 49.92   data required time
                                -11.16   data arrival time
-----------------------------------------------------------------------------
                                 38.76   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _523_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.06   10.06 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.06 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.28 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.28 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.04    0.39    0.38   10.66 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.39    0.00   10.66 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.06    0.53    0.49   11.16 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  0.53    0.00   11.16 ^ _523_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 11.16   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _523_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.17   49.92   library recovery time
                                 49.92   data required time
-----------------------------------------------------------------------------
                                 49.92   data required time
                                -11.16   data arrival time
-----------------------------------------------------------------------------
                                 38.76   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _529_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.06   10.06 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.06 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.28 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.28 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.04    0.39    0.38   10.66 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.39    0.00   10.66 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.06    0.53    0.49   11.16 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  0.53    0.00   11.16 ^ _529_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 11.16   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _529_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.17   49.92   library recovery time
                                 49.92   data required time
-----------------------------------------------------------------------------
                                 49.92   data required time
                                -11.16   data arrival time
-----------------------------------------------------------------------------
                                 38.76   slack (MET)


Startpoint: single_ended (input port clocked by clk)
Endpoint: _533_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     1    0.01    0.15    0.06   10.06 ^ single_ended (in)
                                         single_ended (net)
                  0.15    0.00   10.06 ^ input5/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.15    0.24   10.30 ^ input5/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net5 (net)
                  0.15    0.00   10.30 ^ _496_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.22    0.13   10.43 v _496_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _209_ (net)
                  0.22    0.00   10.43 v _497_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.00    0.28    0.22   10.65 ^ _497_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _023_ (net)
                  0.28    0.00   10.65 ^ _533_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 10.65   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _533_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.33   49.42   library setup time
                                 49.42   data required time
-----------------------------------------------------------------------------
                                 49.42   data required time
                                -10.65   data arrival time
-----------------------------------------------------------------------------
                                 38.77   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _517_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.06   10.06 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.06 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.28 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.28 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.04    0.39    0.38   10.66 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.39    0.00   10.66 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.08    0.46    0.49   11.16 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.46    0.00   11.16 ^ _517_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 11.16   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _517_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.18   49.93   library recovery time
                                 49.93   data required time
-----------------------------------------------------------------------------
                                 49.93   data required time
                                -11.16   data arrival time
-----------------------------------------------------------------------------
                                 38.77   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _520_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.06   10.06 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.06 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.28 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.28 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.04    0.39    0.38   10.66 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.39    0.00   10.66 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.08    0.46    0.49   11.16 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.46    0.00   11.16 ^ _520_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 11.16   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _520_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.18   49.93   library recovery time
                                 49.93   data required time
-----------------------------------------------------------------------------
                                 49.93   data required time
                                -11.16   data arrival time
-----------------------------------------------------------------------------
                                 38.77   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _521_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.06   10.06 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.06 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.28 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.28 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.04    0.39    0.38   10.66 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.39    0.00   10.66 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.08    0.46    0.49   11.16 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.46    0.00   11.16 ^ _521_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 11.16   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _521_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.18   49.93   library recovery time
                                 49.93   data required time
-----------------------------------------------------------------------------
                                 49.93   data required time
                                -11.16   data arrival time
-----------------------------------------------------------------------------
                                 38.77   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _528_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.06   10.06 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.06 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.28 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.28 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.04    0.39    0.38   10.66 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.39    0.00   10.66 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.06    0.53    0.49   11.16 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  0.53    0.00   11.16 ^ _528_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.16   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _528_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.19   49.94   library recovery time
                                 49.94   data required time
-----------------------------------------------------------------------------
                                 49.94   data required time
                                -11.16   data arrival time
-----------------------------------------------------------------------------
                                 38.78   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _527_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.06   10.06 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.06 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.28 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.28 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.04    0.39    0.38   10.66 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.39    0.00   10.66 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.06    0.53    0.49   11.16 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  0.53    0.00   11.16 ^ _527_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.16   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.19   49.94   library recovery time
                                 49.94   data required time
-----------------------------------------------------------------------------
                                 49.94   data required time
                                -11.16   data arrival time
-----------------------------------------------------------------------------
                                 38.78   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _514_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.06   10.06 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.06 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.28 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.28 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.04    0.39    0.38   10.66 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.39    0.00   10.66 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.08    0.46    0.49   11.16 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.46    0.00   11.16 ^ _514_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.16   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _514_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.20   49.95   library recovery time
                                 49.95   data required time
-----------------------------------------------------------------------------
                                 49.95   data required time
                                -11.16   data arrival time
-----------------------------------------------------------------------------
                                 38.79   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _516_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.06   10.06 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.06 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.28 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.28 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.04    0.39    0.38   10.66 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.39    0.00   10.66 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.08    0.46    0.49   11.16 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.46    0.00   11.16 ^ _516_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.16   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _516_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.20   49.95   library recovery time
                                 49.95   data required time
-----------------------------------------------------------------------------
                                 49.95   data required time
                                -11.16   data arrival time
-----------------------------------------------------------------------------
                                 38.79   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _518_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.06   10.06 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.06 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.28 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.28 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.04    0.39    0.38   10.66 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.39    0.00   10.66 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.08    0.46    0.49   11.16 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.46    0.00   11.16 ^ _518_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.16   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _518_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.20   49.95   library recovery time
                                 49.95   data required time
-----------------------------------------------------------------------------
                                 49.95   data required time
                                -11.16   data arrival time
-----------------------------------------------------------------------------
                                 38.79   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _515_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.06   10.06 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.06 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.28 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.28 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.04    0.39    0.38   10.66 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.39    0.00   10.66 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.08    0.46    0.49   11.16 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.46    0.00   11.16 ^ _515_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.16   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _515_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.20   49.95   library recovery time
                                 49.95   data required time
-----------------------------------------------------------------------------
                                 49.95   data required time
                                -11.16   data arrival time
-----------------------------------------------------------------------------
                                 38.79   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _531_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.06   10.06 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.06 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.28 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.28 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.04    0.39    0.38   10.66 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.39    0.00   10.66 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.08    0.46    0.49   11.16 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.46    0.00   11.16 ^ _531_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.16   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.20   49.95   library recovery time
                                 49.95   data required time
-----------------------------------------------------------------------------
                                 49.95   data required time
                                -11.16   data arrival time
-----------------------------------------------------------------------------
                                 38.79   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _522_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.06   10.06 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.06 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.28 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.28 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.04    0.39    0.38   10.66 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.39    0.00   10.66 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.08    0.46    0.49   11.16 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.46    0.00   11.16 ^ _522_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.16   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _522_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.20   49.95   library recovery time
                                 49.95   data required time
-----------------------------------------------------------------------------
                                 49.95   data required time
                                -11.16   data arrival time
-----------------------------------------------------------------------------
                                 38.79   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _526_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.06   10.06 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.06 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.28 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.28 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.04    0.39    0.38   10.66 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.39    0.00   10.66 ^ _526_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 10.66   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _526_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.19   49.94   library recovery time
                                 49.94   data required time
-----------------------------------------------------------------------------
                                 49.94   data required time
                                -10.66   data arrival time
-----------------------------------------------------------------------------
                                 39.28   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _533_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.06   10.06 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.06 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.28 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.28 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.04    0.39    0.38   10.66 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.39    0.00   10.66 ^ _533_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 10.66   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _533_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.19   49.94   library recovery time
                                 49.94   data required time
-----------------------------------------------------------------------------
                                 49.94   data required time
                                -10.66   data arrival time
-----------------------------------------------------------------------------
                                 39.28   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _522_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.06    0.55    1.23    1.23 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.55    0.00    1.23 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.05    0.35    0.28    1.52 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.35    0.00    1.52 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.08    0.30    0.50    2.02 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.30    0.00    2.02 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.01    0.52    0.39    2.41 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.52    0.00    2.41 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.06    0.30    0.48    2.89 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _184_ (net)
                  0.30    0.00    2.89 ^ _471_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.38    0.24    3.13 v _471_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _192_ (net)
                  0.38    0.00    3.13 v _472_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01    0.19    0.18    3.32 ^ _472_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _015_ (net)
                  0.19    0.00    3.32 ^ _522_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  3.32   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _522_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.30   49.45   library setup time
                                 49.45   data required time
-----------------------------------------------------------------------------
                                 49.45   data required time
                                 -3.32   data arrival time
-----------------------------------------------------------------------------
                                 46.13   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _515_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.06    0.55    1.23    1.23 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.55    0.00    1.23 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.05    0.35    0.28    1.52 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.35    0.00    1.52 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.08    0.30    0.50    2.02 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.30    0.00    2.02 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.01    0.52    0.39    2.41 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.52    0.00    2.41 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.06    0.30    0.48    2.89 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _184_ (net)
                  0.30    0.00    2.89 ^ _457_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.32    0.24    3.14 v _457_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _185_ (net)
                  0.32    0.00    3.14 v _458_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01    0.18    0.17    3.31 ^ _458_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _008_ (net)
                  0.18    0.00    3.31 ^ _515_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  3.31   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _515_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.30   49.45   library setup time
                                 49.45   data required time
-----------------------------------------------------------------------------
                                 49.45   data required time
                                 -3.31   data arrival time
-----------------------------------------------------------------------------
                                 46.14   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _518_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.06    0.55    1.23    1.23 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.55    0.00    1.23 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.05    0.35    0.28    1.52 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.35    0.00    1.52 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.08    0.30    0.50    2.02 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.30    0.00    2.02 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.01    0.52    0.39    2.41 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.52    0.00    2.41 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.06    0.30    0.48    2.89 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _184_ (net)
                  0.30    0.00    2.89 ^ _463_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.32    0.24    3.13 v _463_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _188_ (net)
                  0.32    0.00    3.13 v _464_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01    0.18    0.17    3.30 ^ _464_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _011_ (net)
                  0.18    0.00    3.30 ^ _518_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  3.30   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _518_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.30   49.45   library setup time
                                 49.45   data required time
-----------------------------------------------------------------------------
                                 49.45   data required time
                                 -3.30   data arrival time
-----------------------------------------------------------------------------
                                 46.14   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _524_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.06    0.55    1.23    1.23 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.55    0.00    1.23 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.05    0.35    0.28    1.52 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.35    0.00    1.52 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.08    0.30    0.50    2.02 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.30    0.00    2.02 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.01    0.52    0.39    2.41 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.52    0.00    2.41 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.06    0.30    0.48    2.89 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _184_ (net)
                  0.30    0.00    2.89 ^ _475_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.31    0.24    3.13 v _475_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _194_ (net)
                  0.31    0.00    3.13 v _476_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01    0.17    0.16    3.29 ^ _476_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _017_ (net)
                  0.17    0.00    3.29 ^ _524_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  3.29   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _524_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.31   49.44   library setup time
                                 49.44   data required time
-----------------------------------------------------------------------------
                                 49.44   data required time
                                 -3.29   data arrival time
-----------------------------------------------------------------------------
                                 46.15   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _521_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.06    0.55    1.23    1.23 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.55    0.00    1.23 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.05    0.35    0.28    1.52 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.35    0.00    1.52 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.08    0.30    0.50    2.02 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.30    0.00    2.02 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.01    0.52    0.39    2.41 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.52    0.00    2.41 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.06    0.30    0.48    2.89 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _184_ (net)
                  0.30    0.00    2.89 ^ _469_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.33    0.23    3.12 v _469_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _191_ (net)
                  0.33    0.00    3.12 v _470_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.00    0.17    0.16    3.28 ^ _470_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _014_ (net)
                  0.17    0.00    3.28 ^ _521_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  3.28   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _521_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.31   49.44   library setup time
                                 49.44   data required time
-----------------------------------------------------------------------------
                                 49.44   data required time
                                 -3.28   data arrival time
-----------------------------------------------------------------------------
                                 46.16   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _517_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.06    0.55    1.23    1.23 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.55    0.00    1.23 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.05    0.35    0.28    1.52 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.35    0.00    1.52 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.08    0.30    0.50    2.02 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.30    0.00    2.02 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.01    0.52    0.39    2.41 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.52    0.00    2.41 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.06    0.30    0.48    2.89 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _184_ (net)
                  0.30    0.00    2.89 ^ _461_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.30    0.23    3.12 v _461_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _187_ (net)
                  0.30    0.00    3.12 v _462_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.00    0.16    0.15    3.27 ^ _462_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _010_ (net)
                  0.16    0.00    3.27 ^ _517_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  3.27   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _517_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.31   49.44   library setup time
                                 49.44   data required time
-----------------------------------------------------------------------------
                                 49.44   data required time
                                 -3.27   data arrival time
-----------------------------------------------------------------------------
                                 46.17   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _523_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.06    0.55    1.23    1.23 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.55    0.00    1.23 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.05    0.35    0.28    1.52 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.35    0.00    1.52 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.08    0.30    0.50    2.02 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.30    0.00    2.02 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.01    0.52    0.39    2.41 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.52    0.00    2.41 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.06    0.30    0.48    2.89 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _184_ (net)
                  0.30    0.00    2.89 ^ _473_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.22    0.13    3.02 v _473_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _193_ (net)
                  0.22    0.00    3.02 v _474_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.23    0.21    3.23 ^ _474_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _016_ (net)
                  0.23    0.00    3.23 ^ _523_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  3.23   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _523_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.32   49.43   library setup time
                                 49.43   data required time
-----------------------------------------------------------------------------
                                 49.43   data required time
                                 -3.23   data arrival time
-----------------------------------------------------------------------------
                                 46.19   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _516_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.06    0.55    1.23    1.23 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.55    0.00    1.23 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.05    0.35    0.28    1.52 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.35    0.00    1.52 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.08    0.30    0.50    2.02 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.30    0.00    2.02 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.01    0.52    0.39    2.41 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.52    0.00    2.41 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.06    0.30    0.48    2.89 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _184_ (net)
                  0.30    0.00    2.89 ^ _459_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.24    0.13    3.02 v _459_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _186_ (net)
                  0.24    0.00    3.02 v _460_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.23    0.22    3.24 ^ _460_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _009_ (net)
                  0.23    0.00    3.24 ^ _516_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  3.24   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _516_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.31   49.44   library setup time
                                 49.44   data required time
-----------------------------------------------------------------------------
                                 49.44   data required time
                                 -3.24   data arrival time
-----------------------------------------------------------------------------
                                 46.20   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _520_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.06    0.55    1.23    1.23 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.55    0.00    1.23 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.05    0.35    0.28    1.52 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.35    0.00    1.52 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.08    0.30    0.50    2.02 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.30    0.00    2.02 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.01    0.52    0.39    2.41 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.52    0.00    2.41 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.06    0.30    0.48    2.89 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _184_ (net)
                  0.30    0.00    2.89 ^ _467_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.23    0.16    3.05 v _467_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _190_ (net)
                  0.23    0.00    3.05 v _468_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.00    0.18    0.17    3.22 ^ _468_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _013_ (net)
                  0.18    0.00    3.22 ^ _520_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  3.22   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _520_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.31   49.44   library setup time
                                 49.44   data required time
-----------------------------------------------------------------------------
                                 49.44   data required time
                                 -3.22   data arrival time
-----------------------------------------------------------------------------
                                 46.21   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.06    0.55    1.23    1.23 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.55    0.00    1.23 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.05    0.35    0.28    1.52 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.35    0.00    1.52 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.08    0.30    0.50    2.02 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.30    0.00    2.02 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.01    0.52    0.39    2.41 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.52    0.00    2.41 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.06    0.30    0.48    2.89 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _184_ (net)
                  0.30    0.00    2.89 ^ _465_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.01    0.27    0.14    3.04 v _465_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _189_ (net)
                  0.27    0.00    3.04 v _466_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.00    0.15    0.14    3.17 ^ _466_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _012_ (net)
                  0.15    0.00    3.17 ^ _519_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  3.17   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.30   49.45   library setup time
                                 49.45   data required time
-----------------------------------------------------------------------------
                                 49.45   data required time
                                 -3.17   data arrival time
-----------------------------------------------------------------------------
                                 46.28   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _525_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.06    0.55    1.23    1.23 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.55    0.00    1.23 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.05    0.35    0.28    1.52 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.35    0.00    1.52 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.08    0.30    0.50    2.02 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.30    0.00    2.02 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.01    0.52    0.39    2.41 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.52    0.00    2.41 ^ _477_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.34    0.26    2.67 v _477_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _195_ (net)
                  0.34    0.00    2.67 v _478_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01    0.19    0.19    2.85 ^ _478_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _018_ (net)
                  0.19    0.00    2.85 ^ _525_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  2.85   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _525_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.31   49.44   library setup time
                                 49.44   data required time
-----------------------------------------------------------------------------
                                 49.44   data required time
                                 -2.85   data arrival time
-----------------------------------------------------------------------------
                                 46.58   slack (MET)


Startpoint: _533_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _533_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     7    0.06    0.52    1.21    1.21 ^ _533_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         single_ended_reg (net)
                  0.52    0.00    1.21 ^ _237_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.07    0.33    0.51    1.72 ^ _237_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _038_ (net)
                  0.33    0.00    1.72 ^ _392_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.19    0.15    1.87 v _392_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _134_ (net)
                  0.19    0.00    1.87 v _394_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.29    0.21    2.08 ^ _394_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _136_ (net)
                  0.29    0.00    2.08 ^ _397_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor4_2)
     1    0.01    0.32    0.22    2.30 v _397_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_2)
                                         _139_ (net)
                  0.32    0.00    2.30 v _400_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai22_1)
     1    0.00    0.55    0.39    2.70 ^ _400_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai22_1)
                                         _219_ (net)
                  0.55    0.00    2.70 ^ _530_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  2.70   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.37   49.38   library setup time
                                 49.38   data required time
-----------------------------------------------------------------------------
                                 49.38   data required time
                                 -2.70   data arrival time
-----------------------------------------------------------------------------
                                 46.68   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _526_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.06    0.55    1.23    1.23 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.55    0.00    1.23 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.05    0.35    0.28    1.52 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.35    0.00    1.52 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.08    0.30    0.50    2.02 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.30    0.00    2.02 v _479_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.32    0.28    2.30 ^ _479_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _019_ (net)
                  0.32    0.00    2.30 ^ _526_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  2.30   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _526_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.34   49.41   library setup time
                                 49.41   data required time
-----------------------------------------------------------------------------
                                 49.41   data required time
                                 -2.30   data arrival time
-----------------------------------------------------------------------------
                                 47.11   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _528_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.06    0.55    1.23    1.23 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.55    0.00    1.23 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.05    0.35    0.28    1.52 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.35    0.00    1.52 v _385_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     8    0.05    0.50    0.42    1.94 ^ _385_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _129_ (net)
                  0.50    0.00    1.94 ^ _386_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.24    0.19    2.13 v _386_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _000_ (net)
                  0.24    0.00    2.13 v _528_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  2.13   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _528_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.17   49.58   library setup time
                                 49.58   data required time
-----------------------------------------------------------------------------
                                 49.58   data required time
                                 -2.13   data arrival time
-----------------------------------------------------------------------------
                                 47.46   slack (MET)



worst slack corner Typical: 13.4923
