#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu May  2 12:58:59 2024
# Process ID: 13676
# Current directory: C:/Projects/model/Bachelors_thesis/Bachelors_thesis.runs/synth_1
# Command line: vivado.exe -log Top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top.tcl
# Log file: C:/Projects/model/Bachelors_thesis/Bachelors_thesis.runs/synth_1/Top.vds
# Journal file: C:/Projects/model/Bachelors_thesis/Bachelors_thesis.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Top.tcl -notrace
Command: synth_design -top Top -part xc7a35ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 24232
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1098.660 ; gain = 10.059
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top' [C:/Projects/model/Bachelors_thesis/Bachelors_thesis.srcs/sources_1/new/Top_logic.sv:2]
INFO: [Synth 8-6157] synthesizing module 'UART_load_data' [C:/Projects/model/Bachelors_thesis/Bachelors_thesis.srcs/sources_1/new/UART_load_data.sv:2]
	Parameter clkMGz bound to: 100000000 - type: integer 
	Parameter bud_rage bound to: 1152000 - type: integer 
	Parameter one_bit_time bound to: 86 - type: integer 
	Parameter data_16bits bound to: 16 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Projects/model/Bachelors_thesis/Bachelors_thesis.srcs/sources_1/new/UART_load_data.sv:79]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Projects/model/Bachelors_thesis/Bachelors_thesis.srcs/sources_1/new/UART_load_data.sv:173]
INFO: [Synth 8-6155] done synthesizing module 'UART_load_data' (1#1) [C:/Projects/model/Bachelors_thesis/Bachelors_thesis.srcs/sources_1/new/UART_load_data.sv:2]
INFO: [Synth 8-6157] synthesizing module 'Frequency_divider_SCLK' [C:/Projects/model/Bachelors_thesis/Bachelors_thesis.srcs/sources_1/new/FrequencyDivider.sv:2]
	Parameter DIVIDER bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Frequency_divider_SCLK' (2#1) [C:/Projects/model/Bachelors_thesis/Bachelors_thesis.srcs/sources_1/new/FrequencyDivider.sv:2]
INFO: [Synth 8-6157] synthesizing module 'Load_data' [C:/Projects/model/Bachelors_thesis/Bachelors_thesis.srcs/sources_1/new/Load_data.sv:2]
	Parameter voltage_amplitude_bits bound to: 14 - type: integer 
	Parameter cap_choose_bits bound to: 2 - type: integer 
	Parameter data_size bound to: 79 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Load_data' (3#1) [C:/Projects/model/Bachelors_thesis/Bachelors_thesis.srcs/sources_1/new/Load_data.sv:2]
WARNING: [Synth 8-7071] port 'PACKETS_download' of module 'Load_data' is unconnected for instance 'Load_data' [C:/Projects/model/Bachelors_thesis/Bachelors_thesis.srcs/sources_1/new/Top_logic.sv:62]
WARNING: [Synth 8-7023] instance 'Load_data' of module 'Load_data' has 18 connections declared, but only 17 given [C:/Projects/model/Bachelors_thesis/Bachelors_thesis.srcs/sources_1/new/Top_logic.sv:62]
INFO: [Synth 8-6157] synthesizing module 'Generate_impulse' [C:/Projects/model/Bachelors_thesis/Bachelors_thesis.srcs/sources_1/new/Generate_impulse_second.sv:2]
	Parameter time_impulse_test bound to: 40000 - type: integer 
	Parameter time_second_impulse_test bound to: 40000 - type: integer 
	Parameter time_pulse_interval_test bound to: 10000 - type: integer 
	Parameter tipe_pulse_packatge_interval bound to: 50000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Generate_impulse' (4#1) [C:/Projects/model/Bachelors_thesis/Bachelors_thesis.srcs/sources_1/new/Generate_impulse_second.sv:2]
INFO: [Synth 8-6157] synthesizing module 'SPI' [C:/Projects/model/Bachelors_thesis/Bachelors_thesis.srcs/sources_1/new/SPI.sv:2]
	Parameter data_hier_bit bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SPI' (5#1) [C:/Projects/model/Bachelors_thesis/Bachelors_thesis.srcs/sources_1/new/SPI.sv:2]
INFO: [Synth 8-6157] synthesizing module 'Logic' [C:/Projects/model/Bachelors_thesis/Bachelors_thesis.srcs/sources_1/new/Logic.sv:3]
INFO: [Synth 8-226] default block is never used [C:/Projects/model/Bachelors_thesis/Bachelors_thesis.srcs/sources_1/new/Logic.sv:80]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Projects/model/Bachelors_thesis/Bachelors_thesis.srcs/sources_1/new/Logic.sv:86]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Projects/model/Bachelors_thesis/Bachelors_thesis.srcs/sources_1/new/Logic.sv:281]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Projects/model/Bachelors_thesis/Bachelors_thesis.srcs/sources_1/new/Logic.sv:767]
INFO: [Synth 8-6155] done synthesizing module 'Logic' (6#1) [C:/Projects/model/Bachelors_thesis/Bachelors_thesis.srcs/sources_1/new/Logic.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Top' (7#1) [C:/Projects/model/Bachelors_thesis/Bachelors_thesis.srcs/sources_1/new/Top_logic.sv:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1160.406 ; gain = 71.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1160.406 ; gain = 71.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1160.406 ; gain = 71.805
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1160.406 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Projects/model/Bachelors_thesis/Bachelors_thesis.srcs/constrs_1/new/pin_out.xdc]
Finished Parsing XDC File [C:/Projects/model/Bachelors_thesis/Bachelors_thesis.srcs/constrs_1/new/pin_out.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Projects/model/Bachelors_thesis/Bachelors_thesis.srcs/constrs_1/new/pin_out.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1272.043 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1272.043 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1272.043 ; gain = 183.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1272.043 ; gain = 183.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1272.043 ; gain = 183.441
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'States_of_data_reg' in module 'UART_load_data'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                              000 |                           000001
               Connected |                              001 |                           000010
         Mistake_connect |                              010 |                           000011
     Connection_response |                              011 |                           000100
             Wait_signal |                              100 |                           000101
               Load_data |                              101 |                           000110
        Start_simulation |                              110 |                           000111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'States_of_data_reg' using encoding 'sequential' in module 'UART_load_data'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 1272.043 ; gain = 183.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   80 Bit       Adders := 1     
	   2 Input   26 Bit       Adders := 1     
	   2 Input   21 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 3     
+---Registers : 
	               80 Bit    Registers := 4     
	               26 Bit    Registers := 1     
	               21 Bit    Registers := 1     
	               16 Bit    Registers := 21    
	               10 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   5 Input   80 Bit        Muxes := 1     
	   2 Input   80 Bit        Muxes := 3     
	   7 Input   80 Bit        Muxes := 1     
	   2 Input   26 Bit        Muxes := 1     
	   2 Input   21 Bit        Muxes := 7     
	   5 Input   21 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 15    
	   5 Input   16 Bit        Muxes := 2     
	   8 Input   16 Bit        Muxes := 1     
	   3 Input   16 Bit        Muxes := 2     
	   4 Input   16 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 2     
	   7 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   4 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 27    
	   4 Input    5 Bit        Muxes := 2     
	  26 Input    5 Bit        Muxes := 1     
	   6 Input    5 Bit        Muxes := 1     
	   3 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 14    
	  26 Input    3 Bit        Muxes := 4     
	   2 Input    3 Bit        Muxes := 15    
	   7 Input    3 Bit        Muxes := 1     
	  18 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 5     
	   3 Input    2 Bit        Muxes := 1     
	   5 Input    2 Bit        Muxes := 1     
	  18 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 47    
	   3 Input    1 Bit        Muxes := 4     
	   7 Input    1 Bit        Muxes := 13    
	   4 Input    1 Bit        Muxes := 10    
	   5 Input    1 Bit        Muxes := 5     
	  26 Input    1 Bit        Muxes := 2     
	  18 Input    1 Bit        Muxes := 3     
	  29 Input    1 Bit        Muxes := 2     
	   8 Input    1 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP counter_time2, operation Mode is: A*(B:0x64).
DSP Report: operator counter_time2 is absorbed into DSP counter_time2.
DSP Report: Generating DSP counter_time2, operation Mode is: A*(B:0x64).
DSP Report: operator counter_time2 is absorbed into DSP counter_time2.
DSP Report: Generating DSP counter_frames2, operation Mode is: A*(B:0x64).
DSP Report: operator counter_frames2 is absorbed into DSP counter_frames2.
DSP Report: Generating DSP counter_num_puck2, operation Mode is: A*(B:0x64).
DSP Report: operator counter_num_puck2 is absorbed into DSP counter_num_puck2.
DSP Report: Generating DSP counter_time3, operation Mode is: A*(B:0x64).
DSP Report: operator counter_time3 is absorbed into DSP counter_time3.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 1272.043 ; gain = 183.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name      | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Generate_impulse | A*(B:0x64)  | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Generate_impulse | A*(B:0x64)  | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Generate_impulse | A*(B:0x64)  | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Generate_impulse | A*(B:0x64)  | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Generate_impulse | A*(B:0x64)  | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 1289.930 ; gain = 201.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 1290.676 ; gain = 202.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 1319.320 ; gain = 230.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 1330.074 ; gain = 241.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 1330.074 ; gain = 241.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 1330.074 ; gain = 241.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 1330.074 ; gain = 241.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 1330.074 ; gain = 241.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 1330.074 ; gain = 241.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |    68|
|3     |DSP48E1 |     5|
|4     |LUT1    |     7|
|5     |LUT2    |    37|
|6     |LUT3    |   100|
|7     |LUT4    |    39|
|8     |LUT5    |    76|
|9     |LUT6    |   232|
|10    |FDRE    |   254|
|11    |FDSE    |    22|
|12    |IBUF    |     4|
|13    |OBUF    |     9|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 1330.074 ; gain = 241.473
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:30 . Memory (MB): peak = 1330.074 ; gain = 129.836
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 1330.074 ; gain = 241.473
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1330.074 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 73 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1330.074 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:38 . Memory (MB): peak = 1330.074 ; gain = 241.473
INFO: [Common 17-1381] The checkpoint 'C:/Projects/model/Bachelors_thesis/Bachelors_thesis.runs/synth_1/Top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_utilization_synth.rpt -pb Top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May  2 12:59:43 2024...
