v 20190401 3
B 500 500 6500 5000 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 500 5750 8 10 1 1 0 0 1
refdes=U?
P 100 5200 500 5200 1 0 0
{
T 300 5250 5 10 1 1 0 6 1
pinnumber=1
T 300 5250 5 10 0 1 0 6 1
pinseq=1
T 550 5195 9 10 1 1 0 0 1
pinlabel=\_RST\_/NMI/SBWTDIO
T 550 5150 5 10 0 1 0 2 1
pintype=io
}
P 100 4800 500 4800 1 0 0
{
T 300 4850 5 10 1 1 0 6 1
pinnumber=2
T 300 4850 5 10 0 1 0 6 1
pinseq=2
T 550 4795 9 10 1 1 0 0 1
pinlabel=TEST/SBWTCK
T 550 4750 5 10 0 1 0 2 1
pintype=in
}
P 100 4400 500 4400 1 0 0
{
T 300 4450 5 10 1 1 0 6 1
pinnumber=3
T 300 4450 5 10 0 1 0 6 1
pinseq=3
T 550 4395 9 10 1 1 0 0 1
pinlabel=P1.4/UCA0TXD/UCA0SIMO/TA1.2/TCK/A4/VREF+
T 550 4350 5 10 0 1 0 2 1
pintype=io
}
P 100 4000 500 4000 1 0 0
{
T 300 4050 5 10 1 1 0 6 1
pinnumber=4
T 300 4050 5 10 0 1 0 6 1
pinseq=4
T 550 3995 9 10 1 1 0 0 1
pinlabel=P1.5/UCA0RXD/UCA0SOMI/TA1.1/TMS/A5
T 550 3950 5 10 0 1 0 2 1
pintype=io
}
P 100 3600 500 3600 1 0 0
{
T 300 3650 5 10 1 1 0 6 1
pinnumber=5
T 300 3650 5 10 0 1 0 6 1
pinseq=5
T 550 3595 9 10 1 1 0 0 1
pinlabel=P1.6/UCA0CLK/TA1CLK/TDI/TCLK/A6
T 550 3550 5 10 0 1 0 2 1
pintype=io
}
P 100 3200 500 3200 1 0 0
{
T 300 3250 5 10 1 1 0 6 1
pinnumber=6
T 300 3250 5 10 0 1 0 6 1
pinseq=6
T 550 3195 9 10 1 1 0 0 1
pinlabel=P1.7/UCA0STE/SMCLK/TDO/A7
T 550 3150 5 10 0 1 0 2 1
pintype=io
}
P 100 2800 500 2800 1 0 0
{
T 300 2850 5 10 1 1 0 6 1
pinnumber=7
T 300 2850 5 10 0 1 0 6 1
pinseq=7
T 550 2795 9 10 1 1 0 0 1
pinlabel=P1.0/UCB0STE/TA0CLK/A0/Veref+
T 550 2750 5 10 0 1 0 2 1
pintype=io
}
P 100 2400 500 2400 1 0 0
{
T 300 2450 5 10 1 1 0 6 1
pinnumber=8
T 300 2450 5 10 0 1 0 6 1
pinseq=8
T 550 2395 9 10 1 1 0 0 1
pinlabel=P1.1/UCB0CLK/TA0.1/A1
T 550 2350 5 10 0 1 0 2 1
pintype=io
}
P 100 2000 500 2000 1 0 0
{
T 300 2050 5 10 1 1 0 6 1
pinnumber=9
T 300 2050 5 10 0 1 0 6 1
pinseq=9
T 550 2000 9 10 1 1 0 0 1
pinlabel=P1.2/UCB0SIMO/UCB0SDA/TA0.2/A2/Veref-
T 550 1950 5 10 0 1 0 2 1
pintype=io
}
P 100 1600 500 1600 1 0 0
{
T 300 1650 5 10 1 1 0 6 1
pinnumber=10
T 300 1650 5 10 0 1 0 6 1
pinseq=10
T 550 1600 9 10 1 1 0 0 1
pinlabel=P1.3/UCB0SOMI/UCB0SCL/MCLK/A3
T 550 1550 5 10 0 1 0 2 1
pintype=io
}
P 100 1200 500 1200 1 0 0
{
T 300 1250 5 10 1 1 0 6 1
pinnumber=11
T 300 1250 5 10 0 1 0 6 1
pinseq=11
T 550 1200 9 10 1 1 0 0 1
pinlabel=P2.2/ACLK
T 550 1150 5 10 0 1 0 2 1
pintype=io
}
P 100 800 500 800 1 0 0
{
T 300 850 5 10 1 1 0 6 1
pinnumber=12
T 300 850 5 10 0 1 0 6 1
pinseq=12
T 550 800 9 10 1 1 0 0 1
pinlabel=P3.0
T 550 750 5 10 0 1 0 2 1
pintype=io
}
P 7400 1200 7000 1200 1 0 0
{
T 7100 1250 5 10 1 1 0 0 1
pinnumber=13
T 7100 1250 5 10 0 1 0 0 1
pinseq=13
T 6950 1200 9 10 1 1 0 6 1
pinlabel=P2.3
T 6950 1150 5 10 0 1 0 8 1
pintype=io
}
P 7400 800 7000 800 1 0 0
{
T 7100 850 5 10 1 1 0 0 1
pinnumber=14
T 7100 850 5 10 0 1 0 0 1
pinseq=14
T 6950 800 9 10 1 1 0 6 1
pinlabel=P3.1/UCA1STE
T 6950 750 5 10 0 1 0 8 1
pintype=io
}
P 7400 1600 7000 1600 1 0 0
{
T 7100 1650 5 10 1 1 0 0 1
pinnumber=15
T 7100 1650 5 10 0 1 0 0 1
pinseq=15
T 6945 1595 9 10 1 1 0 6 1
pinlabel=P2.4/UCA1CLK
T 6950 1550 5 10 0 1 0 8 1
pintype=io
}
P 7400 2000 7000 2000 1 0 0
{
T 7100 2050 5 10 1 1 0 0 1
pinnumber=16
T 7100 2050 5 10 0 1 0 0 1
pinseq=16
T 6945 1995 9 10 1 1 0 6 1
pinlabel=P2.5/UCA1RXD/UCA1SOMI
T 6950 1950 5 10 0 1 0 8 1
pintype=io
}
P 7400 2400 7000 2400 1 0 0
{
T 7100 2450 5 10 1 1 0 0 1
pinnumber=17
T 7100 2450 5 10 0 1 0 0 1
pinseq=17
T 6945 2395 9 10 1 1 0 6 1
pinlabel=P2.6/UCA1TXD/UCA1SIMO
T 6950 2350 5 10 0 1 0 8 1
pintype=io
}
P 7400 2800 7000 2800 1 0 0
{
T 7100 2850 5 10 1 1 0 0 1
pinnumber=18
T 7100 2850 5 10 0 1 0 0 1
pinseq=18
T 6945 2795 9 10 1 1 0 6 1
pinlabel=DVSS
T 6950 2750 5 10 0 1 0 8 1
pintype=pwr
}
P 7400 3200 7000 3200 1 0 0
{
T 7100 3250 5 10 1 1 0 0 1
pinnumber=19
T 7100 3250 5 10 0 1 0 0 1
pinseq=19
T 6945 3195 9 10 1 1 0 6 1
pinlabel=P2.7
T 6950 3150 5 10 0 1 0 8 1
pintype=io
}
P 7400 3600 7000 3600 1 0 0
{
T 7100 3650 5 10 1 1 0 0 1
pinnumber=20
T 7100 3650 5 10 0 1 0 0 1
pinseq=20
T 6945 3595 9 10 1 1 0 6 1
pinlabel=P3.2
T 6950 3550 5 10 0 1 0 8 1
pintype=io
}
P 7400 4000 7000 4000 1 0 0
{
T 7100 4050 5 10 1 1 0 0 1
pinnumber=21
T 7100 4050 5 10 0 1 0 0 1
pinseq=21
T 6945 3995 9 10 1 1 0 6 1
pinlabel=P2.0/XOUT
T 6950 3950 5 10 0 1 0 8 1
pintype=pas
}
P 7400 4400 7000 4400 1 0 0
{
T 7100 4450 5 10 1 1 0 0 1
pinnumber=22
T 7100 4450 5 10 0 1 0 0 1
pinseq=22
T 6945 4395 9 10 1 1 0 6 1
pinlabel=P2.1/XIN
T 6950 4350 5 10 0 1 0 8 1
pintype=pas
}
P 7400 4800 7000 4800 1 0 0
{
T 7100 4850 5 10 1 1 0 0 1
pinnumber=23
T 7100 4850 5 10 0 1 0 0 1
pinseq=23
T 6950 4800 9 10 1 1 0 6 1
pinlabel=AVSS
T 6950 4750 5 10 0 1 0 8 1
pintype=pwr
}
P 7400 5200 7000 5200 1 0 0
{
T 7100 5250 5 10 1 1 0 0 1
pinnumber=24
T 7100 5250 5 10 0 1 0 0 1
pinseq=24
T 6950 5200 9 10 1 1 0 6 1
pinlabel=DVSS
T 6950 5150 5 10 0 1 0 8 1
pintype=pwr
}
T 500 5550 5 10 1 1 0 0 1
device=MSP430FR2433
T 500 6150 5 10 0 1 0 0 1
description=Mixed-Signal Microcontroller
T 500 5950 9 10 0 1 0 0 1
footprint=VQFN-25-5-EP
T 3400 600 9 10 0 0 0 0 1
numslots=0
T 500 6350 5 10 0 1 0 0 1
documentation=https://www.ti.com/lit/ds/symlink/msp430fr2433.pdf
T 500 6550 5 10 0 0 0 0 1
author=AutoTron
