\hypertarget{struct_s_p_d_i_f_r_x___type_def}{}\section{S\+P\+D\+I\+F\+R\+X\+\_\+\+Type\+Def Struct Reference}
\label{struct_s_p_d_i_f_r_x___type_def}\index{S\+P\+D\+I\+F\+R\+X\+\_\+\+Type\+Def@{S\+P\+D\+I\+F\+R\+X\+\_\+\+Type\+Def}}


S\+P\+D\+I\+F\+RX Interface.  




{\ttfamily \#include $<$stm32f446xx.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_p_d_i_f_r_x___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t \hyperlink{struct_s_p_d_i_f_r_x___type_def_af29a8211f72bbda9316551ea02ae4b37}{I\+MR}
\item 
uint16\+\_\+t \hyperlink{struct_s_p_d_i_f_r_x___type_def_a149feba01f9c4a49570c6d88619f504f}{R\+E\+S\+E\+R\+V\+E\+D0}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_p_d_i_f_r_x___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t \hyperlink{struct_s_p_d_i_f_r_x___type_def_a3a5a3a6154d16d0a8d2f25b0ac3237a7}{I\+F\+CR}
\item 
uint16\+\_\+t \hyperlink{struct_s_p_d_i_f_r_x___type_def_a8249a3955aace28d92109b391311eb30}{R\+E\+S\+E\+R\+V\+E\+D1}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_p_d_i_f_r_x___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_p_d_i_f_r_x___type_def_a876dd0a8546697065f406b7543e27af2}{C\+SR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_p_d_i_f_r_x___type_def_a7bad11e3dbbfcc3c1317dc68669d3f51}{D\+IR}
\item 
uint16\+\_\+t \hyperlink{struct_s_p_d_i_f_r_x___type_def_a5573848497a716a9947fd87487709feb}{R\+E\+S\+E\+R\+V\+E\+D2}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
S\+P\+D\+I\+F\+RX Interface. 

Definition at line 746 of file stm32f446xx.\+h.



\subsection{Field Documentation}
\index{S\+P\+D\+I\+F\+R\+X\+\_\+\+Type\+Def@{S\+P\+D\+I\+F\+R\+X\+\_\+\+Type\+Def}!CR@{CR}}
\index{CR@{CR}!S\+P\+D\+I\+F\+R\+X\+\_\+\+Type\+Def@{S\+P\+D\+I\+F\+R\+X\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{CR}{CR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t CR}\hypertarget{struct_s_p_d_i_f_r_x___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{}\label{struct_s_p_d_i_f_r_x___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}
Control register, Address offset\+: 0x00 

Definition at line 748 of file stm32f446xx.\+h.

\index{S\+P\+D\+I\+F\+R\+X\+\_\+\+Type\+Def@{S\+P\+D\+I\+F\+R\+X\+\_\+\+Type\+Def}!C\+SR@{C\+SR}}
\index{C\+SR@{C\+SR}!S\+P\+D\+I\+F\+R\+X\+\_\+\+Type\+Def@{S\+P\+D\+I\+F\+R\+X\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+SR}{CSR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+SR}\hypertarget{struct_s_p_d_i_f_r_x___type_def_a876dd0a8546697065f406b7543e27af2}{}\label{struct_s_p_d_i_f_r_x___type_def_a876dd0a8546697065f406b7543e27af2}
Channel Status register, Address offset\+: 0x14 

Definition at line 755 of file stm32f446xx.\+h.

\index{S\+P\+D\+I\+F\+R\+X\+\_\+\+Type\+Def@{S\+P\+D\+I\+F\+R\+X\+\_\+\+Type\+Def}!D\+IR@{D\+IR}}
\index{D\+IR@{D\+IR}!S\+P\+D\+I\+F\+R\+X\+\_\+\+Type\+Def@{S\+P\+D\+I\+F\+R\+X\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{D\+IR}{DIR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+IR}\hypertarget{struct_s_p_d_i_f_r_x___type_def_a7bad11e3dbbfcc3c1317dc68669d3f51}{}\label{struct_s_p_d_i_f_r_x___type_def_a7bad11e3dbbfcc3c1317dc68669d3f51}
Debug Information register, Address offset\+: 0x18 

Definition at line 756 of file stm32f446xx.\+h.

\index{S\+P\+D\+I\+F\+R\+X\+\_\+\+Type\+Def@{S\+P\+D\+I\+F\+R\+X\+\_\+\+Type\+Def}!DR@{DR}}
\index{DR@{DR}!S\+P\+D\+I\+F\+R\+X\+\_\+\+Type\+Def@{S\+P\+D\+I\+F\+R\+X\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{DR}{DR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t DR}\hypertarget{struct_s_p_d_i_f_r_x___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{}\label{struct_s_p_d_i_f_r_x___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}
Data input register, Address offset\+: 0x10 

Definition at line 754 of file stm32f446xx.\+h.

\index{S\+P\+D\+I\+F\+R\+X\+\_\+\+Type\+Def@{S\+P\+D\+I\+F\+R\+X\+\_\+\+Type\+Def}!I\+F\+CR@{I\+F\+CR}}
\index{I\+F\+CR@{I\+F\+CR}!S\+P\+D\+I\+F\+R\+X\+\_\+\+Type\+Def@{S\+P\+D\+I\+F\+R\+X\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{I\+F\+CR}{IFCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint16\+\_\+t I\+F\+CR}\hypertarget{struct_s_p_d_i_f_r_x___type_def_a3a5a3a6154d16d0a8d2f25b0ac3237a7}{}\label{struct_s_p_d_i_f_r_x___type_def_a3a5a3a6154d16d0a8d2f25b0ac3237a7}
Interrupt Flag Clear register, Address offset\+: 0x0C 

Definition at line 752 of file stm32f446xx.\+h.

\index{S\+P\+D\+I\+F\+R\+X\+\_\+\+Type\+Def@{S\+P\+D\+I\+F\+R\+X\+\_\+\+Type\+Def}!I\+MR@{I\+MR}}
\index{I\+MR@{I\+MR}!S\+P\+D\+I\+F\+R\+X\+\_\+\+Type\+Def@{S\+P\+D\+I\+F\+R\+X\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{I\+MR}{IMR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint16\+\_\+t I\+MR}\hypertarget{struct_s_p_d_i_f_r_x___type_def_af29a8211f72bbda9316551ea02ae4b37}{}\label{struct_s_p_d_i_f_r_x___type_def_af29a8211f72bbda9316551ea02ae4b37}
Interrupt mask register, Address offset\+: 0x04 

Definition at line 749 of file stm32f446xx.\+h.

\index{S\+P\+D\+I\+F\+R\+X\+\_\+\+Type\+Def@{S\+P\+D\+I\+F\+R\+X\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!S\+P\+D\+I\+F\+R\+X\+\_\+\+Type\+Def@{S\+P\+D\+I\+F\+R\+X\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}]{\setlength{\rightskip}{0pt plus 5cm}uint16\+\_\+t R\+E\+S\+E\+R\+V\+E\+D0}\hypertarget{struct_s_p_d_i_f_r_x___type_def_a149feba01f9c4a49570c6d88619f504f}{}\label{struct_s_p_d_i_f_r_x___type_def_a149feba01f9c4a49570c6d88619f504f}
Reserved, 0x06 

Definition at line 750 of file stm32f446xx.\+h.

\index{S\+P\+D\+I\+F\+R\+X\+\_\+\+Type\+Def@{S\+P\+D\+I\+F\+R\+X\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}}
\index{R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}!S\+P\+D\+I\+F\+R\+X\+\_\+\+Type\+Def@{S\+P\+D\+I\+F\+R\+X\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D1}{RESERVED1}}]{\setlength{\rightskip}{0pt plus 5cm}uint16\+\_\+t R\+E\+S\+E\+R\+V\+E\+D1}\hypertarget{struct_s_p_d_i_f_r_x___type_def_a8249a3955aace28d92109b391311eb30}{}\label{struct_s_p_d_i_f_r_x___type_def_a8249a3955aace28d92109b391311eb30}
Reserved, 0x0E 

Definition at line 753 of file stm32f446xx.\+h.

\index{S\+P\+D\+I\+F\+R\+X\+\_\+\+Type\+Def@{S\+P\+D\+I\+F\+R\+X\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D2@{R\+E\+S\+E\+R\+V\+E\+D2}}
\index{R\+E\+S\+E\+R\+V\+E\+D2@{R\+E\+S\+E\+R\+V\+E\+D2}!S\+P\+D\+I\+F\+R\+X\+\_\+\+Type\+Def@{S\+P\+D\+I\+F\+R\+X\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D2}{RESERVED2}}]{\setlength{\rightskip}{0pt plus 5cm}uint16\+\_\+t R\+E\+S\+E\+R\+V\+E\+D2}\hypertarget{struct_s_p_d_i_f_r_x___type_def_a5573848497a716a9947fd87487709feb}{}\label{struct_s_p_d_i_f_r_x___type_def_a5573848497a716a9947fd87487709feb}
Reserved, 0x1A 

Definition at line 757 of file stm32f446xx.\+h.

\index{S\+P\+D\+I\+F\+R\+X\+\_\+\+Type\+Def@{S\+P\+D\+I\+F\+R\+X\+\_\+\+Type\+Def}!SR@{SR}}
\index{SR@{SR}!S\+P\+D\+I\+F\+R\+X\+\_\+\+Type\+Def@{S\+P\+D\+I\+F\+R\+X\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{SR}{SR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t SR}\hypertarget{struct_s_p_d_i_f_r_x___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{}\label{struct_s_p_d_i_f_r_x___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}
Status register, Address offset\+: 0x08 

Definition at line 751 of file stm32f446xx.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
system/include/cmsis/device/\hyperlink{stm32f446xx_8h}{stm32f446xx.\+h}\end{DoxyCompactItemize}
