INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog Projects/project_1/project_1.srcs/sources_1/new/AND_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog Projects/project_1/project_1.srcs/sim_1/new/AND_gate_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_gate_test
