m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/simulation/modelsim
valtdq_dqs2_acv_connect_to_hard_phy_cyclonev
Z1 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z2 !s110 1697048775
!i10b 1
!s100 L@LBY8?m2K81I=]<dLF[?0
IbVb]?f2E_>2bh@PN7?A:;2
Z3 VDg1SIo80bB@j0V0VzS_@n1
!s105 altdq_dqs2_acv_connect_to_hard_phy_cyclonev_sv_unit
S1
R0
Z4 w1696276162
8C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
FC:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
L0 19
Z5 OV;L;10.5b;63
r1
!s85 0
31
Z6 !s108 1697048775.000000
!s107 C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv|
!s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules|C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv|
!i113 1
Z7 o-sv -work Computer_System
Z8 !s92 -sv -work Computer_System +incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules
Z9 tCvgOpt 0
valtera_avalon_sc_fifo
Z10 !s110 1697048773
!i10b 1
!s100 4mK@em][G=j]om3zJIhOc0
IH0k[WmZWEShfUXKK=S]YX1
R3
R0
R4
8C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v
FC:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v
Z11 L0 21
R5
r1
!s85 0
31
Z12 !s108 1697048773.000000
!s107 C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v|
!s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules|C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v|
!i113 1
Z13 o-vlog01compat -work Computer_System
Z14 !s92 -vlog01compat -work Computer_System +incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules
R9
valtera_mem_if_dll_cyclonev
R1
R2
!i10b 1
!s100 [9G>WEm;j6E]1F8H81dZV1
IYeFiAS9kDb6LW_64?a=n30
R3
!s105 altera_mem_if_dll_cyclonev_sv_unit
S1
R0
R4
8C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_mem_if_dll_cyclonev.sv
FC:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_mem_if_dll_cyclonev.sv
Z15 L0 23
R5
r1
!s85 0
31
R6
!s107 C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_mem_if_dll_cyclonev.sv|
!s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules|C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_mem_if_dll_cyclonev.sv|
!i113 1
R7
R8
R9
valtera_mem_if_hard_memory_controller_top_cyclonev
R1
R2
!i10b 1
!s100 PV@kBzX4E7SXn_NC4_1fM3
IbK4i:nZ:c]OGc?>fDHCO71
R3
!s105 altera_mem_if_hard_memory_controller_top_cyclonev_sv_unit
S1
R0
Z16 w1696276163
8C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
FC:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
Z17 L0 18
R5
r1
!s85 0
31
R6
!s107 C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv|
!s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules|C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv|
!i113 1
R7
R8
R9
valtera_mem_if_hhp_qseq_synth_top
Z18 !s110 1697048771
!i10b 1
!s100 N_QfhY9G55ERAG1GzlAo@2
IL;?IASXHJ8zbLjWb:F<RK3
R3
R0
R16
8C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v
FC:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v
L0 15
R5
r1
!s85 0
31
Z19 !s108 1697048771.000000
!s107 C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v|
!s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules|C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v|
!i113 1
R13
R14
R9
valtera_mem_if_oct_cyclonev
R1
R2
!i10b 1
!s100 AcnzJmTb5Jz0V@UURnjO60
IjGDEnPCTzVn[XzRcSb;he0
R3
!s105 altera_mem_if_oct_cyclonev_sv_unit
S1
R0
R16
8C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_mem_if_oct_cyclonev.sv
FC:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_mem_if_oct_cyclonev.sv
R15
R5
r1
!s85 0
31
R6
!s107 C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_mem_if_oct_cyclonev.sv|
!s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules|C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_mem_if_oct_cyclonev.sv|
!i113 1
R7
R8
R9
valtera_merlin_address_alignment
R1
R10
!i10b 1
!s100 ;A9^i^d]cR@BAQXEG>h_<3
I7O3jcKk^8f1XcV:[3M;K63
R3
!s105 altera_merlin_address_alignment_sv_unit
S1
R0
R16
8C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv
FC:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv
L0 26
R5
r1
!s85 0
31
R12
!s107 C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv|
!s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules|C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv|
!i113 1
R7
R8
R9
valtera_merlin_arb_adder
R1
Z20 !s110 1697048772
!i10b 1
!s100 1Jn[a;@5nZmTN?DFKQNzj2
I785jC5l?8_U3kXJ9T_GWh0
R3
Z21 !s105 altera_merlin_arbitrator_sv_unit
S1
R0
R16
Z22 8C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv
Z23 FC:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv
L0 228
R5
r1
!s85 0
31
Z24 !s108 1697048772.000000
Z25 !s107 C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv|
Z26 !s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules|C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv|
!i113 1
R7
R8
R9
valtera_merlin_arbitrator
R1
R20
!i10b 1
!s100 NQTehjm2fNQROUMUzShGa1
IGS=CzACk[@lg;1VOIkFAZ3
R3
R21
S1
R0
R16
R22
R23
L0 103
R5
r1
!s85 0
31
R24
R25
R26
!i113 1
R7
R8
R9
valtera_merlin_axi_master_ni
R1
R10
!i10b 1
!s100 3_AI>HiSXNYzWC0UYFJ8?0
IeQ63@AH3R?_b@VlaG5CjV1
R3
!s105 altera_merlin_axi_master_ni_sv_unit
S1
R0
R16
8C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv
FC:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv
L0 27
R5
r1
!s85 0
31
R12
!s107 C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv|
!s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules|C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv|
!i113 1
R7
R8
R9
valtera_merlin_burst_adapter
R1
R10
!i10b 1
!s100 OCc70X^k:B?GW6i71n`L_3
ITAh<QoVT9E0_L=EXGD=KG3
R3
!s105 altera_merlin_burst_adapter_sv_unit
S1
R0
R16
8C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv
FC:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv
R11
R5
r1
!s85 0
31
R12
!s107 C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv|
!s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules|C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv|
!i113 1
R7
R8
R9
valtera_merlin_burst_adapter_13_1
R1
R10
!i10b 1
!s100 iQDJAL[b9z>XeokOb35D]1
IM6da;=?oA9?V1BzfHZ;]P2
R3
Z27 !s105 altera_merlin_burst_adapter_13_1_sv_unit
S1
R0
R16
Z28 8C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
Z29 FC:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
L0 264
R5
r1
!s85 0
31
R12
Z30 !s107 C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv|
Z31 !s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules|C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv|
!i113 1
R7
R8
R9
valtera_merlin_burst_adapter_adder
R1
R10
!i10b 1
!s100 cJB8e]Mn>T^mE[9iEE1jk1
I`Pck=<QXoj1onoJWAF0Dk3
R3
R27
S1
R0
R16
R28
R29
L0 55
R5
r1
!s85 0
31
R12
R30
R31
!i113 1
R7
R8
R9
valtera_merlin_burst_adapter_burstwrap_increment
R1
R10
!i10b 1
!s100 ILP^RoOQ^]Ef]XAJeF<SX0
Ili]H`ja?Q4_gFVQmj7zFK1
R3
R27
S1
R0
R16
R28
R29
Z32 L0 40
R5
r1
!s85 0
31
R12
R30
R31
!i113 1
R7
R8
R9
valtera_merlin_burst_adapter_min
R1
R10
!i10b 1
!s100 5OK?oF?>S0i7IYQi<IKhS1
IzgG3Oee[Da;d_oV02R0Lz1
R3
R27
S1
R0
R16
R28
R29
L0 98
R5
r1
!s85 0
31
R12
R30
R31
!i113 1
R7
R8
R9
valtera_merlin_burst_adapter_subtractor
R1
R10
!i10b 1
!s100 3nMfY`gC_:azzfSULAX8f2
I0PXii;77?PCD38oQcWZEc3
R3
R27
S1
R0
R16
R28
R29
L0 77
R5
r1
!s85 0
31
R12
R30
R31
!i113 1
R7
R8
R9
valtera_merlin_burst_uncompressor
R1
R10
!i10b 1
!s100 f1?Rb<=9U?R9LJoHl;7>T3
IKdTn:EAK=Mjd<58lN6R280
R3
!s105 altera_merlin_burst_uncompressor_sv_unit
S1
R0
R16
8C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv
FC:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv
R32
R5
r1
!s85 0
31
R12
!s107 C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv|
!s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules|C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv|
!i113 1
R7
R8
R9
valtera_merlin_master_agent
R1
R2
!i10b 1
!s100 _CJm:YX=>U2LQKH;8=@cb0
IRci<`7kRV<UP:MkWa[=k@1
R3
!s105 altera_merlin_master_agent_sv_unit
S1
R0
R16
8C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_master_agent.sv
FC:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_master_agent.sv
Z33 L0 28
R5
r1
!s85 0
31
R6
!s107 C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_master_agent.sv|
!s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules|C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_master_agent.sv|
!i113 1
R7
R8
R9
valtera_merlin_master_translator
R1
R20
!i10b 1
!s100 NdRk@]3fC2C@V7Rm;dQM31
Ig7T8^fdN?jACe3fc3`G<20
R3
!s105 altera_merlin_master_translator_sv_unit
S1
R0
R16
8C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_master_translator.sv
FC:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_master_translator.sv
L0 32
R5
r1
!s85 0
31
R24
!s107 C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_master_translator.sv|
!s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules|C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_master_translator.sv|
!i113 1
R7
R8
R9
valtera_merlin_slave_agent
R1
R10
!i10b 1
!s100 ePZN1d?B062J`OBb?blff3
Io>nOjNaKB85nK0n7fjBXS3
R3
!s105 altera_merlin_slave_agent_sv_unit
S1
R0
R16
8C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv
FC:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv
Z34 L0 34
R5
r1
!s85 0
31
R12
!s107 C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv|
!s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules|C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv|
!i113 1
R7
R8
R9
valtera_merlin_slave_translator
R1
R20
!i10b 1
!s100 k`9[YAn_dLTkg;GE`mOb61
IE8BZeeB]J]EeGi2al3NRD0
R3
!s105 altera_merlin_slave_translator_sv_unit
S1
R0
R16
8C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_translator.sv
FC:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_translator.sv
Z35 L0 35
R5
r1
!s85 0
31
R24
!s107 C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_translator.sv|
!s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules|C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_translator.sv|
!i113 1
R7
R8
R9
valtera_merlin_traffic_limiter
R1
R10
!i10b 1
!s100 0h4;DR_^c13j]SXILa7d?1
IYQ;>QE?FAc3J>P62D95Vg0
R3
!s105 altera_merlin_traffic_limiter_sv_unit
S1
R0
R16
8C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv
FC:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv
L0 49
R5
r1
!s85 0
31
R12
!s107 C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv|
!s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules|C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv|
!i113 1
R7
R8
R9
valtera_merlin_width_adapter
R1
Z36 !s110 1697048774
!i10b 1
!s100 QzdA5DP6CReOTH<9QzODa3
IOW3X0LDM><<;fO;2RD?V]3
R3
!s105 altera_merlin_width_adapter_sv_unit
S1
R0
R16
8C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv
FC:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv
Z37 L0 25
R5
r1
!s85 0
31
Z38 !s108 1697048774.000000
!s107 C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv|
!s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules|C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv|
!i113 1
R7
R8
R9
valtera_reset_controller
Z39 !s110 1697048769
!i10b 1
!s100 z[H_hRO9gO=:^2E3_jWH03
I]hCe@AB;K]@oG16[XXJ]Q0
R3
R0
R16
8C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_reset_controller.v
FC:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_reset_controller.v
L0 42
R5
r1
!s85 0
31
Z40 !s108 1697048769.000000
!s107 C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_reset_controller.v|
!s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules|C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_reset_controller.v|
!i113 1
R13
R14
R9
valtera_reset_synchronizer
R39
!i10b 1
!s100 oWLYmSO[EOX[G0PgQhZ2=0
I>CeE9]EZGo=^BEj=egldl2
R3
R0
R16
8C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_reset_synchronizer.v
FC:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_reset_synchronizer.v
L0 24
R5
r1
!s85 0
31
R40
!s107 C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_reset_synchronizer.v|
!s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules|C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_reset_synchronizer.v|
!i113 1
R13
R14
R9
valtera_up_av_config_auto_init
R18
!i10b 1
!s100 llVi9JhWEDV8H5NR35H^R2
I2mZz2=[3cI^7TcT1eWNAL3
R3
R0
R16
8C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init.v
FC:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init.v
Z41 L0 29
R5
r1
!s85 0
31
R19
!s107 C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init.v|
!s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules|C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init.v|
!i113 1
R13
R14
R9
valtera_up_av_config_auto_init_ob_adv7180
R18
!i10b 1
!s100 9B@1knAJ3l;2AE@4FH^z42
IISMKRaLD8_P]67=aQSP2M1
R3
R0
R16
8C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v
FC:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v
R33
R5
r1
!s85 0
31
R19
!s107 C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v|
!s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules|C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v|
!i113 1
R13
R14
R9
valtera_up_av_config_auto_init_ob_audio
R18
!i10b 1
!s100 >EzfYjamhP3m1[SLlcc@G0
Ii[1J]^QKJd`j`Mc`Qf66^0
R3
R0
R16
8C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v
FC:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v
R33
R5
r1
!s85 0
31
R19
!s107 C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v|
!s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules|C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v|
!i113 1
R13
R14
R9
valtera_up_av_config_auto_init_ob_de1_soc
R18
!i10b 1
!s100 W@JdEdAQcW1Y:eLclH=h63
IG>=8ddVVOSQ^b?5n5EQgi3
R3
R0
R16
8C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v
FC:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v
R41
R5
r1
!s85 0
31
R19
!s107 C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v|
!s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules|C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v|
!i113 1
R13
R14
R9
valtera_up_av_config_serial_bus_controller
R18
!i10b 1
!s100 XDSjk8^6l9VTIENMO[PEF1
IB0_]HZD8z8>FzeULdC>=b2
R3
R0
R16
8C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v
FC:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v
R41
R5
r1
!s85 0
31
R19
!s107 C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v|
!s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules|C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v|
!i113 1
R13
R14
R9
valtera_up_avalon_reset_from_locked_signal
Z42 !s110 1697048770
!i10b 1
!s100 21LY9FTb`4C4iU[D9:fdD3
I=CeQ^6TCU8ejJ2GO1CTbA0
R3
R0
R16
8C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v
FC:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v
R33
R5
r1
!s85 0
31
Z43 !s108 1697048770.000000
!s107 C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v|
!s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules|C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v|
!i113 1
R13
R14
R9
valtera_up_avalon_video_dma_ctrl_addr_trans
R42
!i10b 1
!s100 YcM1;m09XTOO@^=e00XnB1
IzCC9i9Ma92EAjA`@8Z5gh2
R3
R0
R16
8C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v
FC:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v
L0 63
R5
r1
!s85 0
31
R43
!s107 C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v|
!s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules|C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v|
!i113 1
R13
R14
R9
valtera_up_avalon_video_vga_timing
R42
!i10b 1
!s100 f77gT?TV7S[KXD:O7VH0H1
I6Wh0BVXDfQQodONPFQ?0j0
R3
R0
R16
8C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v
FC:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v
R33
R5
r1
!s85 0
31
R43
!s107 C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v|
!s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules|C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v|
!i113 1
R13
R14
R9
valtera_up_slow_clock_generator
R18
!i10b 1
!s100 YXh=3j7I_EN:]o_[QD[]70
IL:J?ZW@]KhXdV;8<KSV_E1
R3
R0
R16
8C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_up_slow_clock_generator.v
FC:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_up_slow_clock_generator.v
R34
R5
r1
!s85 0
31
R19
!s107 C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_up_slow_clock_generator.v|
!s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules|C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_up_slow_clock_generator.v|
!i113 1
R13
R14
R9
valtera_up_video_128_character_rom
R42
!i10b 1
!s100 :fAOWXBVoQ5_U^dM5<^Lc1
IH]A<f[oLeYDkbm0[nJeJG0
R3
R0
R16
8C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_up_video_128_character_rom.v
FC:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_up_video_128_character_rom.v
R33
R5
r1
!s85 0
31
R43
!s107 C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_up_video_128_character_rom.v|
!s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules|C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_up_video_128_character_rom.v|
!i113 1
R13
R14
R9
valtera_up_video_alpha_blender_normal
R42
!i10b 1
!s100 HTHFDh14cm63=75LbdoLz2
I6BB5;Ymg=iag_fDNWT66J2
R3
R0
R16
8C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_up_video_alpha_blender_normal.v
FC:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_up_video_alpha_blender_normal.v
R34
R5
r1
!s85 0
31
R43
!s107 C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_up_video_alpha_blender_normal.v|
!s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules|C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_up_video_alpha_blender_normal.v|
!i113 1
R13
R14
R9
vComputer_System
R39
!i10b 1
!s100 OzLj9VWoXPAAel`SC8dV^2
I??E`?Ok2VOHGG[K47N_U]1
R3
R0
R4
8C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/Computer_System.v
FC:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/Computer_System.v
L0 6
R5
r1
!s85 0
31
R40
!s107 C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/Computer_System.v|
!s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis|C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/Computer_System.v|
!i113 1
R13
!s92 -vlog01compat -work Computer_System +incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis
R9
n@computer_@system
vComputer_System_ARM_A9_HPS
R18
!i10b 1
!s100 _afVY_J0@ak?CKAH>H:R<0
I8R^TiTL]2D1a4L`g=:bVj1
R3
R0
R16
8C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v
FC:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v
L0 9
R5
r1
!s85 0
31
R19
!s107 C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v|
!s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules|C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v|
!i113 1
R13
R14
R9
n@computer_@system_@a@r@m_@a9_@h@p@s
vComputer_System_ARM_A9_HPS_hps_io
R18
!i10b 1
!s100 M2]S4X1k]dVTKaTm4MQ9:2
I[:^PMz?<g@=BRQi:Ba<f53
R3
R0
R16
8C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v
FC:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v
L0 9
R5
r1
!s85 0
31
R19
!s107 C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v|
!s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules|C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v|
!i113 1
R13
R14
R9
n@computer_@system_@a@r@m_@a9_@h@p@s_hps_io
vComputer_System_AV_Config
R18
!i10b 1
!s100 ifVJUU0ZbIJSBC8@_PY3S1
I9QDm95I^[a[CdWgWbHh812
R3
R0
R16
8C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_AV_Config.v
FC:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_AV_Config.v
R35
R5
r1
!s85 0
31
R19
!s107 C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_AV_Config.v|
!s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules|C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_AV_Config.v|
!i113 1
R13
R14
R9
n@computer_@system_@a@v_@config
vComputer_System_irq_mapper
R1
R20
!i10b 1
!s100 oBDFoCK3RWNi]FdnEVo`=1
If<NgOeNMK;eBNSA2G17]f3
R3
!s105 Computer_System_irq_mapper_sv_unit
S1
R0
R16
8C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_irq_mapper.sv
FC:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_irq_mapper.sv
L0 31
R5
r1
!s85 0
31
R24
!s107 C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_irq_mapper.sv|
!s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules|C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_irq_mapper.sv|
!i113 1
R7
R8
R9
n@computer_@system_irq_mapper
vComputer_System_mm_interconnect_0
R39
!i10b 1
!s100 DSE:eDT2z:6c>mXUO>m=P1
Igb>`2Xz5=B2;O<6jdl=S[1
R3
R0
Z44 w1696276164
8C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v
FC:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v
L0 9
R5
r1
!s85 0
31
R40
!s107 C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v|
!s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules|C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v|
!i113 1
R13
R14
R9
n@computer_@system_mm_interconnect_0
vComputer_System_mm_interconnect_0_avalon_st_adapter
R39
!i10b 1
!s100 b[Ng<e^_JaF6UUcH_fQZC3
ILZ;k5?Z066NblJY6j:1n:3
R3
R0
R44
8C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v
FC:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v
L0 9
R5
r1
!s85 0
31
R40
!s107 C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v|
!s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules|C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v|
!i113 1
R13
R14
R9
n@computer_@system_mm_interconnect_0_avalon_st_adapter
vComputer_System_mm_interconnect_0_avalon_st_adapter_001
R39
!i10b 1
!s100 3SJ8KDFh06AgZA_]UK:Ib0
IF5^58NB02>QbC]URW1IgR1
R3
R0
R44
8C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001.v
FC:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001.v
L0 9
R5
r1
!s85 0
31
R40
!s107 C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001.v|
!s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules|C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001.v|
!i113 1
R13
R14
R9
n@computer_@system_mm_interconnect_0_avalon_st_adapter_001
vComputer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
R1
R20
!i10b 1
!s100 D_3]ccOmPdaDi4;Tj<lZk3
IHFEO>M>7eT`P;6UFdbb1=0
R3
!s105 Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0_sv_unit
S1
R0
R44
8C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv
FC:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv
Z45 L0 66
R5
r1
!s85 0
31
R24
!s107 C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv|
!s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules|C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv|
!i113 1
R7
R8
R9
n@computer_@system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
vComputer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0
R1
R36
!i10b 1
!s100 cDM1?lSW]eFQ9eE`1S1VK3
IX@=@zYXEAS<<RKoo0RI_o2
R3
!s105 Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0_sv_unit
S1
R0
R44
8C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
FC:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
R45
R5
r1
!s85 0
31
R38
!s107 C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv|
!s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules|C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv|
!i113 1
R7
R8
R9
n@computer_@system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
vComputer_System_mm_interconnect_0_cmd_demux
R1
R36
!i10b 1
!s100 NF<?a<?R3F7>OGDYCOURU0
IeT=c;BCPmZU0aFPO9DO5E0
R3
!s105 Computer_System_mm_interconnect_0_cmd_demux_sv_unit
S1
R0
R44
8C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux.sv
FC:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux.sv
Z46 L0 43
R5
r1
!s85 0
31
R38
!s107 C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux.sv|
!s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules|C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux.sv|
!i113 1
R7
R8
R9
n@computer_@system_mm_interconnect_0_cmd_demux
vComputer_System_mm_interconnect_0_cmd_demux_002
R1
R36
!i10b 1
!s100 F8fQEIE^P>;Mjb@]Q4Z_W3
IA7=HPOai?n]B?S=EEWanB0
R3
!s105 Computer_System_mm_interconnect_0_cmd_demux_002_sv_unit
S1
R0
R44
8C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_002.sv
FC:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_002.sv
R46
R5
r1
!s85 0
31
R38
!s107 C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_002.sv|
!s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules|C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_002.sv|
!i113 1
R7
R8
R9
n@computer_@system_mm_interconnect_0_cmd_demux_002
vComputer_System_mm_interconnect_0_cmd_mux
R1
R36
!i10b 1
!s100 eOPbn4nk<W4WZ^UOU68Db0
IeFC@DMVUWE9j]J^25B9Wi1
R3
!s105 Computer_System_mm_interconnect_0_cmd_mux_sv_unit
S1
R0
R44
8C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv
FC:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv
Z47 L0 51
R5
r1
!s85 0
31
R38
!s107 C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv|
!s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules|C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv|
!i113 1
R7
R8
R9
n@computer_@system_mm_interconnect_0_cmd_mux
vComputer_System_mm_interconnect_0_cmd_mux_001
R1
R36
!i10b 1
!s100 M2^N>S=Umf14hKGPTG@KG2
IL[jLEUa>A6FhocOE]5G]k2
R3
!s105 Computer_System_mm_interconnect_0_cmd_mux_001_sv_unit
S1
R0
R44
8C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_001.sv
FC:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_001.sv
R47
R5
r1
!s85 0
31
R38
!s107 C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_001.sv|
!s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules|C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_001.sv|
!i113 1
R7
R8
R9
n@computer_@system_mm_interconnect_0_cmd_mux_001
vComputer_System_mm_interconnect_0_cmd_mux_002
R1
R36
!i10b 1
!s100 B4X3?Ne1RbfR]gI[75GeX3
IFGN]zn^n70e1C^9A[c0:41
R3
!s105 Computer_System_mm_interconnect_0_cmd_mux_002_sv_unit
S1
R0
R44
8C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_002.sv
FC:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_002.sv
R47
R5
r1
!s85 0
31
R38
!s107 C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_002.sv|
!s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules|C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_002.sv|
!i113 1
R7
R8
R9
n@computer_@system_mm_interconnect_0_cmd_mux_002
vComputer_System_mm_interconnect_0_router
R1
R2
!i10b 1
!s100 aL^zBS1DHRHaSFh9m3>7R3
Ih6Ogag^o@kLz>M8B=GE>a2
R3
Z48 !s105 Computer_System_mm_interconnect_0_router_sv_unit
S1
R0
R44
Z49 8C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv
Z50 FC:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv
Z51 L0 84
R5
r1
!s85 0
31
R6
Z52 !s107 C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv|
Z53 !s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules|C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv|
!i113 1
R7
R8
R9
n@computer_@system_mm_interconnect_0_router
vComputer_System_mm_interconnect_0_router_002
R1
R2
!i10b 1
!s100 Dnm@6:I=7A7a:[mmVGAjl3
IjZ4f>IPB<O4In>nFVRQj43
R3
Z54 !s105 Computer_System_mm_interconnect_0_router_002_sv_unit
S1
R0
R44
Z55 8C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv
Z56 FC:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv
R51
R5
r1
!s85 0
31
R6
Z57 !s107 C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv|
Z58 !s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules|C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv|
!i113 1
R7
R8
R9
n@computer_@system_mm_interconnect_0_router_002
vComputer_System_mm_interconnect_0_router_002_default_decode
R1
R2
!i10b 1
!s100 EZS[m1EiA<R9fPgCYLD_=3
IjSUm:A3@UbY]5H`8IP>mH0
R3
R54
S1
R0
R44
R55
R56
Z59 L0 45
R5
r1
!s85 0
31
R6
R57
R58
!i113 1
R7
R8
R9
n@computer_@system_mm_interconnect_0_router_002_default_decode
vComputer_System_mm_interconnect_0_router_003
R1
R2
!i10b 1
!s100 <jPmB:Vh[fUN4fh^PefP93
IK=m1^?M<I7H=bdH788Y1l0
R3
Z60 !s105 Computer_System_mm_interconnect_0_router_003_sv_unit
S1
R0
R44
Z61 8C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv
Z62 FC:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv
R51
R5
r1
!s85 0
31
R6
Z63 !s107 C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv|
Z64 !s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules|C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv|
!i113 1
R7
R8
R9
n@computer_@system_mm_interconnect_0_router_003
vComputer_System_mm_interconnect_0_router_003_default_decode
R1
R2
!i10b 1
!s100 XX]Imj^Hz7Y4cP67JP4X61
I55c^TWO>BzO@H3>NC`>C00
R3
R60
S1
R0
R44
R61
R62
R59
R5
r1
!s85 0
31
R6
R63
R64
!i113 1
R7
R8
R9
n@computer_@system_mm_interconnect_0_router_003_default_decode
vComputer_System_mm_interconnect_0_router_004
R1
R36
!i10b 1
!s100 `[1l=F`KUL2;bV2gJiQok3
IQ1JhYbfTd6FckFQBNZRH<3
R3
Z65 !s105 Computer_System_mm_interconnect_0_router_004_sv_unit
S1
R0
R44
Z66 8C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv
Z67 FC:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv
R51
R5
r1
!s85 0
31
R38
Z68 !s107 C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv|
Z69 !s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules|C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv|
!i113 1
R7
R8
R9
n@computer_@system_mm_interconnect_0_router_004
vComputer_System_mm_interconnect_0_router_004_default_decode
R1
R36
!i10b 1
!s100 PDkW4i^z]GZ]Xf1@@Ynj82
I0DfcToe?D4c]RoSaD=0EK1
R3
R65
S1
R0
R44
R66
R67
R59
R5
r1
!s85 0
31
R38
R68
R69
!i113 1
R7
R8
R9
n@computer_@system_mm_interconnect_0_router_004_default_decode
vComputer_System_mm_interconnect_0_router_005
R1
R36
!i10b 1
!s100 cQez:>A]^M<U[:X>j1Z=o2
IHPLNH2FO58d>25H4>H>ez1
R3
Z70 !s105 Computer_System_mm_interconnect_0_router_005_sv_unit
S1
R0
R44
Z71 8C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_005.sv
Z72 FC:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_005.sv
R51
R5
r1
!s85 0
31
R38
Z73 !s107 C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_005.sv|
Z74 !s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules|C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_005.sv|
!i113 1
R7
R8
R9
n@computer_@system_mm_interconnect_0_router_005
vComputer_System_mm_interconnect_0_router_005_default_decode
R1
R36
!i10b 1
!s100 K61030^iiPYWea<U[7;[Z1
IA5n?eU@n];FQYB?2LOQC<0
R3
R70
S1
R0
R44
R71
R72
R59
R5
r1
!s85 0
31
R38
R73
R74
!i113 1
R7
R8
R9
n@computer_@system_mm_interconnect_0_router_005_default_decode
vComputer_System_mm_interconnect_0_router_default_decode
R1
R2
!i10b 1
!s100 B]NH^=DiaV^Ih`XoGQQl^1
IdIW:V`BC[]951^O9bh2_I1
R3
R48
S1
R0
R44
R49
R50
R59
R5
r1
!s85 0
31
R6
R52
R53
!i113 1
R7
R8
R9
n@computer_@system_mm_interconnect_0_router_default_decode
vComputer_System_mm_interconnect_0_rsp_demux
R1
R36
!i10b 1
!s100 JeCiZ`LQnbD`E6P4j6^MW3
IM6JHVR39[1kRAeMd?0^Aj0
R3
!s105 Computer_System_mm_interconnect_0_rsp_demux_sv_unit
S1
R0
R44
8C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux.sv
FC:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux.sv
R46
R5
r1
!s85 0
31
R38
!s107 C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux.sv|
!s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules|C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux.sv|
!i113 1
R7
R8
R9
n@computer_@system_mm_interconnect_0_rsp_demux
vComputer_System_mm_interconnect_0_rsp_demux_001
R1
R36
!i10b 1
!s100 Wn5[kAgMjS]5EKgc0m16f0
I=I=:39jQLBHz>@R30bMUN0
R3
!s105 Computer_System_mm_interconnect_0_rsp_demux_001_sv_unit
S1
R0
R44
8C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_001.sv
FC:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_001.sv
R46
R5
r1
!s85 0
31
R38
!s107 C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_001.sv|
!s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules|C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_001.sv|
!i113 1
R7
R8
R9
n@computer_@system_mm_interconnect_0_rsp_demux_001
vComputer_System_mm_interconnect_0_rsp_demux_002
R1
R36
!i10b 1
!s100 P<OhkZMFYNRk`ohI>>Szj1
INhIBcSXNXY>nzH@:Mj9l]3
R3
!s105 Computer_System_mm_interconnect_0_rsp_demux_002_sv_unit
S1
R0
R44
8C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_002.sv
FC:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_002.sv
R46
R5
r1
!s85 0
31
R38
!s107 C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_002.sv|
!s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules|C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_002.sv|
!i113 1
R7
R8
R9
n@computer_@system_mm_interconnect_0_rsp_demux_002
vComputer_System_mm_interconnect_0_rsp_mux
R1
R36
!i10b 1
!s100 Uk<:GW5[76Mk;LGC1jFGk0
INal[^aZ<Del8WGMUAPPUn0
R3
!s105 Computer_System_mm_interconnect_0_rsp_mux_sv_unit
S1
R0
R44
8C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv
FC:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv
R47
R5
r1
!s85 0
31
R38
!s107 C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv|
!s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules|C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv|
!i113 1
R7
R8
R9
n@computer_@system_mm_interconnect_0_rsp_mux
vComputer_System_mm_interconnect_0_rsp_mux_002
R1
R36
!i10b 1
!s100 >Llf=oSmUQc1aGC@]Xez41
IXlM[h=l^2BQ2VI^oZccl?2
R3
!s105 Computer_System_mm_interconnect_0_rsp_mux_002_sv_unit
S1
R0
R44
8C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_002.sv
FC:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_002.sv
R47
R5
r1
!s85 0
31
R38
!s107 C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_002.sv|
!s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules|C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_002.sv|
!i113 1
R7
R8
R9
n@computer_@system_mm_interconnect_0_rsp_mux_002
vComputer_System_mm_interconnect_1
R39
!i10b 1
!s100 f4cJZzzfXdW?kWSINUG653
INaYoAWE;=fa=d[Y?dOnWF1
R3
R0
Z75 w1696276165
8C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v
FC:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v
L0 9
R5
r1
!s85 0
31
R40
!s107 C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v|
!s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules|C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v|
!i113 1
R13
R14
R9
n@computer_@system_mm_interconnect_1
vComputer_System_mm_interconnect_1_cmd_demux
R1
R10
!i10b 1
!s100 ZQa=SD2aMWncVO;=nFodP3
I_[_E9e=ddeWR<7kcnkA363
R3
!s105 Computer_System_mm_interconnect_1_cmd_demux_sv_unit
S1
R0
R75
8C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_demux.sv
FC:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_demux.sv
R46
R5
r1
!s85 0
31
R12
!s107 C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_demux.sv|
!s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules|C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_demux.sv|
!i113 1
R7
R8
R9
n@computer_@system_mm_interconnect_1_cmd_demux
vComputer_System_mm_interconnect_1_cmd_mux
R1
R10
!i10b 1
!s100 VIkINn^Z8jh14J;5HOX[l2
I`fgkXnE4Y7@[LjVQ8@_UY0
R3
!s105 Computer_System_mm_interconnect_1_cmd_mux_sv_unit
S1
R0
R75
8C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_mux.sv
FC:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_mux.sv
R47
R5
r1
!s85 0
31
R12
!s107 C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_mux.sv|
!s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules|C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_mux.sv|
!i113 1
R7
R8
R9
n@computer_@system_mm_interconnect_1_cmd_mux
vComputer_System_mm_interconnect_1_router
R1
R10
!i10b 1
!s100 H>moa0KVJ[E^S4SLZzCK:3
I17JX8k1o0J^[z7FiW]e6^0
R3
Z76 !s105 Computer_System_mm_interconnect_1_router_sv_unit
S1
R0
R75
Z77 8C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv
Z78 FC:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv
R51
R5
r1
!s85 0
31
R12
Z79 !s107 C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv|
Z80 !s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules|C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv|
!i113 1
R7
R8
R9
n@computer_@system_mm_interconnect_1_router
vComputer_System_mm_interconnect_1_router_002
R1
R10
!i10b 1
!s100 dA[oC9=DZ=1Ok6Z:THNL]1
IGX_oKmh8W4cOAaZ0QW_hz3
R3
Z81 !s105 Computer_System_mm_interconnect_1_router_002_sv_unit
S1
R0
R75
Z82 8C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_002.sv
Z83 FC:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_002.sv
R51
R5
r1
!s85 0
31
R12
Z84 !s107 C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_002.sv|
Z85 !s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules|C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_002.sv|
!i113 1
R7
R8
R9
n@computer_@system_mm_interconnect_1_router_002
vComputer_System_mm_interconnect_1_router_002_default_decode
R1
R10
!i10b 1
!s100 a>ggg8M;334nBNVa6bMTG2
IlUTL=VLBDk4jo2bn^;T;21
R3
R81
S1
R0
R75
R82
R83
R59
R5
r1
!s85 0
31
R12
R84
R85
!i113 1
R7
R8
R9
n@computer_@system_mm_interconnect_1_router_002_default_decode
vComputer_System_mm_interconnect_1_router_default_decode
R1
R10
!i10b 1
!s100 DD]hiG@c9J^WDEz^@@:162
I;g38J74dN9S^GEze2>4HI2
R3
R76
S1
R0
R75
R77
R78
R59
R5
r1
!s85 0
31
R12
R79
R80
!i113 1
R7
R8
R9
n@computer_@system_mm_interconnect_1_router_default_decode
vComputer_System_mm_interconnect_1_rsp_demux
R1
R20
!i10b 1
!s100 @TPj_YVPkXKA^^2[B3PXH3
I;QBC>]Kc6P@6Sem1?Rl9j0
R3
!s105 Computer_System_mm_interconnect_1_rsp_demux_sv_unit
S1
R0
R75
8C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_demux.sv
FC:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_demux.sv
R46
R5
r1
!s85 0
31
R24
!s107 C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_demux.sv|
!s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules|C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_demux.sv|
!i113 1
R7
R8
R9
n@computer_@system_mm_interconnect_1_rsp_demux
vComputer_System_mm_interconnect_1_rsp_mux
R1
R20
!i10b 1
!s100 YOJnY;F5^E1fg?G2dfleW0
Ii`<ZgSZB?N^YcUC`F;Wf;3
R3
!s105 Computer_System_mm_interconnect_1_rsp_mux_sv_unit
S1
R0
R75
8C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_mux.sv
FC:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_mux.sv
R47
R5
r1
!s85 0
31
R24
!s107 C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_mux.sv|
!s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules|C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_mux.sv|
!i113 1
R7
R8
R9
n@computer_@system_mm_interconnect_1_rsp_mux
vComputer_System_mm_interconnect_2
R39
!i10b 1
!s100 Kld5WAT=_M_Ja=R;DG0hc2
I:17k@WIhZn=GnPNa]JWX70
R3
R0
R75
8C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v
FC:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v
L0 9
R5
r1
!s85 0
31
R40
!s107 C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v|
!s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules|C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v|
!i113 1
R13
R14
R9
n@computer_@system_mm_interconnect_2
vComputer_System_Onchip_SRAM
R18
!i10b 1
!s100 k60F94^gzBd@;LFOfaDEc0
IAd2HzXnhB?9PgE;fljeQF3
R3
R0
Z86 w1696276166
8C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.v
FC:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.v
R11
R5
r1
!s85 0
31
R19
!s107 C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.v|
!s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules|C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.v|
!i113 1
R13
R14
R9
n@computer_@system_@onchip_@s@r@a@m
vComputer_System_onchip_vga_buffer
R39
!i10b 1
!s100 85>RgU1<JM1KUjf<W2_QA3
IFMOPcmO5j[fJD>iZcEA^50
R3
R0
R86
8C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_onchip_vga_buffer.v
FC:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_onchip_vga_buffer.v
R11
R5
r1
!s85 0
31
R40
!s107 C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_onchip_vga_buffer.v|
!s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules|C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_onchip_vga_buffer.v|
!i113 1
R13
R14
R9
n@computer_@system_onchip_vga_buffer
vComputer_System_SDRAM
R42
!i10b 1
!s100 ;9J2]KbJ>hZ;WJW;O4VGH2
IB;VU7?WiKgmmGY_Va?K1^2
R3
R0
R86
Z87 8C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v
Z88 FC:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v
L0 159
R5
r1
!s85 0
31
R43
Z89 !s107 C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v|
Z90 !s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules|C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v|
!i113 1
R13
R14
R9
n@computer_@system_@s@d@r@a@m
vComputer_System_SDRAM_input_efifo_module
R42
!i10b 1
!s100 ]A[G?aAJMP8[kG>Vi;[MB1
IFzL8V2VCkRZfMf]liVz`i2
R3
R0
R86
R87
R88
R11
R5
r1
!s85 0
31
R43
R89
R90
!i113 1
R13
R14
R9
n@computer_@system_@s@d@r@a@m_input_efifo_module
vComputer_System_System_PLL
R42
!i10b 1
!s100 O]5>?2li_AnF`9R5RW7@o3
Ijcek=cmPZTZ?^mAMK`ez72
R3
R0
R86
8C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL.v
FC:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL.v
L0 9
R5
r1
!s85 0
31
R43
!s107 C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL.v|
!s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules|C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL.v|
!i113 1
R13
R14
R9
n@computer_@system_@system_@p@l@l
vComputer_System_System_PLL_sys_pll
R42
!i10b 1
!s100 OQ9hC`EPn;^aTzSWGjWM`2
IOMM3]72G:5P^9]P<z>C@h0
R3
R0
R86
8C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v
FC:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v
L0 2
R5
r1
!s85 0
31
R43
!s107 C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v|
!s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules|C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v|
!i113 1
R13
R14
R9
n@computer_@system_@system_@p@l@l_sys_pll
vComputer_System_VGA_Subsystem
R39
!i10b 1
!s100 >28V5oWKhGSfQcJ`6:5IZ0
Ii^0ezNj4c[4:9Zn@4c<9N3
R3
R0
R86
8C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v
FC:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v
L0 6
R5
r1
!s85 0
31
R40
!s107 C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v|
!s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules|C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v|
!i113 1
R13
R14
R9
n@computer_@system_@v@g@a_@subsystem
vComputer_System_VGA_Subsystem_VGA_Alpha_Blender
R42
!i10b 1
!s100 jT:?VMmQ3Ui7MBKO4OCck3
IRYkH0o5S5k2?`gKPIh0_O3
R3
R0
R86
8C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Alpha_Blender.v
FC:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Alpha_Blender.v
R34
R5
r1
!s85 0
31
R43
!s107 C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Alpha_Blender.v|
!s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules|C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Alpha_Blender.v|
!i113 1
R13
R14
R9
n@computer_@system_@v@g@a_@subsystem_@v@g@a_@alpha_@blender
vComputer_System_VGA_Subsystem_VGA_Char_Buffer
R42
!i10b 1
!s100 jkC@LW]H4:8nEalR3AHac0
IX:_j9;TPbBf70UYYW7eAC0
R3
R0
R86
8C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Char_Buffer.v
FC:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Char_Buffer.v
R41
R5
r1
!s85 0
31
R43
!s107 C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Char_Buffer.v|
!s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules|C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Char_Buffer.v|
!i113 1
R13
R14
R9
n@computer_@system_@v@g@a_@subsystem_@v@g@a_@char_@buffer
vComputer_System_VGA_Subsystem_VGA_Controller
R42
!i10b 1
!s100 [NDC;E1hDWJDGG2Z>iWol1
IfmY69[R9<oU=1C;iLG?fI2
R3
R0
R86
8C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Controller.v
FC:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Controller.v
R33
R5
r1
!s85 0
31
R43
!s107 C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Controller.v|
!s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules|C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Controller.v|
!i113 1
R13
R14
R9
n@computer_@system_@v@g@a_@subsystem_@v@g@a_@controller
vComputer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO
R42
!i10b 1
!s100 <NYzM7D34RJQ0[kDMC[YR3
I2WSoEeDN1YIiIVL3OS[3Y3
R3
R0
R86
8C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v
FC:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v
R41
R5
r1
!s85 0
31
R43
!s107 C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v|
!s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules|C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v|
!i113 1
R13
R14
R9
n@computer_@system_@v@g@a_@subsystem_@v@g@a_@dual_@clock_@f@i@f@o
vComputer_System_VGA_Subsystem_VGA_Pixel_DMA
R42
!i10b 1
!s100 k[BnWDDSaKZ]f67`@e0Tb2
I=D?RWa9_>`zEQ5T18GBMc2
R3
R0
R86
8C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v
FC:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v
R41
R5
r1
!s85 0
31
R43
!s107 C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v|
!s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules|C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v|
!i113 1
R13
R14
R9
n@computer_@system_@v@g@a_@subsystem_@v@g@a_@pixel_@d@m@a
vComputer_System_VGA_Subsystem_VGA_Pixel_FIFO
R39
!i10b 1
!s100 G0mVocRAYjzVjQAg^FiLm0
I4h^De:5C7aT>KnDz:;e3j1
R3
R0
R86
8C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO.v
FC:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO.v
R41
R5
r1
!s85 0
31
R40
!s107 C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO.v|
!s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules|C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO.v|
!i113 1
R13
R14
R9
n@computer_@system_@v@g@a_@subsystem_@v@g@a_@pixel_@f@i@f@o
vComputer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler
R39
!i10b 1
!s100 ejH1b_FLWeQg<:GLFjn>Q1
I^h^>mckN^YN=5;_dR1jZz3
R3
R0
R86
8C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler.v
FC:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler.v
R33
R5
r1
!s85 0
31
R40
!s107 C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler.v|
!s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules|C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler.v|
!i113 1
R13
R14
R9
n@computer_@system_@v@g@a_@subsystem_@v@g@a_@pixel_@r@g@b_@resampler
vComputer_System_VGA_Subsystem_VGA_PLL
R42
!i10b 1
!s100 P;7XO`M09SEk=Sbg97`EG1
In>_S`CfN5M[m7>Y5MaVdN2
R3
R0
R86
8C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL.v
FC:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL.v
L0 9
R5
r1
!s85 0
31
R43
!s107 C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL.v|
!s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules|C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL.v|
!i113 1
R13
R14
R9
n@computer_@system_@v@g@a_@subsystem_@v@g@a_@p@l@l
vComputer_System_VGA_Subsystem_VGA_PLL_video_pll
R42
!i10b 1
!s100 ]BRB<;TeNRN1Nz1=3?6A22
IZSEPVWKSKJg6fUX1lD[VE1
R3
R0
R86
8C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL_video_pll.v
FC:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL_video_pll.v
L0 2
R5
r1
!s85 0
31
R43
!s107 C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL_video_pll.v|
!s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules|C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL_video_pll.v|
!i113 1
R13
R14
R9
n@computer_@system_@v@g@a_@subsystem_@v@g@a_@p@l@l_video_pll
vhps_sdram
R18
!i10b 1
!s100 jbW90WZhb:4iXkRi;gdi^0
InKTNWNHOzZ_L:d_7Q@h?[1
R3
R0
R86
8C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram.v
FC:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram.v
L0 9
R5
r1
!s85 0
31
R19
!s107 C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram.v|
!s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules|C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram.v|
!i113 1
R13
R14
R9
vhps_sdram_p0
R1
R2
!i10b 1
!s100 ^51L0T@9;J3b7;fD0gebL2
I8=>ej1BoI5a@3K<:e]k9h0
R3
!s105 hps_sdram_p0_sv_unit
S1
R0
R86
8C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sv
FC:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sv
R17
R5
r1
!s85 0
31
R6
!s107 C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sv|
!s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules|C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sv|
!i113 1
R7
R8
R9
vhps_sdram_p0_acv_hard_addr_cmd_pads
R18
!i10b 1
!s100 JDiQYD`mV<S3ZbNU2oLkD2
IDSVDjW7U_<<<:X?Ala23Y0
R3
R0
R86
8C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
FC:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
Z91 L0 17
R5
r1
!s85 0
31
R19
!s107 C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v|
!s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules|C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v|
!i113 1
R13
R14
R9
vhps_sdram_p0_acv_hard_io_pads
R18
!i10b 1
!s100 SfJ5bje>CFhFCXN8?j91<1
IiJ:oFdfD7Sl33PMaalSVL0
R3
R0
R86
8C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v
FC:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v
R91
R5
r1
!s85 0
31
R19
!s107 C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v|
!s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules|C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v|
!i113 1
R13
R14
R9
vhps_sdram_p0_acv_hard_memphy
R20
!i10b 1
!s100 YZmZZ30=2fY45]I4U[QfM1
ImFBFLG^B]M8EJmmLAQ=YQ1
R3
R0
R86
8C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v
FC:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v
R11
R5
r1
!s85 0
31
R19
!s107 C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v|
!s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules|C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v|
!i113 1
R13
R14
R9
vhps_sdram_p0_acv_ldc
R20
!i10b 1
!s100 SK2LP`?Ld8_6n1Ui2PFoz1
Id:LhRdZ?nYIbEYZJH:C_?3
R3
R0
R86
8C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v
FC:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v
R91
R5
r1
!s85 0
31
R24
!s107 C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v|
!s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules|C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v|
!i113 1
R13
R14
R9
vhps_sdram_p0_altdqdqs
R20
!i10b 1
!s100 Xk]PjMGV;<WQjf6YEGK3:1
ILCSHm6W3D<c[zccgXPT0T2
R3
R0
R86
8C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v
FC:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v
R91
R5
r1
!s85 0
31
R24
!s107 C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v|
!s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules|C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v|
!i113 1
R13
R14
R9
vhps_sdram_p0_clock_pair_generator
R20
!i10b 1
!s100 XFAX];RG805f0mE=G4m7f3
IgAz9mEaAJLogb4SEE@OTI1
R3
R0
R86
8C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v
FC:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v
R33
R5
r1
!s85 0
31
R24
!s107 C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v|
!s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules|C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v|
!i113 1
R13
R14
R9
vhps_sdram_p0_generic_ddio
R20
!i10b 1
!s100 MEaB39e4Y6@9cRdAAXSbL3
I5<;hKAU5V2m3:2MV@:f^N3
R3
R0
R86
8C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_generic_ddio.v
FC:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_generic_ddio.v
R91
R5
r1
!s85 0
31
R24
!s107 C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_generic_ddio.v|
!s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules|C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_generic_ddio.v|
!i113 1
R13
R14
R9
vhps_sdram_pll
R1
R2
!i10b 1
!s100 U9abk]hQl`M=9NB[d=N6P0
Ib8R0KQN3ZMVhc<c^PaP2P3
R3
!s105 hps_sdram_pll_sv_unit
S1
R0
R86
8C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv
FC:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv
R37
R5
r1
!s85 0
31
R6
!s107 C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv|
!s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules|C:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv|
!i113 1
R7
R8
R9
