<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>VSF Documented: source/hal/driver/Artery/AT32F402_405/common/common.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">VSF Documented
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.8 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="topics.html"><span>Topics</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_b2f33c71d4aa5e7af42a1ca61ff5af1b.html">source</a></li><li class="navelem"><a class="el" href="dir_e31421c8d11a714f997d94dfd878485b.html">hal</a></li><li class="navelem"><a class="el" href="dir_25d0b491454d9cd33ec551022795e759.html">driver</a></li><li class="navelem"><a class="el" href="dir_e347ebbf9c2e97072cc576cfce030776.html">Artery</a></li><li class="navelem"><a class="el" href="dir_72dd46d14876582dbd9d8e60985606a4.html">AT32F402_405</a></li><li class="navelem"><a class="el" href="dir_92bf4ea206a0b0b297898137ec3f6de1.html">common</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">common.h</div></div>
</div><!--header-->
<div class="contents">
<a href="_artery_2_a_t32_f402__405_2common_2common_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*****************************************************************************</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"> *   Copyright(C)2009-2022 by VSF Team                                       *</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment"> *                                                                           *</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"> *  Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);          *</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment"> *  you may not use this file except in compliance with the License.         *</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment"> *  You may obtain a copy of the License at                                  *</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment"> *                                                                           *</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment"> *     http://www.apache.org/licenses/LICENSE-2.0                            *</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment"> *                                                                           *</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment"> *  Unless required by applicable law or agreed to in writing, software      *</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment"> *  distributed under the License is distributed on an &quot;AS IS&quot; BASIS,        *</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment"> *  WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. *</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment"> *  See the License for the specific language governing permissions and      *</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="comment"> *  limitations under the License.                                           *</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="comment"> *                                                                           *</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="comment"> ****************************************************************************/</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span> </div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="preprocessor">#ifndef __HAL_DRIVER_ARTERY_AT32F402_405_COMMON_H__</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="preprocessor">#define __HAL_DRIVER_ARTERY_AT32F402_405_COMMON_H__</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span> </div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="comment">/* \note __common.h should only be included by device.h */</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span> </div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="comment">/*============================ INCLUDES ======================================*/</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span> </div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="preprocessor">#include &quot;<a class="code" href="vsf__hal__cfg_8h.html">hal/vsf_hal_cfg.h</a>&quot;</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="preprocessor">#include &quot;<a class="code" href="vsf__arch_8h.html">hal/arch/vsf_arch.h</a>&quot;</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span> </div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="comment">// CMSIS headers which will not be included in core_xxx.h</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="comment">//  and arm_math.h CAN ONLY be included after core_xxx.h</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="comment">//#include &quot;arm_math.h&quot;</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span> </div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="comment">/*============================ MACROS ========================================*/</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span> </div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="comment">// CLK &amp; RST REGION</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span> </div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad49a792075cabc41d5f78b8eb0fc2c9e">   36</a></span><span class="preprocessor">#define VSF_HW_REG_REGION(__WORD_OFFSET, __BIT_OFFSET, __BIT_LENGTH)            \</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="preprocessor">            (((__WORD_OFFSET) &lt;&lt; 16) | ((__BIT_LENGTH) &lt;&lt; 8) | ((__BIT_OFFSET) &lt;&lt; 0))</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">   38</a></span><span class="preprocessor">#define VSF_HW_CLKRST_REGION            VSF_HW_REG_REGION</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span> </div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="comment">/*============================ MACROFIED FUNCTIONS ===========================*/</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span> </div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#a414ca757f583067b8e6cef10107c554e">   42</a></span><span class="preprocessor">#define vsf_hw_peripheral_clk_set       vsf_hw_clkrst_region_set</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#a670ee83f5374e79f651b75ffba8adf99">   43</a></span><span class="preprocessor">#define vsf_hw_peripheral_clk_get       vsf_hw_clkrst_region_get</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span> </div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#a84a41606ab040abfc9d5d00504b1cd6d">   45</a></span><span class="preprocessor">#define vsf_hw_peripheral_rst_set       vsf_hw_clkrst_region_set_bit</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#a0bab7887b4cc3bf4826aee4c15dceafc">   46</a></span><span class="preprocessor">#define vsf_hw_peripheral_rst_clear     vsf_hw_clkrst_region_clear_bit</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad238ed672bbfb56af3ecbd9f3c462b24">   47</a></span><span class="preprocessor">#define vsf_hw_peripheral_rst_get       vsf_hw_clkrst_region_get_bit</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span> </div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#a40b11e4e2b6cd97447d38d8c0b5430ca">   49</a></span><span class="preprocessor">#define vsf_hw_peripheral_enable        vsf_hw_clkrst_region_set_bit</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#a42008cce99bde0b55eb4aae4cba64d12">   50</a></span><span class="preprocessor">#define vsf_hw_peripheral_disable       vsf_hw_clkrst_region_clear_bit</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span> </div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#a3df849edf374070da0ba6abe14c81a48">   52</a></span><span class="preprocessor">#define VSF_SYSTIMER_FREQ               vsf_hw_clk_get_freq_hz(&amp;VSF_HW_CLK_CPU)</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span> </div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="comment">/*============================ TYPES =========================================*/</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span> </div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923a">   56</a></span><span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code hl_enumeration" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923a">vsf_hw_peripheral_rst_t</a> {</div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span>    <span class="comment">// CRM_AHBRST1</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="preprocessor">#if defined(VSF_HW_USB_OTG_MASK) &amp;&amp; (VSF_HW_USB_OTG_MASK &amp; (1 &lt;&lt; 1))</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span>    <a class="code hl_enumvalue" href="_s_t_2_s_t_m32_h7_r_s_x_x_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aa5298e74a00838f8679e4845aef02af2e">VSF_HW_RST_OTGHS</a>                    = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0x4,  29, 1),<span class="comment">// OTGHSRST</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aa3295cd27cb966859d1e44de8b043955b">   61</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aa3295cd27cb966859d1e44de8b043955b">VSF_HW_RST_DMA2</a>                     = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0x4,  24, 1),<span class="comment">// DMA2RST</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aa26473f48023b69090b4e08010c7b231b">   62</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aa26473f48023b69090b4e08010c7b231b">VSF_HW_RST_DMA1</a>                     = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0x4,  22, 1),<span class="comment">// DMA1RST</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aac8521a9ed31a04a2ffd147ceffaab709">   63</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aac8521a9ed31a04a2ffd147ceffaab709">VSF_HW_RST_CRC</a>                      = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0x4,  12, 1),<span class="comment">// CRCRST</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="preprocessor">#if defined(VSF_HW_GPIO_PORT_MASK) &amp;&amp; (VSF_HW_GPIO_PORT_MASK &amp; (1 &lt;&lt; 5))</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span>    <a class="code hl_enumvalue" href="_nations_2_n32_h76_x__78_x_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aa874dc0f7fde439baf7bd5faaf414e41b">VSF_HW_RST_GPIO5</a>                    = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0x4,  5,  1),<span class="comment">// GPIOFRST</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span>    <a class="code hl_enumvalue" href="_giga_device_2_g_d32_h7_x_x_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aa91459e935516d213bfa99a1be3fa7c51">VSF_HW_RST_GPIOF</a>                    = <a class="code hl_enumvalue" href="_nations_2_n32_h76_x__78_x_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aa874dc0f7fde439baf7bd5faaf414e41b">VSF_HW_RST_GPIO5</a>,</div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="preprocessor">#if defined(VSF_HW_GPIO_PORT_MASK) &amp;&amp; (VSF_HW_GPIO_PORT_MASK &amp; (1 &lt;&lt; 3))</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span>    <a class="code hl_enumvalue" href="_nations_2_n32_h76_x__78_x_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aa3ec9767e827502e7ec015de58b5978b1">VSF_HW_RST_GPIO3</a>                    = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0x4,  3,  1),<span class="comment">// GPIODRST</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span>    <a class="code hl_enumvalue" href="_giga_device_2_g_d32_h7_x_x_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aad8e811b7ea90e7da31a8de4e84f76025">VSF_HW_RST_GPIOD</a>                    = <a class="code hl_enumvalue" href="_nations_2_n32_h76_x__78_x_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aa3ec9767e827502e7ec015de58b5978b1">VSF_HW_RST_GPIO3</a>,</div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="preprocessor">#if defined(VSF_HW_GPIO_PORT_MASK) &amp;&amp; (VSF_HW_GPIO_PORT_MASK &amp; (1 &lt;&lt; 2))</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span>    <a class="code hl_enumvalue" href="_nations_2_n32_h76_x__78_x_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aacbf497c28fec6a2d30d19a64053e6664">VSF_HW_RST_GPIO2</a>                    = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0x4,  2,  1),<span class="comment">// GPIOCRST</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span>    <a class="code hl_enumvalue" href="_giga_device_2_g_d32_h7_x_x_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aa960def8b40e2f536b8e6e31b022da001">VSF_HW_RST_GPIOC</a>                    = <a class="code hl_enumvalue" href="_nations_2_n32_h76_x__78_x_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aacbf497c28fec6a2d30d19a64053e6664">VSF_HW_RST_GPIO2</a>,</div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span><span class="preprocessor">#if defined(VSF_HW_GPIO_PORT_MASK) &amp;&amp; (VSF_HW_GPIO_PORT_MASK &amp; (1 &lt;&lt; 1))</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span>    <a class="code hl_enumvalue" href="_nations_2_n32_h76_x__78_x_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aac80e5528e7203f05320f9516ab281e89">VSF_HW_RST_GPIO1</a>                    = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0x4,  1,  1),<span class="comment">// GPIOBRST</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span>    <a class="code hl_enumvalue" href="_giga_device_2_g_d32_h7_x_x_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aaaf99601de556d3ec34e09611210716ed">VSF_HW_RST_GPIOB</a>                    = <a class="code hl_enumvalue" href="_nations_2_n32_h76_x__78_x_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aac80e5528e7203f05320f9516ab281e89">VSF_HW_RST_GPIO1</a>,</div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="preprocessor">#if defined(VSF_HW_GPIO_PORT_MASK) &amp;&amp; (VSF_HW_GPIO_PORT_MASK &amp; (1 &lt;&lt; 0))</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span>    <a class="code hl_enumvalue" href="_nations_2_n32_h76_x__78_x_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aaec770d489775de8ef5787262017c953e">VSF_HW_RST_GPIO0</a>                    = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0x4,  0,  1),<span class="comment">// GPIOARST</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span>    <a class="code hl_enumvalue" href="_giga_device_2_g_d32_h7_x_x_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aa402d67bf5a40e854d987a663678d298a">VSF_HW_RST_GPIOA</a>                    = <a class="code hl_enumvalue" href="_nations_2_n32_h76_x__78_x_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aaec770d489775de8ef5787262017c953e">VSF_HW_RST_GPIO0</a>,</div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span> </div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span>    <span class="comment">// CRM_AHBRST2</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="preprocessor">#if defined(VSF_HW_USB_OTG_MASK) &amp;&amp; (VSF_HW_USB_OTG_MASK &amp; (1 &lt;&lt; 0))</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span>    VSF_HW_RST_USBOTG0                  = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0x5,  7,  1),<span class="comment">// OTGFS1RST</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span>    VSF_HW_RST_OTGFS1                   = VSF_HW_RST_USBOTG0,</div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span> </div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span>    <span class="comment">// CRM_AHBRST3</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aa1894aa3b29908c4c27f9ebe60e3d3044">   92</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aa1894aa3b29908c4c27f9ebe60e3d3044">VSF_HW_RST_QSPI1</a>                    = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0x6,  1,  1),<span class="comment">// QSPI1RST</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span> </div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span>    <span class="comment">// CRM_APB1RST</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="preprocessor">#if defined(VSF_HW_USART_MASK) &amp;&amp; (VSF_HW_USART_MASK &amp; (1 &lt;&lt; 8))</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span>    <a class="code hl_enumvalue" href="_s_t_2_s_t_m32_h7_r_s_x_x_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aa81d3a329642e1404f8410e004fd27d1c">VSF_HW_RST_UART8</a>                    = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0x7,  31,  1),<span class="comment">// UART8RST</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span><span class="preprocessor">#if defined(VSF_HW_USART_MASK) &amp;&amp; (VSF_HW_USART_MASK &amp; (1 &lt;&lt; 7))</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span>    <a class="code hl_enumvalue" href="_giga_device_2_g_d32_h7_x_x_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aa2a196372ad9a584352290a25d3f0e8f8">VSF_HW_RST_UART7</a>                    = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0x7,  30,  1),<span class="comment">// UART7RST</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aad6a0bba67f0a8c2231ffe66f42666896">  101</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aad6a0bba67f0a8c2231ffe66f42666896">VSF_HW_RST_PWC</a>                      = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0x7,  28,  1),<span class="comment">// PWCRST</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aadbf0644f7a48027500027875def804a4">  102</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aadbf0644f7a48027500027875def804a4">VSF_HW_RST_CAN1</a>                     = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0x7,  25,  1),<span class="comment">// CAN1RST</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="preprocessor">#if defined(VSF_HW_I2C_MASK) &amp;&amp; (VSF_HW_I2C_MASK &amp; (1 &lt;&lt; 3))</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span>    <a class="code hl_enumvalue" href="_giga_device_2_g_d32_h7_x_x_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aae012c32a360c1ecbb96e1a8a84a06fdf">VSF_HW_RST_I2C3</a>                     = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0x7,  23,  1),<span class="comment">// I2C3RST</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="preprocessor">#if defined(VSF_HW_I2C_MASK) &amp;&amp; (VSF_HW_I2C_MASK &amp; (1 &lt;&lt; 2))</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span>    <a class="code hl_enumvalue" href="_giga_device_2_g_d32_h7_x_x_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aa5a95889180df1c78a48c4a2c5f911ec5">VSF_HW_RST_I2C2</a>                     = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0x7,  22,  1),<span class="comment">// I2C2RST</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="preprocessor">#if defined(VSF_HW_I2C_MASK) &amp;&amp; (VSF_HW_I2C_MASK &amp; (1 &lt;&lt; 1))</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span>    <a class="code hl_enumvalue" href="_giga_device_2_g_d32_h7_x_x_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aaa1bbccac3afbfa19279ae62837c29f1b">VSF_HW_RST_I2C1</a>                     = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0x7,  21,  1),<span class="comment">// I2C1RST</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="preprocessor">#if defined(VSF_HW_USART_MASK) &amp;&amp; (VSF_HW_USART_MASK &amp; (1 &lt;&lt; 5))</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span>    <a class="code hl_enumvalue" href="_giga_device_2_g_d32_h7_x_x_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aad1574dc5cc2420f9260e92ebdc1a4425">VSF_HW_RST_USART5</a>                   = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0x7,  20,  1),<span class="comment">// USART5RST</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="preprocessor">#if defined(VSF_HW_USART_MASK) &amp;&amp; (VSF_HW_USART_MASK &amp; (1 &lt;&lt; 4))</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span>    <a class="code hl_enumvalue" href="_nations_2_n32_h76_x__78_x_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aa419a58814148a4293be92e5eb16d624c">VSF_HW_RST_USART4</a>                   = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0x7,  19,  1),<span class="comment">// USART4RST</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span><span class="preprocessor">#if defined(VSF_HW_USART_MASK) &amp;&amp; (VSF_HW_USART_MASK &amp; (1 &lt;&lt; 3))</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span>    <a class="code hl_enumvalue" href="_nations_2_n32_h76_x__78_x_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aa05f7bfe4e972105d4d12eb334bcd9c1f">VSF_HW_RST_USART3</a>                   = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0x7,  18,  1),<span class="comment">// USART3RST</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="preprocessor">#if defined(VSF_HW_USART_MASK) &amp;&amp; (VSF_HW_USART_MASK &amp; (1 &lt;&lt; 2))</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span>    <a class="code hl_enumvalue" href="_giga_device_2_g_d32_h7_x_x_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aa41e10c7fb8e6e288659fd4279327c641">VSF_HW_RST_USART2</a>                   = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0x7,  17,  1),<span class="comment">// USART2RST</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="preprocessor">#if defined(VSF_HW_SPI_MASK) &amp;&amp; (VSF_HW_SPI_MASK &amp; (1 &lt;&lt; 3))</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span>    <a class="code hl_enumvalue" href="_giga_device_2_g_d32_h7_x_x_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aae37463753570302c5e61626a56321f47">VSF_HW_RST_SPI3</a>                     = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0x7,  15,  1),<span class="comment">// SPI3RST</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="preprocessor">#if defined(VSF_HW_SPI_MASK) &amp;&amp; (VSF_HW_SPI_MASK &amp; (1 &lt;&lt; 2))</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span>    <a class="code hl_enumvalue" href="_giga_device_2_g_d32_h7_x_x_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aa3d2ae6e52e37cda9e350377e64447aec">VSF_HW_RST_SPI2</a>                     = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0x7,  14,  1),<span class="comment">// SPI2RST</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aad6af11e5ddfb491d446b36e6a1e58b71">  130</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aad6af11e5ddfb491d446b36e6a1e58b71">VSF_HW_RST_WWDT</a>                     = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0x7,  11,  1),<span class="comment">// WWDTRST</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aa010d66c9d1dcdabc3532d8425ba8b0fa">  131</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aa010d66c9d1dcdabc3532d8425ba8b0fa">VSF_HW_RST_TMR14</a>                    = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0x7,   8,  1),<span class="comment">// TMR14RST</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aaddfe92fc121d034d94bcef63e115ce10">  132</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aaddfe92fc121d034d94bcef63e115ce10">VSF_HW_RST_TMR13</a>                    = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0x7,   7,  1),<span class="comment">// TMR13RST</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aa024623a24e87f998075fdb1f9bec0833">  133</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aa024623a24e87f998075fdb1f9bec0833">VSF_HW_RST_TMR7</a>                     = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0x7,   5,  1),<span class="comment">// TMR7RST</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aacf819b2bcb3cadd8052fe79c0db4dcfb">  134</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aacf819b2bcb3cadd8052fe79c0db4dcfb">VSF_HW_RST_TMR6</a>                     = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0x7,   4,  1),<span class="comment">// TMR6RST</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aa17fd5620052029bf26123860441139ee">  135</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aa17fd5620052029bf26123860441139ee">VSF_HW_RST_TMR4</a>                     = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0x7,   2,  1),<span class="comment">// TMR4RST</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aa1ef3d1c8219331b99e19d64a5024d3aa">  136</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aa1ef3d1c8219331b99e19d64a5024d3aa">VSF_HW_RST_TMR3</a>                     = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0x7,   1,  1),<span class="comment">// TMR3RST</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aa68c8d5c2191acb44b30216f1a167d121">  137</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aa68c8d5c2191acb44b30216f1a167d121">VSF_HW_RST_TMR2</a>                     = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0x7,   0,  1),<span class="comment">// TMR2RST</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span> </div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span>    <span class="comment">// CRM_APB2RST</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aaf1cee40a2225f84c893cff37ffeb2fdc">  140</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aaf1cee40a2225f84c893cff37ffeb2fdc">VSF_HW_RST_ACC</a>                      = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0x8,  29,  1),<span class="comment">// ACCRST</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aa49ed6f60893588aa1028f608057a9194">  141</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aa49ed6f60893588aa1028f608057a9194">VSF_HW_RST_I2SF5</a>                    = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0x8,  20,  1),<span class="comment">// I2SF5RST</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aaa6ad88a88100cb2ea4b1f90a940bce4b">  142</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aaa6ad88a88100cb2ea4b1f90a940bce4b">VSF_HW_RST_TMR11</a>                    = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0x8,  18,  1),<span class="comment">// TMR11RST</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aa0912666b2ab885a02e747b6c0d335458">  143</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aa0912666b2ab885a02e747b6c0d335458">VSF_HW_RST_TMR10</a>                    = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0x8,  17,  1),<span class="comment">// TMR10RST</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aaf736668f4a064a3df5b6f6773fdae259">  144</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aaf736668f4a064a3df5b6f6773fdae259">VSF_HW_RST_TMR9</a>                     = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0x8,  16,  1),<span class="comment">// TMR9RST</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aa79339e4521fa84298dc3b199c98e0fa1">  145</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aa79339e4521fa84298dc3b199c98e0fa1">VSF_HW_RST_SCFG</a>                     = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0x8,  14,  1),<span class="comment">// SCFGRST</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="preprocessor">#if defined(VSF_HW_SPI_MASK) &amp;&amp; (VSF_HW_SPI_MASK &amp; (1 &lt;&lt; 1))</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span>    <a class="code hl_enumvalue" href="_giga_device_2_g_d32_h7_x_x_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aa7d40daa8a0d34b61f4c3dd071f5beb3a">VSF_HW_RST_SPI1</a>                     = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0x8,  12,  1),<span class="comment">// SPI1RST</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aa42af3decf742dee2886e274a8a365da4">  149</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aa42af3decf742dee2886e274a8a365da4">VSF_HW_RST_ADC</a>                      = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0x8,   8,  1),<span class="comment">// ADCRST</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="preprocessor">#if defined(VSF_HW_USART_MASK) &amp;&amp; (VSF_HW_USART_MASK &amp; (1 &lt;&lt; 6))</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span>    <a class="code hl_enumvalue" href="_nations_2_n32_h76_x__78_x_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aa70796d9f4d31b8642d9a6efc6892885e">VSF_HW_RST_USART6</a>                   = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0x8,   5,  1),<span class="comment">// USART6RST</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="preprocessor">#if defined(VSF_HW_USART_MASK) &amp;&amp; (VSF_HW_USART_MASK &amp; (1 &lt;&lt; 1))</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span>    <a class="code hl_enumvalue" href="_giga_device_2_g_d32_h7_x_x_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aaba485c0cf9612affe44e3e93fe49a7f6">VSF_HW_RST_USART1</a>                   = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0x8,   4,  1),<span class="comment">// USART1RST</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aaf3e8a0551f91b4d2417762140087f04d">  156</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aaf3e8a0551f91b4d2417762140087f04d">VSF_HW_RST_TMR1</a>                     = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0x8,   0,  1),<span class="comment">// TMR1RST</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#a142f2d8767be41411d5966b0c96a8b86">  157</a></span>} <a class="code hl_enumeration" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923a">vsf_hw_peripheral_rst_t</a>;</div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span> </div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00">  159</a></span><span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code hl_enumeration" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00">vsf_hw_peripheral_en_t</a> {</div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span>    <span class="comment">// CRM_AHBEN1</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="preprocessor">#if defined(VSF_HW_USB_OTG_MASK) &amp;&amp; (VSF_HW_USB_OTG_MASK &amp; (1 &lt;&lt; 1))</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span>    <a class="code hl_enumvalue" href="_s_t_2_s_t_m32_h7_r_s_x_x_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00ae449ed10001d053e2779d3dd1f733759">VSF_HW_EN_OTGHS</a>                     = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0xC,  29, 1),<span class="comment">// OTGHSEN</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00a63dc07482fa5d9d6ba641bd72446264d">  164</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00a63dc07482fa5d9d6ba641bd72446264d">VSF_HW_EN_DMA2</a>                      = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0xC,  24, 1),<span class="comment">// DMA2EN</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00aab33744c60c2381e48e8a8539d5e4780">  165</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00aab33744c60c2381e48e8a8539d5e4780">VSF_HW_EN_DMA1</a>                      = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0xC,  22, 1),<span class="comment">// DMA1EN</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00a7b113f4fcf181eea4cf0ccb33275141f">  166</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00a7b113f4fcf181eea4cf0ccb33275141f">VSF_HW_EN_CRC</a>                       = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0xC,  12, 1),<span class="comment">// CRCEN</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="preprocessor">#if defined(VSF_HW_GPIO_PORT_MASK) &amp;&amp; (VSF_HW_GPIO_PORT_MASK &amp; (1 &lt;&lt; 5))</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span>    VSF_HW_EN_GPIO5                     = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0xC,  5,  1),<span class="comment">// GPIOFEN</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span>    <a class="code hl_enumvalue" href="_giga_device_2_g_d32_h7_x_x_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00aef7629e30e8d3fa5e3b504aaef1ac766">VSF_HW_EN_GPIOF</a>                     = VSF_HW_EN_GPIO5,</div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span><span class="preprocessor">#if defined(VSF_HW_GPIO_PORT_MASK) &amp;&amp; (VSF_HW_GPIO_PORT_MASK &amp; (1 &lt;&lt; 3))</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span>    VSF_HW_EN_GPIO3                     = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0xC,  3,  1),<span class="comment">// GPIODEN</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span>    <a class="code hl_enumvalue" href="_giga_device_2_g_d32_h7_x_x_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00aa3c865f20eeb8b5c7838abddf1741e9e">VSF_HW_EN_GPIOD</a>                     = VSF_HW_EN_GPIO3,</div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="preprocessor">#if defined(VSF_HW_GPIO_PORT_MASK) &amp;&amp; (VSF_HW_GPIO_PORT_MASK &amp; (1 &lt;&lt; 2))</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span>    VSF_HW_EN_GPIO2                     = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0xC,  2,  1),<span class="comment">// GPIOCEN</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span>    <a class="code hl_enumvalue" href="_giga_device_2_g_d32_h7_x_x_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00a6144887aa943cfcbff07b4954cfe6158">VSF_HW_EN_GPIOC</a>                     = VSF_HW_EN_GPIO2,</div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="preprocessor">#if defined(VSF_HW_GPIO_PORT_MASK) &amp;&amp; (VSF_HW_GPIO_PORT_MASK &amp; (1 &lt;&lt; 1))</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span>    VSF_HW_EN_GPIO1                     = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0xC,  1,  1),<span class="comment">// GPIOBEN</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span>    <a class="code hl_enumvalue" href="_giga_device_2_g_d32_h7_x_x_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00a4790a95aa75a22ac11b4a920fca173ed">VSF_HW_EN_GPIOB</a>                     = VSF_HW_EN_GPIO1,</div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="preprocessor">#if defined(VSF_HW_GPIO_PORT_MASK) &amp;&amp; (VSF_HW_GPIO_PORT_MASK &amp; (1 &lt;&lt; 0))</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span>    VSF_HW_EN_GPIO0                     = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0xC,  0,  1),<span class="comment">// GPIOAEN</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span>    <a class="code hl_enumvalue" href="_giga_device_2_g_d32_h7_x_x_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00aba2cdd5f23f1cac786a1247473c9b416">VSF_HW_EN_GPIOA</a>                     = VSF_HW_EN_GPIO0,</div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span> </div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span>    <span class="comment">// CRM_AHBEN2</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span><span class="preprocessor">#if defined(VSF_HW_USB_OTG_MASK) &amp;&amp; (VSF_HW_USB_OTG_MASK &amp; (1 &lt;&lt; 0))</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span>    VSF_HW_EN_USBOTG0                   = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0xD,  7,  1),<span class="comment">// OTGFS1EN</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span>    VSF_HW_EN_OTGFS1                    = VSF_HW_EN_USBOTG0,</div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span> </div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span>    <span class="comment">// CRM_AHBEN3</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00a61a5bc6d792bd82ce450acb327307e5e">  195</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00a61a5bc6d792bd82ce450acb327307e5e">VSF_HW_EN_QSPI1</a>                     = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0xE,  1,  1),<span class="comment">// QSPI1EN</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span> </div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span>    <span class="comment">// CRM_APB1EN</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span><span class="preprocessor">#if defined(VSF_HW_USART_MASK) &amp;&amp; (VSF_HW_USART_MASK &amp; (1 &lt;&lt; 8))</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span>    <a class="code hl_enumvalue" href="_s_t_2_s_t_m32_h7_r_s_x_x_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00ac5cd5f30a481cc46e987023baccfc9fe">VSF_HW_EN_UART8</a>                     = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0x10, 31,  1),<span class="comment">// UART8EN</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span><span class="preprocessor">#if defined(VSF_HW_USART_MASK) &amp;&amp; (VSF_HW_USART_MASK &amp; (1 &lt;&lt; 7))</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span>    <a class="code hl_enumvalue" href="_giga_device_2_g_d32_h7_x_x_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00a3f5fdfad2966058154da42136d76ced6">VSF_HW_EN_UART7</a>                     = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0x10, 30,  1),<span class="comment">// UART7EN</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00abe7b075b93bef3744cda83031130930e">  204</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00abe7b075b93bef3744cda83031130930e">VSF_HW_EN_PWC</a>                       = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0x10, 28,  1),<span class="comment">// PWCEN</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00ac6af433766de0168387c35822c38d81a">  205</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00ac6af433766de0168387c35822c38d81a">VSF_HW_EN_CAN1</a>                      = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0x10, 25,  1),<span class="comment">// CAN1EN</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span><span class="preprocessor">#if defined(VSF_HW_I2C_MASK) &amp;&amp; (VSF_HW_I2C_MASK &amp; (1 &lt;&lt; 3))</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span>    <a class="code hl_enumvalue" href="_giga_device_2_g_d32_h7_x_x_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00ae86f4cb06c0780d79ae3ec7effc07ed3">VSF_HW_EN_I2C3</a>                      = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0x10, 23,  1),<span class="comment">// I2C3EN</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span><span class="preprocessor">#if defined(VSF_HW_I2C_MASK) &amp;&amp; (VSF_HW_I2C_MASK &amp; (1 &lt;&lt; 2))</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span>    <a class="code hl_enumvalue" href="_giga_device_2_g_d32_h7_x_x_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00acb35a75a2fb1f8b19be4285b96cfbbc3">VSF_HW_EN_I2C2</a>                      = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0x10, 22,  1),<span class="comment">// I2C2EN</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span><span class="preprocessor">#if defined(VSF_HW_I2C_MASK) &amp;&amp; (VSF_HW_I2C_MASK &amp; (1 &lt;&lt; 1))</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span>    <a class="code hl_enumvalue" href="_giga_device_2_g_d32_h7_x_x_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00a705f484226498f655f1f137ac46ef936">VSF_HW_EN_I2C1</a>                      = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0x10, 21,  1),<span class="comment">// I2C1EN</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span><span class="preprocessor">#if defined(VSF_HW_USART_MASK) &amp;&amp; (VSF_HW_USART_MASK &amp; (1 &lt;&lt; 5))</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span>    <a class="code hl_enumvalue" href="_giga_device_2_g_d32_h7_x_x_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00ab7793ee4273c387730e668dcca960237">VSF_HW_EN_USART5</a>                    = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0x10, 20,  1),<span class="comment">// USART5EN</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span><span class="preprocessor">#if defined(VSF_HW_USART_MASK) &amp;&amp; (VSF_HW_USART_MASK &amp; (1 &lt;&lt; 4))</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span>    VSF_HW_EN_USART4                    = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0x10, 19,  1),<span class="comment">// USART4EN</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span><span class="preprocessor">#if defined(VSF_HW_USART_MASK) &amp;&amp; (VSF_HW_USART_MASK &amp; (1 &lt;&lt; 3))</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span>    <a class="code hl_enumvalue" href="_s_t_2_s_t_m32_h7_r_s_x_x_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00a3e6598c5f61abe6ab5b662cb92eab16f">VSF_HW_EN_USART3</a>                    = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0x10, 18,  1),<span class="comment">// USART3EN</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span><span class="preprocessor">#if defined(VSF_HW_USART_MASK) &amp;&amp; (VSF_HW_USART_MASK &amp; (1 &lt;&lt; 2))</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span>    <a class="code hl_enumvalue" href="_giga_device_2_g_d32_h7_x_x_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00a421f234209b2314041b8cd7952edec07">VSF_HW_EN_USART2</a>                    = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0x10, 17,  1),<span class="comment">// USART2EN</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span><span class="preprocessor">#if defined(VSF_HW_SPI_MASK) &amp;&amp; (VSF_HW_SPI_MASK &amp; (1 &lt;&lt; 3))</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span>    <a class="code hl_enumvalue" href="_giga_device_2_g_d32_h7_x_x_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00a88e26b318921e83c45a9227e99069d21">VSF_HW_EN_SPI3</a>                      = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0x10, 15,  1),<span class="comment">// SPI3EN</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span><span class="preprocessor">#if defined(VSF_HW_SPI_MASK) &amp;&amp; (VSF_HW_SPI_MASK &amp; (1 &lt;&lt; 2))</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span>    <a class="code hl_enumvalue" href="_giga_device_2_g_d32_h7_x_x_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00a28da7b1cc164c8dd0e39fb7202e54761">VSF_HW_EN_SPI2</a>                      = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0x10, 14,  1),<span class="comment">// SPI2EN</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00a31100bbe7cad47a241ede0bdaa1460be">  233</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00a31100bbe7cad47a241ede0bdaa1460be">VSF_HW_EN_WWDT</a>                      = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0x10, 11,  1),<span class="comment">// WWDTEN</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00aa19aa4906785a57dec3a01a6c8d3e828">  234</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00aa19aa4906785a57dec3a01a6c8d3e828">VSF_HW_EN_TMR14</a>                     = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0x10,  8,  1),<span class="comment">// TMR14EN</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00adabe6dcd304eff6f6a80343578477966">  235</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00adabe6dcd304eff6f6a80343578477966">VSF_HW_EN_TMR13</a>                     = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0x10,  7,  1),<span class="comment">// TMR13EN</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00a20cadba2ff92b4b287097ac78e3cdb1b">  236</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00a20cadba2ff92b4b287097ac78e3cdb1b">VSF_HW_EN_TMR7</a>                      = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0x10,  5,  1),<span class="comment">// TMR7EN</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00a17875a68c0038653c568585f2f66a34b">  237</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00a17875a68c0038653c568585f2f66a34b">VSF_HW_EN_TMR6</a>                      = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0x10,  4,  1),<span class="comment">// TMR6EN</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00a734e5f605d3a8941eeba429755b50ee9">  238</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00a734e5f605d3a8941eeba429755b50ee9">VSF_HW_EN_TMR4</a>                      = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0x10,  2,  1),<span class="comment">// TMR4EN</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00a9ee494282d84360dd265d1c2c84b8291">  239</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00a9ee494282d84360dd265d1c2c84b8291">VSF_HW_EN_TMR3</a>                      = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0x10,  1,  1),<span class="comment">// TMR3EN</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00a6861ed3a28f6532c471df7c61d0191d5">  240</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00a6861ed3a28f6532c471df7c61d0191d5">VSF_HW_EN_TMR2</a>                      = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0x10,  0,  1),<span class="comment">// TMR2EN</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span> </div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span>    <span class="comment">// CRM_APB2EN</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00a25d9c27a5f0a8cc87c2d53904092d000">  243</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00a25d9c27a5f0a8cc87c2d53904092d000">VSF_HW_EN_ACC</a>                       = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0x11, 29,  1),<span class="comment">// ACCEN</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00aaa79b9b2cdd0d4dd172d2cbb2c9fc42f">  244</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00aaa79b9b2cdd0d4dd172d2cbb2c9fc42f">VSF_HW_EN_I2SF5</a>                     = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0x11, 20,  1),<span class="comment">// I2SF5EN</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00a6c51cecbe26cf0872152b0260dd1cadb">  245</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00a6c51cecbe26cf0872152b0260dd1cadb">VSF_HW_EN_TMR11</a>                     = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0x11, 18,  1),<span class="comment">// TMR11EN</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00a77366ab34a40186e754852ed2398a3b6">  246</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00a77366ab34a40186e754852ed2398a3b6">VSF_HW_EN_TMR10</a>                     = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0x11, 17,  1),<span class="comment">// TMR10EN</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00aac2c6fe88e929f1e33516b4cbbdfc713">  247</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00aac2c6fe88e929f1e33516b4cbbdfc713">VSF_HW_EN_TMR9</a>                      = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0x11, 16,  1),<span class="comment">// TMR9EN</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00a99f9a57b8827657f43b529b5d094e812">  248</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00a99f9a57b8827657f43b529b5d094e812">VSF_HW_EN_SCFG</a>                      = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0x11, 14,  1),<span class="comment">// SCFGEN</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span><span class="preprocessor">#if defined(VSF_HW_SPI_MASK) &amp;&amp; (VSF_HW_SPI_MASK &amp; (1 &lt;&lt; 1))</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span>    <a class="code hl_enumvalue" href="_giga_device_2_g_d32_h7_x_x_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00a4177391b340daa9530bf2c12978674e1">VSF_HW_EN_SPI1</a>                      = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0x11, 12,  1),<span class="comment">// SPI1EN</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00a74fe42ba8109cc5ab3cc567220980564">  252</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00a74fe42ba8109cc5ab3cc567220980564">VSF_HW_EN_ADC</a>                       = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0x11,  8,  1),<span class="comment">// ADCEN</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span><span class="preprocessor">#if defined(VSF_HW_USART_MASK) &amp;&amp; (VSF_HW_USART_MASK &amp; (1 &lt;&lt; 6))</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span>    <a class="code hl_enumvalue" href="_s_t_2_s_t_m32_h7_x_x_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00a0c9fd6e3edd072dab1ebda90acaf240c">VSF_HW_EN_USART6</a>                    = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0x11,  5,  1),<span class="comment">// USART6EN</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span><span class="preprocessor">#if defined(VSF_HW_USART_MASK) &amp;&amp; (VSF_HW_USART_MASK &amp; (1 &lt;&lt; 1))</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span>    <a class="code hl_enumvalue" href="_giga_device_2_g_d32_h7_x_x_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00acb32eab923f74ee36f493bd983924711">VSF_HW_EN_USART1</a>                    = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0x11,  4,  1),<span class="comment">// USART1EN</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00a6f3e17ecebe9c6b79e52c1430a5f6039">  259</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00a6f3e17ecebe9c6b79e52c1430a5f6039">VSF_HW_EN_TMR1</a>                      = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0x11,  0,  1),<span class="comment">// TMR1EN</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span> </div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span>    <span class="comment">// CRM_AHBLPEN1</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span><span class="preprocessor">#if defined(VSF_HW_USB_OTG_MASK) &amp;&amp; (VSF_HW_USB_OTG_MASK &amp; (1 &lt;&lt; 1))</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span>    VSF_HW_EN_OTGHSLP                   = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0x14, 29, 1),<span class="comment">// OTGHSLPEN</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00a3f5a1fcce0b8b933535ed6e61cf73193">  265</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00a3f5a1fcce0b8b933535ed6e61cf73193">VSF_HW_EN_DMA2LP</a>                    = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0x14, 24, 1),<span class="comment">// DMA2LPEN</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00a6565aa42a43f60f5c82b4e0f06435bdc">  266</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00a6565aa42a43f60f5c82b4e0f06435bdc">VSF_HW_EN_DMA1LP</a>                    = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0x14, 22, 1),<span class="comment">// DMA1LPEN</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00ac40e9d08f401397337c6389061f158d3">  267</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00ac40e9d08f401397337c6389061f158d3">VSF_HW_EN_CRCLP</a>                     = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0x14, 12, 1),<span class="comment">// CRCLPEN</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span><span class="preprocessor">#if defined(VSF_HW_GPIO_PORT_MASK) &amp;&amp; (VSF_HW_GPIO_PORT_MASK &amp; (1 &lt;&lt; 5))</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span>    VSF_HW_EN_GPIO5LP                   = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0x14, 5,  1),<span class="comment">// GPIOFLPEN</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span>    <a class="code hl_enumvalue" href="_nations_2_n32_h76_x__78_x_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00aa4061caa7bf5a532488cc1b27d1e8de3">VSF_HW_EN_GPIOFLP</a>                   = VSF_HW_EN_GPIO5LP,</div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span><span class="preprocessor">#if defined(VSF_HW_GPIO_PORT_MASK) &amp;&amp; (VSF_HW_GPIO_PORT_MASK &amp; (1 &lt;&lt; 3))</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span>    VSF_HW_EN_GPIO3LP                   = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0x14, 3,  1),<span class="comment">// GPIODLPEN</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span>    <a class="code hl_enumvalue" href="_nations_2_n32_h76_x__78_x_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00ade63249defc5aa0267f4ce2f7154c701">VSF_HW_EN_GPIODLP</a>                   = VSF_HW_EN_GPIO3LP,</div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span><span class="preprocessor">#if defined(VSF_HW_GPIO_PORT_MASK) &amp;&amp; (VSF_HW_GPIO_PORT_MASK &amp; (1 &lt;&lt; 2))</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span>    VSF_HW_EN_GPIO2LP                   = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0x14, 2,  1),<span class="comment">// GPIOCLPEN</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span>    <a class="code hl_enumvalue" href="_nations_2_n32_h76_x__78_x_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00a0f46164c02f400d756e82fa291f2c1a8">VSF_HW_EN_GPIOCLP</a>                   = VSF_HW_EN_GPIO2LP,</div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span><span class="preprocessor">#if defined(VSF_HW_GPIO_PORT_MASK) &amp;&amp; (VSF_HW_GPIO_PORT_MASK &amp; (1 &lt;&lt; 1))</span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span>    VSF_HW_EN_GPIO1LP                   = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0x14, 1,  1),<span class="comment">// GPIOBLPEN</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span>    <a class="code hl_enumvalue" href="_nations_2_n32_h76_x__78_x_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00af1c5562899fe74d9d94473a55ec20748">VSF_HW_EN_GPIOBLP</a>                   = VSF_HW_EN_GPIO1LP,</div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span><span class="preprocessor">#if defined(VSF_HW_GPIO_PORT_MASK) &amp;&amp; (VSF_HW_GPIO_PORT_MASK &amp; (1 &lt;&lt; 0))</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span>    VSF_HW_EN_GPIO0LP                   = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0x14, 0,  1),<span class="comment">// GPIOALPEN</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span>    <a class="code hl_enumvalue" href="_nations_2_n32_h76_x__78_x_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00aef0a9c1f437373dd44c968c859d52475">VSF_HW_EN_GPIOALP</a>                   = VSF_HW_EN_GPIO0LP,</div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span> </div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span>    <span class="comment">// CRM_AHBLPEN2</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span><span class="preprocessor">#if defined(VSF_HW_USB_OTG_MASK) &amp;&amp; (VSF_HW_USB_OTG_MASK &amp; (1 &lt;&lt; 0))</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span>    VSF_HW_EN_USBOTG0LP                 = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0x15, 7,  1),<span class="comment">// OTGFS1LPEN</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span>    VSF_HW_EN_OTGFS1LP                  = VSF_HW_EN_USBOTG0LP,</div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span> </div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span>    <span class="comment">// CRM_AHBLPEN3</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00a998ee88788e96ba407452b91e88c9b7a">  296</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00a998ee88788e96ba407452b91e88c9b7a">VSF_HW_EN_QSPI1LP</a>                   = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0x16, 1,  1),<span class="comment">// QSPI1LPEN</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span> </div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span>    <span class="comment">// CRM_APB1LPEN</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span><span class="preprocessor">#if defined(VSF_HW_USART_MASK) &amp;&amp; (VSF_HW_USART_MASK &amp; (1 &lt;&lt; 8))</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span>    VSF_HW_EN_UART8LP                   = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0x18, 31,  1),<span class="comment">// UART8LPEN</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span><span class="preprocessor">#if defined(VSF_HW_USART_MASK) &amp;&amp; (VSF_HW_USART_MASK &amp; (1 &lt;&lt; 7))</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span>    VSF_HW_EN_UART7LP                   = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0x18, 30,  1),<span class="comment">// UART7LPEN</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00a0b519744939841207504d7b797adc152">  305</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00a0b519744939841207504d7b797adc152">VSF_HW_EN_PWCLP</a>                     = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0x18, 28,  1),<span class="comment">// PWCLPEN</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00a60b9c1a9f854330965f30193de63174c">  306</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00a60b9c1a9f854330965f30193de63174c">VSF_HW_EN_CAN1LP</a>                    = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0x18, 25,  1),<span class="comment">// CAN1LPEN</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span><span class="preprocessor">#if defined(VSF_HW_I2C_MASK) &amp;&amp; (VSF_HW_I2C_MASK &amp; (1 &lt;&lt; 3))</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span>    VSF_HW_EN_I2C3LP                    = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0x18, 23,  1),<span class="comment">// I2C3LPEN</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span><span class="preprocessor">#if defined(VSF_HW_I2C_MASK) &amp;&amp; (VSF_HW_I2C_MASK &amp; (1 &lt;&lt; 2))</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span>    VSF_HW_EN_I2C2LP                    = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0x18, 22,  1),<span class="comment">// I2C2LPEN</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span><span class="preprocessor">#if defined(VSF_HW_I2C_MASK) &amp;&amp; (VSF_HW_I2C_MASK &amp; (1 &lt;&lt; 1))</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span>    VSF_HW_EN_I2C1LP                    = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0x18, 21,  1),<span class="comment">// I2C1LPEN</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span><span class="preprocessor">#if defined(VSF_HW_USART_MASK) &amp;&amp; (VSF_HW_USART_MASK &amp; (1 &lt;&lt; 5))</span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span>    VSF_HW_EN_USART5LP                  = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0x18, 20,  1),<span class="comment">// USART5LPEN</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span><span class="preprocessor">#if defined(VSF_HW_USART_MASK) &amp;&amp; (VSF_HW_USART_MASK &amp; (1 &lt;&lt; 4))</span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span>    VSF_HW_EN_USART4LP                  = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0x18, 19,  1),<span class="comment">// USART4LPEN</span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span><span class="preprocessor">#if defined(VSF_HW_USART_MASK) &amp;&amp; (VSF_HW_USART_MASK &amp; (1 &lt;&lt; 3))</span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span>    VSF_HW_EN_USART3LP                  = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0x18, 18,  1),<span class="comment">// USART3LPEN</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span><span class="preprocessor">#if defined(VSF_HW_USART_MASK) &amp;&amp; (VSF_HW_USART_MASK &amp; (1 &lt;&lt; 2))</span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span>    VSF_HW_EN_USART2LP                  = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0x18, 17,  1),<span class="comment">// USART2LPEN</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span><span class="preprocessor">#if defined(VSF_HW_SPI_MASK) &amp;&amp; (VSF_HW_SPI_MASK &amp; (1 &lt;&lt; 3))</span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span>    VSF_HW_EN_SPI3LP                    = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0x18, 15,  1),<span class="comment">// SPI3LPEN</span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span><span class="preprocessor">#if defined(VSF_HW_SPI_MASK) &amp;&amp; (VSF_HW_SPI_MASK &amp; (1 &lt;&lt; 2))</span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span>    VSF_HW_EN_SPI2LP                    = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0x18, 14,  1),<span class="comment">// SPI2LPEN</span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00acf9a75cd7610c258098f0245f4229f92">  334</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00acf9a75cd7610c258098f0245f4229f92">VSF_HW_EN_WWDTLP</a>                    = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0x18, 11,  1),<span class="comment">// WWDTLPEN</span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00acf63348df4dd1ab587296e4294259fe3">  335</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00acf63348df4dd1ab587296e4294259fe3">VSF_HW_EN_TMR14LP</a>                   = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0x18,  8,  1),<span class="comment">// TMR14LPEN</span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00a593187269f0bb0002385f1b3a2650d59">  336</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00a593187269f0bb0002385f1b3a2650d59">VSF_HW_EN_TMR13LP</a>                   = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0x18,  7,  1),<span class="comment">// TMR13LPEN</span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00ab748b9457ef1f20b64a413c945f33efc">  337</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00ab748b9457ef1f20b64a413c945f33efc">VSF_HW_EN_TMR7LP</a>                    = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0x18,  5,  1),<span class="comment">// TMR7LPEN</span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00ab3e7b902df40756bfd4575145932efd8">  338</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00ab3e7b902df40756bfd4575145932efd8">VSF_HW_EN_TMR6LP</a>                    = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0x18,  4,  1),<span class="comment">// TMR6LPEN</span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00a5dd29a5cdcbe0e851d0aaa65eaa789c0">  339</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00a5dd29a5cdcbe0e851d0aaa65eaa789c0">VSF_HW_EN_TMR4LP</a>                    = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0x18,  2,  1),<span class="comment">// TMR4LPEN</span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00ac4a5a1bf8bd76bc7af9af40d0efe1341">  340</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00ac4a5a1bf8bd76bc7af9af40d0efe1341">VSF_HW_EN_TMR3LP</a>                    = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0x18,  1,  1),<span class="comment">// TMR3LPEN</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00a6a871adf1d119f76bef197b941c0431f">  341</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00a6a871adf1d119f76bef197b941c0431f">VSF_HW_EN_TMR2LP</a>                    = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0x18,  0,  1),<span class="comment">// TMR2LPEN</span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span> </div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span>    <span class="comment">// CRM_APB2LPEN</span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00aad1c8aed7eee12b9226d3bd533906158">  344</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00aad1c8aed7eee12b9226d3bd533906158">VSF_HW_EN_ACCLP</a>                     = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0x19, 29,  1),<span class="comment">// ACCLPEN</span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00ab3722815a93ebd906118d586b3830209">  345</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00ab3722815a93ebd906118d586b3830209">VSF_HW_EN_I2SF5LP</a>                   = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0x19, 20,  1),<span class="comment">// I2SF5LPEN</span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00a2fcec4af46718d8db7a889b544e0e03d">  346</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00a2fcec4af46718d8db7a889b544e0e03d">VSF_HW_EN_TMR11LP</a>                   = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0x19, 18,  1),<span class="comment">// TMR11LPEN</span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00ac57334c1ba594880f2573f1066ceb5c8">  347</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00ac57334c1ba594880f2573f1066ceb5c8">VSF_HW_EN_TMR10LP</a>                   = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0x19, 17,  1),<span class="comment">// TMR10LPEN</span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00afe568aef686c46685e7008f474b57a82">  348</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00afe568aef686c46685e7008f474b57a82">VSF_HW_EN_TMR9LP</a>                    = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0x19, 16,  1),<span class="comment">// TMR9LPEN</span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00ab060b1467468cdf4b6e3edf6d2a88974">  349</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00ab060b1467468cdf4b6e3edf6d2a88974">VSF_HW_EN_SCFGLP</a>                    = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0x19, 14,  1),<span class="comment">// SCFGLPEN</span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span><span class="preprocessor">#if defined(VSF_HW_SPI_MASK) &amp;&amp; (VSF_HW_SPI_MASK &amp; (1 &lt;&lt; 1))</span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span>    VSF_HW_EN_SPI1LP                    = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0x19, 12,  1),<span class="comment">// SPI1LPEN</span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00a0c2a2139508187c33d98451088befc66">  353</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00a0c2a2139508187c33d98451088befc66">VSF_HW_EN_ADCLP</a>                     = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0x19,  8,  1),<span class="comment">// ADCLPEN</span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span><span class="preprocessor">#if defined(VSF_HW_USART_MASK) &amp;&amp; (VSF_HW_USART_MASK &amp; (1 &lt;&lt; 6))</span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span>    VSF_HW_EN_USART6LP                  = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0x19,  5,  1),<span class="comment">// USART6LPEN</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span><span class="preprocessor">#if defined(VSF_HW_USART_MASK) &amp;&amp; (VSF_HW_USART_MASK &amp; (1 &lt;&lt; 1))</span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span>    VSF_HW_EN_USART1LP                  = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0x19,  4,  1),<span class="comment">// USART1LPEN</span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00ac638cedcd23ad7a52086ee80aeeb0412">  360</a></span>    <a class="code hl_enumvalue" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00ac638cedcd23ad7a52086ee80aeeb0412">VSF_HW_EN_TMR1LP</a>                    = <a class="code hl_define" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a>(0x19,  0,  1),<span class="comment">// TMR1LPEN</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#a0eb22efa34f6d264a1b4f25d84357345">  361</a></span>} <a class="code hl_enumeration" href="_si_fli_2_s_f32_l_b52_x_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00">vsf_hw_peripheral_en_t</a>;</div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span> </div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#a561f5405b8ee5f6bdf9108a6544bfbbc">  363</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="structvsf__hw__clk__t.html">vsf_hw_clk_t</a> <a class="code hl_struct" href="structvsf__hw__clk__t.html">vsf_hw_clk_t</a>;</div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span> </div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span><span class="comment">/*============================ GLOBAL VARIABLES ==============================*/</span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span> </div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span><span class="keyword">extern</span> <span class="keyword">const</span> <a class="code hl_struct" href="structvsf__hw__clk__t.html">vsf_hw_clk_t</a> <a class="code hl_variable" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ac35bc94a4858fa5bbf13f4b23cd93dfa">VSF_HW_CLK_HSE</a>;</div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#a49667139308545a914236d7e9603fb64">  368</a></span><span class="preprocessor">#define VSF_HW_CLK_HEXT                 VSF_HW_CLK_HSE</span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span><span class="keyword">extern</span> <span class="keyword">const</span> <a class="code hl_struct" href="structvsf__hw__clk__t.html">vsf_hw_clk_t</a> <a class="code hl_variable" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#a0a48930cd1936efc976a5f363e276424">VSF_HW_CLK_HSI48</a>;</div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span><span class="keyword">extern</span> <span class="keyword">const</span> <a class="code hl_struct" href="structvsf__hw__clk__t.html">vsf_hw_clk_t</a> <a class="code hl_variable" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#a696db88c6bd7108969ce00a5f2fd8dd6">VSF_HW_CLK_HSI8</a>;</div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span><span class="keyword">extern</span> <span class="keyword">const</span> <a class="code hl_struct" href="structvsf__hw__clk__t.html">vsf_hw_clk_t</a> <a class="code hl_variable" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#a9f7ea959020b9ad10f3e21fa6378ad74">VSF_HW_CLK_HSI</a>;</div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#a64ac95e20a9ea05ee5a33947544b089b">  372</a></span><span class="preprocessor">#define VSF_HW_CLK_HICK                 VSF_HW_CLK_HSI</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span><span class="keyword">extern</span> <span class="keyword">const</span> <a class="code hl_struct" href="structvsf__hw__clk__t.html">vsf_hw_clk_t</a> <a class="code hl_variable" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#a8b0b1eb21fda654c15ffa4f6e676a2ca">VSF_HW_CLK_LSE</a>;</div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#afa1356f855d8453df55de1656c78fd2c">  374</a></span><span class="preprocessor">#define VSF_HW_CLK_LEXT                 VSF_HW_CLK_LSE</span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span><span class="keyword">extern</span> <span class="keyword">const</span> <a class="code hl_struct" href="structvsf__hw__clk__t.html">vsf_hw_clk_t</a> <a class="code hl_variable" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#a071ecdfbc43286b51bf949be3ebf989d">VSF_HW_CLK_LSI</a>;</div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#a68bc6cad140bf4550f455ddf15fdfaf9">  376</a></span><span class="preprocessor">#define VSF_HW_CLK_LICK                 VSF_HW_CLK_LSI</span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span> </div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span><span class="keyword">extern</span> <span class="keyword">const</span> <a class="code hl_struct" href="structvsf__hw__clk__t.html">vsf_hw_clk_t</a> <a class="code hl_variable" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#a21351a9a617fc7740ac9306bf9afd68c">VSF_HW_CLK_PLL</a>;</div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span><span class="keyword">extern</span> <span class="keyword">const</span> <a class="code hl_struct" href="structvsf__hw__clk__t.html">vsf_hw_clk_t</a> <a class="code hl_variable" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#abd2b79570665464502b55bf765eac61d">VSF_HW_CLK_PLLP</a>;</div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span><span class="keyword">extern</span> <span class="keyword">const</span> <a class="code hl_struct" href="structvsf__hw__clk__t.html">vsf_hw_clk_t</a> <a class="code hl_variable" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#a876329d877036a58d2e87abd0286088c">VSF_HW_CLK_PLLU</a>;</div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span> </div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span><span class="keyword">extern</span> <span class="keyword">const</span> <a class="code hl_struct" href="structvsf__hw__clk__t.html">vsf_hw_clk_t</a> <a class="code hl_variable" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#a03e2bc882448950d6326d04daaa5e719">VSF_HW_CLK_SYS</a>;</div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#a7956dca514085b82b53236027586c5b4">  383</a></span><span class="preprocessor">#define VSF_HW_CLK_SCLK                 VSF_HW_CLK_SYS</span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span><span class="keyword">extern</span> <span class="keyword">const</span> <a class="code hl_struct" href="structvsf__hw__clk__t.html">vsf_hw_clk_t</a> <a class="code hl_variable" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#a7056eaa0069ad1f27e671a16eb293541">VSF_HW_CLK_AHB</a>;</div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#a78d6d483f060088723b1ff494a7d2801">  385</a></span><span class="preprocessor">#define VSF_HW_CLK_HCLK                 VSF_HW_CLK_AHB</span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#a19bf47474b4a1bf61097beb8023d6a82">  386</a></span><span class="preprocessor">#define VSF_HW_CLK_CPU                  VSF_HW_CLK_AHB</span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span> </div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span><span class="keyword">extern</span> <span class="keyword">const</span> <a class="code hl_struct" href="structvsf__hw__clk__t.html">vsf_hw_clk_t</a> <a class="code hl_variable" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aed23c20df58b18db265c5c097230d490">VSF_HW_CLK_SYSTICK_EXT</a>;</div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span><span class="keyword">extern</span> <span class="keyword">const</span> <a class="code hl_struct" href="structvsf__hw__clk__t.html">vsf_hw_clk_t</a> <a class="code hl_variable" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad356149f93cb03d3a192cbdc2ea0b1e4">VSF_HW_CLK_APB1</a>;</div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span><span class="keyword">extern</span> <span class="keyword">const</span> <a class="code hl_struct" href="structvsf__hw__clk__t.html">vsf_hw_clk_t</a> <a class="code hl_variable" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#a345b47647a7087870548d97268038932">VSF_HW_CLK_APB2</a>;</div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span> </div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#a112860528295ce42ac98ad9112868357">  392</a></span><span class="preprocessor">#define VSF_HW_CLK_I2S1                 VSF_HW_CLK_SYS</span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ab9ca5ea9ed8b02872716955dd771a664">  393</a></span><span class="preprocessor">#define VSF_HW_CLK_I2S2                 VSF_HW_CLK_SYS</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno"><a class="line" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ac3e5c2183b0c9229c58a3f281968dea2">  394</a></span><span class="preprocessor">#define VSF_HW_CLK_I2S3                 VSF_HW_CLK_SYS</span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span> </div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span><span class="preprocessor">#if defined(VSF_HW_USART_MASK) &amp;&amp; (VSF_HW_USART_MASK &amp; (1 &lt;&lt; 1))</span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span><span class="preprocessor">#   define VSF_HW_CLK_USART1            VSF_HW_CLK_APB2</span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span><span class="preprocessor">#if defined(VSF_HW_USART_MASK) &amp;&amp; (VSF_HW_USART_MASK &amp; (1 &lt;&lt; 2))</span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span><span class="preprocessor">#   define VSF_HW_CLK_USART2            VSF_HW_CLK_APB1</span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span><span class="preprocessor">#if defined(VSF_HW_USART_MASK) &amp;&amp; (VSF_HW_USART_MASK &amp; (1 &lt;&lt; 3))</span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span><span class="preprocessor">#   define VSF_HW_CLK_USART3            VSF_HW_CLK_APB1</span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span><span class="preprocessor">#if defined(VSF_HW_USART_MASK) &amp;&amp; (VSF_HW_USART_MASK &amp; (1 &lt;&lt; 4))</span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span><span class="preprocessor">#   define VSF_HW_CLK_USART4            VSF_HW_CLK_APB1</span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span><span class="preprocessor">#if defined(VSF_HW_USART_MASK) &amp;&amp; (VSF_HW_USART_MASK &amp; (1 &lt;&lt; 5))</span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span><span class="preprocessor">#   define VSF_HW_CLK_USART5            VSF_HW_CLK_APB1</span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span><span class="preprocessor">#if defined(VSF_HW_USART_MASK) &amp;&amp; (VSF_HW_USART_MASK &amp; (1 &lt;&lt; 6))</span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span><span class="preprocessor">#   define VSF_HW_CLK_USART6            VSF_HW_CLK_APB2</span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span><span class="preprocessor">#if defined(VSF_HW_USART_MASK) &amp;&amp; (VSF_HW_USART_MASK &amp; (1 &lt;&lt; 7))</span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span><span class="preprocessor">#   define VSF_HW_CLK_USART7            VSF_HW_CLK_APB1</span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span><span class="preprocessor">#   define VSF_HW_CLK_UART7             VSF_HW_CLK_USART7</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span><span class="preprocessor">#if defined(VSF_HW_USART_MASK) &amp;&amp; (VSF_HW_USART_MASK &amp; (1 &lt;&lt; 8))</span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span><span class="preprocessor">#   define VSF_HW_CLK_USART8            VSF_HW_CLK_APB1</span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span><span class="preprocessor">#   define VSF_HW_CLK_UART8             VSF_HW_CLK_USART8</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span> </div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span><span class="preprocessor">#if defined(VSF_HW_SPI_MASK) &amp;&amp; (VSF_HW_SPI_MASK &amp; (1 &lt;&lt; 1))</span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span><span class="preprocessor">#   define VSF_HW_CLK_SPI1              VSF_HW_CLK_APB2</span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span><span class="preprocessor">#if defined(VSF_HW_SPI_MASK) &amp;&amp; (VSF_HW_SPI_MASK &amp; (1 &lt;&lt; 2))</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span><span class="preprocessor">#   define VSF_HW_CLK_SPI2              VSF_HW_CLK_APB1</span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span><span class="preprocessor">#if defined(VSF_HW_SPI_MASK) &amp;&amp; (VSF_HW_SPI_MASK &amp; (1 &lt;&lt; 3))</span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span><span class="preprocessor">#   define VSF_HW_CLK_SPI3              VSF_HW_CLK_APB1</span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span> </div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span><span class="preprocessor">#if defined(VSF_HW_I2C_MASK) &amp;&amp; (VSF_HW_I2C_MASK &amp; (1 &lt;&lt; 1))</span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span><span class="preprocessor">#   define VSF_HW_CLK_I2C1              VSF_HW_CLK_APB1</span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span><span class="preprocessor">#if defined(VSF_HW_I2C_MASK) &amp;&amp; (VSF_HW_I2C_MASK &amp; (1 &lt;&lt; 2))</span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span><span class="preprocessor">#   define VSF_HW_CLK_I2C2              VSF_HW_CLK_APB1</span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span><span class="preprocessor">#if defined(VSF_HW_I2C_MASK) &amp;&amp; (VSF_HW_I2C_MASK &amp; (1 &lt;&lt; 3))</span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span><span class="preprocessor">#   define VSF_HW_CLK_I2C3              VSF_HW_CLK_APB1</span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span> </div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span><span class="preprocessor">#if defined(VSF_HW_USB_OTG_MASK) &amp;&amp; (VSF_HW_USB_OTG_MASK &amp; (1 &lt;&lt; 0))</span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span><span class="keyword">extern</span> <span class="keyword">const</span> <a class="code hl_struct" href="structvsf__hw__clk__t.html">vsf_hw_clk_t</a> VSF_HW_CLK_USBOTG0;</div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span><span class="preprocessor">#   define VSF_HW_CLK_OTGFS1            VSF_HW_CLK_USBOTG0</span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span> </div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span><span class="comment">/*============================ LOCAL VARIABLES ===============================*/</span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span><span class="comment">/*============================ INCLUDES ======================================*/</span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span><span class="comment">/*============================ PROTOTYPES ====================================*/</span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span> </div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span><span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code hl_function" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#add7208c26886cdbdbe5498a09f283827">vsf_hw_clkrst_region_set</a>(<a class="code hl_typedef" href="stdint_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a> region, <a class="code hl_typedef" href="stdint_8h.html#a2d31063fef649c85396fb28130ef9795">uint_fast8_t</a> <a class="code hl_variable" href="vsf__audio_8h.html#ad5265e9eca2f756804584a9ac3335519">value</a>);</div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span><span class="keyword">extern</span> <a class="code hl_typedef" href="stdint_8h.html#a2d31063fef649c85396fb28130ef9795">uint_fast8_t</a> <a class="code hl_function" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#abdec576c26b1103422813369f066f838">vsf_hw_clkrst_region_get</a>(<a class="code hl_typedef" href="stdint_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a> region);</div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span> </div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span><span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code hl_function" href="_si_fli_2_s_f32_l_b52_x_2common_2common_8h.html#a52f705ea9c6eb457a07222df5a18b534">vsf_hw_clkrst_region_set_bit</a>(<a class="code hl_typedef" href="stdint_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a> region);</div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span><span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code hl_function" href="_si_fli_2_s_f32_l_b52_x_2common_2common_8h.html#a1c253f4b8f44efd56ed6a35f4a8aeb47">vsf_hw_clkrst_region_clear_bit</a>(<a class="code hl_typedef" href="stdint_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a> region);</div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span><span class="keyword">extern</span> <a class="code hl_typedef" href="stdint_8h.html#a2d31063fef649c85396fb28130ef9795">uint_fast8_t</a> <a class="code hl_function" href="_si_fli_2_s_f32_l_b52_x_2common_2common_8h.html#aba7e70f718c18c7f954cb91980dd7790">vsf_hw_clkrst_region_get_bit</a>(<a class="code hl_typedef" href="stdint_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a> region);</div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span> </div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span><span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code hl_function" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ab00bd225fb632bc78a4c15558f853087">vsf_hw_update_flash_latency</a>(<a class="code hl_typedef" href="stdint_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a> sys_clk_hz);</div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span> </div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span><span class="keyword">extern</span> <span class="keyword">const</span> <a class="code hl_struct" href="structvsf__hw__clk__t.html">vsf_hw_clk_t</a> * <a class="code hl_function" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#af918a55dff6d4363d8ddc40ade9dcf7d">vsf_hw_clk_get_src</a>(<span class="keyword">const</span> <a class="code hl_struct" href="structvsf__hw__clk__t.html">vsf_hw_clk_t</a> *clk);</div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span><span class="keyword">extern</span> <a class="code hl_typedef" href="stdint_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a> <a class="code hl_function" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa317faca20642e9342bc4d6817bc1663">vsf_hw_clk_get_freq_hz</a>(<span class="keyword">const</span> <a class="code hl_struct" href="structvsf__hw__clk__t.html">vsf_hw_clk_t</a> *clk);</div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span><span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code hl_function" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ae3f4f54b812d2e08a1e7ab65022fbdf1">vsf_hw_clk_enable</a>(<span class="keyword">const</span> <a class="code hl_struct" href="structvsf__hw__clk__t.html">vsf_hw_clk_t</a> *clk);</div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span><span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code hl_function" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#a96fbbcc248d95456dcda26b8b005326e">vsf_hw_clk_disable</a>(<span class="keyword">const</span> <a class="code hl_struct" href="structvsf__hw__clk__t.html">vsf_hw_clk_t</a> *clk);</div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span><span class="keyword">extern</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#abf1cb1eb8f668e5efdcef7779ed237c1">vsf_hw_clk_is_enabled</a>(<span class="keyword">const</span> <a class="code hl_struct" href="structvsf__hw__clk__t.html">vsf_hw_clk_t</a> *clk);</div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span><span class="keyword">extern</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#a7a3d14d6c03744f9ab06bbca453ea0e8">vsf_hw_clk_is_ready</a>(<span class="keyword">const</span> <a class="code hl_struct" href="structvsf__hw__clk__t.html">vsf_hw_clk_t</a> *clk);</div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span><span class="keyword">extern</span> <a class="code hl_enumeration" href="____type_8h.html#ac6c55e737799b5e73899ccfae13b98e4">vsf_err_t</a> <a class="code hl_function" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#a846fa080f72b2857220ba6628ec9fd18">vsf_hw_clk_config</a>(<span class="keyword">const</span> <a class="code hl_struct" href="structvsf__hw__clk__t.html">vsf_hw_clk_t</a> *clk, <span class="keyword">const</span> <a class="code hl_struct" href="structvsf__hw__clk__t.html">vsf_hw_clk_t</a> *<a class="code hl_variable" href="structvsf__hw__clk__t.html#aba59dbff57aaf2d63eb9a8841a5f9b56">clksrc</a>, <a class="code hl_typedef" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> <a class="code hl_variable" href="structvsf__hw__clk__t.html#a5541447a492d9ba8dd4f1f8c9c6dd2a3">prescaler</a>, <a class="code hl_typedef" href="stdint_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a> freq_hz);</div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span> </div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span><span class="keyword">extern</span> <a class="code hl_enumeration" href="____type_8h.html#ac6c55e737799b5e73899ccfae13b98e4">vsf_err_t</a> <a class="code hl_function" href="_artery_2_a_t32_f402__405_2common_2common_8h.html#a44498a56f0b7c0a49c7dc11b1a59a52a">vsf_hw_pll_config</a>(<span class="keyword">const</span> <a class="code hl_struct" href="structvsf__hw__clk__t.html">vsf_hw_clk_t</a> *clk, <span class="keyword">const</span> <a class="code hl_struct" href="structvsf__hw__clk__t.html">vsf_hw_clk_t</a> *<a class="code hl_variable" href="structvsf__hw__clk__t.html#aba59dbff57aaf2d63eb9a8841a5f9b56">clksrc</a>, <a class="code hl_typedef" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> mul, <a class="code hl_typedef" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> <a class="code hl_function" href="sys_2linux_2include_2simple__libc_2stdlib_8h.html#a4476a5dc418924ee3ad18ce699581dfd">div</a>, <a class="code hl_typedef" href="stdint_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a> out_freq_hz);</div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span> </div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span><span class="comment">/* EOF */</span></div>
<div class="ttc" id="a____type_8h_html_ac6c55e737799b5e73899ccfae13b98e4"><div class="ttname"><a href="____type_8h.html#ac6c55e737799b5e73899ccfae13b98e4">vsf_err_t</a></div><div class="ttdeci">vsf_err_t</div><div class="ttdef"><b>Definition</b> __type.h:42</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2common_8h_html_a03e2bc882448950d6326d04daaa5e719"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2common_8h.html#a03e2bc882448950d6326d04daaa5e719">VSF_HW_CLK_SYS</a></div><div class="ttdeci">const vsf_hw_clk_t VSF_HW_CLK_SYS</div><div class="ttdef"><b>Definition</b> driver.c:185</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2common_8h_html_a04b6ff995110dd4ca92d4fbb2553923a"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923a">vsf_hw_peripheral_rst_t</a></div><div class="ttdeci">vsf_hw_peripheral_rst_t</div><div class="ttdef"><b>Definition</b> common.h:56</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2common_8h_html_a04b6ff995110dd4ca92d4fbb2553923aa010d66c9d1dcdabc3532d8425ba8b0fa"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aa010d66c9d1dcdabc3532d8425ba8b0fa">VSF_HW_RST_TMR14</a></div><div class="ttdeci">@ VSF_HW_RST_TMR14</div><div class="ttdef"><b>Definition</b> common.h:131</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2common_8h_html_a04b6ff995110dd4ca92d4fbb2553923aa024623a24e87f998075fdb1f9bec0833"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aa024623a24e87f998075fdb1f9bec0833">VSF_HW_RST_TMR7</a></div><div class="ttdeci">@ VSF_HW_RST_TMR7</div><div class="ttdef"><b>Definition</b> common.h:133</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2common_8h_html_a04b6ff995110dd4ca92d4fbb2553923aa0912666b2ab885a02e747b6c0d335458"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aa0912666b2ab885a02e747b6c0d335458">VSF_HW_RST_TMR10</a></div><div class="ttdeci">@ VSF_HW_RST_TMR10</div><div class="ttdef"><b>Definition</b> common.h:143</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2common_8h_html_a04b6ff995110dd4ca92d4fbb2553923aa17fd5620052029bf26123860441139ee"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aa17fd5620052029bf26123860441139ee">VSF_HW_RST_TMR4</a></div><div class="ttdeci">@ VSF_HW_RST_TMR4</div><div class="ttdef"><b>Definition</b> common.h:135</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2common_8h_html_a04b6ff995110dd4ca92d4fbb2553923aa1894aa3b29908c4c27f9ebe60e3d3044"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aa1894aa3b29908c4c27f9ebe60e3d3044">VSF_HW_RST_QSPI1</a></div><div class="ttdeci">@ VSF_HW_RST_QSPI1</div><div class="ttdef"><b>Definition</b> common.h:92</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2common_8h_html_a04b6ff995110dd4ca92d4fbb2553923aa1ef3d1c8219331b99e19d64a5024d3aa"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aa1ef3d1c8219331b99e19d64a5024d3aa">VSF_HW_RST_TMR3</a></div><div class="ttdeci">@ VSF_HW_RST_TMR3</div><div class="ttdef"><b>Definition</b> common.h:136</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2common_8h_html_a04b6ff995110dd4ca92d4fbb2553923aa26473f48023b69090b4e08010c7b231b"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aa26473f48023b69090b4e08010c7b231b">VSF_HW_RST_DMA1</a></div><div class="ttdeci">@ VSF_HW_RST_DMA1</div><div class="ttdef"><b>Definition</b> common.h:62</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2common_8h_html_a04b6ff995110dd4ca92d4fbb2553923aa3295cd27cb966859d1e44de8b043955b"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aa3295cd27cb966859d1e44de8b043955b">VSF_HW_RST_DMA2</a></div><div class="ttdeci">@ VSF_HW_RST_DMA2</div><div class="ttdef"><b>Definition</b> common.h:61</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2common_8h_html_a04b6ff995110dd4ca92d4fbb2553923aa42af3decf742dee2886e274a8a365da4"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aa42af3decf742dee2886e274a8a365da4">VSF_HW_RST_ADC</a></div><div class="ttdeci">@ VSF_HW_RST_ADC</div><div class="ttdef"><b>Definition</b> common.h:149</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2common_8h_html_a04b6ff995110dd4ca92d4fbb2553923aa49ed6f60893588aa1028f608057a9194"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aa49ed6f60893588aa1028f608057a9194">VSF_HW_RST_I2SF5</a></div><div class="ttdeci">@ VSF_HW_RST_I2SF5</div><div class="ttdef"><b>Definition</b> common.h:141</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2common_8h_html_a04b6ff995110dd4ca92d4fbb2553923aa68c8d5c2191acb44b30216f1a167d121"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aa68c8d5c2191acb44b30216f1a167d121">VSF_HW_RST_TMR2</a></div><div class="ttdeci">@ VSF_HW_RST_TMR2</div><div class="ttdef"><b>Definition</b> common.h:137</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2common_8h_html_a04b6ff995110dd4ca92d4fbb2553923aa79339e4521fa84298dc3b199c98e0fa1"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aa79339e4521fa84298dc3b199c98e0fa1">VSF_HW_RST_SCFG</a></div><div class="ttdeci">@ VSF_HW_RST_SCFG</div><div class="ttdef"><b>Definition</b> common.h:145</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2common_8h_html_a04b6ff995110dd4ca92d4fbb2553923aaa6ad88a88100cb2ea4b1f90a940bce4b"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aaa6ad88a88100cb2ea4b1f90a940bce4b">VSF_HW_RST_TMR11</a></div><div class="ttdeci">@ VSF_HW_RST_TMR11</div><div class="ttdef"><b>Definition</b> common.h:142</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2common_8h_html_a04b6ff995110dd4ca92d4fbb2553923aac8521a9ed31a04a2ffd147ceffaab709"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aac8521a9ed31a04a2ffd147ceffaab709">VSF_HW_RST_CRC</a></div><div class="ttdeci">@ VSF_HW_RST_CRC</div><div class="ttdef"><b>Definition</b> common.h:63</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2common_8h_html_a04b6ff995110dd4ca92d4fbb2553923aacf819b2bcb3cadd8052fe79c0db4dcfb"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aacf819b2bcb3cadd8052fe79c0db4dcfb">VSF_HW_RST_TMR6</a></div><div class="ttdeci">@ VSF_HW_RST_TMR6</div><div class="ttdef"><b>Definition</b> common.h:134</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2common_8h_html_a04b6ff995110dd4ca92d4fbb2553923aad6a0bba67f0a8c2231ffe66f42666896"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aad6a0bba67f0a8c2231ffe66f42666896">VSF_HW_RST_PWC</a></div><div class="ttdeci">@ VSF_HW_RST_PWC</div><div class="ttdef"><b>Definition</b> common.h:101</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2common_8h_html_a04b6ff995110dd4ca92d4fbb2553923aad6af11e5ddfb491d446b36e6a1e58b71"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aad6af11e5ddfb491d446b36e6a1e58b71">VSF_HW_RST_WWDT</a></div><div class="ttdeci">@ VSF_HW_RST_WWDT</div><div class="ttdef"><b>Definition</b> common.h:130</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2common_8h_html_a04b6ff995110dd4ca92d4fbb2553923aadbf0644f7a48027500027875def804a4"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aadbf0644f7a48027500027875def804a4">VSF_HW_RST_CAN1</a></div><div class="ttdeci">@ VSF_HW_RST_CAN1</div><div class="ttdef"><b>Definition</b> common.h:102</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2common_8h_html_a04b6ff995110dd4ca92d4fbb2553923aaddfe92fc121d034d94bcef63e115ce10"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aaddfe92fc121d034d94bcef63e115ce10">VSF_HW_RST_TMR13</a></div><div class="ttdeci">@ VSF_HW_RST_TMR13</div><div class="ttdef"><b>Definition</b> common.h:132</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2common_8h_html_a04b6ff995110dd4ca92d4fbb2553923aaf1cee40a2225f84c893cff37ffeb2fdc"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aaf1cee40a2225f84c893cff37ffeb2fdc">VSF_HW_RST_ACC</a></div><div class="ttdeci">@ VSF_HW_RST_ACC</div><div class="ttdef"><b>Definition</b> common.h:140</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2common_8h_html_a04b6ff995110dd4ca92d4fbb2553923aaf3e8a0551f91b4d2417762140087f04d"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aaf3e8a0551f91b4d2417762140087f04d">VSF_HW_RST_TMR1</a></div><div class="ttdeci">@ VSF_HW_RST_TMR1</div><div class="ttdef"><b>Definition</b> common.h:156</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2common_8h_html_a04b6ff995110dd4ca92d4fbb2553923aaf736668f4a064a3df5b6f6773fdae259"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aaf736668f4a064a3df5b6f6773fdae259">VSF_HW_RST_TMR9</a></div><div class="ttdeci">@ VSF_HW_RST_TMR9</div><div class="ttdef"><b>Definition</b> common.h:144</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2common_8h_html_a071ecdfbc43286b51bf949be3ebf989d"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2common_8h.html#a071ecdfbc43286b51bf949be3ebf989d">VSF_HW_CLK_LSI</a></div><div class="ttdeci">const vsf_hw_clk_t VSF_HW_CLK_LSI</div><div class="ttdef"><b>Definition</b> driver.c:125</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2common_8h_html_a0a48930cd1936efc976a5f363e276424"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2common_8h.html#a0a48930cd1936efc976a5f363e276424">VSF_HW_CLK_HSI48</a></div><div class="ttdeci">const vsf_hw_clk_t VSF_HW_CLK_HSI48</div><div class="ttdef"><b>Definition</b> driver.c:92</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2common_8h_html_a21351a9a617fc7740ac9306bf9afd68c"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2common_8h.html#a21351a9a617fc7740ac9306bf9afd68c">VSF_HW_CLK_PLL</a></div><div class="ttdeci">const vsf_hw_clk_t VSF_HW_CLK_PLL</div><div class="ttdef"><b>Definition</b> driver.c:149</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2common_8h_html_a345b47647a7087870548d97268038932"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2common_8h.html#a345b47647a7087870548d97268038932">VSF_HW_CLK_APB2</a></div><div class="ttdeci">const vsf_hw_clk_t VSF_HW_CLK_APB2</div><div class="ttdef"><b>Definition</b> driver.c:225</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2common_8h_html_a44498a56f0b7c0a49c7dc11b1a59a52a"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2common_8h.html#a44498a56f0b7c0a49c7dc11b1a59a52a">vsf_hw_pll_config</a></div><div class="ttdeci">vsf_err_t vsf_hw_pll_config(const vsf_hw_clk_t *clk, const vsf_hw_clk_t *clksrc, uint16_t mul, uint16_t div, uint32_t out_freq_hz)</div><div class="ttdef"><b>Definition</b> driver.c:530</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2common_8h_html_a696db88c6bd7108969ce00a5f2fd8dd6"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2common_8h.html#a696db88c6bd7108969ce00a5f2fd8dd6">VSF_HW_CLK_HSI8</a></div><div class="ttdeci">const vsf_hw_clk_t VSF_HW_CLK_HSI8</div><div class="ttdef"><b>Definition</b> driver.c:101</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2common_8h_html_a7056eaa0069ad1f27e671a16eb293541"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2common_8h.html#a7056eaa0069ad1f27e671a16eb293541">VSF_HW_CLK_AHB</a></div><div class="ttdeci">const vsf_hw_clk_t VSF_HW_CLK_AHB</div><div class="ttdef"><b>Definition</b> driver.c:196</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2common_8h_html_a7a3d14d6c03744f9ab06bbca453ea0e8"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2common_8h.html#a7a3d14d6c03744f9ab06bbca453ea0e8">vsf_hw_clk_is_ready</a></div><div class="ttdeci">bool vsf_hw_clk_is_ready(const vsf_hw_clk_t *clk)</div><div class="ttdef"><b>Definition</b> driver.c:436</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2common_8h_html_a846fa080f72b2857220ba6628ec9fd18"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2common_8h.html#a846fa080f72b2857220ba6628ec9fd18">vsf_hw_clk_config</a></div><div class="ttdeci">vsf_err_t vsf_hw_clk_config(const vsf_hw_clk_t *clk, const vsf_hw_clk_t *clksrc, uint16_t prescaler, uint32_t freq_hz)</div><div class="ttdef"><b>Definition</b> driver.c:449</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2common_8h_html_a876329d877036a58d2e87abd0286088c"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2common_8h.html#a876329d877036a58d2e87abd0286088c">VSF_HW_CLK_PLLU</a></div><div class="ttdeci">const vsf_hw_clk_t VSF_HW_CLK_PLLU</div><div class="ttdef"><b>Definition</b> driver.c:172</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2common_8h_html_a8b0b1eb21fda654c15ffa4f6e676a2ca"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2common_8h.html#a8b0b1eb21fda654c15ffa4f6e676a2ca">VSF_HW_CLK_LSE</a></div><div class="ttdeci">const vsf_hw_clk_t VSF_HW_CLK_LSE</div><div class="ttdef"><b>Definition</b> driver.c:117</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2common_8h_html_a96fbbcc248d95456dcda26b8b005326e"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2common_8h.html#a96fbbcc248d95456dcda26b8b005326e">vsf_hw_clk_disable</a></div><div class="ttdeci">void vsf_hw_clk_disable(const vsf_hw_clk_t *clk)</div><div class="ttdef"><b>Definition</b> driver.c:420</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2common_8h_html_a9f7ea959020b9ad10f3e21fa6378ad74"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2common_8h.html#a9f7ea959020b9ad10f3e21fa6378ad74">VSF_HW_CLK_HSI</a></div><div class="ttdeci">const vsf_hw_clk_t VSF_HW_CLK_HSI</div><div class="ttdef"><b>Definition</b> driver.c:111</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2common_8h_html_aa317faca20642e9342bc4d6817bc1663"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa317faca20642e9342bc4d6817bc1663">vsf_hw_clk_get_freq_hz</a></div><div class="ttdeci">uint32_t vsf_hw_clk_get_freq_hz(const vsf_hw_clk_t *clk)</div><div class="ttdef"><b>Definition</b> driver.c:366</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2common_8h_html_aa7cd305a45c6ec38e442d8eac3336b00"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00">vsf_hw_peripheral_en_t</a></div><div class="ttdeci">vsf_hw_peripheral_en_t</div><div class="ttdef"><b>Definition</b> common.h:159</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2common_8h_html_aa7cd305a45c6ec38e442d8eac3336b00a0b519744939841207504d7b797adc152"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00a0b519744939841207504d7b797adc152">VSF_HW_EN_PWCLP</a></div><div class="ttdeci">@ VSF_HW_EN_PWCLP</div><div class="ttdef"><b>Definition</b> common.h:305</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2common_8h_html_aa7cd305a45c6ec38e442d8eac3336b00a0c2a2139508187c33d98451088befc66"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00a0c2a2139508187c33d98451088befc66">VSF_HW_EN_ADCLP</a></div><div class="ttdeci">@ VSF_HW_EN_ADCLP</div><div class="ttdef"><b>Definition</b> common.h:353</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2common_8h_html_aa7cd305a45c6ec38e442d8eac3336b00a17875a68c0038653c568585f2f66a34b"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00a17875a68c0038653c568585f2f66a34b">VSF_HW_EN_TMR6</a></div><div class="ttdeci">@ VSF_HW_EN_TMR6</div><div class="ttdef"><b>Definition</b> common.h:237</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2common_8h_html_aa7cd305a45c6ec38e442d8eac3336b00a20cadba2ff92b4b287097ac78e3cdb1b"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00a20cadba2ff92b4b287097ac78e3cdb1b">VSF_HW_EN_TMR7</a></div><div class="ttdeci">@ VSF_HW_EN_TMR7</div><div class="ttdef"><b>Definition</b> common.h:236</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2common_8h_html_aa7cd305a45c6ec38e442d8eac3336b00a25d9c27a5f0a8cc87c2d53904092d000"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00a25d9c27a5f0a8cc87c2d53904092d000">VSF_HW_EN_ACC</a></div><div class="ttdeci">@ VSF_HW_EN_ACC</div><div class="ttdef"><b>Definition</b> common.h:243</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2common_8h_html_aa7cd305a45c6ec38e442d8eac3336b00a2fcec4af46718d8db7a889b544e0e03d"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00a2fcec4af46718d8db7a889b544e0e03d">VSF_HW_EN_TMR11LP</a></div><div class="ttdeci">@ VSF_HW_EN_TMR11LP</div><div class="ttdef"><b>Definition</b> common.h:346</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2common_8h_html_aa7cd305a45c6ec38e442d8eac3336b00a31100bbe7cad47a241ede0bdaa1460be"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00a31100bbe7cad47a241ede0bdaa1460be">VSF_HW_EN_WWDT</a></div><div class="ttdeci">@ VSF_HW_EN_WWDT</div><div class="ttdef"><b>Definition</b> common.h:233</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2common_8h_html_aa7cd305a45c6ec38e442d8eac3336b00a3f5a1fcce0b8b933535ed6e61cf73193"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00a3f5a1fcce0b8b933535ed6e61cf73193">VSF_HW_EN_DMA2LP</a></div><div class="ttdeci">@ VSF_HW_EN_DMA2LP</div><div class="ttdef"><b>Definition</b> common.h:265</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2common_8h_html_aa7cd305a45c6ec38e442d8eac3336b00a593187269f0bb0002385f1b3a2650d59"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00a593187269f0bb0002385f1b3a2650d59">VSF_HW_EN_TMR13LP</a></div><div class="ttdeci">@ VSF_HW_EN_TMR13LP</div><div class="ttdef"><b>Definition</b> common.h:336</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2common_8h_html_aa7cd305a45c6ec38e442d8eac3336b00a5dd29a5cdcbe0e851d0aaa65eaa789c0"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00a5dd29a5cdcbe0e851d0aaa65eaa789c0">VSF_HW_EN_TMR4LP</a></div><div class="ttdeci">@ VSF_HW_EN_TMR4LP</div><div class="ttdef"><b>Definition</b> common.h:339</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2common_8h_html_aa7cd305a45c6ec38e442d8eac3336b00a60b9c1a9f854330965f30193de63174c"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00a60b9c1a9f854330965f30193de63174c">VSF_HW_EN_CAN1LP</a></div><div class="ttdeci">@ VSF_HW_EN_CAN1LP</div><div class="ttdef"><b>Definition</b> common.h:306</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2common_8h_html_aa7cd305a45c6ec38e442d8eac3336b00a61a5bc6d792bd82ce450acb327307e5e"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00a61a5bc6d792bd82ce450acb327307e5e">VSF_HW_EN_QSPI1</a></div><div class="ttdeci">@ VSF_HW_EN_QSPI1</div><div class="ttdef"><b>Definition</b> common.h:195</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2common_8h_html_aa7cd305a45c6ec38e442d8eac3336b00a63dc07482fa5d9d6ba641bd72446264d"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00a63dc07482fa5d9d6ba641bd72446264d">VSF_HW_EN_DMA2</a></div><div class="ttdeci">@ VSF_HW_EN_DMA2</div><div class="ttdef"><b>Definition</b> common.h:164</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2common_8h_html_aa7cd305a45c6ec38e442d8eac3336b00a6565aa42a43f60f5c82b4e0f06435bdc"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00a6565aa42a43f60f5c82b4e0f06435bdc">VSF_HW_EN_DMA1LP</a></div><div class="ttdeci">@ VSF_HW_EN_DMA1LP</div><div class="ttdef"><b>Definition</b> common.h:266</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2common_8h_html_aa7cd305a45c6ec38e442d8eac3336b00a6861ed3a28f6532c471df7c61d0191d5"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00a6861ed3a28f6532c471df7c61d0191d5">VSF_HW_EN_TMR2</a></div><div class="ttdeci">@ VSF_HW_EN_TMR2</div><div class="ttdef"><b>Definition</b> common.h:240</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2common_8h_html_aa7cd305a45c6ec38e442d8eac3336b00a6a871adf1d119f76bef197b941c0431f"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00a6a871adf1d119f76bef197b941c0431f">VSF_HW_EN_TMR2LP</a></div><div class="ttdeci">@ VSF_HW_EN_TMR2LP</div><div class="ttdef"><b>Definition</b> common.h:341</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2common_8h_html_aa7cd305a45c6ec38e442d8eac3336b00a6c51cecbe26cf0872152b0260dd1cadb"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00a6c51cecbe26cf0872152b0260dd1cadb">VSF_HW_EN_TMR11</a></div><div class="ttdeci">@ VSF_HW_EN_TMR11</div><div class="ttdef"><b>Definition</b> common.h:245</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2common_8h_html_aa7cd305a45c6ec38e442d8eac3336b00a6f3e17ecebe9c6b79e52c1430a5f6039"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00a6f3e17ecebe9c6b79e52c1430a5f6039">VSF_HW_EN_TMR1</a></div><div class="ttdeci">@ VSF_HW_EN_TMR1</div><div class="ttdef"><b>Definition</b> common.h:259</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2common_8h_html_aa7cd305a45c6ec38e442d8eac3336b00a734e5f605d3a8941eeba429755b50ee9"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00a734e5f605d3a8941eeba429755b50ee9">VSF_HW_EN_TMR4</a></div><div class="ttdeci">@ VSF_HW_EN_TMR4</div><div class="ttdef"><b>Definition</b> common.h:238</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2common_8h_html_aa7cd305a45c6ec38e442d8eac3336b00a74fe42ba8109cc5ab3cc567220980564"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00a74fe42ba8109cc5ab3cc567220980564">VSF_HW_EN_ADC</a></div><div class="ttdeci">@ VSF_HW_EN_ADC</div><div class="ttdef"><b>Definition</b> common.h:252</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2common_8h_html_aa7cd305a45c6ec38e442d8eac3336b00a77366ab34a40186e754852ed2398a3b6"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00a77366ab34a40186e754852ed2398a3b6">VSF_HW_EN_TMR10</a></div><div class="ttdeci">@ VSF_HW_EN_TMR10</div><div class="ttdef"><b>Definition</b> common.h:246</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2common_8h_html_aa7cd305a45c6ec38e442d8eac3336b00a7b113f4fcf181eea4cf0ccb33275141f"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00a7b113f4fcf181eea4cf0ccb33275141f">VSF_HW_EN_CRC</a></div><div class="ttdeci">@ VSF_HW_EN_CRC</div><div class="ttdef"><b>Definition</b> common.h:166</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2common_8h_html_aa7cd305a45c6ec38e442d8eac3336b00a998ee88788e96ba407452b91e88c9b7a"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00a998ee88788e96ba407452b91e88c9b7a">VSF_HW_EN_QSPI1LP</a></div><div class="ttdeci">@ VSF_HW_EN_QSPI1LP</div><div class="ttdef"><b>Definition</b> common.h:296</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2common_8h_html_aa7cd305a45c6ec38e442d8eac3336b00a99f9a57b8827657f43b529b5d094e812"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00a99f9a57b8827657f43b529b5d094e812">VSF_HW_EN_SCFG</a></div><div class="ttdeci">@ VSF_HW_EN_SCFG</div><div class="ttdef"><b>Definition</b> common.h:248</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2common_8h_html_aa7cd305a45c6ec38e442d8eac3336b00a9ee494282d84360dd265d1c2c84b8291"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00a9ee494282d84360dd265d1c2c84b8291">VSF_HW_EN_TMR3</a></div><div class="ttdeci">@ VSF_HW_EN_TMR3</div><div class="ttdef"><b>Definition</b> common.h:239</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2common_8h_html_aa7cd305a45c6ec38e442d8eac3336b00aa19aa4906785a57dec3a01a6c8d3e828"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00aa19aa4906785a57dec3a01a6c8d3e828">VSF_HW_EN_TMR14</a></div><div class="ttdeci">@ VSF_HW_EN_TMR14</div><div class="ttdef"><b>Definition</b> common.h:234</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2common_8h_html_aa7cd305a45c6ec38e442d8eac3336b00aaa79b9b2cdd0d4dd172d2cbb2c9fc42f"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00aaa79b9b2cdd0d4dd172d2cbb2c9fc42f">VSF_HW_EN_I2SF5</a></div><div class="ttdeci">@ VSF_HW_EN_I2SF5</div><div class="ttdef"><b>Definition</b> common.h:244</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2common_8h_html_aa7cd305a45c6ec38e442d8eac3336b00aab33744c60c2381e48e8a8539d5e4780"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00aab33744c60c2381e48e8a8539d5e4780">VSF_HW_EN_DMA1</a></div><div class="ttdeci">@ VSF_HW_EN_DMA1</div><div class="ttdef"><b>Definition</b> common.h:165</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2common_8h_html_aa7cd305a45c6ec38e442d8eac3336b00aac2c6fe88e929f1e33516b4cbbdfc713"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00aac2c6fe88e929f1e33516b4cbbdfc713">VSF_HW_EN_TMR9</a></div><div class="ttdeci">@ VSF_HW_EN_TMR9</div><div class="ttdef"><b>Definition</b> common.h:247</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2common_8h_html_aa7cd305a45c6ec38e442d8eac3336b00aad1c8aed7eee12b9226d3bd533906158"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00aad1c8aed7eee12b9226d3bd533906158">VSF_HW_EN_ACCLP</a></div><div class="ttdeci">@ VSF_HW_EN_ACCLP</div><div class="ttdef"><b>Definition</b> common.h:344</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2common_8h_html_aa7cd305a45c6ec38e442d8eac3336b00ab060b1467468cdf4b6e3edf6d2a88974"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00ab060b1467468cdf4b6e3edf6d2a88974">VSF_HW_EN_SCFGLP</a></div><div class="ttdeci">@ VSF_HW_EN_SCFGLP</div><div class="ttdef"><b>Definition</b> common.h:349</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2common_8h_html_aa7cd305a45c6ec38e442d8eac3336b00ab3722815a93ebd906118d586b3830209"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00ab3722815a93ebd906118d586b3830209">VSF_HW_EN_I2SF5LP</a></div><div class="ttdeci">@ VSF_HW_EN_I2SF5LP</div><div class="ttdef"><b>Definition</b> common.h:345</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2common_8h_html_aa7cd305a45c6ec38e442d8eac3336b00ab3e7b902df40756bfd4575145932efd8"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00ab3e7b902df40756bfd4575145932efd8">VSF_HW_EN_TMR6LP</a></div><div class="ttdeci">@ VSF_HW_EN_TMR6LP</div><div class="ttdef"><b>Definition</b> common.h:338</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2common_8h_html_aa7cd305a45c6ec38e442d8eac3336b00ab748b9457ef1f20b64a413c945f33efc"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00ab748b9457ef1f20b64a413c945f33efc">VSF_HW_EN_TMR7LP</a></div><div class="ttdeci">@ VSF_HW_EN_TMR7LP</div><div class="ttdef"><b>Definition</b> common.h:337</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2common_8h_html_aa7cd305a45c6ec38e442d8eac3336b00abe7b075b93bef3744cda83031130930e"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00abe7b075b93bef3744cda83031130930e">VSF_HW_EN_PWC</a></div><div class="ttdeci">@ VSF_HW_EN_PWC</div><div class="ttdef"><b>Definition</b> common.h:204</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2common_8h_html_aa7cd305a45c6ec38e442d8eac3336b00ac40e9d08f401397337c6389061f158d3"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00ac40e9d08f401397337c6389061f158d3">VSF_HW_EN_CRCLP</a></div><div class="ttdeci">@ VSF_HW_EN_CRCLP</div><div class="ttdef"><b>Definition</b> common.h:267</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2common_8h_html_aa7cd305a45c6ec38e442d8eac3336b00ac4a5a1bf8bd76bc7af9af40d0efe1341"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00ac4a5a1bf8bd76bc7af9af40d0efe1341">VSF_HW_EN_TMR3LP</a></div><div class="ttdeci">@ VSF_HW_EN_TMR3LP</div><div class="ttdef"><b>Definition</b> common.h:340</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2common_8h_html_aa7cd305a45c6ec38e442d8eac3336b00ac57334c1ba594880f2573f1066ceb5c8"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00ac57334c1ba594880f2573f1066ceb5c8">VSF_HW_EN_TMR10LP</a></div><div class="ttdeci">@ VSF_HW_EN_TMR10LP</div><div class="ttdef"><b>Definition</b> common.h:347</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2common_8h_html_aa7cd305a45c6ec38e442d8eac3336b00ac638cedcd23ad7a52086ee80aeeb0412"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00ac638cedcd23ad7a52086ee80aeeb0412">VSF_HW_EN_TMR1LP</a></div><div class="ttdeci">@ VSF_HW_EN_TMR1LP</div><div class="ttdef"><b>Definition</b> common.h:360</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2common_8h_html_aa7cd305a45c6ec38e442d8eac3336b00ac6af433766de0168387c35822c38d81a"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00ac6af433766de0168387c35822c38d81a">VSF_HW_EN_CAN1</a></div><div class="ttdeci">@ VSF_HW_EN_CAN1</div><div class="ttdef"><b>Definition</b> common.h:205</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2common_8h_html_aa7cd305a45c6ec38e442d8eac3336b00acf63348df4dd1ab587296e4294259fe3"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00acf63348df4dd1ab587296e4294259fe3">VSF_HW_EN_TMR14LP</a></div><div class="ttdeci">@ VSF_HW_EN_TMR14LP</div><div class="ttdef"><b>Definition</b> common.h:335</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2common_8h_html_aa7cd305a45c6ec38e442d8eac3336b00acf9a75cd7610c258098f0245f4229f92"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00acf9a75cd7610c258098f0245f4229f92">VSF_HW_EN_WWDTLP</a></div><div class="ttdeci">@ VSF_HW_EN_WWDTLP</div><div class="ttdef"><b>Definition</b> common.h:334</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2common_8h_html_aa7cd305a45c6ec38e442d8eac3336b00adabe6dcd304eff6f6a80343578477966"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00adabe6dcd304eff6f6a80343578477966">VSF_HW_EN_TMR13</a></div><div class="ttdeci">@ VSF_HW_EN_TMR13</div><div class="ttdef"><b>Definition</b> common.h:235</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2common_8h_html_aa7cd305a45c6ec38e442d8eac3336b00afe568aef686c46685e7008f474b57a82"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00afe568aef686c46685e7008f474b57a82">VSF_HW_EN_TMR9LP</a></div><div class="ttdeci">@ VSF_HW_EN_TMR9LP</div><div class="ttdef"><b>Definition</b> common.h:348</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2common_8h_html_ab00bd225fb632bc78a4c15558f853087"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ab00bd225fb632bc78a4c15558f853087">vsf_hw_update_flash_latency</a></div><div class="ttdeci">void vsf_hw_update_flash_latency(uint32_t sys_clk_hz)</div><div class="ttdef"><b>Definition</b> driver.c:312</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2common_8h_html_abd2b79570665464502b55bf765eac61d"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2common_8h.html#abd2b79570665464502b55bf765eac61d">VSF_HW_CLK_PLLP</a></div><div class="ttdeci">const vsf_hw_clk_t VSF_HW_CLK_PLLP</div><div class="ttdef"><b>Definition</b> driver.c:162</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2common_8h_html_abdec576c26b1103422813369f066f838"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2common_8h.html#abdec576c26b1103422813369f066f838">vsf_hw_clkrst_region_get</a></div><div class="ttdeci">uint_fast8_t vsf_hw_clkrst_region_get(uint32_t region)</div><div class="ttdef"><b>Definition</b> driver.c:267</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2common_8h_html_abf1cb1eb8f668e5efdcef7779ed237c1"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2common_8h.html#abf1cb1eb8f668e5efdcef7779ed237c1">vsf_hw_clk_is_enabled</a></div><div class="ttdeci">bool vsf_hw_clk_is_enabled(const vsf_hw_clk_t *clk)</div><div class="ttdef"><b>Definition</b> driver.c:428</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2common_8h_html_ac35bc94a4858fa5bbf13f4b23cd93dfa"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ac35bc94a4858fa5bbf13f4b23cd93dfa">VSF_HW_CLK_HSE</a></div><div class="ttdeci">const vsf_hw_clk_t VSF_HW_CLK_HSE</div><div class="ttdef"><b>Definition</b> driver.c:76</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2common_8h_html_ad27e1fcdcbeb639fd0bff2ab44d24128"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad27e1fcdcbeb639fd0bff2ab44d24128">VSF_HW_CLKRST_REGION</a></div><div class="ttdeci">#define VSF_HW_CLKRST_REGION</div><div class="ttdef"><b>Definition</b> common.h:38</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2common_8h_html_ad356149f93cb03d3a192cbdc2ea0b1e4"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ad356149f93cb03d3a192cbdc2ea0b1e4">VSF_HW_CLK_APB1</a></div><div class="ttdeci">const vsf_hw_clk_t VSF_HW_CLK_APB1</div><div class="ttdef"><b>Definition</b> driver.c:216</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2common_8h_html_add7208c26886cdbdbe5498a09f283827"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2common_8h.html#add7208c26886cdbdbe5498a09f283827">vsf_hw_clkrst_region_set</a></div><div class="ttdeci">void vsf_hw_clkrst_region_set(uint32_t region, uint_fast8_t value)</div><div class="ttdef"><b>Definition</b> driver.c:254</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2common_8h_html_ae3f4f54b812d2e08a1e7ab65022fbdf1"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2common_8h.html#ae3f4f54b812d2e08a1e7ab65022fbdf1">vsf_hw_clk_enable</a></div><div class="ttdeci">void vsf_hw_clk_enable(const vsf_hw_clk_t *clk)</div><div class="ttdef"><b>Definition</b> driver.c:411</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2common_8h_html_aed23c20df58b18db265c5c097230d490"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2common_8h.html#aed23c20df58b18db265c5c097230d490">VSF_HW_CLK_SYSTICK_EXT</a></div><div class="ttdeci">const vsf_hw_clk_t VSF_HW_CLK_SYSTICK_EXT</div><div class="ttdef"><b>Definition</b> driver.c:205</div></div>
<div class="ttc" id="a_artery_2_a_t32_f402__405_2common_2common_8h_html_af918a55dff6d4363d8ddc40ade9dcf7d"><div class="ttname"><a href="_artery_2_a_t32_f402__405_2common_2common_8h.html#af918a55dff6d4363d8ddc40ade9dcf7d">vsf_hw_clk_get_src</a></div><div class="ttdeci">const vsf_hw_clk_t * vsf_hw_clk_get_src(const vsf_hw_clk_t *clk)</div><div class="ttdef"><b>Definition</b> driver.c:328</div></div>
<div class="ttc" id="a_giga_device_2_g_d32_h7_x_x_2common_2common_8h_html_a04b6ff995110dd4ca92d4fbb2553923aa2a196372ad9a584352290a25d3f0e8f8"><div class="ttname"><a href="_giga_device_2_g_d32_h7_x_x_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aa2a196372ad9a584352290a25d3f0e8f8">VSF_HW_RST_UART7</a></div><div class="ttdeci">@ VSF_HW_RST_UART7</div><div class="ttdef"><b>Definition</b> common.h:103</div></div>
<div class="ttc" id="a_giga_device_2_g_d32_h7_x_x_2common_2common_8h_html_a04b6ff995110dd4ca92d4fbb2553923aa3d2ae6e52e37cda9e350377e64447aec"><div class="ttname"><a href="_giga_device_2_g_d32_h7_x_x_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aa3d2ae6e52e37cda9e350377e64447aec">VSF_HW_RST_SPI2</a></div><div class="ttdeci">@ VSF_HW_RST_SPI2</div><div class="ttdef"><b>Definition</b> common.h:117</div></div>
<div class="ttc" id="a_giga_device_2_g_d32_h7_x_x_2common_2common_8h_html_a04b6ff995110dd4ca92d4fbb2553923aa402d67bf5a40e854d987a663678d298a"><div class="ttname"><a href="_giga_device_2_g_d32_h7_x_x_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aa402d67bf5a40e854d987a663678d298a">VSF_HW_RST_GPIOA</a></div><div class="ttdeci">@ VSF_HW_RST_GPIOA</div><div class="ttdef"><b>Definition</b> common.h:100</div></div>
<div class="ttc" id="a_giga_device_2_g_d32_h7_x_x_2common_2common_8h_html_a04b6ff995110dd4ca92d4fbb2553923aa41e10c7fb8e6e288659fd4279327c641"><div class="ttname"><a href="_giga_device_2_g_d32_h7_x_x_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aa41e10c7fb8e6e288659fd4279327c641">VSF_HW_RST_USART2</a></div><div class="ttdeci">@ VSF_HW_RST_USART2</div><div class="ttdef"><b>Definition</b> common.h:114</div></div>
<div class="ttc" id="a_giga_device_2_g_d32_h7_x_x_2common_2common_8h_html_a04b6ff995110dd4ca92d4fbb2553923aa5a95889180df1c78a48c4a2c5f911ec5"><div class="ttname"><a href="_giga_device_2_g_d32_h7_x_x_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aa5a95889180df1c78a48c4a2c5f911ec5">VSF_HW_RST_I2C2</a></div><div class="ttdeci">@ VSF_HW_RST_I2C2</div><div class="ttdef"><b>Definition</b> common.h:109</div></div>
<div class="ttc" id="a_giga_device_2_g_d32_h7_x_x_2common_2common_8h_html_a04b6ff995110dd4ca92d4fbb2553923aa7d40daa8a0d34b61f4c3dd071f5beb3a"><div class="ttname"><a href="_giga_device_2_g_d32_h7_x_x_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aa7d40daa8a0d34b61f4c3dd071f5beb3a">VSF_HW_RST_SPI1</a></div><div class="ttdeci">@ VSF_HW_RST_SPI1</div><div class="ttdef"><b>Definition</b> common.h:118</div></div>
<div class="ttc" id="a_giga_device_2_g_d32_h7_x_x_2common_2common_8h_html_a04b6ff995110dd4ca92d4fbb2553923aa91459e935516d213bfa99a1be3fa7c51"><div class="ttname"><a href="_giga_device_2_g_d32_h7_x_x_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aa91459e935516d213bfa99a1be3fa7c51">VSF_HW_RST_GPIOF</a></div><div class="ttdeci">@ VSF_HW_RST_GPIOF</div><div class="ttdef"><b>Definition</b> common.h:95</div></div>
<div class="ttc" id="a_giga_device_2_g_d32_h7_x_x_2common_2common_8h_html_a04b6ff995110dd4ca92d4fbb2553923aa960def8b40e2f536b8e6e31b022da001"><div class="ttname"><a href="_giga_device_2_g_d32_h7_x_x_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aa960def8b40e2f536b8e6e31b022da001">VSF_HW_RST_GPIOC</a></div><div class="ttdeci">@ VSF_HW_RST_GPIOC</div><div class="ttdef"><b>Definition</b> common.h:98</div></div>
<div class="ttc" id="a_giga_device_2_g_d32_h7_x_x_2common_2common_8h_html_a04b6ff995110dd4ca92d4fbb2553923aaa1bbccac3afbfa19279ae62837c29f1b"><div class="ttname"><a href="_giga_device_2_g_d32_h7_x_x_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aaa1bbccac3afbfa19279ae62837c29f1b">VSF_HW_RST_I2C1</a></div><div class="ttdeci">@ VSF_HW_RST_I2C1</div><div class="ttdef"><b>Definition</b> common.h:110</div></div>
<div class="ttc" id="a_giga_device_2_g_d32_h7_x_x_2common_2common_8h_html_a04b6ff995110dd4ca92d4fbb2553923aaaf99601de556d3ec34e09611210716ed"><div class="ttname"><a href="_giga_device_2_g_d32_h7_x_x_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aaaf99601de556d3ec34e09611210716ed">VSF_HW_RST_GPIOB</a></div><div class="ttdeci">@ VSF_HW_RST_GPIOB</div><div class="ttdef"><b>Definition</b> common.h:99</div></div>
<div class="ttc" id="a_giga_device_2_g_d32_h7_x_x_2common_2common_8h_html_a04b6ff995110dd4ca92d4fbb2553923aaba485c0cf9612affe44e3e93fe49a7f6"><div class="ttname"><a href="_giga_device_2_g_d32_h7_x_x_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aaba485c0cf9612affe44e3e93fe49a7f6">VSF_HW_RST_USART1</a></div><div class="ttdeci">@ VSF_HW_RST_USART1</div><div class="ttdef"><b>Definition</b> common.h:115</div></div>
<div class="ttc" id="a_giga_device_2_g_d32_h7_x_x_2common_2common_8h_html_a04b6ff995110dd4ca92d4fbb2553923aad1574dc5cc2420f9260e92ebdc1a4425"><div class="ttname"><a href="_giga_device_2_g_d32_h7_x_x_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aad1574dc5cc2420f9260e92ebdc1a4425">VSF_HW_RST_USART5</a></div><div class="ttdeci">@ VSF_HW_RST_USART5</div><div class="ttdef"><b>Definition</b> common.h:155</div></div>
<div class="ttc" id="a_giga_device_2_g_d32_h7_x_x_2common_2common_8h_html_a04b6ff995110dd4ca92d4fbb2553923aad8e811b7ea90e7da31a8de4e84f76025"><div class="ttname"><a href="_giga_device_2_g_d32_h7_x_x_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aad8e811b7ea90e7da31a8de4e84f76025">VSF_HW_RST_GPIOD</a></div><div class="ttdeci">@ VSF_HW_RST_GPIOD</div><div class="ttdef"><b>Definition</b> common.h:97</div></div>
<div class="ttc" id="a_giga_device_2_g_d32_h7_x_x_2common_2common_8h_html_a04b6ff995110dd4ca92d4fbb2553923aae012c32a360c1ecbb96e1a8a84a06fdf"><div class="ttname"><a href="_giga_device_2_g_d32_h7_x_x_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aae012c32a360c1ecbb96e1a8a84a06fdf">VSF_HW_RST_I2C3</a></div><div class="ttdeci">@ VSF_HW_RST_I2C3</div><div class="ttdef"><b>Definition</b> common.h:108</div></div>
<div class="ttc" id="a_giga_device_2_g_d32_h7_x_x_2common_2common_8h_html_a04b6ff995110dd4ca92d4fbb2553923aae37463753570302c5e61626a56321f47"><div class="ttname"><a href="_giga_device_2_g_d32_h7_x_x_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aae37463753570302c5e61626a56321f47">VSF_HW_RST_SPI3</a></div><div class="ttdeci">@ VSF_HW_RST_SPI3</div><div class="ttdef"><b>Definition</b> common.h:150</div></div>
<div class="ttc" id="a_giga_device_2_g_d32_h7_x_x_2common_2common_8h_html_aa7cd305a45c6ec38e442d8eac3336b00a28da7b1cc164c8dd0e39fb7202e54761"><div class="ttname"><a href="_giga_device_2_g_d32_h7_x_x_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00a28da7b1cc164c8dd0e39fb7202e54761">VSF_HW_EN_SPI2</a></div><div class="ttdeci">@ VSF_HW_EN_SPI2</div><div class="ttdef"><b>Definition</b> common.h:243</div></div>
<div class="ttc" id="a_giga_device_2_g_d32_h7_x_x_2common_2common_8h_html_aa7cd305a45c6ec38e442d8eac3336b00a3f5fdfad2966058154da42136d76ced6"><div class="ttname"><a href="_giga_device_2_g_d32_h7_x_x_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00a3f5fdfad2966058154da42136d76ced6">VSF_HW_EN_UART7</a></div><div class="ttdeci">@ VSF_HW_EN_UART7</div><div class="ttdef"><b>Definition</b> common.h:229</div></div>
<div class="ttc" id="a_giga_device_2_g_d32_h7_x_x_2common_2common_8h_html_aa7cd305a45c6ec38e442d8eac3336b00a4177391b340daa9530bf2c12978674e1"><div class="ttname"><a href="_giga_device_2_g_d32_h7_x_x_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00a4177391b340daa9530bf2c12978674e1">VSF_HW_EN_SPI1</a></div><div class="ttdeci">@ VSF_HW_EN_SPI1</div><div class="ttdef"><b>Definition</b> common.h:244</div></div>
<div class="ttc" id="a_giga_device_2_g_d32_h7_x_x_2common_2common_8h_html_aa7cd305a45c6ec38e442d8eac3336b00a421f234209b2314041b8cd7952edec07"><div class="ttname"><a href="_giga_device_2_g_d32_h7_x_x_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00a421f234209b2314041b8cd7952edec07">VSF_HW_EN_USART2</a></div><div class="ttdeci">@ VSF_HW_EN_USART2</div><div class="ttdef"><b>Definition</b> common.h:240</div></div>
<div class="ttc" id="a_giga_device_2_g_d32_h7_x_x_2common_2common_8h_html_aa7cd305a45c6ec38e442d8eac3336b00a4790a95aa75a22ac11b4a920fca173ed"><div class="ttname"><a href="_giga_device_2_g_d32_h7_x_x_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00a4790a95aa75a22ac11b4a920fca173ed">VSF_HW_EN_GPIOB</a></div><div class="ttdeci">@ VSF_HW_EN_GPIOB</div><div class="ttdef"><b>Definition</b> common.h:225</div></div>
<div class="ttc" id="a_giga_device_2_g_d32_h7_x_x_2common_2common_8h_html_aa7cd305a45c6ec38e442d8eac3336b00a6144887aa943cfcbff07b4954cfe6158"><div class="ttname"><a href="_giga_device_2_g_d32_h7_x_x_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00a6144887aa943cfcbff07b4954cfe6158">VSF_HW_EN_GPIOC</a></div><div class="ttdeci">@ VSF_HW_EN_GPIOC</div><div class="ttdef"><b>Definition</b> common.h:224</div></div>
<div class="ttc" id="a_giga_device_2_g_d32_h7_x_x_2common_2common_8h_html_aa7cd305a45c6ec38e442d8eac3336b00a705f484226498f655f1f137ac46ef936"><div class="ttname"><a href="_giga_device_2_g_d32_h7_x_x_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00a705f484226498f655f1f137ac46ef936">VSF_HW_EN_I2C1</a></div><div class="ttdeci">@ VSF_HW_EN_I2C1</div><div class="ttdef"><b>Definition</b> common.h:236</div></div>
<div class="ttc" id="a_giga_device_2_g_d32_h7_x_x_2common_2common_8h_html_aa7cd305a45c6ec38e442d8eac3336b00a88e26b318921e83c45a9227e99069d21"><div class="ttname"><a href="_giga_device_2_g_d32_h7_x_x_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00a88e26b318921e83c45a9227e99069d21">VSF_HW_EN_SPI3</a></div><div class="ttdeci">@ VSF_HW_EN_SPI3</div><div class="ttdef"><b>Definition</b> common.h:276</div></div>
<div class="ttc" id="a_giga_device_2_g_d32_h7_x_x_2common_2common_8h_html_aa7cd305a45c6ec38e442d8eac3336b00aa3c865f20eeb8b5c7838abddf1741e9e"><div class="ttname"><a href="_giga_device_2_g_d32_h7_x_x_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00aa3c865f20eeb8b5c7838abddf1741e9e">VSF_HW_EN_GPIOD</a></div><div class="ttdeci">@ VSF_HW_EN_GPIOD</div><div class="ttdef"><b>Definition</b> common.h:223</div></div>
<div class="ttc" id="a_giga_device_2_g_d32_h7_x_x_2common_2common_8h_html_aa7cd305a45c6ec38e442d8eac3336b00ab7793ee4273c387730e668dcca960237"><div class="ttname"><a href="_giga_device_2_g_d32_h7_x_x_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00ab7793ee4273c387730e668dcca960237">VSF_HW_EN_USART5</a></div><div class="ttdeci">@ VSF_HW_EN_USART5</div><div class="ttdef"><b>Definition</b> common.h:281</div></div>
<div class="ttc" id="a_giga_device_2_g_d32_h7_x_x_2common_2common_8h_html_aa7cd305a45c6ec38e442d8eac3336b00aba2cdd5f23f1cac786a1247473c9b416"><div class="ttname"><a href="_giga_device_2_g_d32_h7_x_x_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00aba2cdd5f23f1cac786a1247473c9b416">VSF_HW_EN_GPIOA</a></div><div class="ttdeci">@ VSF_HW_EN_GPIOA</div><div class="ttdef"><b>Definition</b> common.h:226</div></div>
<div class="ttc" id="a_giga_device_2_g_d32_h7_x_x_2common_2common_8h_html_aa7cd305a45c6ec38e442d8eac3336b00acb32eab923f74ee36f493bd983924711"><div class="ttname"><a href="_giga_device_2_g_d32_h7_x_x_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00acb32eab923f74ee36f493bd983924711">VSF_HW_EN_USART1</a></div><div class="ttdeci">@ VSF_HW_EN_USART1</div><div class="ttdef"><b>Definition</b> common.h:241</div></div>
<div class="ttc" id="a_giga_device_2_g_d32_h7_x_x_2common_2common_8h_html_aa7cd305a45c6ec38e442d8eac3336b00acb35a75a2fb1f8b19be4285b96cfbbc3"><div class="ttname"><a href="_giga_device_2_g_d32_h7_x_x_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00acb35a75a2fb1f8b19be4285b96cfbbc3">VSF_HW_EN_I2C2</a></div><div class="ttdeci">@ VSF_HW_EN_I2C2</div><div class="ttdef"><b>Definition</b> common.h:235</div></div>
<div class="ttc" id="a_giga_device_2_g_d32_h7_x_x_2common_2common_8h_html_aa7cd305a45c6ec38e442d8eac3336b00ae86f4cb06c0780d79ae3ec7effc07ed3"><div class="ttname"><a href="_giga_device_2_g_d32_h7_x_x_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00ae86f4cb06c0780d79ae3ec7effc07ed3">VSF_HW_EN_I2C3</a></div><div class="ttdeci">@ VSF_HW_EN_I2C3</div><div class="ttdef"><b>Definition</b> common.h:234</div></div>
<div class="ttc" id="a_giga_device_2_g_d32_h7_x_x_2common_2common_8h_html_aa7cd305a45c6ec38e442d8eac3336b00aef7629e30e8d3fa5e3b504aaef1ac766"><div class="ttname"><a href="_giga_device_2_g_d32_h7_x_x_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00aef7629e30e8d3fa5e3b504aaef1ac766">VSF_HW_EN_GPIOF</a></div><div class="ttdeci">@ VSF_HW_EN_GPIOF</div><div class="ttdef"><b>Definition</b> common.h:221</div></div>
<div class="ttc" id="a_nations_2_n32_h76_x__78_x_2common_2common_8h_html_a04b6ff995110dd4ca92d4fbb2553923aa05f7bfe4e972105d4d12eb334bcd9c1f"><div class="ttname"><a href="_nations_2_n32_h76_x__78_x_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aa05f7bfe4e972105d4d12eb334bcd9c1f">VSF_HW_RST_USART3</a></div><div class="ttdeci">@ VSF_HW_RST_USART3</div><div class="ttdef"><b>Definition</b> common.h:156</div></div>
<div class="ttc" id="a_nations_2_n32_h76_x__78_x_2common_2common_8h_html_a04b6ff995110dd4ca92d4fbb2553923aa3ec9767e827502e7ec015de58b5978b1"><div class="ttname"><a href="_nations_2_n32_h76_x__78_x_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aa3ec9767e827502e7ec015de58b5978b1">VSF_HW_RST_GPIO3</a></div><div class="ttdeci">@ VSF_HW_RST_GPIO3</div><div class="ttdef"><b>Definition</b> common.h:117</div></div>
<div class="ttc" id="a_nations_2_n32_h76_x__78_x_2common_2common_8h_html_a04b6ff995110dd4ca92d4fbb2553923aa419a58814148a4293be92e5eb16d624c"><div class="ttname"><a href="_nations_2_n32_h76_x__78_x_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aa419a58814148a4293be92e5eb16d624c">VSF_HW_RST_USART4</a></div><div class="ttdeci">@ VSF_HW_RST_USART4</div><div class="ttdef"><b>Definition</b> common.h:157</div></div>
<div class="ttc" id="a_nations_2_n32_h76_x__78_x_2common_2common_8h_html_a04b6ff995110dd4ca92d4fbb2553923aa70796d9f4d31b8642d9a6efc6892885e"><div class="ttname"><a href="_nations_2_n32_h76_x__78_x_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aa70796d9f4d31b8642d9a6efc6892885e">VSF_HW_RST_USART6</a></div><div class="ttdeci">@ VSF_HW_RST_USART6</div><div class="ttdef"><b>Definition</b> common.h:196</div></div>
<div class="ttc" id="a_nations_2_n32_h76_x__78_x_2common_2common_8h_html_a04b6ff995110dd4ca92d4fbb2553923aa874dc0f7fde439baf7bd5faaf414e41b"><div class="ttname"><a href="_nations_2_n32_h76_x__78_x_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aa874dc0f7fde439baf7bd5faaf414e41b">VSF_HW_RST_GPIO5</a></div><div class="ttdeci">@ VSF_HW_RST_GPIO5</div><div class="ttdef"><b>Definition</b> common.h:119</div></div>
<div class="ttc" id="a_nations_2_n32_h76_x__78_x_2common_2common_8h_html_a04b6ff995110dd4ca92d4fbb2553923aac80e5528e7203f05320f9516ab281e89"><div class="ttname"><a href="_nations_2_n32_h76_x__78_x_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aac80e5528e7203f05320f9516ab281e89">VSF_HW_RST_GPIO1</a></div><div class="ttdeci">@ VSF_HW_RST_GPIO1</div><div class="ttdef"><b>Definition</b> common.h:115</div></div>
<div class="ttc" id="a_nations_2_n32_h76_x__78_x_2common_2common_8h_html_a04b6ff995110dd4ca92d4fbb2553923aacbf497c28fec6a2d30d19a64053e6664"><div class="ttname"><a href="_nations_2_n32_h76_x__78_x_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aacbf497c28fec6a2d30d19a64053e6664">VSF_HW_RST_GPIO2</a></div><div class="ttdeci">@ VSF_HW_RST_GPIO2</div><div class="ttdef"><b>Definition</b> common.h:116</div></div>
<div class="ttc" id="a_nations_2_n32_h76_x__78_x_2common_2common_8h_html_a04b6ff995110dd4ca92d4fbb2553923aaec770d489775de8ef5787262017c953e"><div class="ttname"><a href="_nations_2_n32_h76_x__78_x_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aaec770d489775de8ef5787262017c953e">VSF_HW_RST_GPIO0</a></div><div class="ttdeci">@ VSF_HW_RST_GPIO0</div><div class="ttdef"><b>Definition</b> common.h:114</div></div>
<div class="ttc" id="a_nations_2_n32_h76_x__78_x_2common_2common_8h_html_aa7cd305a45c6ec38e442d8eac3336b00a0f46164c02f400d756e82fa291f2c1a8"><div class="ttname"><a href="_nations_2_n32_h76_x__78_x_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00a0f46164c02f400d756e82fa291f2c1a8">VSF_HW_EN_GPIOCLP</a></div><div class="ttdeci">@ VSF_HW_EN_GPIOCLP</div><div class="ttdef"><b>Definition</b> common.h:981</div></div>
<div class="ttc" id="a_nations_2_n32_h76_x__78_x_2common_2common_8h_html_aa7cd305a45c6ec38e442d8eac3336b00aa4061caa7bf5a532488cc1b27d1e8de3"><div class="ttname"><a href="_nations_2_n32_h76_x__78_x_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00aa4061caa7bf5a532488cc1b27d1e8de3">VSF_HW_EN_GPIOFLP</a></div><div class="ttdeci">@ VSF_HW_EN_GPIOFLP</div><div class="ttdef"><b>Definition</b> common.h:987</div></div>
<div class="ttc" id="a_nations_2_n32_h76_x__78_x_2common_2common_8h_html_aa7cd305a45c6ec38e442d8eac3336b00ade63249defc5aa0267f4ce2f7154c701"><div class="ttname"><a href="_nations_2_n32_h76_x__78_x_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00ade63249defc5aa0267f4ce2f7154c701">VSF_HW_EN_GPIODLP</a></div><div class="ttdeci">@ VSF_HW_EN_GPIODLP</div><div class="ttdef"><b>Definition</b> common.h:983</div></div>
<div class="ttc" id="a_nations_2_n32_h76_x__78_x_2common_2common_8h_html_aa7cd305a45c6ec38e442d8eac3336b00aef0a9c1f437373dd44c968c859d52475"><div class="ttname"><a href="_nations_2_n32_h76_x__78_x_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00aef0a9c1f437373dd44c968c859d52475">VSF_HW_EN_GPIOALP</a></div><div class="ttdeci">@ VSF_HW_EN_GPIOALP</div><div class="ttdef"><b>Definition</b> common.h:977</div></div>
<div class="ttc" id="a_nations_2_n32_h76_x__78_x_2common_2common_8h_html_aa7cd305a45c6ec38e442d8eac3336b00af1c5562899fe74d9d94473a55ec20748"><div class="ttname"><a href="_nations_2_n32_h76_x__78_x_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00af1c5562899fe74d9d94473a55ec20748">VSF_HW_EN_GPIOBLP</a></div><div class="ttdeci">@ VSF_HW_EN_GPIOBLP</div><div class="ttdef"><b>Definition</b> common.h:979</div></div>
<div class="ttc" id="a_s_t_2_s_t_m32_h7_r_s_x_x_2common_2common_8h_html_a04b6ff995110dd4ca92d4fbb2553923aa5298e74a00838f8679e4845aef02af2e"><div class="ttname"><a href="_s_t_2_s_t_m32_h7_r_s_x_x_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aa5298e74a00838f8679e4845aef02af2e">VSF_HW_RST_OTGHS</a></div><div class="ttdeci">@ VSF_HW_RST_OTGHS</div><div class="ttdef"><b>Definition</b> common.h:59</div></div>
<div class="ttc" id="a_s_t_2_s_t_m32_h7_r_s_x_x_2common_2common_8h_html_a04b6ff995110dd4ca92d4fbb2553923aa81d3a329642e1404f8410e004fd27d1c"><div class="ttname"><a href="_s_t_2_s_t_m32_h7_r_s_x_x_2common_2common_8h.html#a04b6ff995110dd4ca92d4fbb2553923aa81d3a329642e1404f8410e004fd27d1c">VSF_HW_RST_UART8</a></div><div class="ttdeci">@ VSF_HW_RST_UART8</div><div class="ttdef"><b>Definition</b> common.h:104</div></div>
<div class="ttc" id="a_s_t_2_s_t_m32_h7_r_s_x_x_2common_2common_8h_html_aa7cd305a45c6ec38e442d8eac3336b00a3e6598c5f61abe6ab5b662cb92eab16f"><div class="ttname"><a href="_s_t_2_s_t_m32_h7_r_s_x_x_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00a3e6598c5f61abe6ab5b662cb92eab16f">VSF_HW_EN_USART3</a></div><div class="ttdeci">@ VSF_HW_EN_USART3</div><div class="ttdef"><b>Definition</b> common.h:229</div></div>
<div class="ttc" id="a_s_t_2_s_t_m32_h7_r_s_x_x_2common_2common_8h_html_aa7cd305a45c6ec38e442d8eac3336b00ac5cd5f30a481cc46e987023baccfc9fe"><div class="ttname"><a href="_s_t_2_s_t_m32_h7_r_s_x_x_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00ac5cd5f30a481cc46e987023baccfc9fe">VSF_HW_EN_UART8</a></div><div class="ttdeci">@ VSF_HW_EN_UART8</div><div class="ttdef"><b>Definition</b> common.h:220</div></div>
<div class="ttc" id="a_s_t_2_s_t_m32_h7_r_s_x_x_2common_2common_8h_html_aa7cd305a45c6ec38e442d8eac3336b00ae449ed10001d053e2779d3dd1f733759"><div class="ttname"><a href="_s_t_2_s_t_m32_h7_r_s_x_x_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00ae449ed10001d053e2779d3dd1f733759">VSF_HW_EN_OTGHS</a></div><div class="ttdeci">@ VSF_HW_EN_OTGHS</div><div class="ttdef"><b>Definition</b> common.h:170</div></div>
<div class="ttc" id="a_s_t_2_s_t_m32_h7_x_x_2common_2common_8h_html_aa7cd305a45c6ec38e442d8eac3336b00a0c9fd6e3edd072dab1ebda90acaf240c"><div class="ttname"><a href="_s_t_2_s_t_m32_h7_x_x_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00a0c9fd6e3edd072dab1ebda90acaf240c">VSF_HW_EN_USART6</a></div><div class="ttdeci">@ VSF_HW_EN_USART6</div><div class="ttdef"><b>Definition</b> common.h:81</div></div>
<div class="ttc" id="a_si_fli_2_s_f32_l_b52_x_2common_2common_8h_html_a1c253f4b8f44efd56ed6a35f4a8aeb47"><div class="ttname"><a href="_si_fli_2_s_f32_l_b52_x_2common_2common_8h.html#a1c253f4b8f44efd56ed6a35f4a8aeb47">vsf_hw_clkrst_region_clear_bit</a></div><div class="ttdeci">void vsf_hw_clkrst_region_clear_bit(uint32_t region)</div><div class="ttdef"><b>Definition</b> driver.c:287</div></div>
<div class="ttc" id="a_si_fli_2_s_f32_l_b52_x_2common_2common_8h_html_a52f705ea9c6eb457a07222df5a18b534"><div class="ttname"><a href="_si_fli_2_s_f32_l_b52_x_2common_2common_8h.html#a52f705ea9c6eb457a07222df5a18b534">vsf_hw_clkrst_region_set_bit</a></div><div class="ttdeci">void vsf_hw_clkrst_region_set_bit(uint32_t region)</div><div class="ttdef"><b>Definition</b> driver.c:275</div></div>
<div class="ttc" id="a_si_fli_2_s_f32_l_b52_x_2common_2common_8h_html_aa7cd305a45c6ec38e442d8eac3336b00"><div class="ttname"><a href="_si_fli_2_s_f32_l_b52_x_2common_2common_8h.html#aa7cd305a45c6ec38e442d8eac3336b00">vsf_hw_peripheral_en_t</a></div><div class="ttdeci">vsf_hw_peripheral_en_t</div><div class="ttdef"><b>Definition</b> common.h:131</div></div>
<div class="ttc" id="a_si_fli_2_s_f32_l_b52_x_2common_2common_8h_html_aba7e70f718c18c7f954cb91980dd7790"><div class="ttname"><a href="_si_fli_2_s_f32_l_b52_x_2common_2common_8h.html#aba7e70f718c18c7f954cb91980dd7790">vsf_hw_clkrst_region_get_bit</a></div><div class="ttdeci">uint_fast8_t vsf_hw_clkrst_region_get_bit(uint32_t region)</div><div class="ttdef"><b>Definition</b> driver.c:299</div></div>
<div class="ttc" id="astdint_8h_html_a273cf69d639a59973b6019625df33e30"><div class="ttname"><a href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a></div><div class="ttdeci">unsigned short uint16_t</div><div class="ttdef"><b>Definition</b> stdint.h:7</div></div>
<div class="ttc" id="astdint_8h_html_a2d31063fef649c85396fb28130ef9795"><div class="ttname"><a href="stdint_8h.html#a2d31063fef649c85396fb28130ef9795">uint_fast8_t</a></div><div class="ttdeci">unsigned char uint_fast8_t</div><div class="ttdef"><b>Definition</b> stdint.h:23</div></div>
<div class="ttc" id="astdint_8h_html_a324c5d28c0d82f502a234ab99efac87a"><div class="ttname"><a href="stdint_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a></div><div class="ttdeci">unsigned uint32_t</div><div class="ttdef"><b>Definition</b> stdint.h:9</div></div>
<div class="ttc" id="astructvsf__hw__clk__t_html"><div class="ttname"><a href="structvsf__hw__clk__t.html">vsf_hw_clk_t</a></div><div class="ttdef"><b>Definition</b> driver.c:44</div></div>
<div class="ttc" id="astructvsf__hw__clk__t_html_a5541447a492d9ba8dd4f1f8c9c6dd2a3"><div class="ttname"><a href="structvsf__hw__clk__t.html#a5541447a492d9ba8dd4f1f8c9c6dd2a3">vsf_hw_clk_t::prescaler</a></div><div class="ttdeci">uint32_t prescaler</div><div class="ttdef"><b>Definition</b> driver.c:64</div></div>
<div class="ttc" id="astructvsf__hw__clk__t_html_aba59dbff57aaf2d63eb9a8841a5f9b56"><div class="ttname"><a href="structvsf__hw__clk__t.html#aba59dbff57aaf2d63eb9a8841a5f9b56">vsf_hw_clk_t::clksrc</a></div><div class="ttdeci">const vsf_hw_clk_t * clksrc</div><div class="ttdef"><b>Definition</b> driver.c:60</div></div>
<div class="ttc" id="asys_2linux_2include_2simple__libc_2stdlib_8h_html_a4476a5dc418924ee3ad18ce699581dfd"><div class="ttname"><a href="sys_2linux_2include_2simple__libc_2stdlib_8h.html#a4476a5dc418924ee3ad18ce699581dfd">div</a></div><div class="ttdeci">div_t div(int numer, int denom)</div></div>
<div class="ttc" id="avsf__arch_8h_html"><div class="ttname"><a href="vsf__arch_8h.html">vsf_arch.h</a></div></div>
<div class="ttc" id="avsf__audio_8h_html_ad5265e9eca2f756804584a9ac3335519"><div class="ttname"><a href="vsf__audio_8h.html#ad5265e9eca2f756804584a9ac3335519">value</a></div><div class="ttdeci">vk_av_control_value_t value</div><div class="ttdef"><b>Definition</b> vsf_audio.h:171</div></div>
<div class="ttc" id="avsf__hal__cfg_8h_html"><div class="ttname"><a href="vsf__hal__cfg_8h.html">vsf_hal_cfg.h</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<div style="text-align: center; font-size: small; margin-top: 20px;">
  Generated from commit:
  <a href="https://github.com/vsfteam/vsf/commit/ead4b5f96ccd0cd9517a1978375e8393c32bf577" target="_blank">vsfteam/vsf@ead4b5f</a>
</div>