;redcode
;assert 1
	SPL 0, <792
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV @-127, 700
	MOV @-127, 700
	SUB -1, <-20
	SPL 0, #2
	SUB 912, @10
	SUB @121, 100
	SUB -207, <-126
	MOV -207, <-126
	SLT @-127, 100
	SUB -207, <-126
	SUB -207, <-126
	SUB -207, <-126
	SUB @121, 100
	MOV @-127, 100
	SUB -207, <-126
	SUB @121, 100
	SUB @121, 106
	SUB @121, 106
	SUB @121, 106
	SUB @121, 106
	SUB @121, 100
	MOV -1, <-20
	MOV -207, <-126
	SUB -207, <-126
	MOV @-127, 100
	DJN -1, @-20
	SUB -207, <-126
	SUB @121, 100
	SLT #-30, 9
	SUB -207, <-126
	SUB @121, 106
	DJN -1, @-20
	SUB -207, <-126
	ADD -1, <-20
	SUB -207, <-126
	SUB -207, <-126
	ADD 210, 30
	DJN -1, @-20
	SUB -207, <-126
	MOV @-127, 700
	ADD 210, 30
	ADD 210, 30
	DJN -1, @-20
	MOV -7, <-20
	SPL 0, <792
	CMP -207, <-120
