Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (lin64) Build 1071353 Tue Nov 18 16:48:31 MST 2014
| Date              : Wed Nov  2 16:10:28 2016
| Host              : verratnix.zmk.uni-kl.de running 64-bit CentOS release 6.7 (Final)
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file zed_wrapper_timing_summary_routed.rpt -rpx zed_wrapper_timing_summary_routed.rpx
| Design            : zed_wrapper
| Device            : 7z020-clg484
| Speed File        : -1  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.641        0.000                      0                40038        0.022        0.000                      0                40038        3.750        0.000                       0                 16727  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 3.000}        6.000           166.667         
clk_fpga_1  {0.000 3.500}        7.000           142.857         
clk_fpga_2  {0.000 5.000}        10.000          100.000         
clk_fpga_3  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_2          0.641        0.000                      0                39276        0.022        0.000                      0                39276        3.750        0.000                       0                 16727  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_2         clk_fpga_2               1.756        0.000                      0                  762        0.219        0.000                      0                  762  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack        0.641ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.641ns  (required time - arrival time)
  Source:                 zed_i/correlation_accel_v2_0/inst/tmp_34_reg_1572_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        8.703ns  (logic 2.068ns (23.762%)  route 6.635ns (76.238%))
  Logic Levels:           10  (CARRY4=4 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.804ns = ( 12.804 - 10.000 ) 
    Source Clock Delay      (SCD):    3.011ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=16748, routed)       1.717     3.011    zed_i/correlation_accel_v2_0/inst/ap_clk
    SLICE_X74Y22                                                      r  zed_i/correlation_accel_v2_0/inst/tmp_34_reg_1572_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y22         FDRE (Prop_fdre_C_Q)         0.456     3.467 r  zed_i/correlation_accel_v2_0/inst/tmp_34_reg_1572_reg[0]/Q
                         net (fo=40, routed)          1.102     4.569    zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/I15
    SLICE_X75Y17         LUT5 (Prop_lut5_I3_O)        0.124     4.693 r  zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/tmp_66_reg_1576[1]_i_1/O
                         net (fo=7, routed)           0.624     5.317    zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/O8[0]
    SLICE_X76Y19         LUT6 (Prop_lut6_I5_O)        0.124     5.441 r  zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/tmp_34_reg_1572[0]_i_33/O
                         net (fo=1, routed)           0.632     6.073    zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/n_5_tmp_34_reg_1572[0]_i_33
    SLICE_X74Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.599 r  zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/tmp_34_reg_1572_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.599    zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/n_5_tmp_34_reg_1572_reg[0]_i_21
    SLICE_X74Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.713 r  zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/tmp_34_reg_1572_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.713    zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/n_5_tmp_34_reg_1572_reg[0]_i_12
    SLICE_X74Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.827 r  zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/tmp_34_reg_1572_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.827    zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/n_5_tmp_34_reg_1572_reg[0]_i_3
    SLICE_X74Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.941 r  zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/tmp_34_reg_1572_reg[0]_i_2/CO[3]
                         net (fo=65, routed)          0.726     7.667    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/tmp_34_fu_1183_p2[0]
    SLICE_X79Y22         LUT4 (Prop_lut4_I1_O)        0.124     7.791 r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/tmp_34_reg_1572[0]_i_1/O
                         net (fo=17, routed)          0.569     8.361    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/I3
    SLICE_X78Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.485 r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0_i_2__1/O
                         net (fo=1, routed)           0.570     9.055    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/n_5_U0_i_2__1
    SLICE_X77Y19         LUT6 (Prop_lut6_I0_O)        0.124     9.179 r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0_i_1__3/O
                         net (fo=481, routed)         1.576    10.755    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/aclken
    SLICE_X99Y8          LUT5 (Prop_lut5_I4_O)        0.124    10.879 r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/opt_has_pipe.first_q[21]_i_1/O
                         net (fo=22, routed)          0.835    11.714    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/n_5_opt_has_pipe.first_q[21]_i_1
    SLICE_X96Y3          FDRE                                         r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=16748, routed)       1.624    12.804    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/aclk
    SLICE_X96Y3                                                       r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[16]/C
                         clock pessimism              0.229    13.033    
                         clock uncertainty           -0.154    12.879    
    SLICE_X96Y3          FDRE (Setup_fdre_C_R)       -0.524    12.355    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[16]
  -------------------------------------------------------------------
                         required time                         12.355    
                         arrival time                         -11.714    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.641ns  (required time - arrival time)
  Source:                 zed_i/correlation_accel_v2_0/inst/tmp_34_reg_1572_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        8.703ns  (logic 2.068ns (23.762%)  route 6.635ns (76.238%))
  Logic Levels:           10  (CARRY4=4 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.804ns = ( 12.804 - 10.000 ) 
    Source Clock Delay      (SCD):    3.011ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=16748, routed)       1.717     3.011    zed_i/correlation_accel_v2_0/inst/ap_clk
    SLICE_X74Y22                                                      r  zed_i/correlation_accel_v2_0/inst/tmp_34_reg_1572_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y22         FDRE (Prop_fdre_C_Q)         0.456     3.467 r  zed_i/correlation_accel_v2_0/inst/tmp_34_reg_1572_reg[0]/Q
                         net (fo=40, routed)          1.102     4.569    zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/I15
    SLICE_X75Y17         LUT5 (Prop_lut5_I3_O)        0.124     4.693 r  zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/tmp_66_reg_1576[1]_i_1/O
                         net (fo=7, routed)           0.624     5.317    zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/O8[0]
    SLICE_X76Y19         LUT6 (Prop_lut6_I5_O)        0.124     5.441 r  zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/tmp_34_reg_1572[0]_i_33/O
                         net (fo=1, routed)           0.632     6.073    zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/n_5_tmp_34_reg_1572[0]_i_33
    SLICE_X74Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.599 r  zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/tmp_34_reg_1572_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.599    zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/n_5_tmp_34_reg_1572_reg[0]_i_21
    SLICE_X74Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.713 r  zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/tmp_34_reg_1572_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.713    zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/n_5_tmp_34_reg_1572_reg[0]_i_12
    SLICE_X74Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.827 r  zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/tmp_34_reg_1572_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.827    zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/n_5_tmp_34_reg_1572_reg[0]_i_3
    SLICE_X74Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.941 r  zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/tmp_34_reg_1572_reg[0]_i_2/CO[3]
                         net (fo=65, routed)          0.726     7.667    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/tmp_34_fu_1183_p2[0]
    SLICE_X79Y22         LUT4 (Prop_lut4_I1_O)        0.124     7.791 r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/tmp_34_reg_1572[0]_i_1/O
                         net (fo=17, routed)          0.569     8.361    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/I3
    SLICE_X78Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.485 r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0_i_2__1/O
                         net (fo=1, routed)           0.570     9.055    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/n_5_U0_i_2__1
    SLICE_X77Y19         LUT6 (Prop_lut6_I0_O)        0.124     9.179 r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0_i_1__3/O
                         net (fo=481, routed)         1.576    10.755    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/aclken
    SLICE_X99Y8          LUT5 (Prop_lut5_I4_O)        0.124    10.879 r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/opt_has_pipe.first_q[21]_i_1/O
                         net (fo=22, routed)          0.835    11.714    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/n_5_opt_has_pipe.first_q[21]_i_1
    SLICE_X96Y3          FDRE                                         r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=16748, routed)       1.624    12.804    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/aclk
    SLICE_X96Y3                                                       r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[17]/C
                         clock pessimism              0.229    13.033    
                         clock uncertainty           -0.154    12.879    
    SLICE_X96Y3          FDRE (Setup_fdre_C_R)       -0.524    12.355    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[17]
  -------------------------------------------------------------------
                         required time                         12.355    
                         arrival time                         -11.714    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.641ns  (required time - arrival time)
  Source:                 zed_i/correlation_accel_v2_0/inst/tmp_34_reg_1572_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        8.703ns  (logic 2.068ns (23.762%)  route 6.635ns (76.238%))
  Logic Levels:           10  (CARRY4=4 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.804ns = ( 12.804 - 10.000 ) 
    Source Clock Delay      (SCD):    3.011ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=16748, routed)       1.717     3.011    zed_i/correlation_accel_v2_0/inst/ap_clk
    SLICE_X74Y22                                                      r  zed_i/correlation_accel_v2_0/inst/tmp_34_reg_1572_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y22         FDRE (Prop_fdre_C_Q)         0.456     3.467 r  zed_i/correlation_accel_v2_0/inst/tmp_34_reg_1572_reg[0]/Q
                         net (fo=40, routed)          1.102     4.569    zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/I15
    SLICE_X75Y17         LUT5 (Prop_lut5_I3_O)        0.124     4.693 r  zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/tmp_66_reg_1576[1]_i_1/O
                         net (fo=7, routed)           0.624     5.317    zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/O8[0]
    SLICE_X76Y19         LUT6 (Prop_lut6_I5_O)        0.124     5.441 r  zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/tmp_34_reg_1572[0]_i_33/O
                         net (fo=1, routed)           0.632     6.073    zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/n_5_tmp_34_reg_1572[0]_i_33
    SLICE_X74Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.599 r  zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/tmp_34_reg_1572_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.599    zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/n_5_tmp_34_reg_1572_reg[0]_i_21
    SLICE_X74Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.713 r  zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/tmp_34_reg_1572_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.713    zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/n_5_tmp_34_reg_1572_reg[0]_i_12
    SLICE_X74Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.827 r  zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/tmp_34_reg_1572_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.827    zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/n_5_tmp_34_reg_1572_reg[0]_i_3
    SLICE_X74Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.941 r  zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/tmp_34_reg_1572_reg[0]_i_2/CO[3]
                         net (fo=65, routed)          0.726     7.667    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/tmp_34_fu_1183_p2[0]
    SLICE_X79Y22         LUT4 (Prop_lut4_I1_O)        0.124     7.791 r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/tmp_34_reg_1572[0]_i_1/O
                         net (fo=17, routed)          0.569     8.361    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/I3
    SLICE_X78Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.485 r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0_i_2__1/O
                         net (fo=1, routed)           0.570     9.055    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/n_5_U0_i_2__1
    SLICE_X77Y19         LUT6 (Prop_lut6_I0_O)        0.124     9.179 r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0_i_1__3/O
                         net (fo=481, routed)         1.576    10.755    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/aclken
    SLICE_X99Y8          LUT5 (Prop_lut5_I4_O)        0.124    10.879 r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/opt_has_pipe.first_q[21]_i_1/O
                         net (fo=22, routed)          0.835    11.714    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/n_5_opt_has_pipe.first_q[21]_i_1
    SLICE_X96Y3          FDRE                                         r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=16748, routed)       1.624    12.804    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/aclk
    SLICE_X96Y3                                                       r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[19]/C
                         clock pessimism              0.229    13.033    
                         clock uncertainty           -0.154    12.879    
    SLICE_X96Y3          FDRE (Setup_fdre_C_R)       -0.524    12.355    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[19]
  -------------------------------------------------------------------
                         required time                         12.355    
                         arrival time                         -11.714    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.736ns  (required time - arrival time)
  Source:                 zed_i/correlation_accel_v2_0/inst/tmp_34_reg_1572_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        8.703ns  (logic 2.068ns (23.762%)  route 6.635ns (76.238%))
  Logic Levels:           10  (CARRY4=4 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.804ns = ( 12.804 - 10.000 ) 
    Source Clock Delay      (SCD):    3.011ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=16748, routed)       1.717     3.011    zed_i/correlation_accel_v2_0/inst/ap_clk
    SLICE_X74Y22                                                      r  zed_i/correlation_accel_v2_0/inst/tmp_34_reg_1572_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y22         FDRE (Prop_fdre_C_Q)         0.456     3.467 r  zed_i/correlation_accel_v2_0/inst/tmp_34_reg_1572_reg[0]/Q
                         net (fo=40, routed)          1.102     4.569    zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/I15
    SLICE_X75Y17         LUT5 (Prop_lut5_I3_O)        0.124     4.693 r  zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/tmp_66_reg_1576[1]_i_1/O
                         net (fo=7, routed)           0.624     5.317    zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/O8[0]
    SLICE_X76Y19         LUT6 (Prop_lut6_I5_O)        0.124     5.441 r  zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/tmp_34_reg_1572[0]_i_33/O
                         net (fo=1, routed)           0.632     6.073    zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/n_5_tmp_34_reg_1572[0]_i_33
    SLICE_X74Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.599 r  zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/tmp_34_reg_1572_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.599    zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/n_5_tmp_34_reg_1572_reg[0]_i_21
    SLICE_X74Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.713 r  zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/tmp_34_reg_1572_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.713    zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/n_5_tmp_34_reg_1572_reg[0]_i_12
    SLICE_X74Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.827 r  zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/tmp_34_reg_1572_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.827    zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/n_5_tmp_34_reg_1572_reg[0]_i_3
    SLICE_X74Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.941 r  zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/tmp_34_reg_1572_reg[0]_i_2/CO[3]
                         net (fo=65, routed)          0.726     7.667    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/tmp_34_fu_1183_p2[0]
    SLICE_X79Y22         LUT4 (Prop_lut4_I1_O)        0.124     7.791 r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/tmp_34_reg_1572[0]_i_1/O
                         net (fo=17, routed)          0.569     8.361    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/I3
    SLICE_X78Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.485 r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0_i_2__1/O
                         net (fo=1, routed)           0.570     9.055    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/n_5_U0_i_2__1
    SLICE_X77Y19         LUT6 (Prop_lut6_I0_O)        0.124     9.179 r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0_i_1__3/O
                         net (fo=481, routed)         1.576    10.755    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/aclken
    SLICE_X99Y8          LUT5 (Prop_lut5_I4_O)        0.124    10.879 r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/opt_has_pipe.first_q[21]_i_1/O
                         net (fo=22, routed)          0.835    11.714    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/n_5_opt_has_pipe.first_q[21]_i_1
    SLICE_X97Y3          FDRE                                         r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=16748, routed)       1.624    12.804    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/aclk
    SLICE_X97Y3                                                       r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[10]/C
                         clock pessimism              0.229    13.033    
                         clock uncertainty           -0.154    12.879    
    SLICE_X97Y3          FDRE (Setup_fdre_C_R)       -0.429    12.450    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[10]
  -------------------------------------------------------------------
                         required time                         12.450    
                         arrival time                         -11.714    
  -------------------------------------------------------------------
                         slack                                  0.736    

Slack (MET) :             0.736ns  (required time - arrival time)
  Source:                 zed_i/correlation_accel_v2_0/inst/tmp_34_reg_1572_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        8.703ns  (logic 2.068ns (23.762%)  route 6.635ns (76.238%))
  Logic Levels:           10  (CARRY4=4 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.804ns = ( 12.804 - 10.000 ) 
    Source Clock Delay      (SCD):    3.011ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=16748, routed)       1.717     3.011    zed_i/correlation_accel_v2_0/inst/ap_clk
    SLICE_X74Y22                                                      r  zed_i/correlation_accel_v2_0/inst/tmp_34_reg_1572_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y22         FDRE (Prop_fdre_C_Q)         0.456     3.467 r  zed_i/correlation_accel_v2_0/inst/tmp_34_reg_1572_reg[0]/Q
                         net (fo=40, routed)          1.102     4.569    zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/I15
    SLICE_X75Y17         LUT5 (Prop_lut5_I3_O)        0.124     4.693 r  zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/tmp_66_reg_1576[1]_i_1/O
                         net (fo=7, routed)           0.624     5.317    zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/O8[0]
    SLICE_X76Y19         LUT6 (Prop_lut6_I5_O)        0.124     5.441 r  zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/tmp_34_reg_1572[0]_i_33/O
                         net (fo=1, routed)           0.632     6.073    zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/n_5_tmp_34_reg_1572[0]_i_33
    SLICE_X74Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.599 r  zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/tmp_34_reg_1572_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.599    zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/n_5_tmp_34_reg_1572_reg[0]_i_21
    SLICE_X74Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.713 r  zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/tmp_34_reg_1572_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.713    zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/n_5_tmp_34_reg_1572_reg[0]_i_12
    SLICE_X74Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.827 r  zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/tmp_34_reg_1572_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.827    zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/n_5_tmp_34_reg_1572_reg[0]_i_3
    SLICE_X74Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.941 r  zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/tmp_34_reg_1572_reg[0]_i_2/CO[3]
                         net (fo=65, routed)          0.726     7.667    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/tmp_34_fu_1183_p2[0]
    SLICE_X79Y22         LUT4 (Prop_lut4_I1_O)        0.124     7.791 r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/tmp_34_reg_1572[0]_i_1/O
                         net (fo=17, routed)          0.569     8.361    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/I3
    SLICE_X78Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.485 r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0_i_2__1/O
                         net (fo=1, routed)           0.570     9.055    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/n_5_U0_i_2__1
    SLICE_X77Y19         LUT6 (Prop_lut6_I0_O)        0.124     9.179 r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0_i_1__3/O
                         net (fo=481, routed)         1.576    10.755    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/aclken
    SLICE_X99Y8          LUT5 (Prop_lut5_I4_O)        0.124    10.879 r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/opt_has_pipe.first_q[21]_i_1/O
                         net (fo=22, routed)          0.835    11.714    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/n_5_opt_has_pipe.first_q[21]_i_1
    SLICE_X97Y3          FDRE                                         r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=16748, routed)       1.624    12.804    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/aclk
    SLICE_X97Y3                                                       r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[18]/C
                         clock pessimism              0.229    13.033    
                         clock uncertainty           -0.154    12.879    
    SLICE_X97Y3          FDRE (Setup_fdre_C_R)       -0.429    12.450    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[18]
  -------------------------------------------------------------------
                         required time                         12.450    
                         arrival time                         -11.714    
  -------------------------------------------------------------------
                         slack                                  0.736    

Slack (MET) :             0.736ns  (required time - arrival time)
  Source:                 zed_i/correlation_accel_v2_0/inst/tmp_34_reg_1572_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        8.703ns  (logic 2.068ns (23.762%)  route 6.635ns (76.238%))
  Logic Levels:           10  (CARRY4=4 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.804ns = ( 12.804 - 10.000 ) 
    Source Clock Delay      (SCD):    3.011ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=16748, routed)       1.717     3.011    zed_i/correlation_accel_v2_0/inst/ap_clk
    SLICE_X74Y22                                                      r  zed_i/correlation_accel_v2_0/inst/tmp_34_reg_1572_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y22         FDRE (Prop_fdre_C_Q)         0.456     3.467 r  zed_i/correlation_accel_v2_0/inst/tmp_34_reg_1572_reg[0]/Q
                         net (fo=40, routed)          1.102     4.569    zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/I15
    SLICE_X75Y17         LUT5 (Prop_lut5_I3_O)        0.124     4.693 r  zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/tmp_66_reg_1576[1]_i_1/O
                         net (fo=7, routed)           0.624     5.317    zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/O8[0]
    SLICE_X76Y19         LUT6 (Prop_lut6_I5_O)        0.124     5.441 r  zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/tmp_34_reg_1572[0]_i_33/O
                         net (fo=1, routed)           0.632     6.073    zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/n_5_tmp_34_reg_1572[0]_i_33
    SLICE_X74Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.599 r  zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/tmp_34_reg_1572_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.599    zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/n_5_tmp_34_reg_1572_reg[0]_i_21
    SLICE_X74Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.713 r  zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/tmp_34_reg_1572_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.713    zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/n_5_tmp_34_reg_1572_reg[0]_i_12
    SLICE_X74Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.827 r  zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/tmp_34_reg_1572_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.827    zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/n_5_tmp_34_reg_1572_reg[0]_i_3
    SLICE_X74Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.941 r  zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/tmp_34_reg_1572_reg[0]_i_2/CO[3]
                         net (fo=65, routed)          0.726     7.667    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/tmp_34_fu_1183_p2[0]
    SLICE_X79Y22         LUT4 (Prop_lut4_I1_O)        0.124     7.791 r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/tmp_34_reg_1572[0]_i_1/O
                         net (fo=17, routed)          0.569     8.361    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/I3
    SLICE_X78Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.485 r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0_i_2__1/O
                         net (fo=1, routed)           0.570     9.055    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/n_5_U0_i_2__1
    SLICE_X77Y19         LUT6 (Prop_lut6_I0_O)        0.124     9.179 r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0_i_1__3/O
                         net (fo=481, routed)         1.576    10.755    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/aclken
    SLICE_X99Y8          LUT5 (Prop_lut5_I4_O)        0.124    10.879 r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/opt_has_pipe.first_q[21]_i_1/O
                         net (fo=22, routed)          0.835    11.714    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/n_5_opt_has_pipe.first_q[21]_i_1
    SLICE_X97Y3          FDRE                                         r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=16748, routed)       1.624    12.804    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/aclk
    SLICE_X97Y3                                                       r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[20]/C
                         clock pessimism              0.229    13.033    
                         clock uncertainty           -0.154    12.879    
    SLICE_X97Y3          FDRE (Setup_fdre_C_R)       -0.429    12.450    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[20]
  -------------------------------------------------------------------
                         required time                         12.450    
                         arrival time                         -11.714    
  -------------------------------------------------------------------
                         slack                                  0.736    

Slack (MET) :             0.736ns  (required time - arrival time)
  Source:                 zed_i/correlation_accel_v2_0/inst/tmp_34_reg_1572_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        8.703ns  (logic 2.068ns (23.762%)  route 6.635ns (76.238%))
  Logic Levels:           10  (CARRY4=4 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.804ns = ( 12.804 - 10.000 ) 
    Source Clock Delay      (SCD):    3.011ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=16748, routed)       1.717     3.011    zed_i/correlation_accel_v2_0/inst/ap_clk
    SLICE_X74Y22                                                      r  zed_i/correlation_accel_v2_0/inst/tmp_34_reg_1572_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y22         FDRE (Prop_fdre_C_Q)         0.456     3.467 r  zed_i/correlation_accel_v2_0/inst/tmp_34_reg_1572_reg[0]/Q
                         net (fo=40, routed)          1.102     4.569    zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/I15
    SLICE_X75Y17         LUT5 (Prop_lut5_I3_O)        0.124     4.693 r  zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/tmp_66_reg_1576[1]_i_1/O
                         net (fo=7, routed)           0.624     5.317    zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/O8[0]
    SLICE_X76Y19         LUT6 (Prop_lut6_I5_O)        0.124     5.441 r  zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/tmp_34_reg_1572[0]_i_33/O
                         net (fo=1, routed)           0.632     6.073    zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/n_5_tmp_34_reg_1572[0]_i_33
    SLICE_X74Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.599 r  zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/tmp_34_reg_1572_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.599    zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/n_5_tmp_34_reg_1572_reg[0]_i_21
    SLICE_X74Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.713 r  zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/tmp_34_reg_1572_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.713    zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/n_5_tmp_34_reg_1572_reg[0]_i_12
    SLICE_X74Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.827 r  zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/tmp_34_reg_1572_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.827    zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/n_5_tmp_34_reg_1572_reg[0]_i_3
    SLICE_X74Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.941 r  zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/tmp_34_reg_1572_reg[0]_i_2/CO[3]
                         net (fo=65, routed)          0.726     7.667    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/tmp_34_fu_1183_p2[0]
    SLICE_X79Y22         LUT4 (Prop_lut4_I1_O)        0.124     7.791 r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/tmp_34_reg_1572[0]_i_1/O
                         net (fo=17, routed)          0.569     8.361    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/I3
    SLICE_X78Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.485 r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0_i_2__1/O
                         net (fo=1, routed)           0.570     9.055    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/n_5_U0_i_2__1
    SLICE_X77Y19         LUT6 (Prop_lut6_I0_O)        0.124     9.179 r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0_i_1__3/O
                         net (fo=481, routed)         1.576    10.755    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/aclken
    SLICE_X99Y8          LUT5 (Prop_lut5_I4_O)        0.124    10.879 r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/opt_has_pipe.first_q[21]_i_1/O
                         net (fo=22, routed)          0.835    11.714    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/n_5_opt_has_pipe.first_q[21]_i_1
    SLICE_X97Y3          FDRE                                         r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=16748, routed)       1.624    12.804    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/aclk
    SLICE_X97Y3                                                       r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[21]/C
                         clock pessimism              0.229    13.033    
                         clock uncertainty           -0.154    12.879    
    SLICE_X97Y3          FDRE (Setup_fdre_C_R)       -0.429    12.450    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[21]
  -------------------------------------------------------------------
                         required time                         12.450    
                         arrival time                         -11.714    
  -------------------------------------------------------------------
                         slack                                  0.736    

Slack (MET) :             0.739ns  (required time - arrival time)
  Source:                 zed_i/correlation_accel_v2_0/inst/ap_CS_fsm_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        8.588ns  (logic 2.073ns (24.139%)  route 6.515ns (75.861%))
  Logic Levels:           9  (CARRY4=3 LUT3=3 LUT6=3)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.794ns = ( 12.793 - 10.000 ) 
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=16748, routed)       1.724     3.018    zed_i/correlation_accel_v2_0/inst/ap_clk
    SLICE_X77Y18                                                      r  zed_i/correlation_accel_v2_0/inst/ap_CS_fsm_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y18         FDRE (Prop_fdre_C_Q)         0.419     3.437 r  zed_i/correlation_accel_v2_0/inst/ap_CS_fsm_reg[16]/Q
                         net (fo=64, routed)          0.794     4.231    zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/Q[3]
    SLICE_X76Y18         LUT3 (Prop_lut3_I0_O)        0.299     4.530 r  zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/tmp_4_tmp_5_reg_1442[31]_i_4/O
                         net (fo=65, routed)          0.855     5.385    zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/O6
    SLICE_X67Y19         LUT6 (Prop_lut6_I1_O)        0.124     5.509 r  zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/in_indices_TREADY_INST_0_i_25/O
                         net (fo=1, routed)           0.611     6.120    zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/n_5_in_indices_TREADY_INST_0_i_25
    SLICE_X70Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.627 r  zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/in_indices_TREADY_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.627    zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/n_5_in_indices_TREADY_INST_0_i_13
    SLICE_X70Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.741 r  zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/in_indices_TREADY_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.741    zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/n_5_in_indices_TREADY_INST_0_i_4
    SLICE_X70Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.855 r  zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/in_indices_TREADY_INST_0_i_3/CO[3]
                         net (fo=35, routed)          1.128     7.983    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/tmp_6_fu_1082_p2[0]
    SLICE_X76Y19         LUT3 (Prop_lut3_I2_O)        0.124     8.107 f  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0_i_3__4/O
                         net (fo=9, routed)           0.627     8.734    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/O2
    SLICE_X76Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.858 r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0_i_2__2/O
                         net (fo=1, routed)           0.639     9.497    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/n_5_U0_i_2__2
    SLICE_X82Y24         LUT6 (Prop_lut6_I0_O)        0.124     9.621 r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0_i_1__4/O
                         net (fo=115, routed)         1.203    10.824    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/aclken
    SLICE_X92Y33         LUT3 (Prop_lut3_I2_O)        0.124    10.948 r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/RESULT_REG.NORMAL.mant_op[21]_i_1/O
                         net (fo=22, routed)          0.658    11.606    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/p_2_out
    SLICE_X92Y32         FDRE                                         r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=16748, routed)       1.614    12.793    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/aclk
    SLICE_X92Y32                                                      r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[10]/C
                         clock pessimism              0.229    13.023    
                         clock uncertainty           -0.154    12.869    
    SLICE_X92Y32         FDRE (Setup_fdre_C_R)       -0.524    12.345    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[10]
  -------------------------------------------------------------------
                         required time                         12.345    
                         arrival time                         -11.606    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.739ns  (required time - arrival time)
  Source:                 zed_i/correlation_accel_v2_0/inst/ap_CS_fsm_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        8.588ns  (logic 2.073ns (24.139%)  route 6.515ns (75.861%))
  Logic Levels:           9  (CARRY4=3 LUT3=3 LUT6=3)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.794ns = ( 12.793 - 10.000 ) 
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=16748, routed)       1.724     3.018    zed_i/correlation_accel_v2_0/inst/ap_clk
    SLICE_X77Y18                                                      r  zed_i/correlation_accel_v2_0/inst/ap_CS_fsm_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y18         FDRE (Prop_fdre_C_Q)         0.419     3.437 r  zed_i/correlation_accel_v2_0/inst/ap_CS_fsm_reg[16]/Q
                         net (fo=64, routed)          0.794     4.231    zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/Q[3]
    SLICE_X76Y18         LUT3 (Prop_lut3_I0_O)        0.299     4.530 r  zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/tmp_4_tmp_5_reg_1442[31]_i_4/O
                         net (fo=65, routed)          0.855     5.385    zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/O6
    SLICE_X67Y19         LUT6 (Prop_lut6_I1_O)        0.124     5.509 r  zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/in_indices_TREADY_INST_0_i_25/O
                         net (fo=1, routed)           0.611     6.120    zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/n_5_in_indices_TREADY_INST_0_i_25
    SLICE_X70Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.627 r  zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/in_indices_TREADY_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.627    zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/n_5_in_indices_TREADY_INST_0_i_13
    SLICE_X70Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.741 r  zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/in_indices_TREADY_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.741    zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/n_5_in_indices_TREADY_INST_0_i_4
    SLICE_X70Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.855 r  zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/in_indices_TREADY_INST_0_i_3/CO[3]
                         net (fo=35, routed)          1.128     7.983    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/tmp_6_fu_1082_p2[0]
    SLICE_X76Y19         LUT3 (Prop_lut3_I2_O)        0.124     8.107 f  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0_i_3__4/O
                         net (fo=9, routed)           0.627     8.734    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/O2
    SLICE_X76Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.858 r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0_i_2__2/O
                         net (fo=1, routed)           0.639     9.497    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/n_5_U0_i_2__2
    SLICE_X82Y24         LUT6 (Prop_lut6_I0_O)        0.124     9.621 r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0_i_1__4/O
                         net (fo=115, routed)         1.203    10.824    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/aclken
    SLICE_X92Y33         LUT3 (Prop_lut3_I2_O)        0.124    10.948 r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/RESULT_REG.NORMAL.mant_op[21]_i_1/O
                         net (fo=22, routed)          0.658    11.606    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/p_2_out
    SLICE_X92Y32         FDRE                                         r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=16748, routed)       1.614    12.793    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/aclk
    SLICE_X92Y32                                                      r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[11]/C
                         clock pessimism              0.229    13.023    
                         clock uncertainty           -0.154    12.869    
    SLICE_X92Y32         FDRE (Setup_fdre_C_R)       -0.524    12.345    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[11]
  -------------------------------------------------------------------
                         required time                         12.345    
                         arrival time                         -11.606    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.739ns  (required time - arrival time)
  Source:                 zed_i/correlation_accel_v2_0/inst/ap_CS_fsm_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        8.588ns  (logic 2.073ns (24.139%)  route 6.515ns (75.861%))
  Logic Levels:           9  (CARRY4=3 LUT3=3 LUT6=3)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.794ns = ( 12.793 - 10.000 ) 
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=16748, routed)       1.724     3.018    zed_i/correlation_accel_v2_0/inst/ap_clk
    SLICE_X77Y18                                                      r  zed_i/correlation_accel_v2_0/inst/ap_CS_fsm_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y18         FDRE (Prop_fdre_C_Q)         0.419     3.437 r  zed_i/correlation_accel_v2_0/inst/ap_CS_fsm_reg[16]/Q
                         net (fo=64, routed)          0.794     4.231    zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/Q[3]
    SLICE_X76Y18         LUT3 (Prop_lut3_I0_O)        0.299     4.530 r  zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/tmp_4_tmp_5_reg_1442[31]_i_4/O
                         net (fo=65, routed)          0.855     5.385    zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/O6
    SLICE_X67Y19         LUT6 (Prop_lut6_I1_O)        0.124     5.509 r  zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/in_indices_TREADY_INST_0_i_25/O
                         net (fo=1, routed)           0.611     6.120    zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/n_5_in_indices_TREADY_INST_0_i_25
    SLICE_X70Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.627 r  zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/in_indices_TREADY_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.627    zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/n_5_in_indices_TREADY_INST_0_i_13
    SLICE_X70Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.741 r  zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/in_indices_TREADY_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.741    zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/n_5_in_indices_TREADY_INST_0_i_4
    SLICE_X70Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.855 r  zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/in_indices_TREADY_INST_0_i_3/CO[3]
                         net (fo=35, routed)          1.128     7.983    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/tmp_6_fu_1082_p2[0]
    SLICE_X76Y19         LUT3 (Prop_lut3_I2_O)        0.124     8.107 f  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0_i_3__4/O
                         net (fo=9, routed)           0.627     8.734    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/O2
    SLICE_X76Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.858 r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0_i_2__2/O
                         net (fo=1, routed)           0.639     9.497    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/n_5_U0_i_2__2
    SLICE_X82Y24         LUT6 (Prop_lut6_I0_O)        0.124     9.621 r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0_i_1__4/O
                         net (fo=115, routed)         1.203    10.824    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/aclken
    SLICE_X92Y33         LUT3 (Prop_lut3_I2_O)        0.124    10.948 r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/RESULT_REG.NORMAL.mant_op[21]_i_1/O
                         net (fo=22, routed)          0.658    11.606    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/p_2_out
    SLICE_X92Y32         FDRE                                         r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=16748, routed)       1.614    12.793    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/aclk
    SLICE_X92Y32                                                      r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[12]/C
                         clock pessimism              0.229    13.023    
                         clock uncertainty           -0.154    12.869    
    SLICE_X92Y32         FDRE (Setup_fdre_C_R)       -0.524    12.345    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[12]
  -------------------------------------------------------------------
                         required time                         12.345    
                         arrival time                         -11.606    
  -------------------------------------------------------------------
                         slack                                  0.739    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 zed_i/datamover_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_M_AXI_GP0/m02_couplers/m02_regslice/inst/r_pipe/m_payload_i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.908%)  route 0.195ns (58.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=16748, routed)       0.551     0.887    zed_i/datamover_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X52Y59                                                      r  zed_i/datamover_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y59         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  zed_i/datamover_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata_reg[25]/Q
                         net (fo=1, routed)           0.195     1.223    zed_i/axi_interconnect_M_AXI_GP0/m02_couplers/m02_regslice/inst/r_pipe/D[25]
    SLICE_X49Y59         FDRE                                         r  zed_i/axi_interconnect_M_AXI_GP0/m02_couplers/m02_regslice/inst/r_pipe/m_payload_i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=16748, routed)       0.823     1.189    zed_i/axi_interconnect_M_AXI_GP0/m02_couplers/m02_regslice/inst/r_pipe/aclk
    SLICE_X49Y59                                                      r  zed_i/axi_interconnect_M_AXI_GP0/m02_couplers/m02_regslice/inst/r_pipe/m_payload_i_reg[25]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X49Y59         FDRE (Hold_fdre_C_D)         0.047     1.201    zed_i/axi_interconnect_M_AXI_GP0/m02_couplers/m02_regslice/inst/r_pipe/m_payload_i_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.201    
                         arrival time                           1.223    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.876%)  route 0.231ns (62.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=16748, routed)       0.553     0.889    zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X53Y50                                                      r  zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45]/Q
                         net (fo=1, routed)           0.231     1.261    zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Q[38]
    SLICE_X45Y48         FDRE                                         r  zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=16748, routed)       0.830     1.196    zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X45Y48                                                      r  zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[13]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X45Y48         FDRE (Hold_fdre_C_D)         0.070     1.236    zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 zed_i/datamover_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_M_AXI_GP0/m02_couplers/m02_regslice/inst/r_pipe/m_payload_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.499%)  route 0.225ns (61.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=16748, routed)       0.559     0.895    zed_i/datamover_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X51Y49                                                      r  zed_i/datamover_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  zed_i/datamover_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata_reg[13]/Q
                         net (fo=1, routed)           0.225     1.261    zed_i/axi_interconnect_M_AXI_GP0/m02_couplers/m02_regslice/inst/r_pipe/D[13]
    SLICE_X51Y53         FDRE                                         r  zed_i/axi_interconnect_M_AXI_GP0/m02_couplers/m02_regslice/inst/r_pipe/m_payload_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=16748, routed)       0.820     1.186    zed_i/axi_interconnect_M_AXI_GP0/m02_couplers/m02_regslice/inst/r_pipe/aclk
    SLICE_X51Y53                                                      r  zed_i/axi_interconnect_M_AXI_GP0/m02_couplers/m02_regslice/inst/r_pipe/m_payload_i_reg[13]/C
                         clock pessimism             -0.030     1.156    
    SLICE_X51Y53         FDRE (Hold_fdre_C_D)         0.070     1.226    zed_i/axi_interconnect_M_AXI_GP0/m02_couplers/m02_regslice/inst/r_pipe/m_payload_i_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.345%)  route 0.208ns (59.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=16748, routed)       0.552     0.888    zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X51Y55                                                      r  zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y55         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56]/Q
                         net (fo=1, routed)           0.208     1.237    zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Q[49]
    SLICE_X48Y56         FDRE                                         r  zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=16748, routed)       0.824     1.190    zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X48Y56                                                      r  zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[24]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X48Y56         FDRE (Hold_fdre_C_D)         0.047     1.202    zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.202    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fdiv_32ns_32ns_32_16_U10/correlation_accel_v2_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fdiv_32ns_32ns_32_16_U10/correlation_accel_v2_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.148ns (45.497%)  route 0.177ns (54.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=16748, routed)       0.559     0.895    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fdiv_32ns_32ns_32_16_U10/correlation_accel_v2_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].MANT_DEL/i_pipe/aclk
    SLICE_X50Y1                                                       r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fdiv_32ns_32ns_32_16_U10/correlation_accel_v2_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y1          FDRE (Prop_fdre_C_Q)         0.148     1.043 r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fdiv_32ns_32ns_32_16_U10/correlation_accel_v2_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=3, routed)           0.177     1.220    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fdiv_32ns_32ns_32_16_U10/correlation_accel_v2_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].MANT_DEL/i_pipe/D[3]
    SLICE_X48Y1          FDRE                                         r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fdiv_32ns_32ns_32_16_U10/correlation_accel_v2_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=16748, routed)       0.830     1.196    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fdiv_32ns_32ns_32_16_U10/correlation_accel_v2_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].MANT_DEL/i_pipe/aclk
    SLICE_X48Y1                                                       r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fdiv_32ns_32ns_32_16_U10/correlation_accel_v2_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/C
                         clock pessimism             -0.035     1.161    
    SLICE_X48Y1          FDRE (Hold_fdre_C_D)         0.023     1.184    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fdiv_32ns_32ns_32_16_U10/correlation_accel_v2_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.184    
                         arrival time                           1.220    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.442%)  route 0.109ns (43.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=16748, routed)       0.595     0.930    zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/m_axi_s2mm_aclk
    SLICE_X23Y5                                                       r  zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y5          FDRE (Prop_fdre_C_Q)         0.141     1.071 r  zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][1]/Q
                         net (fo=1, routed)           0.109     1.180    zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DINA[1]
    RAMB18_X1Y2          RAMB18E1                                     r  zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=16748, routed)       0.905     1.271    zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/m_axi_s2mm_aclk
    RAMB18_X1Y2                                                       r  zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.282     0.989    
    RAMB18_X1Y2          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[1])
                                                      0.155     1.144    zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_3_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=16748, routed)       0.585     0.920    zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_axi_s2mm_aclk
    SLICE_X31Y33                                                      r  zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y33         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=18, routed)          0.218     1.280    zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_3_0_5/ADDRD0
    SLICE_X30Y33         RAMD32                                       r  zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_3_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=16748, routed)       0.851     1.217    zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_3_0_5/WCLK
    SLICE_X30Y33                                                      r  zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_3_0_5/RAMA/CLK
                         clock pessimism             -0.284     0.933    
    SLICE_X30Y33         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.243    zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_3_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=16748, routed)       0.585     0.920    zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_axi_s2mm_aclk
    SLICE_X31Y33                                                      r  zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y33         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=18, routed)          0.218     1.280    zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_3_0_5/ADDRD0
    SLICE_X30Y33         RAMD32                                       r  zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_3_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=16748, routed)       0.851     1.217    zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_3_0_5/WCLK
    SLICE_X30Y33                                                      r  zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_3_0_5/RAMA_D1/CLK
                         clock pessimism             -0.284     0.933    
    SLICE_X30Y33         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.243    zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_3_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_3_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=16748, routed)       0.585     0.920    zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_axi_s2mm_aclk
    SLICE_X31Y33                                                      r  zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y33         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=18, routed)          0.218     1.280    zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_3_0_5/ADDRD0
    SLICE_X30Y33         RAMD32                                       r  zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_3_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=16748, routed)       0.851     1.217    zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_3_0_5/WCLK
    SLICE_X30Y33                                                      r  zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_3_0_5/RAMB/CLK
                         clock pessimism             -0.284     0.933    
    SLICE_X30Y33         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.243    zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_3_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_3_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=16748, routed)       0.585     0.920    zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_axi_s2mm_aclk
    SLICE_X31Y33                                                      r  zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y33         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=18, routed)          0.218     1.280    zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_3_0_5/ADDRD0
    SLICE_X30Y33         RAMD32                                       r  zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_3_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=16748, routed)       0.851     1.217    zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_3_0_5/WCLK
    SLICE_X30Y33                                                      r  zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_3_0_5/RAMB_D1/CLK
                         clock pessimism             -0.284     0.933    
    SLICE_X30Y33         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.243    zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_3_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.036    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_2
Waveform:           { 0 5 }
Period:             10.000
Sources:            { zed_i/ps7/inst/PS7_i/FCLKCLK[2] }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack  Location      Pin                                                                                                                                                                                                                                                                                                                                                              
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944     10.000  7.056  RAMB36_X0Y6   zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK   
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944     10.000  7.056  RAMB36_X0Y6   zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK   
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944     10.000  7.056  RAMB18_X1Y12  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK         
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944     10.000  7.056  RAMB18_X1Y12  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK         
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944     10.000  7.056  RAMB36_X1Y5   zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944     10.000  7.056  RAMB36_X1Y5   zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK  
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944     10.000  7.056  RAMB36_X0Y4   zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK   
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944     10.000  7.056  RAMB36_X0Y4   zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK   
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944     10.000  7.056  RAMB18_X1Y8   zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK         
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944     10.000  7.056  RAMB18_X1Y8   zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK         
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X6Y35   zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMA/CLK                                                                                                                                                      
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X6Y35   zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK                                                                                                                                                   
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X6Y35   zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMB/CLK                                                                                                                                                      
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X6Y35   zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMB_D1/CLK                                                                                                                                                   
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X6Y35   zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMC/CLK                                                                                                                                                      
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X6Y35   zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMC_D1/CLK                                                                                                                                                   
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250     5.000   3.750  SLICE_X6Y35   zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMD/CLK                                                                                                                                                      
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250     5.000   3.750  SLICE_X6Y35   zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMD_D1/CLK                                                                                                                                                   
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X6Y36   zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_11/RAMA/CLK                                                                                                                                                     
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X6Y36   zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_11/RAMA_D1/CLK                                                                                                                                                  
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X4Y41   zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_60_62/RAMA/CLK                                                                                                                                                    
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X4Y41   zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_60_62/RAMA_D1/CLK                                                                                                                                                 
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X4Y41   zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_60_62/RAMB/CLK                                                                                                                                                    
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X4Y41   zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_60_62/RAMB_D1/CLK                                                                                                                                                 
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X4Y41   zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_60_62/RAMC/CLK                                                                                                                                                    
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X4Y41   zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_60_62/RAMC_D1/CLK                                                                                                                                                 
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250     5.000   3.750  SLICE_X4Y41   zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_60_62/RAMD/CLK                                                                                                                                                    
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250     5.000   3.750  SLICE_X4Y41   zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_60_62/RAMD_D1/CLK                                                                                                                                                 
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X6Y41   zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_11/RAMA/CLK                                                                                                                                                     
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X6Y41   zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_11/RAMA_D1/CLK                                                                                                                                                  



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack        1.756ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.219ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.756ns  (required time - arrival time)
  Source:                 zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        7.456ns  (logic 0.642ns (8.610%)  route 6.814ns (91.390%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 12.747 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=16748, routed)       1.843     3.137    zed_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X42Y103                                                     r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y103        FDRE (Prop_fdre_C_Q)         0.518     3.655 r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=28, routed)          4.770     8.425    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aresetn
    SLICE_X21Y44         LUT1 (Prop_lut1_I0_O)        0.124     8.549 f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=34, routed)          2.044    10.593    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]
    SLICE_X9Y28          FDPE                                         f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=16748, routed)       1.568    12.747    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X9Y28                                                       r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.115    12.862    
                         clock uncertainty           -0.154    12.708    
    SLICE_X9Y28          FDPE (Recov_fdpe_C_PRE)     -0.359    12.349    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         12.349    
                         arrival time                         -10.593    
  -------------------------------------------------------------------
                         slack                                  1.756    

Slack (MET) :             1.762ns  (required time - arrival time)
  Source:                 zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        7.371ns  (logic 0.642ns (8.710%)  route 6.729ns (91.290%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=16748, routed)       1.843     3.137    zed_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X42Y103                                                     r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y103        FDRE (Prop_fdre_C_Q)         0.518     3.655 r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=28, routed)          4.304     7.959    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/aresetn
    SLICE_X9Y49          LUT1 (Prop_lut1_I0_O)        0.124     8.083 f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AID_Q[0]_i_1/O
                         net (fo=335, routed)         2.424    10.508    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X35Y63         FDPE                                         f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=16748, routed)       1.475    12.654    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X35Y63                                                      r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.129    12.783    
                         clock uncertainty           -0.154    12.629    
    SLICE_X35Y63         FDPE (Recov_fdpe_C_PRE)     -0.359    12.270    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         12.270    
                         arrival time                         -10.508    
  -------------------------------------------------------------------
                         slack                                  1.762    

Slack (MET) :             1.883ns  (required time - arrival time)
  Source:                 zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        7.329ns  (logic 0.642ns (8.760%)  route 6.687ns (91.240%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=16748, routed)       1.843     3.137    zed_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X42Y103                                                     r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y103        FDRE (Prop_fdre_C_Q)         0.518     3.655 r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=28, routed)          4.304     7.959    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/aresetn
    SLICE_X9Y49          LUT1 (Prop_lut1_I0_O)        0.124     8.083 f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AID_Q[0]_i_1/O
                         net (fo=335, routed)         2.383    10.466    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X30Y69         FDPE                                         f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=16748, routed)       1.514    12.693    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X30Y69                                                      r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.129    12.822    
                         clock uncertainty           -0.154    12.668    
    SLICE_X30Y69         FDPE (Recov_fdpe_C_PRE)     -0.319    12.349    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         12.349    
                         arrival time                         -10.466    
  -------------------------------------------------------------------
                         slack                                  1.883    

Slack (MET) :             1.903ns  (required time - arrival time)
  Source:                 zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        7.385ns  (logic 0.642ns (8.694%)  route 6.743ns (91.306%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.824ns = ( 12.823 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=16748, routed)       1.843     3.137    zed_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X42Y103                                                     r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y103        FDRE (Prop_fdre_C_Q)         0.518     3.655 r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=28, routed)          5.821     9.476    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aresetn
    SLICE_X7Y31          LUT1 (Prop_lut1_I0_O)        0.124     9.600 f  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=19, routed)          0.922    10.522    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]
    SLICE_X1Y23          FDPE                                         f  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=16748, routed)       1.644    12.823    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X1Y23                                                       r  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.115    12.938    
                         clock uncertainty           -0.154    12.784    
    SLICE_X1Y23          FDPE (Recov_fdpe_C_PRE)     -0.359    12.425    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         12.425    
                         arrival time                         -10.522    
  -------------------------------------------------------------------
                         slack                                  1.903    

Slack (MET) :             1.910ns  (required time - arrival time)
  Source:                 zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        7.261ns  (logic 0.642ns (8.841%)  route 6.619ns (91.159%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=16748, routed)       1.843     3.137    zed_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X42Y103                                                     r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y103        FDRE (Prop_fdre_C_Q)         0.518     3.655 r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=28, routed)          4.304     7.959    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/aresetn
    SLICE_X9Y49          LUT1 (Prop_lut1_I0_O)        0.124     8.083 f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AID_Q[0]_i_1/O
                         net (fo=335, routed)         2.315    10.398    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X38Y63         FDPE                                         f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=16748, routed)       1.474    12.653    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X38Y63                                                      r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.129    12.782    
                         clock uncertainty           -0.154    12.628    
    SLICE_X38Y63         FDPE (Recov_fdpe_C_PRE)     -0.319    12.309    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         12.309    
                         arrival time                         -10.398    
  -------------------------------------------------------------------
                         slack                                  1.910    

Slack (MET) :             1.923ns  (required time - arrival time)
  Source:                 zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        7.379ns  (logic 0.642ns (8.700%)  route 6.737ns (91.300%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 12.837 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=16748, routed)       1.843     3.137    zed_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X42Y103                                                     r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y103        FDRE (Prop_fdre_C_Q)         0.518     3.655 r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=28, routed)          4.770     8.425    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aresetn
    SLICE_X21Y44         LUT1 (Prop_lut1_I0_O)        0.124     8.549 f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=34, routed)          1.967    10.516    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]
    SLICE_X1Y42          FDPE                                         f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=16748, routed)       1.658    12.837    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X1Y42                                                       r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.115    12.952    
                         clock uncertainty           -0.154    12.798    
    SLICE_X1Y42          FDPE (Recov_fdpe_C_PRE)     -0.359    12.439    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         12.439    
                         arrival time                         -10.516    
  -------------------------------------------------------------------
                         slack                                  1.923    

Slack (MET) :             1.943ns  (required time - arrival time)
  Source:                 zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        7.385ns  (logic 0.642ns (8.694%)  route 6.743ns (91.306%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.824ns = ( 12.823 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=16748, routed)       1.843     3.137    zed_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X42Y103                                                     r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y103        FDRE (Prop_fdre_C_Q)         0.518     3.655 r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=28, routed)          5.821     9.476    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aresetn
    SLICE_X7Y31          LUT1 (Prop_lut1_I0_O)        0.124     9.600 f  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=19, routed)          0.922    10.522    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]
    SLICE_X0Y23          FDPE                                         f  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=16748, routed)       1.644    12.823    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X0Y23                                                       r  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.115    12.938    
                         clock uncertainty           -0.154    12.784    
    SLICE_X0Y23          FDPE (Recov_fdpe_C_PRE)     -0.319    12.465    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         12.465    
                         arrival time                         -10.522    
  -------------------------------------------------------------------
                         slack                                  1.943    

Slack (MET) :             1.944ns  (required time - arrival time)
  Source:                 zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        7.263ns  (logic 0.642ns (8.839%)  route 6.621ns (91.161%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 12.743 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=16748, routed)       1.843     3.137    zed_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X42Y103                                                     r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y103        FDRE (Prop_fdre_C_Q)         0.518     3.655 r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=28, routed)          4.770     8.425    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aresetn
    SLICE_X21Y44         LUT1 (Prop_lut1_I0_O)        0.124     8.549 f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=34, routed)          1.852    10.400    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]
    SLICE_X13Y25         FDPE                                         f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=16748, routed)       1.563    12.743    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X13Y25                                                      r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.115    12.857    
                         clock uncertainty           -0.154    12.703    
    SLICE_X13Y25         FDPE (Recov_fdpe_C_PRE)     -0.359    12.344    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         12.344    
                         arrival time                         -10.400    
  -------------------------------------------------------------------
                         slack                                  1.944    

Slack (MET) :             1.953ns  (required time - arrival time)
  Source:                 zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        7.187ns  (logic 0.642ns (8.933%)  route 6.545ns (91.067%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 12.675 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=16748, routed)       1.843     3.137    zed_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X42Y103                                                     r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y103        FDRE (Prop_fdre_C_Q)         0.518     3.655 r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=28, routed)          5.033     8.688    zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aresetn
    SLICE_X25Y32         LUT1 (Prop_lut1_I0_O)        0.124     8.812 f  zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=19, routed)          1.512    10.324    zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/O1
    SLICE_X33Y48         FDPE                                         f  zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=16748, routed)       1.496    12.675    zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X33Y48                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.115    12.790    
                         clock uncertainty           -0.154    12.636    
    SLICE_X33Y48         FDPE (Recov_fdpe_C_PRE)     -0.359    12.277    zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         12.277    
                         arrival time                         -10.324    
  -------------------------------------------------------------------
                         slack                                  1.953    

Slack (MET) :             1.977ns  (required time - arrival time)
  Source:                 zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gaxi_pkt_fifo_wr.gaxi_mm_cc_pkt_wr.wr_pkt_count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        7.160ns  (logic 0.642ns (8.966%)  route 6.518ns (91.034%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=16748, routed)       1.843     3.137    zed_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X42Y103                                                     r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y103        FDRE (Prop_fdre_C_Q)         0.518     3.655 r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=28, routed)          5.033     8.688    zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aresetn
    SLICE_X25Y32         LUT1 (Prop_lut1_I0_O)        0.124     8.812 f  zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=19, routed)          1.485    10.297    zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/clear
    SLICE_X29Y50         FDCE                                         f  zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gaxi_pkt_fifo_wr.gaxi_mm_cc_pkt_wr.wr_pkt_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=16748, routed)       1.526    12.705    zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aclk
    SLICE_X29Y50                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gaxi_pkt_fifo_wr.gaxi_mm_cc_pkt_wr.wr_pkt_count_reg[0]/C
                         clock pessimism              0.129    12.834    
                         clock uncertainty           -0.154    12.680    
    SLICE_X29Y50         FDCE (Recov_fdce_C_CLR)     -0.405    12.275    zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gaxi_pkt_fifo_wr.gaxi_mm_cc_pkt_wr.wr_pkt_count_reg[0]
  -------------------------------------------------------------------
                         required time                         12.275    
                         arrival time                         -10.297    
  -------------------------------------------------------------------
                         slack                                  1.977    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.228%)  route 0.248ns (63.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=16748, routed)       0.563     0.898    zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X40Y48                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDPE (Prop_fdpe_C_Q)         0.141     1.039 f  zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.248     1.288    zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X41Y50         FDCE                                         f  zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=16748, routed)       0.825     1.191    zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X41Y50                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X41Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.069    zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.228%)  route 0.248ns (63.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=16748, routed)       0.563     0.898    zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X40Y48                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDPE (Prop_fdpe_C_Q)         0.141     1.039 f  zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.248     1.288    zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X41Y50         FDCE                                         f  zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=16748, routed)       0.825     1.191    zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X41Y50                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X41Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.069    zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.228%)  route 0.248ns (63.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=16748, routed)       0.563     0.898    zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X40Y48                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDPE (Prop_fdpe_C_Q)         0.141     1.039 f  zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.248     1.288    zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X41Y50         FDCE                                         f  zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=16748, routed)       0.825     1.191    zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X41Y50                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X41Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.069    zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.228%)  route 0.248ns (63.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=16748, routed)       0.563     0.898    zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X40Y48                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDPE (Prop_fdpe_C_Q)         0.141     1.039 f  zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.248     1.288    zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X41Y50         FDCE                                         f  zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=16748, routed)       0.825     1.191    zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X41Y50                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X41Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.069    zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.228%)  route 0.248ns (63.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=16748, routed)       0.563     0.898    zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X40Y48                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDPE (Prop_fdpe_C_Q)         0.141     1.039 f  zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.248     1.288    zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X41Y50         FDCE                                         f  zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=16748, routed)       0.825     1.191    zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X41Y50                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X41Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.069    zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.228%)  route 0.248ns (63.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=16748, routed)       0.563     0.898    zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X40Y48                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDPE (Prop_fdpe_C_Q)         0.141     1.039 f  zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.248     1.288    zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X41Y50         FDCE                                         f  zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=16748, routed)       0.825     1.191    zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X41Y50                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X41Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.069    zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.228%)  route 0.248ns (63.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=16748, routed)       0.563     0.898    zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X40Y48                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDPE (Prop_fdpe_C_Q)         0.141     1.039 f  zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.248     1.288    zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X41Y50         FDPE                                         f  zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=16748, routed)       0.825     1.191    zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X41Y50                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X41Y50         FDPE (Remov_fdpe_C_PRE)     -0.095     1.066    zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.066    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.141ns (31.676%)  route 0.304ns (68.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=16748, routed)       0.563     0.898    zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X40Y48                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDPE (Prop_fdpe_C_Q)         0.141     1.039 f  zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.304     1.344    zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X41Y51         FDCE                                         f  zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=16748, routed)       0.825     1.191    zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X41Y51                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X41Y51         FDCE (Remov_fdce_C_CLR)     -0.092     1.069    zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.344    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.141ns (31.676%)  route 0.304ns (68.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=16748, routed)       0.563     0.898    zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X40Y48                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDPE (Prop_fdpe_C_Q)         0.141     1.039 f  zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.304     1.344    zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X41Y51         FDCE                                         f  zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=16748, routed)       0.825     1.191    zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X41Y51                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X41Y51         FDCE (Remov_fdce_C_CLR)     -0.092     1.069    zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.344    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.141ns (31.676%)  route 0.304ns (68.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=16748, routed)       0.563     0.898    zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X40Y48                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDPE (Prop_fdpe_C_Q)         0.141     1.039 f  zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.304     1.344    zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X41Y51         FDCE                                         f  zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=16748, routed)       0.825     1.191    zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X41Y51                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X41Y51         FDCE (Remov_fdce_C_CLR)     -0.092     1.069    zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.344    
  -------------------------------------------------------------------
                         slack                                  0.275    





