Source Block: hdl/library/axi_ad9361/axi_ad9361_tdd.v@214:225@HdlStmAssign
  wire    [23:0]    tdd_counter_status;

  wire              tdd_rx_dp_en_s;
  wire              tdd_tx_dp_en_s;

  assign tdd_dbg = {tdd_counter_status, tdd_enable_s, tdd_sync, tdd_tx_dp_en_s,
                    tdd_rx_vco_en, tdd_tx_vco_en, tdd_rx_rf_en, tdd_tx_rf_en};

  assign  tdd_enabled = tdd_enable_s;
  assign  tdd_sync_cntr = ~(tdd_enable_s & tdd_terminal_type_s);

  // tx/rx data flow control

Diff Content:
- 219   assign tdd_dbg = {tdd_counter_status, tdd_enable_s, tdd_sync, tdd_tx_dp_en_s,
- 220                     tdd_rx_vco_en, tdd_tx_vco_en, tdd_rx_rf_en, tdd_tx_rf_en};

Clone Blocks:
Clone Blocks 1:
hdl/library/axi_ad9361/axi_ad9361_tdd.v@217:227
  wire              tdd_tx_dp_en_s;

  assign tdd_dbg = {tdd_counter_status, tdd_enable_s, tdd_sync, tdd_tx_dp_en_s,
                    tdd_rx_vco_en, tdd_tx_vco_en, tdd_rx_rf_en, tdd_tx_rf_en};

  assign  tdd_enabled = tdd_enable_s;
  assign  tdd_sync_cntr = ~(tdd_enable_s & tdd_terminal_type_s);

  // tx/rx data flow control

  always @(posedge clk) begin

Clone Blocks 2:
hdl/library/axi_ad9361/axi_ad9361_tdd.v@218:228

  assign tdd_dbg = {tdd_counter_status, tdd_enable_s, tdd_sync, tdd_tx_dp_en_s,
                    tdd_rx_vco_en, tdd_tx_vco_en, tdd_rx_rf_en, tdd_tx_rf_en};

  assign  tdd_enabled = tdd_enable_s;
  assign  tdd_sync_cntr = ~(tdd_enable_s & tdd_terminal_type_s);

  // tx/rx data flow control

  always @(posedge clk) begin
    if((tdd_enable_s == 1) && (tdd_gated_tx_dmapath_s == 1)) begin

Clone Blocks 3:
hdl/library/axi_ad9361/axi_ad9361_tdd.v@212:222
  wire    [23:0]    tdd_tx_dp_off_2_s;

  wire    [23:0]    tdd_counter_status;

  wire              tdd_rx_dp_en_s;
  wire              tdd_tx_dp_en_s;

  assign tdd_dbg = {tdd_counter_status, tdd_enable_s, tdd_sync, tdd_tx_dp_en_s,
                    tdd_rx_vco_en, tdd_tx_vco_en, tdd_rx_rf_en, tdd_tx_rf_en};

  assign  tdd_enabled = tdd_enable_s;

