

================================================================
== Vitis HLS Report for 'convolve'
================================================================
* Date:           Wed Nov  6 17:37:06 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        sobel_edge_detector_PL
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.174 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       65|       65|  0.650 us|  0.650 us|   66|   66|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_18_1  |       59|       59|        20|          -|          -|     3|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 7 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.73>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [convolution.cpp:14]   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_phi_loc = alloca i64 1"   --->   Operation 11 'alloca' 'p_phi_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%kernel_addr = getelementptr i32 %kernel, i64 0, i64 0" [convolution.cpp:32]   --->   Operation 12 'getelementptr' 'kernel_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [2/2] (0.73ns)   --->   "%kernel_load = load i4 %kernel_addr" [convolution.cpp:32]   --->   Operation 13 'load' 'kernel_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 14 [1/1] (0.46ns)   --->   "%store_ln14 = store i5 1, i5 %i" [convolution.cpp:14]   --->   Operation 14 'store' 'store_ln14' <Predicate = true> <Delay = 0.46>

State 2 <SV = 1> <Delay = 0.73>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%kernel_addr_1 = getelementptr i32 %kernel, i64 0, i64 1" [convolution.cpp:32]   --->   Operation 15 'getelementptr' 'kernel_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%kernel_addr_2 = getelementptr i32 %kernel, i64 0, i64 2" [convolution.cpp:32]   --->   Operation 16 'getelementptr' 'kernel_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/2] (0.73ns)   --->   "%kernel_load = load i4 %kernel_addr" [convolution.cpp:32]   --->   Operation 17 'load' 'kernel_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 18 [2/2] (0.73ns)   --->   "%kernel_load_1 = load i4 %kernel_addr_1" [convolution.cpp:32]   --->   Operation 18 'load' 'kernel_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 19 [2/2] (0.73ns)   --->   "%kernel_load_2 = load i4 %kernel_addr_2" [convolution.cpp:32]   --->   Operation 19 'load' 'kernel_load_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 3 <SV = 2> <Delay = 0.73>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%kernel_addr_3 = getelementptr i32 %kernel, i64 0, i64 3" [convolution.cpp:32]   --->   Operation 20 'getelementptr' 'kernel_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%kernel_addr_4 = getelementptr i32 %kernel, i64 0, i64 4" [convolution.cpp:32]   --->   Operation 21 'getelementptr' 'kernel_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/2] (0.73ns)   --->   "%kernel_load_1 = load i4 %kernel_addr_1" [convolution.cpp:32]   --->   Operation 22 'load' 'kernel_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 23 [1/2] (0.73ns)   --->   "%kernel_load_2 = load i4 %kernel_addr_2" [convolution.cpp:32]   --->   Operation 23 'load' 'kernel_load_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 24 [2/2] (0.73ns)   --->   "%kernel_load_3 = load i4 %kernel_addr_3" [convolution.cpp:32]   --->   Operation 24 'load' 'kernel_load_3' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 25 [2/2] (0.73ns)   --->   "%kernel_load_4 = load i4 %kernel_addr_4" [convolution.cpp:32]   --->   Operation 25 'load' 'kernel_load_4' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 4 <SV = 3> <Delay = 0.73>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%kernel_addr_5 = getelementptr i32 %kernel, i64 0, i64 5" [convolution.cpp:32]   --->   Operation 26 'getelementptr' 'kernel_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%kernel_addr_6 = getelementptr i32 %kernel, i64 0, i64 6" [convolution.cpp:32]   --->   Operation 27 'getelementptr' 'kernel_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/2] (0.73ns)   --->   "%kernel_load_3 = load i4 %kernel_addr_3" [convolution.cpp:32]   --->   Operation 28 'load' 'kernel_load_3' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 29 [1/2] (0.73ns)   --->   "%kernel_load_4 = load i4 %kernel_addr_4" [convolution.cpp:32]   --->   Operation 29 'load' 'kernel_load_4' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 30 [2/2] (0.73ns)   --->   "%kernel_load_5 = load i4 %kernel_addr_5" [convolution.cpp:32]   --->   Operation 30 'load' 'kernel_load_5' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 31 [2/2] (0.73ns)   --->   "%kernel_load_6 = load i4 %kernel_addr_6" [convolution.cpp:32]   --->   Operation 31 'load' 'kernel_load_6' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 5 <SV = 4> <Delay = 0.73>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%kernel_addr_7 = getelementptr i32 %kernel, i64 0, i64 7" [convolution.cpp:32]   --->   Operation 32 'getelementptr' 'kernel_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%kernel_addr_8 = getelementptr i32 %kernel, i64 0, i64 8" [convolution.cpp:32]   --->   Operation 33 'getelementptr' 'kernel_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/2] (0.73ns)   --->   "%kernel_load_5 = load i4 %kernel_addr_5" [convolution.cpp:32]   --->   Operation 34 'load' 'kernel_load_5' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 35 [1/2] (0.73ns)   --->   "%kernel_load_6 = load i4 %kernel_addr_6" [convolution.cpp:32]   --->   Operation 35 'load' 'kernel_load_6' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 36 [2/2] (0.73ns)   --->   "%kernel_load_7 = load i4 %kernel_addr_7" [convolution.cpp:32]   --->   Operation 36 'load' 'kernel_load_7' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 37 [2/2] (0.73ns)   --->   "%kernel_load_8 = load i4 %kernel_addr_8" [convolution.cpp:32]   --->   Operation 37 'load' 'kernel_load_8' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 6 <SV = 5> <Delay = 0.73>
ST_6 : Operation 38 [1/1] (0.00ns)   --->   "%spectopmodule_ln6 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [convolution.cpp:6]   --->   Operation 38 'spectopmodule' 'spectopmodule_ln6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %x"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %kernel, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %kernel"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_r"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/2] (0.73ns)   --->   "%kernel_load_7 = load i4 %kernel_addr_7" [convolution.cpp:32]   --->   Operation 45 'load' 'kernel_load_7' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_6 : Operation 46 [1/2] (0.73ns)   --->   "%kernel_load_8 = load i4 %kernel_addr_8" [convolution.cpp:32]   --->   Operation 46 'load' 'kernel_load_8' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln18 = br void %VITIS_LOOP_21_2" [convolution.cpp:18]   --->   Operation 47 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.91>
ST_7 : Operation 48 [1/1] (0.00ns)   --->   "%i_1 = load i5 %i" [convolution.cpp:31]   --->   Operation 48 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln14 = trunc i5 %i_1" [convolution.cpp:14]   --->   Operation 49 'trunc' 'trunc_ln14' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node add_ln31_2)   --->   "%shl_ln31 = shl i5 %i_1, i5 2" [convolution.cpp:31]   --->   Operation 50 'shl' 'shl_ln31' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 51 [1/1] (0.82ns) (out node of the LUT)   --->   "%add_ln31_2 = add i5 %shl_ln31, i5 %i_1" [convolution.cpp:31]   --->   Operation 51 'add' 'add_ln31_2' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 52 [2/2] (3.09ns)   --->   "%call_ln31 = call void @convolve_Pipeline_VITIS_LOOP_21_2, i5 %add_ln31_2, i32 %x, i32 %output_r, i3 %trunc_ln14, i5 %i_1, i32 %kernel_load_7, i32 %kernel_load_8, i32 %kernel_load_2, i32 %kernel_load_1, i32 %kernel_load_5, i32 %kernel_load_3, i32 %kernel_load_4, i32 %kernel_load_6, i32 %kernel_load, i5 %p_phi_loc" [convolution.cpp:31]   --->   Operation 52 'call' 'call_ln31' <Predicate = true> <Delay = 3.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 1.17>
ST_8 : Operation 53 [1/2] (1.17ns)   --->   "%call_ln31 = call void @convolve_Pipeline_VITIS_LOOP_21_2, i5 %add_ln31_2, i32 %x, i32 %output_r, i3 %trunc_ln14, i5 %i_1, i32 %kernel_load_7, i32 %kernel_load_8, i32 %kernel_load_2, i32 %kernel_load_1, i32 %kernel_load_5, i32 %kernel_load_3, i32 %kernel_load_4, i32 %kernel_load_6, i32 %kernel_load, i5 %p_phi_loc" [convolution.cpp:31]   --->   Operation 53 'call' 'call_ln31' <Predicate = true> <Delay = 1.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.82>
ST_9 : Operation 54 [1/1] (0.00ns)   --->   "%speclooptripcount_ln14 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [convolution.cpp:14]   --->   Operation 54 'speclooptripcount' 'speclooptripcount_ln14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 55 [1/1] (0.00ns)   --->   "%specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [convolution.cpp:18]   --->   Operation 55 'specloopname' 'specloopname_ln18' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 56 [1/1] (0.00ns)   --->   "%p_phi_loc_load = load i5 %p_phi_loc"   --->   Operation 56 'load' 'p_phi_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 57 [1/1] (0.82ns)   --->   "%icmp_ln18 = icmp_eq  i5 %p_phi_loc_load, i5 4" [convolution.cpp:18]   --->   Operation 57 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 58 [1/1] (0.46ns)   --->   "%store_ln14 = store i5 %p_phi_loc_load, i5 %i" [convolution.cpp:14]   --->   Operation 58 'store' 'store_ln14' <Predicate = true> <Delay = 0.46>
ST_9 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %icmp_ln18, void %VITIS_LOOP_21_2, void %for.end32" [convolution.cpp:18]   --->   Operation 59 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 60 [1/1] (0.00ns)   --->   "%ret_ln39 = ret" [convolution.cpp:39]   --->   Operation 60 'ret' 'ret_ln39' <Predicate = (icmp_ln18)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.730ns
The critical path consists of the following:
	'getelementptr' operation 4 bit ('kernel_addr', convolution.cpp:32) [6]  (0.000 ns)
	'load' operation 32 bit ('kernel_load', convolution.cpp:32) on array 'kernel' [22]  (0.730 ns)

 <State 2>: 0.730ns
The critical path consists of the following:
	'load' operation 32 bit ('kernel_load', convolution.cpp:32) on array 'kernel' [22]  (0.730 ns)

 <State 3>: 0.730ns
The critical path consists of the following:
	'load' operation 32 bit ('kernel_load_1', convolution.cpp:32) on array 'kernel' [23]  (0.730 ns)

 <State 4>: 0.730ns
The critical path consists of the following:
	'load' operation 32 bit ('kernel_load_3', convolution.cpp:32) on array 'kernel' [25]  (0.730 ns)

 <State 5>: 0.730ns
The critical path consists of the following:
	'load' operation 32 bit ('kernel_load_5', convolution.cpp:32) on array 'kernel' [27]  (0.730 ns)

 <State 6>: 0.730ns
The critical path consists of the following:
	'load' operation 32 bit ('kernel_load_7', convolution.cpp:32) on array 'kernel' [29]  (0.730 ns)

 <State 7>: 3.919ns
The critical path consists of the following:
	'load' operation 5 bit ('i', convolution.cpp:31) on local variable 'i', convolution.cpp:14 [34]  (0.000 ns)
	'add' operation 5 bit ('add_ln31_2', convolution.cpp:31) [37]  (0.825 ns)
	'call' operation 0 bit ('call_ln31', convolution.cpp:31) to 'convolve_Pipeline_VITIS_LOOP_21_2' [40]  (3.094 ns)

 <State 8>: 1.175ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln31', convolution.cpp:31) to 'convolve_Pipeline_VITIS_LOOP_21_2' [40]  (1.175 ns)

 <State 9>: 0.825ns
The critical path consists of the following:
	'load' operation 5 bit ('p_phi_loc_load') on local variable 'p_phi_loc' [41]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln18', convolution.cpp:18) [42]  (0.825 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
