// Seed: 1534325825
module module_0 (
    input tri id_0,
    input wor id_1
    , id_13,
    input tri1 id_2,
    output tri0 id_3,
    input wor id_4,
    input wor id_5,
    input supply1 id_6,
    input tri1 id_7,
    input tri0 id_8,
    output uwire id_9,
    input tri1 id_10,
    input wand id_11
);
  time id_14;
  always id_9 = 1'b0;
  assign module_1.id_4 = 0;
  assign id_13 = id_7;
  always #1 begin : LABEL_0$display
    ;
  end
  wire id_15;
endmodule
module module_1 (
    input supply1 id_0,
    input tri0 id_1,
    output wor id_2,
    output uwire id_3,
    input supply1 id_4,
    input supply1 id_5,
    input tri id_6,
    output tri id_7,
    output tri1 id_8,
    inout tri1 id_9,
    input tri id_10,
    output tri id_11,
    input tri1 id_12,
    output uwire id_13,
    output tri id_14,
    input tri id_15
);
  wire id_17;
  wire id_18;
  assign id_14 = {id_4{1'b0}};
  module_0 modCall_1 (
      id_4,
      id_9,
      id_6,
      id_2,
      id_4,
      id_12,
      id_4,
      id_10,
      id_6,
      id_2,
      id_5,
      id_15
  );
  wire id_19;
  assign id_3 = 1;
  wor  id_20 = 1;
  wire id_21;
endmodule
