<dec f='llvm/llvm/lib/Target/AArch64/AArch64Subtarget.h' l='435' type='bool llvm::AArch64Subtarget::supportsAddressTopByteIgnored() const'/>
<doc f='llvm/llvm/lib/Target/AArch64/AArch64Subtarget.h' l='433'>/// CPU has TBI (top byte of addresses is ignored during HW address
  /// translation) and OS enables it.</doc>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='873' u='c' c='_ZN4llvm21AArch64TargetLoweringC1ERKNS_13TargetMachineERKNS_16AArch64SubtargetE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='14394' u='c' c='_ZL19performSTORECombinePN4llvm6SDNodeERNS_14TargetLowering15DAGCombinerInfoERNS_12SelectionDAGEPKNS_16AArch64SubtargetE'/>
<def f='llvm/llvm/lib/Target/AArch64/AArch64Subtarget.cpp' l='329' ll='340' type='bool llvm::AArch64Subtarget::supportsAddressTopByteIgnored() const'/>
