{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf " "Source file: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1557501935340 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1557501935340 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf " "Source file: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1557501935585 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1557501935585 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf " "Source file: C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1557501935803 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1557501935803 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1557501936783 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557501936791 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 10 18:25:36 2019 " "Processing started: Fri May 10 18:25:36 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557501936791 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501936791 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projectTop -c Lab1Demo " "Command: quartus_map --read_settings_files=on --write_settings_files=off projectTop -c Lab1Demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501936791 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1557501937944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/seg7/hexss.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/seg7/hexss.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hexSS " "Found entity 1: hexSS" {  } { { "RTL/Seg7/hexSS.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/Seg7/hexSS.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557501953514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501953514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "secclk.sv 1 1 " "Found 1 design units, including 1 entities, in source file secclk.sv" { { "Info" "ISGN_ENTITY_NAME" "1 secClk " "Found entity 1: secClk" {  } { { "secClk.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/secClk.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557501953516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501953516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball/ballmove.sv 1 1 " "Found 1 design units, including 1 entities, in source file ball/ballmove.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ballMove " "Found entity 1: ballMove" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557501953519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501953519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "collisiondetector.sv 1 1 " "Found 1 design units, including 1 entities, in source file collisiondetector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 collisionDetector " "Found entity 1: collisionDetector" {  } { { "collisionDetector.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/collisionDetector.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557501953522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501953522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboard/keytoggle_decoderin.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboard/keytoggle_decoderin.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keyToggle_decoderIn " "Found entity 1: keyToggle_decoderIn" {  } { { "RTL/KEYBOARD/keyToggle_decoderIn.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/KEYBOARD/keyToggle_decoderIn.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557501953525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501953525 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lpf.sv(42) " "Verilog HDL information at lpf.sv(42): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/KEYBOARD/lpf.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/KEYBOARD/lpf.sv" 42 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1557501953527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboard/lpf.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboard/lpf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lpf " "Found entity 1: lpf" {  } { { "RTL/KEYBOARD/lpf.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/KEYBOARD/lpf.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557501953528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501953528 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "byterec.sv(68) " "Verilog HDL information at byterec.sv(68): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/KEYBOARD/byterec.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/KEYBOARD/byterec.sv" 68 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1557501953531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboard/byterec.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboard/byterec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 byterec " "Found entity 1: byterec" {  } { { "RTL/KEYBOARD/byterec.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/KEYBOARD/byterec.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557501953531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501953531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboard/random.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboard/random.sv" { { "Info" "ISGN_ENTITY_NAME" "1 random " "Found entity 1: random" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/KEYBOARD/random.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557501953534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501953534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboard/bitrec.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboard/bitrec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bitrec " "Found entity 1: bitrec" {  } { { "RTL/KEYBOARD/bitrec.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/KEYBOARD/bitrec.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557501953537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501953537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboard/top_kbdintf.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboard/top_kbdintf.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_KBDINTF " "Found entity 1: TOP_KBDINTF" {  } { { "RTL/KEYBOARD/TOP_KBDINTF.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/KEYBOARD/TOP_KBDINTF.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557501953539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501953539 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "smileyface_move.sv(60) " "Verilog HDL information at smileyface_move.sv(60): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/VGA/smileyface_move.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/VGA/smileyface_move.sv" 60 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1557501953542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/smileyface_move.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/smileyface_move.sv" { { "Info" "ISGN_ENTITY_NAME" "1 smileyface_move " "Found entity 1: smileyface_move" {  } { { "RTL/VGA/smileyface_move.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/VGA/smileyface_move.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557501953542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501953542 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "square_object.sv(35) " "Verilog HDL information at square_object.sv(35): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/VGA/square_object.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/VGA/square_object.sv" 35 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1557501953545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/square_object.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/square_object.sv" { { "Info" "ISGN_ENTITY_NAME" "1 square_object " "Found entity 1: square_object" {  } { { "RTL/VGA/square_object.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/VGA/square_object.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557501953545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501953545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/smileybitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/smileybitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 smileyBitMap " "Found entity 1: smileyBitMap" {  } { { "RTL/VGA/smileyBitMap.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/VGA/smileyBitMap.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557501953548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501953548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/objects_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/objects_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 objects_mux " "Found entity 1: objects_mux" {  } { { "RTL/VGA/objects_mux.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/VGA/objects_mux.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557501953552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501953552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "RTL/VGA/VGA_Controller.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/VGA/VGA_Controller.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557501953557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501953557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mss/tonedecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mss/tonedecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ToneDecoder " "Found entity 1: ToneDecoder" {  } { { "RTL/MSS/ToneDecoder.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/MSS/ToneDecoder.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557501953561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501953561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mss/top_mss_demo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mss/top_mss_demo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_MSS_DEMO " "Found entity 1: TOP_MSS_DEMO" {  } { { "RTL/MSS/TOP_MSS_DEMO.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/MSS/TOP_MSS_DEMO.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557501953564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501953564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mss/sintable.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mss/sintable.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sintable " "Found entity 1: sintable" {  } { { "RTL/MSS/SinTable.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/MSS/SinTable.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557501953567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501953567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mss/prescaler.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mss/prescaler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 prescaler " "Found entity 1: prescaler" {  } { { "RTL/MSS/prescaler.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/MSS/prescaler.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557501953571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501953571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mss/data_conversion.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mss/data_conversion.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_conversion " "Found entity 1: data_conversion" {  } { { "RTL/MSS/data_conversion.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/MSS/data_conversion.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557501953575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501953575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mss/addr_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mss/addr_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 addr_counter " "Found entity 1: addr_counter" {  } { { "RTL/MSS/addr_counter.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/MSS/addr_counter.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557501953578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501953578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio_codec_controller/audio_codec_controller.qxp 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio_codec_controller/audio_codec_controller.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 audio_codec_controller " "Found entity 1: audio_codec_controller" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557501953811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501953811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboard/top_kbd_demoall.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboard/top_kbd_demoall.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_KBD_DEMOALL " "Found entity 1: TOP_KBD_DEMOALL" {  } { { "RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557501953814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501953814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/top_vga_demo_with_mss_all.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/top_vga_demo_with_mss_all.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_VGA_DEMO_WITH_MSS_ALL " "Found entity 1: TOP_VGA_DEMO_WITH_MSS_ALL" {  } { { "RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557501953817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501953817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/back_ground_drawsquare.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/back_ground_drawsquare.sv" { { "Info" "ISGN_ENTITY_NAME" "1 back_ground_drawSquare " "Found entity 1: back_ground_drawSquare" {  } { { "RTL/VGA/back_ground_drawSquare.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/VGA/back_ground_drawSquare.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557501953820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501953820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spacebarconst.v 1 1 " "Found 1 design units, including 1 entities, in source file spacebarconst.v" { { "Info" "ISGN_ENTITY_NAME" "1 spaceBarConst " "Found entity 1: spaceBarConst" {  } { { "spaceBarConst.v" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/spaceBarConst.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557501953823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501953823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "player/playermove.sv 1 1 " "Found 1 design units, including 1 entities, in source file player/playermove.sv" { { "Info" "ISGN_ENTITY_NAME" "1 playerMove " "Found entity 1: playerMove" {  } { { "Player/playerMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557501953825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501953825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "player/playerbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file player/playerbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 playerBitMap " "Found entity 1: playerBitMap" {  } { { "Player/playerBitMap.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerBitMap.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557501953829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501953829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rightarrowconst.v 1 1 " "Found 1 design units, including 1 entities, in source file rightarrowconst.v" { { "Info" "ISGN_ENTITY_NAME" "1 rightArrowConst " "Found entity 1: rightArrowConst" {  } { { "rightArrowConst.v" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/rightArrowConst.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557501953832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501953832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leftarrowconst.v 1 1 " "Found 1 design units, including 1 entities, in source file leftarrowconst.v" { { "Info" "ISGN_ENTITY_NAME" "1 leftArrowConst " "Found entity 1: leftArrowConst" {  } { { "leftArrowConst.v" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/leftArrowConst.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557501953835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501953835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rope/ropemove.sv 1 1 " "Found 1 design units, including 1 entities, in source file rope/ropemove.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ropeMove " "Found entity 1: ropeMove" {  } { { "Rope/ropeMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Rope/ropeMove.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557501953838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501953838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zeroconst.v 1 1 " "Found 1 design units, including 1 entities, in source file zeroconst.v" { { "Info" "ISGN_ENTITY_NAME" "1 zeroConst " "Found entity 1: zeroConst" {  } { { "zeroConst.v" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/zeroConst.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557501953841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501953841 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "squareRope.sv(37) " "Verilog HDL information at squareRope.sv(37): always construct contains both blocking and non-blocking assignments" {  } { { "Rope/squareRope.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Rope/squareRope.sv" 37 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1557501953843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rope/squarerope.sv 1 1 " "Found 1 design units, including 1 entities, in source file rope/squarerope.sv" { { "Info" "ISGN_ENTITY_NAME" "1 squareRope " "Found entity 1: squareRope" {  } { { "Rope/squareRope.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Rope/squareRope.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557501953844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501953844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rope/ropebitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file rope/ropebitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ropeBitMap " "Found entity 1: ropeBitMap" {  } { { "Rope/ropeBitMap.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Rope/ropeBitMap.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557501953846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501953846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gamecontroller/gamecontrollertop.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gamecontroller/gamecontrollertop.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 gameControllerTop " "Found entity 1: gameControllerTop" {  } { { "gameController/gameControllerTop.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameController/gameControllerTop.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557501953849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501953849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gamestatemachine.sv 1 1 " "Found 1 design units, including 1 entities, in source file gamestatemachine.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gameStateMachine " "Found entity 1: gameStateMachine" {  } { { "gameStateMachine.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameStateMachine.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557501953852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501953852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "huge_ball_top/huge_ball_top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file huge_ball_top/huge_ball_top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Huge_Ball_TOP " "Found entity 1: Huge_Ball_TOP" {  } { { "Huge_Ball_TOP/Huge_Ball_TOP.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Huge_Ball_TOP/Huge_Ball_TOP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557501953854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501953854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "huge_ball_top/big_ball_top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file huge_ball_top/big_ball_top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Big_Ball_TOP " "Found entity 1: Big_Ball_TOP" {  } { { "Huge_Ball_TOP/Big_Ball_TOP.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Huge_Ball_TOP/Big_Ball_TOP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557501953856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501953856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball/bigballbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file ball/bigballbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bigBallBitMap " "Found entity 1: bigBallBitMap" {  } { { "Ball/bigBallBitMap.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/bigBallBitMap.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557501953861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501953861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball/smallballbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file ball/smallballbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 smallBallBitMap " "Found entity 1: smallBallBitMap" {  } { { "Ball/smallBallBitMap.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/smallBallBitMap.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557501953865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501953865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball/hugeballbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file ball/hugeballbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hugeBallBitMap " "Found entity 1: hugeBallBitMap" {  } { { "Ball/hugeBallBitMap.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/hugeBallBitMap.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557501953871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501953871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball/mediumballbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file ball/mediumballbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mediumBallBitMap " "Found entity 1: mediumBallBitMap" {  } { { "Ball/mediumBallBitMap.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/mediumBallBitMap.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557501953874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501953874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball/ballcontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file ball/ballcontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ballController " "Found entity 1: ballController" {  } { { "Ball/ballController.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballController.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557501953878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501953878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.v 1 1 " "Found 1 design units, including 1 entities, in source file test.v" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.v" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/test.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557501953881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501953881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "huge_ball_top/hugeballcollisiondetector.sv 1 1 " "Found 1 design units, including 1 entities, in source file huge_ball_top/hugeballcollisiondetector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hugeBallCollisionDetector " "Found entity 1: hugeBallCollisionDetector" {  } { { "Huge_Ball_TOP/hugeBallCollisionDetector.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Huge_Ball_TOP/hugeBallCollisionDetector.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557501953885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501953885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "huge_ball_top/ballmux.sv 1 1 " "Found 1 design units, including 1 entities, in source file huge_ball_top/ballmux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ballMux " "Found entity 1: ballMux" {  } { { "Huge_Ball_TOP/ballMux.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Huge_Ball_TOP/ballMux.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557501953889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501953889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "huge_ball_top/speedcalc.sv 1 1 " "Found 1 design units, including 1 entities, in source file huge_ball_top/speedcalc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 speedCalc " "Found entity 1: speedCalc" {  } { { "Huge_Ball_TOP/speedCalc.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Huge_Ball_TOP/speedCalc.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557501953893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501953893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "huge_ball_top/balls_top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file huge_ball_top/balls_top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 balls_TOP " "Found entity 1: balls_TOP" {  } { { "Huge_Ball_TOP/balls_TOP.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Huge_Ball_TOP/balls_TOP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557501953897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501953897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test2.v 1 1 " "Found 1 design units, including 1 entities, in source file test2.v" { { "Info" "ISGN_ENTITY_NAME" "1 test2 " "Found entity 1: test2" {  } { { "test2.v" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/test2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557501953901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501953901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test3.v 2 2 " "Found 2 design units, including 2 entities, in source file test3.v" { { "Info" "ISGN_ENTITY_NAME" "1 test3_lpm_constant_mua " "Found entity 1: test3_lpm_constant_mua" {  } { { "test3.v" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/test3.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557501953904 ""} { "Info" "ISGN_ENTITY_NAME" "2 test3 " "Found entity 2: test3" {  } { { "test3.v" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/test3.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557501953904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501953904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test4.v 1 1 " "Found 1 design units, including 1 entities, in source file test4.v" { { "Info" "ISGN_ENTITY_NAME" "1 test4 " "Found entity 1: test4" {  } { { "test4.v" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/test4.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557501953907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501953907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "presents/presents_top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file presents/presents_top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Presents_TOP " "Found entity 1: Presents_TOP" {  } { { "Presents/Presents_TOP.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/Presents_TOP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557501953910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501953910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "presents/present_top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file presents/present_top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 present_top " "Found entity 1: present_top" {  } { { "Presents/present_top.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/present_top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557501953913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501953913 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 presentBitMap.sv(73) " "Verilog HDL Expression warning at presentBitMap.sv(73): truncated literal to match 8 bits" {  } { { "Presents/presentBitMap.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentBitMap.sv" 73 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1557501953918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "presents/presentbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file presents/presentbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 presentBitMap " "Found entity 1: presentBitMap" {  } { { "Presents/presentBitMap.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentBitMap.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557501953920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501953920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zeroconst16.v 1 1 " "Found 1 design units, including 1 entities, in source file zeroconst16.v" { { "Info" "ISGN_ENTITY_NAME" "1 zeroConst16 " "Found entity 1: zeroConst16" {  } { { "zeroConst16.v" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/zeroConst16.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557501953923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501953923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "presents/randomlocation.sv 1 1 " "Found 1 design units, including 1 entities, in source file presents/randomlocation.sv" { { "Info" "ISGN_ENTITY_NAME" "1 randomLocation " "Found entity 1: randomLocation" {  } { { "Presents/randomLocation.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/randomLocation.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557501953926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501953926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "presents/presentmux.sv 1 1 " "Found 1 design units, including 1 entities, in source file presents/presentmux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 presentMux " "Found entity 1: presentMux" {  } { { "Presents/presentMux.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMux.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557501953929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501953929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "presents/presentscollisiondetector.sv 1 1 " "Found 1 design units, including 1 entities, in source file presents/presentscollisiondetector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 presentsCollisionDetector " "Found entity 1: presentsCollisionDetector" {  } { { "Presents/presentsCollisionDetector.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentsCollisionDetector.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557501953933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501953933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "presents/presentscontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file presents/presentscontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 presentsController " "Found entity 1: presentsController" {  } { { "Presents/presentsController.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentsController.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557501953936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501953936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "presents/presentmove.sv 1 1 " "Found 1 design units, including 1 entities, in source file presents/presentmove.sv" { { "Info" "ISGN_ENTITY_NAME" "1 presentMove " "Found entity 1: presentMove" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557501953938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501953938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ssegcontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file ssegcontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sSegController " "Found entity 1: sSegController" {  } { { "sSegController.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/sSegController.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557501953941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501953941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/seg7/7segtop.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/seg7/7segtop.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 7SEGTOP " "Found entity 1: 7SEGTOP" {  } { { "RTL/Seg7/7SEGTOP.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/Seg7/7SEGTOP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557501953943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501953943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "presents/randompresent.sv 1 1 " "Found 1 design units, including 1 entities, in source file presents/randompresent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 randomPresent " "Found entity 1: randomPresent" {  } { { "Presents/randomPresent.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/randomPresent.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557501953947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501953947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinkclk.sv 1 1 " "Found 1 design units, including 1 entities, in source file blinkclk.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blinkClk " "Found entity 1: blinkClk" {  } { { "blinkClk.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/blinkClk.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557501953951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501953951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "huge_ball_top/medium_ball_top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file huge_ball_top/medium_ball_top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Medium_Ball_TOP " "Found entity 1: Medium_Ball_TOP" {  } { { "Huge_Ball_TOP/Medium_Ball_TOP.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Huge_Ball_TOP/Medium_Ball_TOP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557501953954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501953954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "huge_ball_top/small_ball_top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file huge_ball_top/small_ball_top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Small_Ball_TOP " "Found entity 1: Small_Ball_TOP" {  } { { "Huge_Ball_TOP/Small_Ball_TOP.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Huge_Ball_TOP/Small_Ball_TOP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557501953958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501953958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "huge_ball_top/initialstatesmux.sv 1 1 " "Found 1 design units, including 1 entities, in source file huge_ball_top/initialstatesmux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 initialStatesMux " "Found entity 1: initialStatesMux" {  } { { "Huge_Ball_TOP/initialStatesMux.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Huge_Ball_TOP/initialStatesMux.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557501953961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501953961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test5.v 1 1 " "Found 1 design units, including 1 entities, in source file test5.v" { { "Info" "ISGN_ENTITY_NAME" "1 test5 " "Found entity 1: test5" {  } { { "test5.v" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/test5.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557501953964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501953964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "backgrounds_top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file backgrounds_top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 backgrounds_TOP " "Found entity 1: backgrounds_TOP" {  } { { "backgrounds_TOP.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/backgrounds_TOP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557501953966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501953966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gamecontroller/levelstatemachine.sv 1 1 " "Found 1 design units, including 1 entities, in source file gamecontroller/levelstatemachine.sv" { { "Info" "ISGN_ENTITY_NAME" "1 levelStateMachine " "Found entity 1: levelStateMachine" {  } { { "gameController/levelStateMachine.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameController/levelStateMachine.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557501953970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501953970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xspeed_const.v 1 1 " "Found 1 design units, including 1 entities, in source file xspeed_const.v" { { "Info" "ISGN_ENTITY_NAME" "1 Xspeed_const " "Found entity 1: Xspeed_const" {  } { { "Xspeed_const.v" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Xspeed_const.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557501953974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501953974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "yspeed_const.v 1 1 " "Found 1 design units, including 1 entities, in source file yspeed_const.v" { { "Info" "ISGN_ENTITY_NAME" "1 Yspeed_const " "Found entity 1: Yspeed_const" {  } { { "Yspeed_const.v" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Yspeed_const.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557501953977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501953977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "backgrounddraw.sv 1 1 " "Found 1 design units, including 1 entities, in source file backgrounddraw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 backgroundDraw " "Found entity 1: backgroundDraw" {  } { { "backgroundDraw.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/backgroundDraw.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557501953979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501953979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "welcomebackground.sv 1 1 " "Found 1 design units, including 1 entities, in source file welcomebackground.sv" { { "Info" "ISGN_ENTITY_NAME" "1 welcomeBackground " "Found entity 1: welcomeBackground" {  } { { "welcomeBackground.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/welcomeBackground.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557501953982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501953982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "playmodebackground.sv 1 1 " "Found 1 design units, including 1 entities, in source file playmodebackground.sv" { { "Info" "ISGN_ENTITY_NAME" "1 playmodeBackground " "Found entity 1: playmodeBackground" {  } { { "playmodeBackground.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/playmodeBackground.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557501953985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501953985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gameoverbackground.sv 1 1 " "Found 1 design units, including 1 entities, in source file gameoverbackground.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gameoverBackground " "Found entity 1: gameoverBackground" {  } { { "gameoverBackground.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameoverBackground.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557501953987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501953987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaymux.sv 1 1 " "Found 1 design units, including 1 entities, in source file displaymux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 displayMux " "Found entity 1: displayMux" {  } { { "displayMux.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/displayMux.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557501953991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501953991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soundsystem.bdf 1 1 " "Found 1 design units, including 1 entities, in source file soundsystem.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 soundSystem " "Found entity 1: soundSystem" {  } { { "soundSystem.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/soundSystem.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557501953994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501953994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freqdev.sv 1 1 " "Found 1 design units, including 1 entities, in source file freqdev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 freqDev " "Found entity 1: freqDev" {  } { { "freqDev.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/freqDev.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557501953998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501953998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risingedge.sv 1 1 " "Found 1 design units, including 1 entities, in source file risingedge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 risingEdge " "Found entity 1: risingEdge" {  } { { "risingEdge.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/risingEdge.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557501954002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501954002 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "risingEdge15.sv " "Can't analyze file -- file risingEdge15.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1557501954009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "presents/chance.sv 1 1 " "Found 1 design units, including 1 entities, in source file presents/chance.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Chance " "Found entity 1: Chance" {  } { { "Presents/chance.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/chance.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557501954013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501954013 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 title.sv(49) " "Verilog HDL Expression warning at title.sv(49): truncated literal to match 8 bits" {  } { { "Background/title.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Background/title.sv" 49 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1557501954018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "background/title.sv 1 1 " "Found 1 design units, including 1 entities, in source file background/title.sv" { { "Info" "ISGN_ENTITY_NAME" "1 title " "Found entity 1: title" {  } { { "Background/title.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Background/title.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557501954019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501954019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bgcontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file bgcontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bgController " "Found entity 1: bgController" {  } { { "bgController.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/bgController.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557501954022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501954022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "background/gameover.sv 1 1 " "Found 1 design units, including 1 entities, in source file background/gameover.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gameOver " "Found entity 1: gameOver" {  } { { "Background/gameOver.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Background/gameOver.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557501954027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501954027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "background/background.sv 1 1 " "Found 1 design units, including 1 entities, in source file background/background.sv" { { "Info" "ISGN_ENTITY_NAME" "1 background " "Found entity 1: background" {  } { { "Background/background.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Background/background.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557501954053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501954053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "background/life.sv 1 1 " "Found 1 design units, including 1 entities, in source file background/life.sv" { { "Info" "ISGN_ENTITY_NAME" "1 life " "Found entity 1: life" {  } { { "Background/life.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Background/life.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557501954057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501954057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sound/soundcontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file sound/soundcontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soundController " "Found entity 1: soundController" {  } { { "sound/soundController.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/sound/soundController.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557501954060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501954060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "background/level.sv 1 1 " "Found 1 design units, including 1 entities, in source file background/level.sv" { { "Info" "ISGN_ENTITY_NAME" "1 level " "Found entity 1: level" {  } { { "Background/level.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Background/level.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557501954065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501954065 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 pressSpace.sv(44) " "Verilog HDL Expression warning at pressSpace.sv(44): truncated literal to match 8 bits" {  } { { "Background/pressSpace.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Background/pressSpace.sv" 44 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1557501954067 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 pressSpace.sv(48) " "Verilog HDL Expression warning at pressSpace.sv(48): truncated literal to match 8 bits" {  } { { "Background/pressSpace.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Background/pressSpace.sv" 48 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1557501954068 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 pressSpace.sv(51) " "Verilog HDL Expression warning at pressSpace.sv(51): truncated literal to match 8 bits" {  } { { "Background/pressSpace.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Background/pressSpace.sv" 51 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1557501954068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "background/pressspace.sv 1 1 " "Found 1 design units, including 1 entities, in source file background/pressspace.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pressSpace " "Found entity 1: pressSpace" {  } { { "Background/pressSpace.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Background/pressSpace.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557501954070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501954070 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nor_code byterec.sv(35) " "Verilog HDL Implicit Net warning at byterec.sv(35): created implicit net for \"nor_code\"" {  } { { "RTL/KEYBOARD/byterec.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/KEYBOARD/byterec.sv" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557501954070 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ext_code byterec.sv(36) " "Verilog HDL Implicit Net warning at byterec.sv(36): created implicit net for \"ext_code\"" {  } { { "RTL/KEYBOARD/byterec.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/KEYBOARD/byterec.sv" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557501954070 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rel_code byterec.sv(37) " "Verilog HDL Implicit Net warning at byterec.sv(37): created implicit net for \"rel_code\"" {  } { { "RTL/KEYBOARD/byterec.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/KEYBOARD/byterec.sv" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557501954070 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "drawingRequest background.sv(165) " "Verilog HDL Implicit Net warning at background.sv(165): created implicit net for \"drawingRequest\"" {  } { { "Background/background.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Background/background.sv" 165 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557501954070 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP_VGA_DEMO_WITH_MSS_ALL " "Elaborating entity \"TOP_VGA_DEMO_WITH_MSS_ALL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1557501954612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_Controller:VGA_Controller " "Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_Controller:VGA_Controller\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" "VGA_Controller" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" { { -464 1136 1352 -224 "VGA_Controller" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557501954672 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_Controller.sv(58) " "Verilog HDL assignment warning at VGA_Controller.sv(58): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/VGA_Controller.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/VGA/VGA_Controller.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557501954673 "|TOP_VGA_DEMO_WITH_MSS_ALL|VGA_Controller:VGA_Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_Controller.sv(59) " "Verilog HDL assignment warning at VGA_Controller.sv(59): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/VGA_Controller.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/VGA/VGA_Controller.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557501954674 "|TOP_VGA_DEMO_WITH_MSS_ALL|VGA_Controller:VGA_Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "objects_mux objects_mux:VGAmux " "Elaborating entity \"objects_mux\" for hierarchy \"objects_mux:VGAmux\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" "VGAmux" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" { { -464 680 944 -128 "VGAmux" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557501954705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "playerBitMap playerBitMap:playerBitMap " "Elaborating entity \"playerBitMap\" for hierarchy \"playerBitMap:playerBitMap\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" "playerBitMap" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" { { -832 1368 1592 -656 "playerBitMap" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557501954723 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1557501955149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object square_object:playerSquareObject " "Elaborating entity \"square_object\" for hierarchy \"square_object:playerSquareObject\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" "playerSquareObject" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" { { -800 952 1176 -656 "playerSquareObject" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557501955181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "playerMove playerMove:playerMove " "Elaborating entity \"playerMove\" for hierarchy \"playerMove:playerMove\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" "playerMove" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" { { -736 640 856 -592 "playerMove" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557501955206 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x_FRAME_SIZE playerMove.sv(26) " "Verilog HDL or VHDL warning at playerMove.sv(26): object \"x_FRAME_SIZE\" assigned a value but never read" {  } { { "Player/playerMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557501955207 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:playerMove"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_FRAME_SIZE playerMove.sv(27) " "Verilog HDL or VHDL warning at playerMove.sv(27): object \"y_FRAME_SIZE\" assigned a value but never read" {  } { { "Player/playerMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557501955207 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:playerMove"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "topLeftY_tmp playerMove.sv(58) " "Verilog HDL Always Construct warning at playerMove.sv(58): inferring latch(es) for variable \"topLeftY_tmp\", which holds its previous value in one or more paths through the always construct" {  } { { "Player/playerMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv" 58 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1557501955210 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:playerMove"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 playerMove.sv(82) " "Verilog HDL assignment warning at playerMove.sv(82): truncated value with size 32 to match size of target (11)" {  } { { "Player/playerMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557501955211 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:playerMove"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 playerMove.sv(83) " "Verilog HDL assignment warning at playerMove.sv(83): truncated value with size 32 to match size of target (11)" {  } { { "Player/playerMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557501955211 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:playerMove"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[0\] playerMove.sv(58) " "Inferred latch for \"topLeftY_tmp\[0\]\" at playerMove.sv(58)" {  } { { "Player/playerMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501955213 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:playerMove"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[1\] playerMove.sv(58) " "Inferred latch for \"topLeftY_tmp\[1\]\" at playerMove.sv(58)" {  } { { "Player/playerMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501955213 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:playerMove"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[2\] playerMove.sv(58) " "Inferred latch for \"topLeftY_tmp\[2\]\" at playerMove.sv(58)" {  } { { "Player/playerMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501955213 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:playerMove"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[3\] playerMove.sv(58) " "Inferred latch for \"topLeftY_tmp\[3\]\" at playerMove.sv(58)" {  } { { "Player/playerMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501955214 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:playerMove"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[4\] playerMove.sv(58) " "Inferred latch for \"topLeftY_tmp\[4\]\" at playerMove.sv(58)" {  } { { "Player/playerMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501955214 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:playerMove"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[5\] playerMove.sv(58) " "Inferred latch for \"topLeftY_tmp\[5\]\" at playerMove.sv(58)" {  } { { "Player/playerMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501955214 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:playerMove"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[6\] playerMove.sv(58) " "Inferred latch for \"topLeftY_tmp\[6\]\" at playerMove.sv(58)" {  } { { "Player/playerMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501955214 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:playerMove"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[7\] playerMove.sv(58) " "Inferred latch for \"topLeftY_tmp\[7\]\" at playerMove.sv(58)" {  } { { "Player/playerMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501955214 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:playerMove"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[8\] playerMove.sv(58) " "Inferred latch for \"topLeftY_tmp\[8\]\" at playerMove.sv(58)" {  } { { "Player/playerMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501955214 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:playerMove"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[9\] playerMove.sv(58) " "Inferred latch for \"topLeftY_tmp\[9\]\" at playerMove.sv(58)" {  } { { "Player/playerMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501955214 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:playerMove"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[10\] playerMove.sv(58) " "Inferred latch for \"topLeftY_tmp\[10\]\" at playerMove.sv(58)" {  } { { "Player/playerMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501955214 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:playerMove"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[11\] playerMove.sv(58) " "Inferred latch for \"topLeftY_tmp\[11\]\" at playerMove.sv(58)" {  } { { "Player/playerMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501955214 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:playerMove"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[12\] playerMove.sv(58) " "Inferred latch for \"topLeftY_tmp\[12\]\" at playerMove.sv(58)" {  } { { "Player/playerMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501955215 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:playerMove"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[13\] playerMove.sv(58) " "Inferred latch for \"topLeftY_tmp\[13\]\" at playerMove.sv(58)" {  } { { "Player/playerMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501955215 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:playerMove"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[14\] playerMove.sv(58) " "Inferred latch for \"topLeftY_tmp\[14\]\" at playerMove.sv(58)" {  } { { "Player/playerMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501955215 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:playerMove"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[15\] playerMove.sv(58) " "Inferred latch for \"topLeftY_tmp\[15\]\" at playerMove.sv(58)" {  } { { "Player/playerMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501955215 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:playerMove"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[16\] playerMove.sv(58) " "Inferred latch for \"topLeftY_tmp\[16\]\" at playerMove.sv(58)" {  } { { "Player/playerMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501955215 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:playerMove"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[17\] playerMove.sv(58) " "Inferred latch for \"topLeftY_tmp\[17\]\" at playerMove.sv(58)" {  } { { "Player/playerMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501955215 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:playerMove"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[18\] playerMove.sv(58) " "Inferred latch for \"topLeftY_tmp\[18\]\" at playerMove.sv(58)" {  } { { "Player/playerMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501955215 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:playerMove"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[19\] playerMove.sv(58) " "Inferred latch for \"topLeftY_tmp\[19\]\" at playerMove.sv(58)" {  } { { "Player/playerMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501955215 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:playerMove"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[20\] playerMove.sv(58) " "Inferred latch for \"topLeftY_tmp\[20\]\" at playerMove.sv(58)" {  } { { "Player/playerMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501955215 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:playerMove"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[21\] playerMove.sv(58) " "Inferred latch for \"topLeftY_tmp\[21\]\" at playerMove.sv(58)" {  } { { "Player/playerMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501955215 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:playerMove"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[22\] playerMove.sv(58) " "Inferred latch for \"topLeftY_tmp\[22\]\" at playerMove.sv(58)" {  } { { "Player/playerMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501955216 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:playerMove"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[23\] playerMove.sv(58) " "Inferred latch for \"topLeftY_tmp\[23\]\" at playerMove.sv(58)" {  } { { "Player/playerMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501955216 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:playerMove"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[24\] playerMove.sv(58) " "Inferred latch for \"topLeftY_tmp\[24\]\" at playerMove.sv(58)" {  } { { "Player/playerMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501955216 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:playerMove"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[25\] playerMove.sv(58) " "Inferred latch for \"topLeftY_tmp\[25\]\" at playerMove.sv(58)" {  } { { "Player/playerMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501955216 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:playerMove"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[26\] playerMove.sv(58) " "Inferred latch for \"topLeftY_tmp\[26\]\" at playerMove.sv(58)" {  } { { "Player/playerMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501955216 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:playerMove"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[27\] playerMove.sv(58) " "Inferred latch for \"topLeftY_tmp\[27\]\" at playerMove.sv(58)" {  } { { "Player/playerMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501955216 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:playerMove"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[28\] playerMove.sv(58) " "Inferred latch for \"topLeftY_tmp\[28\]\" at playerMove.sv(58)" {  } { { "Player/playerMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501955216 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:playerMove"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[29\] playerMove.sv(58) " "Inferred latch for \"topLeftY_tmp\[29\]\" at playerMove.sv(58)" {  } { { "Player/playerMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501955216 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:playerMove"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[30\] playerMove.sv(58) " "Inferred latch for \"topLeftY_tmp\[30\]\" at playerMove.sv(58)" {  } { { "Player/playerMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501955216 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:playerMove"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_tmp\[31\] playerMove.sv(58) " "Inferred latch for \"topLeftY_tmp\[31\]\" at playerMove.sv(58)" {  } { { "Player/playerMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Player/playerMove.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501955216 "|TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:playerMove"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gameControllerTop gameControllerTop:gameControllerTop " "Elaborating entity \"gameControllerTop\" for hierarchy \"gameControllerTop:gameControllerTop\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" "gameControllerTop" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" { { 368 848 1168 944 "gameControllerTop" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557501955242 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "initialYSpeed " "Converted elements in bus name \"initialYSpeed\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "initialYSpeed\[15..0\] initialYSpeed15..0 " "Converted element name(s) from \"initialYSpeed\[15..0\]\" to \"initialYSpeed15..0\"" {  } { { "gameController/gameControllerTop.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameController/gameControllerTop.bdf" { { 1520 1768 1872 1537 "initialYSpeed\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1557501955252 ""}  } { { "gameController/gameControllerTop.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameController/gameControllerTop.bdf" { { 1520 1768 1872 1537 "initialYSpeed\[15..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1557501955252 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "initialYSpeed15 " "Converted elements in bus name \"initialYSpeed15\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "initialYSpeed15\[15..0\] initialYSpeed1515..0 " "Converted element name(s) from \"initialYSpeed15\[15..0\]\" to \"initialYSpeed1515..0\"" {  } { { "gameController/gameControllerTop.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameController/gameControllerTop.bdf" { { 880 64 263 896 "initialYSpeed15\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1557501955252 ""}  } { { "gameController/gameControllerTop.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameController/gameControllerTop.bdf" { { 880 64 263 896 "initialYSpeed15\[15..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1557501955252 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "maxScore " "Converted elements in bus name \"maxScore\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "maxScore\[15..0\] maxScore15..0 " "Converted element name(s) from \"maxScore\[15..0\]\" to \"maxScore15..0\"" {  } { { "gameController/gameControllerTop.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameController/gameControllerTop.bdf" { { 848 1464 1592 865 "maxScore\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1557501955252 ""}  } { { "gameController/gameControllerTop.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameController/gameControllerTop.bdf" { { 848 1464 1592 865 "maxScore\[15..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1557501955252 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "maxScore1 " "Converted elements in bus name \"maxScore1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "maxScore1\[15..0\] maxScore115..0 " "Converted element name(s) from \"maxScore1\[15..0\]\" to \"maxScore115..0\"" {  } { { "gameController/gameControllerTop.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameController/gameControllerTop.bdf" { { 1176 -144 33 1192 "maxScore1\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1557501955252 ""}  } { { "gameController/gameControllerTop.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameController/gameControllerTop.bdf" { { 1176 -144 33 1192 "maxScore1\[15..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1557501955252 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "initialYSpeed1515 " "Pin \"initialYSpeed1515\" is missing source" {  } { { "gameController/gameControllerTop.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameController/gameControllerTop.bdf" { { 880 64 263 896 "initialYSpeed15\[15..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1557501955254 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "initialYSpeed1514 " "Pin \"initialYSpeed1514\" is missing source" {  } { { "gameController/gameControllerTop.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameController/gameControllerTop.bdf" { { 880 64 263 896 "initialYSpeed15\[15..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1557501955254 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "initialYSpeed1513 " "Pin \"initialYSpeed1513\" is missing source" {  } { { "gameController/gameControllerTop.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameController/gameControllerTop.bdf" { { 880 64 263 896 "initialYSpeed15\[15..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1557501955254 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "initialYSpeed1512 " "Pin \"initialYSpeed1512\" is missing source" {  } { { "gameController/gameControllerTop.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameController/gameControllerTop.bdf" { { 880 64 263 896 "initialYSpeed15\[15..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1557501955255 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "initialYSpeed1511 " "Pin \"initialYSpeed1511\" is missing source" {  } { { "gameController/gameControllerTop.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameController/gameControllerTop.bdf" { { 880 64 263 896 "initialYSpeed15\[15..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1557501955255 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "initialYSpeed1510 " "Pin \"initialYSpeed1510\" is missing source" {  } { { "gameController/gameControllerTop.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameController/gameControllerTop.bdf" { { 880 64 263 896 "initialYSpeed15\[15..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1557501955255 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "initialYSpeed159 " "Pin \"initialYSpeed159\" is missing source" {  } { { "gameController/gameControllerTop.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameController/gameControllerTop.bdf" { { 880 64 263 896 "initialYSpeed15\[15..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1557501955255 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "initialYSpeed158 " "Pin \"initialYSpeed158\" is missing source" {  } { { "gameController/gameControllerTop.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameController/gameControllerTop.bdf" { { 880 64 263 896 "initialYSpeed15\[15..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1557501955255 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "initialYSpeed157 " "Pin \"initialYSpeed157\" is missing source" {  } { { "gameController/gameControllerTop.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameController/gameControllerTop.bdf" { { 880 64 263 896 "initialYSpeed15\[15..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1557501955255 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "initialYSpeed156 " "Pin \"initialYSpeed156\" is missing source" {  } { { "gameController/gameControllerTop.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameController/gameControllerTop.bdf" { { 880 64 263 896 "initialYSpeed15\[15..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1557501955255 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "initialYSpeed155 " "Pin \"initialYSpeed155\" is missing source" {  } { { "gameController/gameControllerTop.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameController/gameControllerTop.bdf" { { 880 64 263 896 "initialYSpeed15\[15..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1557501955255 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "initialYSpeed154 " "Pin \"initialYSpeed154\" is missing source" {  } { { "gameController/gameControllerTop.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameController/gameControllerTop.bdf" { { 880 64 263 896 "initialYSpeed15\[15..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1557501955255 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "initialYSpeed153 " "Pin \"initialYSpeed153\" is missing source" {  } { { "gameController/gameControllerTop.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameController/gameControllerTop.bdf" { { 880 64 263 896 "initialYSpeed15\[15..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1557501955255 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "initialYSpeed152 " "Pin \"initialYSpeed152\" is missing source" {  } { { "gameController/gameControllerTop.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameController/gameControllerTop.bdf" { { 880 64 263 896 "initialYSpeed15\[15..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1557501955255 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "initialYSpeed151 " "Pin \"initialYSpeed151\" is missing source" {  } { { "gameController/gameControllerTop.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameController/gameControllerTop.bdf" { { 880 64 263 896 "initialYSpeed15\[15..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1557501955256 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "initialYSpeed150 " "Pin \"initialYSpeed150\" is missing source" {  } { { "gameController/gameControllerTop.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameController/gameControllerTop.bdf" { { 880 64 263 896 "initialYSpeed15\[15..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1557501955256 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "maxScore115 " "Pin \"maxScore115\" is missing source" {  } { { "gameController/gameControllerTop.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameController/gameControllerTop.bdf" { { 1176 -144 33 1192 "maxScore1\[15..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1557501955256 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "maxScore114 " "Pin \"maxScore114\" is missing source" {  } { { "gameController/gameControllerTop.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameController/gameControllerTop.bdf" { { 1176 -144 33 1192 "maxScore1\[15..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1557501955256 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "maxScore113 " "Pin \"maxScore113\" is missing source" {  } { { "gameController/gameControllerTop.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameController/gameControllerTop.bdf" { { 1176 -144 33 1192 "maxScore1\[15..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1557501955256 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "maxScore112 " "Pin \"maxScore112\" is missing source" {  } { { "gameController/gameControllerTop.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameController/gameControllerTop.bdf" { { 1176 -144 33 1192 "maxScore1\[15..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1557501955256 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "maxScore111 " "Pin \"maxScore111\" is missing source" {  } { { "gameController/gameControllerTop.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameController/gameControllerTop.bdf" { { 1176 -144 33 1192 "maxScore1\[15..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1557501955256 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "maxScore110 " "Pin \"maxScore110\" is missing source" {  } { { "gameController/gameControllerTop.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameController/gameControllerTop.bdf" { { 1176 -144 33 1192 "maxScore1\[15..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1557501955256 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "maxScore19 " "Pin \"maxScore19\" is missing source" {  } { { "gameController/gameControllerTop.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameController/gameControllerTop.bdf" { { 1176 -144 33 1192 "maxScore1\[15..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1557501955256 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "maxScore18 " "Pin \"maxScore18\" is missing source" {  } { { "gameController/gameControllerTop.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameController/gameControllerTop.bdf" { { 1176 -144 33 1192 "maxScore1\[15..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1557501955256 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "maxScore17 " "Pin \"maxScore17\" is missing source" {  } { { "gameController/gameControllerTop.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameController/gameControllerTop.bdf" { { 1176 -144 33 1192 "maxScore1\[15..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1557501955256 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "maxScore16 " "Pin \"maxScore16\" is missing source" {  } { { "gameController/gameControllerTop.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameController/gameControllerTop.bdf" { { 1176 -144 33 1192 "maxScore1\[15..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1557501955256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gameStateMachine gameControllerTop:gameControllerTop\|gameStateMachine:inst " "Elaborating entity \"gameStateMachine\" for hierarchy \"gameControllerTop:gameControllerTop\|gameStateMachine:inst\"" {  } { { "gameController/gameControllerTop.bdf" "inst" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameController/gameControllerTop.bdf" { { 592 1224 1464 928 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557501955276 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_FRAME_SIZE gameStateMachine.sv(30) " "Verilog HDL or VHDL warning at gameStateMachine.sv(30): object \"y_FRAME_SIZE\" assigned a value but never read" {  } { { "gameStateMachine.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameStateMachine.sv" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557501955277 "|TOP_VGA_DEMO_WITH_MSS_ALL|gameControllerTop:gameControllerTop|gameStateMachine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 gameStateMachine.sv(54) " "Verilog HDL assignment warning at gameStateMachine.sv(54): truncated value with size 32 to match size of target (16)" {  } { { "gameStateMachine.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameStateMachine.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557501955277 "|TOP_VGA_DEMO_WITH_MSS_ALL|gameControllerTop:gameControllerTop|gameStateMachine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 gameStateMachine.sv(167) " "Verilog HDL assignment warning at gameStateMachine.sv(167): truncated value with size 32 to match size of target (16)" {  } { { "gameStateMachine.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameStateMachine.sv" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557501955279 "|TOP_VGA_DEMO_WITH_MSS_ALL|gameControllerTop:gameControllerTop|gameStateMachine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 gameStateMachine.sv(187) " "Verilog HDL assignment warning at gameStateMachine.sv(187): truncated value with size 32 to match size of target (16)" {  } { { "gameStateMachine.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameStateMachine.sv" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557501955279 "|TOP_VGA_DEMO_WITH_MSS_ALL|gameControllerTop:gameControllerTop|gameStateMachine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 gameStateMachine.sv(188) " "Verilog HDL assignment warning at gameStateMachine.sv(188): truncated value with size 32 to match size of target (12)" {  } { { "gameStateMachine.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameStateMachine.sv" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557501955280 "|TOP_VGA_DEMO_WITH_MSS_ALL|gameControllerTop:gameControllerTop|gameStateMachine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 gameStateMachine.sv(202) " "Verilog HDL assignment warning at gameStateMachine.sv(202): truncated value with size 32 to match size of target (11)" {  } { { "gameStateMachine.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameStateMachine.sv" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557501955280 "|TOP_VGA_DEMO_WITH_MSS_ALL|gameControllerTop:gameControllerTop|gameStateMachine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 gameStateMachine.sv(209) " "Verilog HDL assignment warning at gameStateMachine.sv(209): truncated value with size 32 to match size of target (16)" {  } { { "gameStateMachine.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameStateMachine.sv" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557501955281 "|TOP_VGA_DEMO_WITH_MSS_ALL|gameControllerTop:gameControllerTop|gameStateMachine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 gameStateMachine.sv(218) " "Verilog HDL assignment warning at gameStateMachine.sv(218): truncated value with size 32 to match size of target (16)" {  } { { "gameStateMachine.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameStateMachine.sv" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557501955281 "|TOP_VGA_DEMO_WITH_MSS_ALL|gameControllerTop:gameControllerTop|gameStateMachine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 gameStateMachine.sv(243) " "Verilog HDL assignment warning at gameStateMachine.sv(243): truncated value with size 32 to match size of target (16)" {  } { { "gameStateMachine.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameStateMachine.sv" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557501955281 "|TOP_VGA_DEMO_WITH_MSS_ALL|gameControllerTop:gameControllerTop|gameStateMachine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 gameStateMachine.sv(249) " "Verilog HDL assignment warning at gameStateMachine.sv(249): truncated value with size 32 to match size of target (3)" {  } { { "gameStateMachine.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameStateMachine.sv" 249 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557501955282 "|TOP_VGA_DEMO_WITH_MSS_ALL|gameControllerTop:gameControllerTop|gameStateMachine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 gameStateMachine.sv(256) " "Verilog HDL assignment warning at gameStateMachine.sv(256): truncated value with size 32 to match size of target (3)" {  } { { "gameStateMachine.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameStateMachine.sv" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557501955282 "|TOP_VGA_DEMO_WITH_MSS_ALL|gameControllerTop:gameControllerTop|gameStateMachine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 gameStateMachine.sv(262) " "Verilog HDL assignment warning at gameStateMachine.sv(262): truncated value with size 32 to match size of target (3)" {  } { { "gameStateMachine.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameStateMachine.sv" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557501955282 "|TOP_VGA_DEMO_WITH_MSS_ALL|gameControllerTop:gameControllerTop|gameStateMachine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 gameStateMachine.sv(275) " "Verilog HDL assignment warning at gameStateMachine.sv(275): truncated value with size 32 to match size of target (3)" {  } { { "gameStateMachine.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameStateMachine.sv" 275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557501955283 "|TOP_VGA_DEMO_WITH_MSS_ALL|gameControllerTop:gameControllerTop|gameStateMachine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 gameStateMachine.sv(284) " "Verilog HDL assignment warning at gameStateMachine.sv(284): truncated value with size 32 to match size of target (3)" {  } { { "gameStateMachine.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameStateMachine.sv" 284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557501955283 "|TOP_VGA_DEMO_WITH_MSS_ALL|gameControllerTop:gameControllerTop|gameStateMachine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 gameStateMachine.sv(293) " "Verilog HDL assignment warning at gameStateMachine.sv(293): truncated value with size 32 to match size of target (3)" {  } { { "gameStateMachine.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameStateMachine.sv" 293 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557501955283 "|TOP_VGA_DEMO_WITH_MSS_ALL|gameControllerTop:gameControllerTop|gameStateMachine:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "risingEdge gameControllerTop:gameControllerTop\|risingEdge:inst5 " "Elaborating entity \"risingEdge\" for hierarchy \"gameControllerTop:gameControllerTop\|risingEdge:inst5\"" {  } { { "gameController/gameControllerTop.bdf" "inst5" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameController/gameControllerTop.bdf" { { 1944 32 176 2056 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557501955317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collisionDetector gameControllerTop:gameControllerTop\|collisionDetector:collisionDetector " "Elaborating entity \"collisionDetector\" for hierarchy \"gameControllerTop:gameControllerTop\|collisionDetector:collisionDetector\"" {  } { { "gameController/gameControllerTop.bdf" "collisionDetector" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameController/gameControllerTop.bdf" { { 80 928 1176 352 "collisionDetector" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557501955335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Chance gameControllerTop:gameControllerTop\|Chance:inst7 " "Elaborating entity \"Chance\" for hierarchy \"gameControllerTop:gameControllerTop\|Chance:inst7\"" {  } { { "gameController/gameControllerTop.bdf" "inst7" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameController/gameControllerTop.bdf" { { 216 1584 1736 296 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557501955354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "randomPresent gameControllerTop:gameControllerTop\|randomPresent:inst6 " "Elaborating entity \"randomPresent\" for hierarchy \"gameControllerTop:gameControllerTop\|randomPresent:inst6\"" {  } { { "gameController/gameControllerTop.bdf" "inst6" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameController/gameControllerTop.bdf" { { 104 1584 1800 216 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557501955372 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 randomPresent.sv(24) " "Verilog HDL assignment warning at randomPresent.sv(24): truncated value with size 32 to match size of target (6)" {  } { { "Presents/randomPresent.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/randomPresent.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557501955373 "|TOP_VGA_DEMO_WITH_MSS_ALL|gameControllerTop:gameControllerTop|randomPresent:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 randomPresent.sv(29) " "Verilog HDL assignment warning at randomPresent.sv(29): truncated value with size 32 to match size of target (6)" {  } { { "Presents/randomPresent.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/randomPresent.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557501955373 "|TOP_VGA_DEMO_WITH_MSS_ALL|gameControllerTop:gameControllerTop|randomPresent:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 randomPresent.sv(31) " "Verilog HDL assignment warning at randomPresent.sv(31): truncated value with size 32 to match size of target (6)" {  } { { "Presents/randomPresent.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/randomPresent.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557501955373 "|TOP_VGA_DEMO_WITH_MSS_ALL|gameControllerTop:gameControllerTop|randomPresent:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "levelStateMachine gameControllerTop:gameControllerTop\|levelStateMachine:inst9 " "Elaborating entity \"levelStateMachine\" for hierarchy \"gameControllerTop:gameControllerTop\|levelStateMachine:inst9\"" {  } { { "gameController/gameControllerTop.bdf" "inst9" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameController/gameControllerTop.bdf" { { 1032 1088 1312 1208 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557501955392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "randomLocation gameControllerTop:gameControllerTop\|randomLocation:inst2 " "Elaborating entity \"randomLocation\" for hierarchy \"gameControllerTop:gameControllerTop\|randomLocation:inst2\"" {  } { { "gameController/gameControllerTop.bdf" "inst2" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameController/gameControllerTop.bdf" { { 1368 32 248 1480 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557501955427 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 randomLocation.sv(24) " "Verilog HDL assignment warning at randomLocation.sv(24): truncated value with size 32 to match size of target (11)" {  } { { "Presents/randomLocation.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/randomLocation.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557501955428 "|TOP_VGA_DEMO_WITH_MSS_ALL|gameControllerTop:gameControllerTop|randomLocation:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 randomLocation.sv(29) " "Verilog HDL assignment warning at randomLocation.sv(29): truncated value with size 32 to match size of target (11)" {  } { { "Presents/randomLocation.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/randomLocation.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557501955428 "|TOP_VGA_DEMO_WITH_MSS_ALL|gameControllerTop:gameControllerTop|randomLocation:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 randomLocation.sv(31) " "Verilog HDL assignment warning at randomLocation.sv(31): truncated value with size 32 to match size of target (11)" {  } { { "Presents/randomLocation.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/randomLocation.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557501955429 "|TOP_VGA_DEMO_WITH_MSS_ALL|gameControllerTop:gameControllerTop|randomLocation:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "randomLocation gameControllerTop:gameControllerTop\|randomLocation:inst27 " "Elaborating entity \"randomLocation\" for hierarchy \"gameControllerTop:gameControllerTop\|randomLocation:inst27\"" {  } { { "gameController/gameControllerTop.bdf" "inst27" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameController/gameControllerTop.bdf" { { 1520 32 248 1632 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557501955452 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 randomLocation.sv(24) " "Verilog HDL assignment warning at randomLocation.sv(24): truncated value with size 32 to match size of target (11)" {  } { { "Presents/randomLocation.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/randomLocation.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557501955452 "|TOP_VGA_DEMO_WITH_MSS_ALL|gameControllerTop:gameControllerTop|randomLocation:inst27"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 randomLocation.sv(29) " "Verilog HDL assignment warning at randomLocation.sv(29): truncated value with size 32 to match size of target (11)" {  } { { "Presents/randomLocation.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/randomLocation.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557501955452 "|TOP_VGA_DEMO_WITH_MSS_ALL|gameControllerTop:gameControllerTop|randomLocation:inst27"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 randomLocation.sv(31) " "Verilog HDL assignment warning at randomLocation.sv(31): truncated value with size 32 to match size of target (11)" {  } { { "Presents/randomLocation.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/randomLocation.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557501955452 "|TOP_VGA_DEMO_WITH_MSS_ALL|gameControllerTop:gameControllerTop|randomLocation:inst27"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Xspeed_const gameControllerTop:gameControllerTop\|Xspeed_const:inst11 " "Elaborating entity \"Xspeed_const\" for hierarchy \"gameControllerTop:gameControllerTop\|Xspeed_const:inst11\"" {  } { { "gameController/gameControllerTop.bdf" "inst11" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameController/gameControllerTop.bdf" { { 1456 1656 1768 1504 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557501955481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant gameControllerTop:gameControllerTop\|Xspeed_const:inst11\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"gameControllerTop:gameControllerTop\|Xspeed_const:inst11\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "Xspeed_const.v" "LPM_CONSTANT_component" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Xspeed_const.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557501955521 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "gameControllerTop:gameControllerTop\|Xspeed_const:inst11\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"gameControllerTop:gameControllerTop\|Xspeed_const:inst11\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "Xspeed_const.v" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Xspeed_const.v" 49 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557501955539 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "gameControllerTop:gameControllerTop\|Xspeed_const:inst11\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"gameControllerTop:gameControllerTop\|Xspeed_const:inst11\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 50 " "Parameter \"lpm_cvalue\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557501955539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=XS " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=XS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557501955539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557501955539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557501955539 ""}  } { { "Xspeed_const.v" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Xspeed_const.v" 49 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557501955539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_3f8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_constant_3f8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_3f8 " "Found entity 1: lpm_constant_3f8" {  } { { "db/lpm_constant_3f8.tdf" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/lpm_constant_3f8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557501955554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501955554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_3f8 gameControllerTop:gameControllerTop\|Xspeed_const:inst11\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_3f8:ag " "Elaborating entity \"lpm_constant_3f8\" for hierarchy \"gameControllerTop:gameControllerTop\|Xspeed_const:inst11\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_3f8:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_constant.tdf" 46 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557501955555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom gameControllerTop:gameControllerTop\|Xspeed_const:inst11\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_3f8:ag\|sld_mod_ram_rom:mgl_prim1 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"gameControllerTop:gameControllerTop\|Xspeed_const:inst11\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_3f8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_3f8.tdf" "mgl_prim1" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/lpm_constant_3f8.tdf" 31 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557501956353 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "gameControllerTop:gameControllerTop\|Xspeed_const:inst11\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_3f8:ag\|sld_mod_ram_rom:mgl_prim1 " "Elaborated megafunction instantiation \"gameControllerTop:gameControllerTop\|Xspeed_const:inst11\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_3f8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_3f8.tdf" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/lpm_constant_3f8.tdf" 31 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557501956378 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "gameControllerTop:gameControllerTop\|Xspeed_const:inst11\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_3f8:ag\|sld_mod_ram_rom:mgl_prim1 " "Instantiated megafunction \"gameControllerTop:gameControllerTop\|Xspeed_const:inst11\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_3f8:ag\|sld_mod_ram_rom:mgl_prim1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000110010 " "Parameter \"CVALUE\" = \"0000000000110010\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557501956379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 0 " "Parameter \"IS_DATA_IN_RAM\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557501956379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 0 " "Parameter \"IS_READABLE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557501956379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1481834496 " "Parameter \"NODE_NAME\" = \"1481834496\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557501956379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1 " "Parameter \"NUMWORDS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557501956379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557501956379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 16 " "Parameter \"WIDTH_WORD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557501956379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 1 " "Parameter \"WIDTHAD\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557501956379 ""}  } { { "db/lpm_constant_3f8.tdf" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/lpm_constant_3f8.tdf" 31 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557501956379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter gameControllerTop:gameControllerTop\|Xspeed_const:inst11\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_3f8:ag\|sld_mod_ram_rom:mgl_prim1\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"gameControllerTop:gameControllerTop\|Xspeed_const:inst11\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_3f8:ag\|sld_mod_ram_rom:mgl_prim1\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557501956551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl gameControllerTop:gameControllerTop\|Xspeed_const:inst11\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_3f8:ag\|sld_mod_ram_rom:mgl_prim1\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"gameControllerTop:gameControllerTop\|Xspeed_const:inst11\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_3f8:ag\|sld_mod_ram_rom:mgl_prim1\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557501956735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr gameControllerTop:gameControllerTop\|Xspeed_const:inst11\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_3f8:ag\|sld_mod_ram_rom:mgl_prim1\|sld_rom_sr:\\constant_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"gameControllerTop:gameControllerTop\|Xspeed_const:inst11\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_3f8:ag\|sld_mod_ram_rom:mgl_prim1\|sld_rom_sr:\\constant_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\constant_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557501956928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Yspeed_const gameControllerTop:gameControllerTop\|Yspeed_const:inst12 " "Elaborating entity \"Yspeed_const\" for hierarchy \"gameControllerTop:gameControllerTop\|Yspeed_const:inst12\"" {  } { { "gameController/gameControllerTop.bdf" "inst12" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/gameController/gameControllerTop.bdf" { { 1512 1656 1768 1560 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557501957032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant gameControllerTop:gameControllerTop\|Yspeed_const:inst12\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"gameControllerTop:gameControllerTop\|Yspeed_const:inst12\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "Yspeed_const.v" "LPM_CONSTANT_component" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Yspeed_const.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557501957066 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "gameControllerTop:gameControllerTop\|Yspeed_const:inst12\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"gameControllerTop:gameControllerTop\|Yspeed_const:inst12\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "Yspeed_const.v" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Yspeed_const.v" 49 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557501957085 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "gameControllerTop:gameControllerTop\|Yspeed_const:inst12\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"gameControllerTop:gameControllerTop\|Yspeed_const:inst12\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 50 " "Parameter \"lpm_cvalue\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557501957085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=YS " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=YS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557501957085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557501957085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557501957085 ""}  } { { "Yspeed_const.v" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Yspeed_const.v" 49 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557501957085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_4f8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_constant_4f8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_4f8 " "Found entity 1: lpm_constant_4f8" {  } { { "db/lpm_constant_4f8.tdf" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/lpm_constant_4f8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557501957103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501957103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_4f8 gameControllerTop:gameControllerTop\|Yspeed_const:inst12\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_4f8:ag " "Elaborating entity \"lpm_constant_4f8\" for hierarchy \"gameControllerTop:gameControllerTop\|Yspeed_const:inst12\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_4f8:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_constant.tdf" 46 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557501957104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom gameControllerTop:gameControllerTop\|Yspeed_const:inst12\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_4f8:ag\|sld_mod_ram_rom:mgl_prim1 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"gameControllerTop:gameControllerTop\|Yspeed_const:inst12\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_4f8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_4f8.tdf" "mgl_prim1" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/lpm_constant_4f8.tdf" 31 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557501957122 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "gameControllerTop:gameControllerTop\|Yspeed_const:inst12\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_4f8:ag\|sld_mod_ram_rom:mgl_prim1 " "Elaborated megafunction instantiation \"gameControllerTop:gameControllerTop\|Yspeed_const:inst12\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_4f8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_4f8.tdf" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/lpm_constant_4f8.tdf" 31 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557501957144 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "gameControllerTop:gameControllerTop\|Yspeed_const:inst12\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_4f8:ag\|sld_mod_ram_rom:mgl_prim1 " "Instantiated megafunction \"gameControllerTop:gameControllerTop\|Yspeed_const:inst12\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_4f8:ag\|sld_mod_ram_rom:mgl_prim1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000110010 " "Parameter \"CVALUE\" = \"0000000000110010\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557501957144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 0 " "Parameter \"IS_DATA_IN_RAM\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557501957144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 0 " "Parameter \"IS_READABLE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557501957144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1498611712 " "Parameter \"NODE_NAME\" = \"1498611712\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557501957144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1 " "Parameter \"NUMWORDS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557501957144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557501957144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 16 " "Parameter \"WIDTH_WORD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557501957144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 1 " "Parameter \"WIDTHAD\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557501957144 ""}  } { { "db/lpm_constant_4f8.tdf" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/lpm_constant_4f8.tdf" 31 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557501957144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TOP_KBD_DEMOALL TOP_KBD_DEMOALL:TOP_KBD " "Elaborating entity \"TOP_KBD_DEMOALL\" for hierarchy \"TOP_KBD_DEMOALL:TOP_KBD\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" "TOP_KBD" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" { { -904 8 232 -776 "TOP_KBD" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557501957157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyToggle_decoderIn TOP_KBD_DEMOALL:TOP_KBD\|keyToggle_decoderIn:LeftArrow " "Elaborating entity \"keyToggle_decoderIn\" for hierarchy \"TOP_KBD_DEMOALL:TOP_KBD\|keyToggle_decoderIn:LeftArrow\"" {  } { { "RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" "LeftArrow" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" { { 216 728 992 360 "LeftArrow" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557501957180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TOP_KBDINTF TOP_KBD_DEMOALL:TOP_KBD\|TOP_KBDINTF:inst " "Elaborating entity \"TOP_KBDINTF\" for hierarchy \"TOP_KBD_DEMOALL:TOP_KBD\|TOP_KBDINTF:inst\"" {  } { { "RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" "inst" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" { { 576 728 920 704 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557501957204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "byterec TOP_KBD_DEMOALL:TOP_KBD\|TOP_KBDINTF:inst\|byterec:inst3 " "Elaborating entity \"byterec\" for hierarchy \"TOP_KBD_DEMOALL:TOP_KBD\|TOP_KBDINTF:inst\|byterec:inst3\"" {  } { { "RTL/KEYBOARD/TOP_KBDINTF.bdf" "inst3" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/KEYBOARD/TOP_KBDINTF.bdf" { { 48 896 1088 160 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557501957220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitrec TOP_KBD_DEMOALL:TOP_KBD\|TOP_KBDINTF:inst\|bitrec:inst4 " "Elaborating entity \"bitrec\" for hierarchy \"TOP_KBD_DEMOALL:TOP_KBD\|TOP_KBDINTF:inst\|bitrec:inst4\"" {  } { { "RTL/KEYBOARD/TOP_KBDINTF.bdf" "inst4" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/KEYBOARD/TOP_KBDINTF.bdf" { { 136 536 704 248 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557501957242 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bitrec.sv(71) " "Verilog HDL assignment warning at bitrec.sv(71): truncated value with size 32 to match size of target (4)" {  } { { "RTL/KEYBOARD/bitrec.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/KEYBOARD/bitrec.sv" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557501957243 "|TOP_VGA_DEMO_WITH_MSS_ALL|TOP_KBD_DEMOALL:TOP_KBD|TOP_KBDINTF:inst|bitrec:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpf TOP_KBD_DEMOALL:TOP_KBD\|TOP_KBDINTF:inst\|lpf:cleaner " "Elaborating entity \"lpf\" for hierarchy \"TOP_KBD_DEMOALL:TOP_KBD\|TOP_KBDINTF:inst\|lpf:cleaner\"" {  } { { "RTL/KEYBOARD/TOP_KBDINTF.bdf" "cleaner" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/KEYBOARD/TOP_KBDINTF.bdf" { { 136 304 456 248 "cleaner" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557501957264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "leftArrowConst TOP_KBD_DEMOALL:TOP_KBD\|leftArrowConst:inst2 " "Elaborating entity \"leftArrowConst\" for hierarchy \"TOP_KBD_DEMOALL:TOP_KBD\|leftArrowConst:inst2\"" {  } { { "RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" "inst2" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" { { 304 392 504 352 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557501957316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant TOP_KBD_DEMOALL:TOP_KBD\|leftArrowConst:inst2\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"TOP_KBD_DEMOALL:TOP_KBD\|leftArrowConst:inst2\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "leftArrowConst.v" "LPM_CONSTANT_component" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/leftArrowConst.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557501957347 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP_KBD_DEMOALL:TOP_KBD\|leftArrowConst:inst2\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"TOP_KBD_DEMOALL:TOP_KBD\|leftArrowConst:inst2\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "leftArrowConst.v" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/leftArrowConst.v" 49 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557501957379 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP_KBD_DEMOALL:TOP_KBD\|leftArrowConst:inst2\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"TOP_KBD_DEMOALL:TOP_KBD\|leftArrowConst:inst2\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 363 " "Parameter \"lpm_cvalue\" = \"363\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557501957379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=la " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=la\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557501957379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557501957379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557501957379 ""}  } { { "leftArrowConst.v" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/leftArrowConst.v" 49 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557501957379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_rc8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_constant_rc8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_rc8 " "Found entity 1: lpm_constant_rc8" {  } { { "db/lpm_constant_rc8.tdf" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/lpm_constant_rc8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557501957400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501957400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_rc8 TOP_KBD_DEMOALL:TOP_KBD\|leftArrowConst:inst2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_rc8:ag " "Elaborating entity \"lpm_constant_rc8\" for hierarchy \"TOP_KBD_DEMOALL:TOP_KBD\|leftArrowConst:inst2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_rc8:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_constant.tdf" 46 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557501957401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom TOP_KBD_DEMOALL:TOP_KBD\|leftArrowConst:inst2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_rc8:ag\|sld_mod_ram_rom:mgl_prim1 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"TOP_KBD_DEMOALL:TOP_KBD\|leftArrowConst:inst2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_rc8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_rc8.tdf" "mgl_prim1" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/lpm_constant_rc8.tdf" 31 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557501957426 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP_KBD_DEMOALL:TOP_KBD\|leftArrowConst:inst2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_rc8:ag\|sld_mod_ram_rom:mgl_prim1 " "Elaborated megafunction instantiation \"TOP_KBD_DEMOALL:TOP_KBD\|leftArrowConst:inst2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_rc8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_rc8.tdf" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/lpm_constant_rc8.tdf" 31 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557501957463 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP_KBD_DEMOALL:TOP_KBD\|leftArrowConst:inst2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_rc8:ag\|sld_mod_ram_rom:mgl_prim1 " "Instantiated megafunction \"TOP_KBD_DEMOALL:TOP_KBD\|leftArrowConst:inst2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_rc8:ag\|sld_mod_ram_rom:mgl_prim1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 101101011 " "Parameter \"CVALUE\" = \"101101011\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557501957463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 0 " "Parameter \"IS_DATA_IN_RAM\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557501957463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 0 " "Parameter \"IS_READABLE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557501957463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1818296320 " "Parameter \"NODE_NAME\" = \"1818296320\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557501957463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1 " "Parameter \"NUMWORDS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557501957463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557501957463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 9 " "Parameter \"WIDTH_WORD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557501957463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 1 " "Parameter \"WIDTHAD\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557501957463 ""}  } { { "db/lpm_constant_rc8.tdf" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/lpm_constant_rc8.tdf" 31 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557501957463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rightArrowConst TOP_KBD_DEMOALL:TOP_KBD\|rightArrowConst:inst1 " "Elaborating entity \"rightArrowConst\" for hierarchy \"TOP_KBD_DEMOALL:TOP_KBD\|rightArrowConst:inst1\"" {  } { { "RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" "inst1" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" { { 136 392 504 184 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557501957481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant TOP_KBD_DEMOALL:TOP_KBD\|rightArrowConst:inst1\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"TOP_KBD_DEMOALL:TOP_KBD\|rightArrowConst:inst1\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "rightArrowConst.v" "LPM_CONSTANT_component" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/rightArrowConst.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557501957500 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP_KBD_DEMOALL:TOP_KBD\|rightArrowConst:inst1\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"TOP_KBD_DEMOALL:TOP_KBD\|rightArrowConst:inst1\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "rightArrowConst.v" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/rightArrowConst.v" 49 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557501957517 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP_KBD_DEMOALL:TOP_KBD\|rightArrowConst:inst1\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"TOP_KBD_DEMOALL:TOP_KBD\|rightArrowConst:inst1\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 372 " "Parameter \"lpm_cvalue\" = \"372\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557501957517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=NONE " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557501957517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557501957517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557501957517 ""}  } { { "rightArrowConst.v" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/rightArrowConst.v" 49 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557501957517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_hi8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_constant_hi8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_hi8 " "Found entity 1: lpm_constant_hi8" {  } { { "db/lpm_constant_hi8.tdf" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/lpm_constant_hi8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557501957541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501957541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_hi8 TOP_KBD_DEMOALL:TOP_KBD\|rightArrowConst:inst1\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_hi8:ag " "Elaborating entity \"lpm_constant_hi8\" for hierarchy \"TOP_KBD_DEMOALL:TOP_KBD\|rightArrowConst:inst1\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_hi8:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_constant.tdf" 46 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557501957542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom TOP_KBD_DEMOALL:TOP_KBD\|rightArrowConst:inst1\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_hi8:ag\|sld_mod_ram_rom:mgl_prim1 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"TOP_KBD_DEMOALL:TOP_KBD\|rightArrowConst:inst1\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_hi8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_hi8.tdf" "mgl_prim1" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/lpm_constant_hi8.tdf" 31 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557501957558 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP_KBD_DEMOALL:TOP_KBD\|rightArrowConst:inst1\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_hi8:ag\|sld_mod_ram_rom:mgl_prim1 " "Elaborated megafunction instantiation \"TOP_KBD_DEMOALL:TOP_KBD\|rightArrowConst:inst1\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_hi8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_hi8.tdf" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/lpm_constant_hi8.tdf" 31 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557501957583 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP_KBD_DEMOALL:TOP_KBD\|rightArrowConst:inst1\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_hi8:ag\|sld_mod_ram_rom:mgl_prim1 " "Instantiated megafunction \"TOP_KBD_DEMOALL:TOP_KBD\|rightArrowConst:inst1\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_hi8:ag\|sld_mod_ram_rom:mgl_prim1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 101110100 " "Parameter \"CVALUE\" = \"101110100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557501957583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 0 " "Parameter \"IS_DATA_IN_RAM\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557501957583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 0 " "Parameter \"IS_READABLE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557501957583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 0 " "Parameter \"NODE_NAME\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557501957583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1 " "Parameter \"NUMWORDS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557501957583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557501957583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 9 " "Parameter \"WIDTH_WORD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557501957583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 1 " "Parameter \"WIDTHAD\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557501957583 ""}  } { { "db/lpm_constant_hi8.tdf" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/lpm_constant_hi8.tdf" 31 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557501957583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr TOP_KBD_DEMOALL:TOP_KBD\|rightArrowConst:inst1\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_hi8:ag\|sld_mod_ram_rom:mgl_prim1\|sld_rom_sr:\\constant_logic_gen:no_name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"TOP_KBD_DEMOALL:TOP_KBD\|rightArrowConst:inst1\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_hi8:ag\|sld_mod_ram_rom:mgl_prim1\|sld_rom_sr:\\constant_logic_gen:no_name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\constant_logic_gen:no_name_gen:info_rom_sr" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557501957594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spaceBarConst TOP_KBD_DEMOALL:TOP_KBD\|spaceBarConst:inst3 " "Elaborating entity \"spaceBarConst\" for hierarchy \"TOP_KBD_DEMOALL:TOP_KBD\|spaceBarConst:inst3\"" {  } { { "RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" "inst3" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" { { 488 400 512 536 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557501957634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant TOP_KBD_DEMOALL:TOP_KBD\|spaceBarConst:inst3\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"TOP_KBD_DEMOALL:TOP_KBD\|spaceBarConst:inst3\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "spaceBarConst.v" "LPM_CONSTANT_component" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/spaceBarConst.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557501957657 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP_KBD_DEMOALL:TOP_KBD\|spaceBarConst:inst3\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"TOP_KBD_DEMOALL:TOP_KBD\|spaceBarConst:inst3\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "spaceBarConst.v" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/spaceBarConst.v" 49 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557501957675 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP_KBD_DEMOALL:TOP_KBD\|spaceBarConst:inst3\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"TOP_KBD_DEMOALL:TOP_KBD\|spaceBarConst:inst3\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 41 " "Parameter \"lpm_cvalue\" = \"41\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557501957676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=sc " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=sc\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557501957676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557501957676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557501957676 ""}  } { { "spaceBarConst.v" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/spaceBarConst.v" 49 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557501957676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_mb8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_constant_mb8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_mb8 " "Found entity 1: lpm_constant_mb8" {  } { { "db/lpm_constant_mb8.tdf" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/lpm_constant_mb8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557501957692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501957692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_mb8 TOP_KBD_DEMOALL:TOP_KBD\|spaceBarConst:inst3\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_mb8:ag " "Elaborating entity \"lpm_constant_mb8\" for hierarchy \"TOP_KBD_DEMOALL:TOP_KBD\|spaceBarConst:inst3\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_mb8:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_constant.tdf" 46 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557501957693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom TOP_KBD_DEMOALL:TOP_KBD\|spaceBarConst:inst3\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_mb8:ag\|sld_mod_ram_rom:mgl_prim1 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"TOP_KBD_DEMOALL:TOP_KBD\|spaceBarConst:inst3\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_mb8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_mb8.tdf" "mgl_prim1" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/lpm_constant_mb8.tdf" 31 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557501957713 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP_KBD_DEMOALL:TOP_KBD\|spaceBarConst:inst3\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_mb8:ag\|sld_mod_ram_rom:mgl_prim1 " "Elaborated megafunction instantiation \"TOP_KBD_DEMOALL:TOP_KBD\|spaceBarConst:inst3\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_mb8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_mb8.tdf" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/lpm_constant_mb8.tdf" 31 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557501957746 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP_KBD_DEMOALL:TOP_KBD\|spaceBarConst:inst3\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_mb8:ag\|sld_mod_ram_rom:mgl_prim1 " "Instantiated megafunction \"TOP_KBD_DEMOALL:TOP_KBD\|spaceBarConst:inst3\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_mb8:ag\|sld_mod_ram_rom:mgl_prim1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 000101001 " "Parameter \"CVALUE\" = \"000101001\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557501957746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 0 " "Parameter \"IS_DATA_IN_RAM\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557501957746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 0 " "Parameter \"IS_READABLE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557501957746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1935867904 " "Parameter \"NODE_NAME\" = \"1935867904\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557501957746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1 " "Parameter \"NUMWORDS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557501957746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557501957746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 9 " "Parameter \"WIDTH_WORD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557501957746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 1 " "Parameter \"WIDTHAD\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557501957746 ""}  } { { "db/lpm_constant_mb8.tdf" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/lpm_constant_mb8.tdf" 31 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557501957746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "balls_TOP balls_TOP:inst " "Elaborating entity \"balls_TOP\" for hierarchy \"balls_TOP:inst\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" "inst" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" { { -32 -72 224 224 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557501957760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ballMux balls_TOP:inst\|ballMux:inst " "Elaborating entity \"ballMux\" for hierarchy \"balls_TOP:inst\|ballMux:inst\"" {  } { { "Huge_Ball_TOP/balls_TOP.bdf" "inst" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Huge_Ball_TOP/balls_TOP.bdf" { { 520 1968 2224 1080 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557501957854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Huge_Ball_TOP balls_TOP:inst\|Huge_Ball_TOP:inst2 " "Elaborating entity \"Huge_Ball_TOP\" for hierarchy \"balls_TOP:inst\|Huge_Ball_TOP:inst2\"" {  } { { "Huge_Ball_TOP/balls_TOP.bdf" "inst2" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Huge_Ball_TOP/balls_TOP.bdf" { { 384 696 960 608 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557501957882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hugeBallBitMap balls_TOP:inst\|Huge_Ball_TOP:inst2\|hugeBallBitMap:inst " "Elaborating entity \"hugeBallBitMap\" for hierarchy \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|hugeBallBitMap:inst\"" {  } { { "Huge_Ball_TOP/Huge_Ball_TOP.bdf" "inst" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Huge_Ball_TOP/Huge_Ball_TOP.bdf" { { 176 600 824 320 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557501957914 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1557501960310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object balls_TOP:inst\|Huge_Ball_TOP:inst2\|square_object:ballSquareObject " "Elaborating entity \"square_object\" for hierarchy \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|square_object:ballSquareObject\"" {  } { { "Huge_Ball_TOP/Huge_Ball_TOP.bdf" "ballSquareObject" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Huge_Ball_TOP/Huge_Ball_TOP.bdf" { { 208 288 512 352 "ballSquareObject" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557501960367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ballMove balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9 " "Elaborating entity \"ballMove\" for hierarchy \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\"" {  } { { "Huge_Ball_TOP/Huge_Ball_TOP.bdf" "inst9" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Huge_Ball_TOP/Huge_Ball_TOP.bdf" { { 216 -144 88 392 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557501960393 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ballMove.sv(97) " "Verilog HDL assignment warning at ballMove.sv(97): truncated value with size 32 to match size of target (11)" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557501960397 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ballMove.sv(98) " "Verilog HDL assignment warning at ballMove.sv(98): truncated value with size 32 to match size of target (11)" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557501960397 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ballMove.sv(100) " "Verilog HDL assignment warning at ballMove.sv(100): truncated value with size 32 to match size of target (16)" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557501960397 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ballMove.sv(101) " "Verilog HDL assignment warning at ballMove.sv(101): truncated value with size 32 to match size of target (16)" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557501960398 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ballController balls_TOP:inst\|ballController:inst6 " "Elaborating entity \"ballController\" for hierarchy \"balls_TOP:inst\|ballController:inst6\"" {  } { { "Huge_Ball_TOP/balls_TOP.bdf" "inst6" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Huge_Ball_TOP/balls_TOP.bdf" { { 16 -352 -80 608 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557501960432 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_FRAME_SIZE ballController.sv(102) " "Verilog HDL or VHDL warning at ballController.sv(102): object \"y_FRAME_SIZE\" assigned a value but never read" {  } { { "Ball/ballController.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballController.sv" 102 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557501960433 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|ballController:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hugeBallCollisionDetector balls_TOP:inst\|hugeBallCollisionDetector:inst4 " "Elaborating entity \"hugeBallCollisionDetector\" for hierarchy \"balls_TOP:inst\|hugeBallCollisionDetector:inst4\"" {  } { { "Huge_Ball_TOP/balls_TOP.bdf" "inst4" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Huge_Ball_TOP/balls_TOP.bdf" { { 728 696 976 1256 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557501960479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Big_Ball_TOP balls_TOP:inst\|Big_Ball_TOP:bigBall1 " "Elaborating entity \"Big_Ball_TOP\" for hierarchy \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\"" {  } { { "Huge_Ball_TOP/balls_TOP.bdf" "bigBall1" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Huge_Ball_TOP/balls_TOP.bdf" { { 16 688 952 240 "bigBall1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557501960503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bigBallBitMap balls_TOP:inst\|Big_Ball_TOP:bigBall1\|bigBallBitMap:inst " "Elaborating entity \"bigBallBitMap\" for hierarchy \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|bigBallBitMap:inst\"" {  } { { "Huge_Ball_TOP/Big_Ball_TOP.bdf" "inst" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Huge_Ball_TOP/Big_Ball_TOP.bdf" { { 256 1008 1232 400 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557501960524 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1557501961106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object balls_TOP:inst\|Big_Ball_TOP:bigBall1\|square_object:ballSquareObject " "Elaborating entity \"square_object\" for hierarchy \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|square_object:ballSquareObject\"" {  } { { "Huge_Ball_TOP/Big_Ball_TOP.bdf" "ballSquareObject" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Huge_Ball_TOP/Big_Ball_TOP.bdf" { { 288 696 920 432 "ballSquareObject" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557501961139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ballMove balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9 " "Elaborating entity \"ballMove\" for hierarchy \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\"" {  } { { "Huge_Ball_TOP/Big_Ball_TOP.bdf" "inst9" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Huge_Ball_TOP/Big_Ball_TOP.bdf" { { 296 264 496 472 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557501961166 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ballMove.sv(97) " "Verilog HDL assignment warning at ballMove.sv(97): truncated value with size 32 to match size of target (11)" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557501961170 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ballMove.sv(98) " "Verilog HDL assignment warning at ballMove.sv(98): truncated value with size 32 to match size of target (11)" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557501961171 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ballMove.sv(100) " "Verilog HDL assignment warning at ballMove.sv(100): truncated value with size 32 to match size of target (16)" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557501961171 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ballMove.sv(101) " "Verilog HDL assignment warning at ballMove.sv(101): truncated value with size 32 to match size of target (16)" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557501961171 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "initialStatesMux balls_TOP:inst\|initialStatesMux:inst23 " "Elaborating entity \"initialStatesMux\" for hierarchy \"balls_TOP:inst\|initialStatesMux:inst23\"" {  } { { "Huge_Ball_TOP/balls_TOP.bdf" "inst23" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Huge_Ball_TOP/balls_TOP.bdf" { { 1440 -288 -32 1648 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557501961209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "speedCalc balls_TOP:inst\|speedCalc:inst3 " "Elaborating entity \"speedCalc\" for hierarchy \"balls_TOP:inst\|speedCalc:inst3\"" {  } { { "Huge_Ball_TOP/balls_TOP.bdf" "inst3" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Huge_Ball_TOP/balls_TOP.bdf" { { 712 120 352 824 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557501961228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Medium_Ball_TOP balls_TOP:inst\|Medium_Ball_TOP:inst7 " "Elaborating entity \"Medium_Ball_TOP\" for hierarchy \"balls_TOP:inst\|Medium_Ball_TOP:inst7\"" {  } { { "Huge_Ball_TOP/balls_TOP.bdf" "inst7" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Huge_Ball_TOP/balls_TOP.bdf" { { -344 -352 -88 -120 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557501961264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mediumBallBitMap balls_TOP:inst\|Medium_Ball_TOP:inst7\|mediumBallBitMap:inst " "Elaborating entity \"mediumBallBitMap\" for hierarchy \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|mediumBallBitMap:inst\"" {  } { { "Huge_Ball_TOP/Medium_Ball_TOP.bdf" "inst" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Huge_Ball_TOP/Medium_Ball_TOP.bdf" { { 376 1024 1248 520 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557501961284 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1557501961690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object balls_TOP:inst\|Medium_Ball_TOP:inst7\|square_object:ballSquareObject " "Elaborating entity \"square_object\" for hierarchy \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|square_object:ballSquareObject\"" {  } { { "Huge_Ball_TOP/Medium_Ball_TOP.bdf" "ballSquareObject" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Huge_Ball_TOP/Medium_Ball_TOP.bdf" { { 408 712 936 552 "ballSquareObject" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557501961720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ballMove balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9 " "Elaborating entity \"ballMove\" for hierarchy \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\"" {  } { { "Huge_Ball_TOP/Medium_Ball_TOP.bdf" "inst9" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Huge_Ball_TOP/Medium_Ball_TOP.bdf" { { 416 280 512 592 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557501961740 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ballMove.sv(97) " "Verilog HDL assignment warning at ballMove.sv(97): truncated value with size 32 to match size of target (11)" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557501961745 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst7|ballMove:inst9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ballMove.sv(98) " "Verilog HDL assignment warning at ballMove.sv(98): truncated value with size 32 to match size of target (11)" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557501961745 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst7|ballMove:inst9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ballMove.sv(100) " "Verilog HDL assignment warning at ballMove.sv(100): truncated value with size 32 to match size of target (16)" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557501961745 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst7|ballMove:inst9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ballMove.sv(101) " "Verilog HDL assignment warning at ballMove.sv(101): truncated value with size 32 to match size of target (16)" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557501961746 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst7|ballMove:inst9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "initialStatesMux balls_TOP:inst\|initialStatesMux:inst24 " "Elaborating entity \"initialStatesMux\" for hierarchy \"balls_TOP:inst\|initialStatesMux:inst24\"" {  } { { "Huge_Ball_TOP/balls_TOP.bdf" "inst24" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Huge_Ball_TOP/balls_TOP.bdf" { { 1432 488 744 1640 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557501961826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Small_Ball_TOP balls_TOP:inst\|Small_Ball_TOP:inst10 " "Elaborating entity \"Small_Ball_TOP\" for hierarchy \"balls_TOP:inst\|Small_Ball_TOP:inst10\"" {  } { { "Huge_Ball_TOP/balls_TOP.bdf" "inst10" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Huge_Ball_TOP/balls_TOP.bdf" { { -704 -352 -88 -480 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557501961861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "smallBallBitMap balls_TOP:inst\|Small_Ball_TOP:inst10\|smallBallBitMap:inst " "Elaborating entity \"smallBallBitMap\" for hierarchy \"balls_TOP:inst\|Small_Ball_TOP:inst10\|smallBallBitMap:inst\"" {  } { { "Huge_Ball_TOP/Small_Ball_TOP.bdf" "inst" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Huge_Ball_TOP/Small_Ball_TOP.bdf" { { 360 1024 1248 504 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557501961885 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1557501961952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object balls_TOP:inst\|Small_Ball_TOP:inst10\|square_object:ballSquareObject " "Elaborating entity \"square_object\" for hierarchy \"balls_TOP:inst\|Small_Ball_TOP:inst10\|square_object:ballSquareObject\"" {  } { { "Huge_Ball_TOP/Small_Ball_TOP.bdf" "ballSquareObject" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Huge_Ball_TOP/Small_Ball_TOP.bdf" { { 392 712 936 536 "ballSquareObject" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557501961978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ballMove balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9 " "Elaborating entity \"ballMove\" for hierarchy \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\"" {  } { { "Huge_Ball_TOP/Small_Ball_TOP.bdf" "inst9" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Huge_Ball_TOP/Small_Ball_TOP.bdf" { { 400 280 512 576 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557501962003 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ballMove.sv(97) " "Verilog HDL assignment warning at ballMove.sv(97): truncated value with size 32 to match size of target (11)" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557501962007 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst10|ballMove:inst9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ballMove.sv(98) " "Verilog HDL assignment warning at ballMove.sv(98): truncated value with size 32 to match size of target (11)" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557501962007 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst10|ballMove:inst9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ballMove.sv(100) " "Verilog HDL assignment warning at ballMove.sv(100): truncated value with size 32 to match size of target (16)" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557501962007 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst10|ballMove:inst9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ballMove.sv(101) " "Verilog HDL assignment warning at ballMove.sv(101): truncated value with size 32 to match size of target (16)" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557501962007 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst10|ballMove:inst9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "initialStatesMux balls_TOP:inst\|initialStatesMux:inst25 " "Elaborating entity \"initialStatesMux\" for hierarchy \"balls_TOP:inst\|initialStatesMux:inst25\"" {  } { { "Huge_Ball_TOP/balls_TOP.bdf" "inst25" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Huge_Ball_TOP/balls_TOP.bdf" { { 1416 1232 1488 1624 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557501962050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ropeBitMap ropeBitMap:ropeBitMap " "Elaborating entity \"ropeBitMap\" for hierarchy \"ropeBitMap:ropeBitMap\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" "ropeBitMap" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" { { -1160 1272 1496 -1016 "ropeBitMap" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557501962097 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1557501962105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "squareRope squareRope:ropeSquareObject " "Elaborating entity \"squareRope\" for hierarchy \"squareRope:ropeSquareObject\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" "ropeSquareObject" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" { { -1128 920 1144 -952 "ropeSquareObject" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557501962125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zeroConst zeroConst:zero " "Elaborating entity \"zeroConst\" for hierarchy \"zeroConst:zero\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" "zero" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" { { -1184 536 648 -1136 "zero" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557501962162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant zeroConst:zero\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"zeroConst:zero\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "zeroConst.v" "LPM_CONSTANT_component" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/zeroConst.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557501962185 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "zeroConst:zero\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"zeroConst:zero\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "zeroConst.v" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/zeroConst.v" 49 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557501962206 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "zeroConst:zero\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"zeroConst:zero\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 0 " "Parameter \"lpm_cvalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557501962206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557501962206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557501962206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 11 " "Parameter \"lpm_width\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557501962206 ""}  } { { "zeroConst.v" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/zeroConst.v" 49 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557501962206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ropeMove ropeMove:ropeMove " "Elaborating entity \"ropeMove\" for hierarchy \"ropeMove:ropeMove\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" "ropeMove" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" { { -1032 568 768 -920 "ropeMove" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557501962207 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x_FRAME_SIZE ropeMove.sv(24) " "Verilog HDL or VHDL warning at ropeMove.sv(24): object \"x_FRAME_SIZE\" assigned a value but never read" {  } { { "Rope/ropeMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Rope/ropeMove.sv" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557501962208 "|TOP_VGA_DEMO_WITH_MSS_ALL|ropeMove:ropeMove"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ropeMove.sv(63) " "Verilog HDL assignment warning at ropeMove.sv(63): truncated value with size 32 to match size of target (11)" {  } { { "Rope/ropeMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Rope/ropeMove.sv" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557501962210 "|TOP_VGA_DEMO_WITH_MSS_ALL|ropeMove:ropeMove"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Presents_TOP Presents_TOP:inst16 " "Elaborating entity \"Presents_TOP\" for hierarchy \"Presents_TOP:inst16\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" "inst16" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" { { 520 -104 208 744 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557501962403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "presentMux Presents_TOP:inst16\|presentMux:inst8 " "Elaborating entity \"presentMux\" for hierarchy \"Presents_TOP:inst16\|presentMux:inst8\"" {  } { { "Presents/Presents_TOP.bdf" "inst8" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/Presents_TOP.bdf" { { 448 200 456 624 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557501962425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "present_top Presents_TOP:inst16\|present_top:inst3 " "Elaborating entity \"present_top\" for hierarchy \"Presents_TOP:inst16\|present_top:inst3\"" {  } { { "Presents/Presents_TOP.bdf" "inst3" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/Presents_TOP.bdf" { { -48 1168 1440 176 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557501962452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "presentBitMap Presents_TOP:inst16\|present_top:inst3\|presentBitMap:inst " "Elaborating entity \"presentBitMap\" for hierarchy \"Presents_TOP:inst16\|present_top:inst3\|presentBitMap:inst\"" {  } { { "Presents/present_top.bdf" "inst" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/present_top.bdf" { { 416 1088 1328 592 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557501962474 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1557501962992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object Presents_TOP:inst16\|present_top:inst3\|square_object:presentSquareObject " "Elaborating entity \"square_object\" for hierarchy \"Presents_TOP:inst16\|present_top:inst3\|square_object:presentSquareObject\"" {  } { { "Presents/present_top.bdf" "presentSquareObject" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/present_top.bdf" { { 448 752 976 592 "presentSquareObject" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557501963025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "presentMove Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2 " "Elaborating entity \"presentMove\" for hierarchy \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\"" {  } { { "Presents/present_top.bdf" "inst2" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/present_top.bdf" { { 456 320 552 600 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557501963042 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x_FRAME_SIZE presentMove.sv(29) " "Verilog HDL or VHDL warning at presentMove.sv(29): object \"x_FRAME_SIZE\" assigned a value but never read" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557501963042 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "topLeftX_tmp presentMove.sv(61) " "Verilog HDL Always Construct warning at presentMove.sv(61): inferring latch(es) for variable \"topLeftX_tmp\", which holds its previous value in one or more paths through the always construct" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1557501963043 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 presentMove.sv(76) " "Verilog HDL assignment warning at presentMove.sv(76): truncated value with size 32 to match size of target (11)" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557501963044 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 presentMove.sv(77) " "Verilog HDL assignment warning at presentMove.sv(77): truncated value with size 32 to match size of target (11)" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557501963044 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_tmp\[0\] presentMove.sv(61) " "Inferred latch for \"topLeftX_tmp\[0\]\" at presentMove.sv(61)" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501963047 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_tmp\[1\] presentMove.sv(61) " "Inferred latch for \"topLeftX_tmp\[1\]\" at presentMove.sv(61)" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501963047 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_tmp\[2\] presentMove.sv(61) " "Inferred latch for \"topLeftX_tmp\[2\]\" at presentMove.sv(61)" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501963047 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_tmp\[3\] presentMove.sv(61) " "Inferred latch for \"topLeftX_tmp\[3\]\" at presentMove.sv(61)" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501963048 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_tmp\[4\] presentMove.sv(61) " "Inferred latch for \"topLeftX_tmp\[4\]\" at presentMove.sv(61)" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501963048 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_tmp\[5\] presentMove.sv(61) " "Inferred latch for \"topLeftX_tmp\[5\]\" at presentMove.sv(61)" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501963048 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_tmp\[6\] presentMove.sv(61) " "Inferred latch for \"topLeftX_tmp\[6\]\" at presentMove.sv(61)" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501963048 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_tmp\[7\] presentMove.sv(61) " "Inferred latch for \"topLeftX_tmp\[7\]\" at presentMove.sv(61)" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501963048 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_tmp\[8\] presentMove.sv(61) " "Inferred latch for \"topLeftX_tmp\[8\]\" at presentMove.sv(61)" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501963048 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_tmp\[9\] presentMove.sv(61) " "Inferred latch for \"topLeftX_tmp\[9\]\" at presentMove.sv(61)" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501963048 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_tmp\[10\] presentMove.sv(61) " "Inferred latch for \"topLeftX_tmp\[10\]\" at presentMove.sv(61)" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501963048 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_tmp\[11\] presentMove.sv(61) " "Inferred latch for \"topLeftX_tmp\[11\]\" at presentMove.sv(61)" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501963048 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_tmp\[12\] presentMove.sv(61) " "Inferred latch for \"topLeftX_tmp\[12\]\" at presentMove.sv(61)" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501963048 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_tmp\[13\] presentMove.sv(61) " "Inferred latch for \"topLeftX_tmp\[13\]\" at presentMove.sv(61)" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501963049 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_tmp\[14\] presentMove.sv(61) " "Inferred latch for \"topLeftX_tmp\[14\]\" at presentMove.sv(61)" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501963049 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_tmp\[15\] presentMove.sv(61) " "Inferred latch for \"topLeftX_tmp\[15\]\" at presentMove.sv(61)" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501963049 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_tmp\[16\] presentMove.sv(61) " "Inferred latch for \"topLeftX_tmp\[16\]\" at presentMove.sv(61)" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501963049 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_tmp\[17\] presentMove.sv(61) " "Inferred latch for \"topLeftX_tmp\[17\]\" at presentMove.sv(61)" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501963049 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_tmp\[18\] presentMove.sv(61) " "Inferred latch for \"topLeftX_tmp\[18\]\" at presentMove.sv(61)" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501963049 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_tmp\[19\] presentMove.sv(61) " "Inferred latch for \"topLeftX_tmp\[19\]\" at presentMove.sv(61)" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501963049 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_tmp\[20\] presentMove.sv(61) " "Inferred latch for \"topLeftX_tmp\[20\]\" at presentMove.sv(61)" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501963049 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_tmp\[21\] presentMove.sv(61) " "Inferred latch for \"topLeftX_tmp\[21\]\" at presentMove.sv(61)" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501963049 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_tmp\[22\] presentMove.sv(61) " "Inferred latch for \"topLeftX_tmp\[22\]\" at presentMove.sv(61)" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501963050 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_tmp\[23\] presentMove.sv(61) " "Inferred latch for \"topLeftX_tmp\[23\]\" at presentMove.sv(61)" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501963050 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_tmp\[24\] presentMove.sv(61) " "Inferred latch for \"topLeftX_tmp\[24\]\" at presentMove.sv(61)" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501963050 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_tmp\[25\] presentMove.sv(61) " "Inferred latch for \"topLeftX_tmp\[25\]\" at presentMove.sv(61)" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501963050 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_tmp\[26\] presentMove.sv(61) " "Inferred latch for \"topLeftX_tmp\[26\]\" at presentMove.sv(61)" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501963050 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_tmp\[27\] presentMove.sv(61) " "Inferred latch for \"topLeftX_tmp\[27\]\" at presentMove.sv(61)" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501963051 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_tmp\[28\] presentMove.sv(61) " "Inferred latch for \"topLeftX_tmp\[28\]\" at presentMove.sv(61)" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501963051 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_tmp\[29\] presentMove.sv(61) " "Inferred latch for \"topLeftX_tmp\[29\]\" at presentMove.sv(61)" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501963051 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_tmp\[30\] presentMove.sv(61) " "Inferred latch for \"topLeftX_tmp\[30\]\" at presentMove.sv(61)" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501963051 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftX_tmp\[31\] presentMove.sv(61) " "Inferred latch for \"topLeftX_tmp\[31\]\" at presentMove.sv(61)" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501963051 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zeroConst16 Presents_TOP:inst16\|present_top:inst3\|zeroConst16:inst3 " "Elaborating entity \"zeroConst16\" for hierarchy \"Presents_TOP:inst16\|present_top:inst3\|zeroConst16:inst3\"" {  } { { "Presents/present_top.bdf" "inst3" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/present_top.bdf" { { 336 224 336 384 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557501963094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant Presents_TOP:inst16\|present_top:inst3\|zeroConst16:inst3\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"Presents_TOP:inst16\|present_top:inst3\|zeroConst16:inst3\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "zeroConst16.v" "LPM_CONSTANT_component" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/zeroConst16.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557501963118 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Presents_TOP:inst16\|present_top:inst3\|zeroConst16:inst3\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"Presents_TOP:inst16\|present_top:inst3\|zeroConst16:inst3\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "zeroConst16.v" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/zeroConst16.v" 49 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557501963133 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Presents_TOP:inst16\|present_top:inst3\|zeroConst16:inst3\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"Presents_TOP:inst16\|present_top:inst3\|zeroConst16:inst3\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 0 " "Parameter \"lpm_cvalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557501963133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=zero " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=zero\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557501963133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557501963133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557501963133 ""}  } { { "zeroConst16.v" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/zeroConst16.v" 49 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557501963133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_jl8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_constant_jl8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_jl8 " "Found entity 1: lpm_constant_jl8" {  } { { "db/lpm_constant_jl8.tdf" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/lpm_constant_jl8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557501963150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557501963150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_jl8 Presents_TOP:inst16\|present_top:inst3\|zeroConst16:inst3\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_jl8:ag " "Elaborating entity \"lpm_constant_jl8\" for hierarchy \"Presents_TOP:inst16\|present_top:inst3\|zeroConst16:inst3\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_jl8:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_constant.tdf" 46 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557501963151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom Presents_TOP:inst16\|present_top:inst3\|zeroConst16:inst3\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_jl8:ag\|sld_mod_ram_rom:mgl_prim1 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"Presents_TOP:inst16\|present_top:inst3\|zeroConst16:inst3\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_jl8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_jl8.tdf" "mgl_prim1" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/lpm_constant_jl8.tdf" 31 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557501963168 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Presents_TOP:inst16\|present_top:inst3\|zeroConst16:inst3\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_jl8:ag\|sld_mod_ram_rom:mgl_prim1 " "Elaborated megafunction instantiation \"Presents_TOP:inst16\|present_top:inst3\|zeroConst16:inst3\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_jl8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_jl8.tdf" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/lpm_constant_jl8.tdf" 31 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557501963195 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Presents_TOP:inst16\|present_top:inst3\|zeroConst16:inst3\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_jl8:ag\|sld_mod_ram_rom:mgl_prim1 " "Instantiated megafunction \"Presents_TOP:inst16\|present_top:inst3\|zeroConst16:inst3\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_jl8:ag\|sld_mod_ram_rom:mgl_prim1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000 " "Parameter \"CVALUE\" = \"0000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557501963195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 0 " "Parameter \"IS_DATA_IN_RAM\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557501963195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 0 " "Parameter \"IS_READABLE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557501963195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 2053468783 " "Parameter \"NODE_NAME\" = \"2053468783\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557501963195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1 " "Parameter \"NUMWORDS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557501963195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557501963195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 16 " "Parameter \"WIDTH_WORD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557501963195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 1 " "Parameter \"WIDTHAD\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557501963195 ""}  } { { "db/lpm_constant_jl8.tdf" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/lpm_constant_jl8.tdf" 31 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557501963195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "presentsController Presents_TOP:inst16\|presentsController:inst18 " "Elaborating entity \"presentsController\" for hierarchy \"Presents_TOP:inst16\|presentsController:inst18\"" {  } { { "Presents/Presents_TOP.bdf" "inst18" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/Presents_TOP.bdf" { { 384 -384 -128 624 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557501963209 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 presentsController.sv(66) " "Verilog HDL assignment warning at presentsController.sv(66): truncated value with size 32 to match size of target (4)" {  } { { "Presents/presentsController.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentsController.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557501963211 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|presentsController:inst18"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 presentsController.sv(67) " "Verilog HDL assignment warning at presentsController.sv(67): truncated value with size 32 to match size of target (4)" {  } { { "Presents/presentsController.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentsController.sv" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557501963211 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|presentsController:inst18"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 presentsController.sv(68) " "Verilog HDL assignment warning at presentsController.sv(68): truncated value with size 32 to match size of target (4)" {  } { { "Presents/presentsController.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentsController.sv" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557501963211 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|presentsController:inst18"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 presentsController.sv(130) " "Verilog HDL assignment warning at presentsController.sv(130): truncated value with size 32 to match size of target (4)" {  } { { "Presents/presentsController.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentsController.sv" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557501963213 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|presentsController:inst18"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 presentsController.sv(131) " "Verilog HDL assignment warning at presentsController.sv(131): truncated value with size 3 to match size of target (2)" {  } { { "Presents/presentsController.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentsController.sv" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557501963213 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|presentsController:inst18"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 presentsController.sv(136) " "Verilog HDL assignment warning at presentsController.sv(136): truncated value with size 32 to match size of target (4)" {  } { { "Presents/presentsController.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentsController.sv" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557501963213 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|presentsController:inst18"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 presentsController.sv(137) " "Verilog HDL assignment warning at presentsController.sv(137): truncated value with size 3 to match size of target (2)" {  } { { "Presents/presentsController.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentsController.sv" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557501963214 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|presentsController:inst18"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 presentsController.sv(142) " "Verilog HDL assignment warning at presentsController.sv(142): truncated value with size 32 to match size of target (4)" {  } { { "Presents/presentsController.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentsController.sv" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557501963214 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|presentsController:inst18"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 presentsController.sv(143) " "Verilog HDL assignment warning at presentsController.sv(143): truncated value with size 3 to match size of target (2)" {  } { { "Presents/presentsController.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentsController.sv" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557501963214 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|presentsController:inst18"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 presentsController.sv(155) " "Verilog HDL assignment warning at presentsController.sv(155): truncated value with size 32 to match size of target (4)" {  } { { "Presents/presentsController.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentsController.sv" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557501963215 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|presentsController:inst18"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "presentsController.sv(148) " "Verilog HDL Case Statement warning at presentsController.sv(148): incomplete case statement has no default case item" {  } { { "Presents/presentsController.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentsController.sv" 148 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1557501963215 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|presentsController:inst18"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 presentsController.sv(175) " "Verilog HDL assignment warning at presentsController.sv(175): truncated value with size 32 to match size of target (4)" {  } { { "Presents/presentsController.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentsController.sv" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557501963216 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|presentsController:inst18"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "presentsController.sv(168) " "Verilog HDL Case Statement warning at presentsController.sv(168): incomplete case statement has no default case item" {  } { { "Presents/presentsController.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentsController.sv" 168 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1557501963216 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|presentsController:inst18"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 presentsController.sv(194) " "Verilog HDL assignment warning at presentsController.sv(194): truncated value with size 32 to match size of target (4)" {  } { { "Presents/presentsController.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentsController.sv" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557501963216 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|presentsController:inst18"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "presentsController.sv(187) " "Verilog HDL Case Statement warning at presentsController.sv(187): incomplete case statement has no default case item" {  } { { "Presents/presentsController.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentsController.sv" 187 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1557501963217 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|presentsController:inst18"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "presentsCollisionDetector Presents_TOP:inst16\|presentsCollisionDetector:inst11 " "Elaborating entity \"presentsCollisionDetector\" for hierarchy \"Presents_TOP:inst16\|presentsCollisionDetector:inst11\"" {  } { { "Presents/Presents_TOP.bdf" "inst11" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/Presents_TOP.bdf" { { 0 -392 -144 176 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557501963248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "randomLocation Presents_TOP:inst16\|randomLocation:inst1 " "Elaborating entity \"randomLocation\" for hierarchy \"Presents_TOP:inst16\|randomLocation:inst1\"" {  } { { "Presents/Presents_TOP.bdf" "inst1" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/Presents_TOP.bdf" { { 272 752 968 384 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557501963303 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 randomLocation.sv(24) " "Verilog HDL assignment warning at randomLocation.sv(24): truncated value with size 32 to match size of target (11)" {  } { { "Presents/randomLocation.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/randomLocation.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557501963303 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|randomLocation:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 randomLocation.sv(29) " "Verilog HDL assignment warning at randomLocation.sv(29): truncated value with size 32 to match size of target (11)" {  } { { "Presents/randomLocation.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/randomLocation.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557501963303 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|randomLocation:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 randomLocation.sv(31) " "Verilog HDL assignment warning at randomLocation.sv(31): truncated value with size 32 to match size of target (11)" {  } { { "Presents/randomLocation.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/randomLocation.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557501963303 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|randomLocation:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "randomLocation Presents_TOP:inst16\|randomLocation:inst26 " "Elaborating entity \"randomLocation\" for hierarchy \"Presents_TOP:inst16\|randomLocation:inst26\"" {  } { { "Presents/Presents_TOP.bdf" "inst26" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/Presents_TOP.bdf" { { 424 752 968 536 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557501963322 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 randomLocation.sv(24) " "Verilog HDL assignment warning at randomLocation.sv(24): truncated value with size 32 to match size of target (11)" {  } { { "Presents/randomLocation.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/randomLocation.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557501963323 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|randomLocation:inst26"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 randomLocation.sv(29) " "Verilog HDL assignment warning at randomLocation.sv(29): truncated value with size 32 to match size of target (11)" {  } { { "Presents/randomLocation.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/randomLocation.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557501963323 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|randomLocation:inst26"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 randomLocation.sv(31) " "Verilog HDL assignment warning at randomLocation.sv(31): truncated value with size 32 to match size of target (11)" {  } { { "Presents/randomLocation.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/randomLocation.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557501963323 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|randomLocation:inst26"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "randomPresent Presents_TOP:inst16\|randomPresent:inst7 " "Elaborating entity \"randomPresent\" for hierarchy \"Presents_TOP:inst16\|randomPresent:inst7\"" {  } { { "Presents/Presents_TOP.bdf" "inst7" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/Presents_TOP.bdf" { { 752 -376 -160 864 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557501963404 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 randomPresent.sv(24) " "Verilog HDL assignment warning at randomPresent.sv(24): truncated value with size 32 to match size of target (3)" {  } { { "Presents/randomPresent.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/randomPresent.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557501963404 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|randomPresent:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 randomPresent.sv(29) " "Verilog HDL assignment warning at randomPresent.sv(29): truncated value with size 32 to match size of target (3)" {  } { { "Presents/randomPresent.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/randomPresent.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557501963405 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|randomPresent:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 randomPresent.sv(31) " "Verilog HDL assignment warning at randomPresent.sv(31): truncated value with size 32 to match size of target (3)" {  } { { "Presents/randomPresent.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/randomPresent.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557501963405 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|randomPresent:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "secClk secClk:inst7 " "Elaborating entity \"secClk\" for hierarchy \"secClk:inst7\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" "inst7" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" { { 376 472 632 456 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557501963449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinkClk blinkClk:inst3 " "Elaborating entity \"blinkClk\" for hierarchy \"blinkClk:inst3\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" "inst3" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" { { 512 464 640 592 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557501963475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "backgrounds_TOP backgrounds_TOP:inst8 " "Elaborating entity \"backgrounds_TOP\" for hierarchy \"backgrounds_TOP:inst8\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" "inst8" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" { { -680 16 272 -456 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557501963500 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "gameTime " "Pin \"gameTime\" not connected" {  } { { "backgrounds_TOP.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/backgrounds_TOP.bdf" { { 360 144 320 376 "gameTime\[15..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1557501963508 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "maxScore5 " "Pin \"maxScore5\" not connected" {  } { { "backgrounds_TOP.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/backgrounds_TOP.bdf" { { 328 144 320 344 "maxScore5\[15..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1557501963508 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "score " "Pin \"score\" not connected" {  } { { "backgrounds_TOP.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/backgrounds_TOP.bdf" { { 296 144 312 312 "score\[15..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1557501963508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displayMux backgrounds_TOP:inst8\|displayMux:inst " "Elaborating entity \"displayMux\" for hierarchy \"backgrounds_TOP:inst8\|displayMux:inst\"" {  } { { "backgrounds_TOP.bdf" "inst" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/backgrounds_TOP.bdf" { { 656 728 976 896 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557501963525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "title backgrounds_TOP:inst8\|title:inst4 " "Elaborating entity \"title\" for hierarchy \"backgrounds_TOP:inst8\|title:inst4\"" {  } { { "backgrounds_TOP.bdf" "inst4" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/backgrounds_TOP.bdf" { { 80 1472 1688 224 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557501963550 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "title " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"title\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1557501963696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bgController backgrounds_TOP:inst8\|bgController:inst5 " "Elaborating entity \"bgController\" for hierarchy \"backgrounds_TOP:inst8\|bgController:inst5\"" {  } { { "backgrounds_TOP.bdf" "inst5" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/backgrounds_TOP.bdf" { { 80 552 792 224 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557501963725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gameOver backgrounds_TOP:inst8\|gameOver:inst7 " "Elaborating entity \"gameOver\" for hierarchy \"backgrounds_TOP:inst8\|gameOver:inst7\"" {  } { { "backgrounds_TOP.bdf" "inst7" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/backgrounds_TOP.bdf" { { 232 1456 1688 376 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557501963751 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1557501964397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "life backgrounds_TOP:inst8\|life:inst9 " "Elaborating entity \"life\" for hierarchy \"backgrounds_TOP:inst8\|life:inst9\"" {  } { { "backgrounds_TOP.bdf" "inst9" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/backgrounds_TOP.bdf" { { 400 1472 1688 544 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557501964432 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1557501964484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "level backgrounds_TOP:inst8\|level:inst1 " "Elaborating entity \"level\" for hierarchy \"backgrounds_TOP:inst8\|level:inst1\"" {  } { { "backgrounds_TOP.bdf" "inst1" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/backgrounds_TOP.bdf" { { -88 1472 1696 56 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557501964512 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "number_bitmap " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"number_bitmap\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1557501964655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pressSpace backgrounds_TOP:inst8\|pressSpace:inst2 " "Elaborating entity \"pressSpace\" for hierarchy \"backgrounds_TOP:inst8\|pressSpace:inst2\"" {  } { { "backgrounds_TOP.bdf" "inst2" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/backgrounds_TOP.bdf" { { -256 1480 1696 -112 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557501964685 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1557501964975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "background backgrounds_TOP:inst8\|background:inst8 " "Elaborating entity \"background\" for hierarchy \"backgrounds_TOP:inst8\|background:inst8\"" {  } { { "backgrounds_TOP.bdf" "inst8" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/backgrounds_TOP.bdf" { { 696 200 440 808 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557501965005 ""}
{ "Warning" "WVRFX_VERI_LONG_VEC_WARNING" "16 background.sv(28) " "Verilog HDL Declaration warning at background.sv(28): vector has more than 2**16 bits" {  } { { "Background/background.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Background/background.sv" 28 0 0 } }  } 0 10202 "Verilog HDL Declaration warning at %2!s!: vector has more than 2**%1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1557501965010 "|TOP_VGA_DEMO_WITH_MSS_ALL|backgrounds_TOP:inst8|background:inst8"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "drawingRequest background.sv(165) " "Verilog HDL or VHDL warning at background.sv(165): object \"drawingRequest\" assigned a value but never read" {  } { { "Background/background.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Background/background.sv" 165 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557501965025 "|TOP_VGA_DEMO_WITH_MSS_ALL|backgrounds_TOP:inst8|background:inst8"}
{ "Warning" "WVRFX_VERI_LONG_VEC_WARNING" "16 background.sv(29) " "Verilog HDL Declaration warning at background.sv(29): vector has more than 2**16 bits" {  } { { "Background/background.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Background/background.sv" 29 0 0 } }  } 0 10202 "Verilog HDL Declaration warning at %2!s!: vector has more than 2**%1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1557501965137 "|TOP_VGA_DEMO_WITH_MSS_ALL|backgrounds_TOP:inst8|background:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "153600 98304 background.sv(29) " "Verilog HDL assignment warning at background.sv(29): truncated value with size 153600 to match size of target (98304)" {  } { { "Background/background.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Background/background.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557501965160 "|TOP_VGA_DEMO_WITH_MSS_ALL|backgrounds_TOP:inst8|background:inst8"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1557502009624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soundSystem soundSystem:inst1 " "Elaborating entity \"soundSystem\" for hierarchy \"soundSystem:inst1\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" "inst1" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" { { 472 1496 1784 664 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557502009693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TOP_MSS_DEMO soundSystem:inst1\|TOP_MSS_DEMO:inst " "Elaborating entity \"TOP_MSS_DEMO\" for hierarchy \"soundSystem:inst1\|TOP_MSS_DEMO:inst\"" {  } { { "soundSystem.bdf" "inst" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/soundSystem.bdf" { { 56 656 904 248 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557502009716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_codec_controller soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2 " "Elaborating entity \"audio_codec_controller\" for hierarchy \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\"" {  } { { "RTL/MSS/TOP_MSS_DEMO.bdf" "inst2" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/MSS/TOP_MSS_DEMO.bdf" { { 136 1080 1352 408 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557502009749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sintable soundSystem:inst1\|TOP_MSS_DEMO:inst\|sintable:inst1 " "Elaborating entity \"sintable\" for hierarchy \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|sintable:inst1\"" {  } { { "RTL/MSS/TOP_MSS_DEMO.bdf" "inst1" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/MSS/TOP_MSS_DEMO.bdf" { { 144 648 896 256 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557502009861 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2048 2040 SinTable.sv(30) " "Verilog HDL assignment warning at SinTable.sv(30): truncated value with size 2048 to match size of target (2040)" {  } { { "RTL/MSS/SinTable.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/MSS/SinTable.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557502009872 "|TOP_VGA_DEMO_WITH_MSS_ALL|soundSystem:inst1|TOP_MSS_DEMO:inst|sintable:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_counter soundSystem:inst1\|TOP_MSS_DEMO:inst\|addr_counter:inst9 " "Elaborating entity \"addr_counter\" for hierarchy \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|addr_counter:inst9\"" {  } { { "RTL/MSS/TOP_MSS_DEMO.bdf" "inst9" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/MSS/TOP_MSS_DEMO.bdf" { { 344 648 880 456 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557502009903 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 addr_counter.sv(32) " "Verilog HDL assignment warning at addr_counter.sv(32): truncated value with size 32 to match size of target (8)" {  } { { "RTL/MSS/addr_counter.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/MSS/addr_counter.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557502009904 "|TOP_VGA_DEMO_WITH_MSS_ALL|soundSystem:inst1|TOP_MSS_DEMO:inst|addr_counter:inst9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prescaler soundSystem:inst1\|TOP_MSS_DEMO:inst\|prescaler:inst3 " "Elaborating entity \"prescaler\" for hierarchy \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|prescaler:inst3\"" {  } { { "RTL/MSS/TOP_MSS_DEMO.bdf" "inst3" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/MSS/TOP_MSS_DEMO.bdf" { { 432 360 600 544 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557502009935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soundController soundSystem:inst1\|soundController:inst2 " "Elaborating entity \"soundController\" for hierarchy \"soundSystem:inst1\|soundController:inst2\"" {  } { { "soundSystem.bdf" "inst2" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/soundSystem.bdf" { { 616 304 520 792 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557502009958 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 soundController.sv(153) " "Verilog HDL assignment warning at soundController.sv(153): truncated value with size 32 to match size of target (3)" {  } { { "sound/soundController.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/sound/soundController.sv" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557502009960 "|TOP_VGA_DEMO_WITH_MSS_ALL|soundSystem:inst1|soundController:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 soundController.sv(167) " "Verilog HDL assignment warning at soundController.sv(167): truncated value with size 32 to match size of target (3)" {  } { { "sound/soundController.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/sound/soundController.sv" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557502009960 "|TOP_VGA_DEMO_WITH_MSS_ALL|soundSystem:inst1|soundController:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 soundController.sv(182) " "Verilog HDL assignment warning at soundController.sv(182): truncated value with size 32 to match size of target (3)" {  } { { "sound/soundController.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/sound/soundController.sv" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557502009961 "|TOP_VGA_DEMO_WITH_MSS_ALL|soundSystem:inst1|soundController:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 soundController.sv(194) " "Verilog HDL assignment warning at soundController.sv(194): truncated value with size 32 to match size of target (3)" {  } { { "sound/soundController.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/sound/soundController.sv" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557502009961 "|TOP_VGA_DEMO_WITH_MSS_ALL|soundSystem:inst1|soundController:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freqDev soundSystem:inst1\|freqDev:inst1 " "Elaborating entity \"freqDev\" for hierarchy \"soundSystem:inst1\|freqDev:inst1\"" {  } { { "soundSystem.bdf" "inst1" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/soundSystem.bdf" { { 392 656 816 472 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557502009979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ToneDecoder soundSystem:inst1\|ToneDecoder:inst3 " "Elaborating entity \"ToneDecoder\" for hierarchy \"soundSystem:inst1\|ToneDecoder:inst3\"" {  } { { "soundSystem.bdf" "inst3" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/soundSystem.bdf" { { 616 664 880 696 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557502010002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7SEGTOP 7SEGTOP:inst5 " "Elaborating entity \"7SEGTOP\" for hierarchy \"7SEGTOP:inst5\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" "inst5" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" { { -368 -40 200 -240 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557502010023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexSS 7SEGTOP:inst5\|hexSS:4thDigit5 " "Elaborating entity \"hexSS\" for hierarchy \"7SEGTOP:inst5\|hexSS:4thDigit5\"" {  } { { "RTL/Seg7/7SEGTOP.bdf" "4thDigit5" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/Seg7/7SEGTOP.bdf" { { 112 1296 1472 224 "4thDigit5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557502010055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sSegController 7SEGTOP:inst5\|sSegController:inst " "Elaborating entity \"sSegController\" for hierarchy \"7SEGTOP:inst5\|sSegController:inst\"" {  } { { "RTL/Seg7/7SEGTOP.bdf" "inst" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/Seg7/7SEGTOP.bdf" { { 384 536 752 528 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557502010081 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sSegController.sv(34) " "Verilog HDL assignment warning at sSegController.sv(34): truncated value with size 32 to match size of target (4)" {  } { { "sSegController.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/sSegController.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557502010081 "|TOP_VGA_DEMO_WITH_MSS_ALL|7SEGTOP:inst5|sSegController:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sSegController.sv(35) " "Verilog HDL assignment warning at sSegController.sv(35): truncated value with size 32 to match size of target (4)" {  } { { "sSegController.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/sSegController.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557502010081 "|TOP_VGA_DEMO_WITH_MSS_ALL|7SEGTOP:inst5|sSegController:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sSegController.sv(36) " "Verilog HDL assignment warning at sSegController.sv(36): truncated value with size 32 to match size of target (4)" {  } { { "sSegController.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/sSegController.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557502010082 "|TOP_VGA_DEMO_WITH_MSS_ALL|7SEGTOP:inst5|sSegController:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sSegController.sv(37) " "Verilog HDL assignment warning at sSegController.sv(37): truncated value with size 32 to match size of target (4)" {  } { { "sSegController.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/sSegController.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557502010082 "|TOP_VGA_DEMO_WITH_MSS_ALL|7SEGTOP:inst5|sSegController:inst"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_ela_trigger_r2p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_r2p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sld_ela_trigger_r2p " "Found entity 1: sld_ela_trigger_r2p" {  } { { "db/sld_ela_trigger_r2p.tdf" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/sld_ela_trigger_r2p.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557502013001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557502013001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_reserved_projecttop_auto_signaltap_0_1_a42b.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_reserved_projecttop_auto_signaltap_0_1_a42b.v" { { "Info" "ISGN_ENTITY_NAME" "1 sld_reserved_projectTop_auto_signaltap_0_1_a42b " "Found entity 1: sld_reserved_projectTop_auto_signaltap_0_1_a42b" {  } { { "db/sld_reserved_projecttop_auto_signaltap_0_1_a42b.v" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/sld_reserved_projecttop_auto_signaltap_0_1_a42b.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557502013228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557502013228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m884.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m884.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m884 " "Found entity 1: altsyncram_m884" {  } { { "db/altsyncram_m884.tdf" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/altsyncram_m884.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557502015083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557502015083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_dlc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_dlc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_dlc " "Found entity 1: mux_dlc" {  } { { "db/mux_dlc.tdf" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/mux_dlc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557502015449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557502015449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557502015630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557502015630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_f9i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_f9i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_f9i " "Found entity 1: cntr_f9i" {  } { { "db/cntr_f9i.tdf" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/cntr_f9i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557502015916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557502015916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/cmpr_d9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557502015990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557502015990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_iti.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_iti.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_iti " "Found entity 1: cntr_iti" {  } { { "db/cntr_iti.tdf" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/cntr_iti.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557502016113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557502016113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u8i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u8i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u8i " "Found entity 1: cntr_u8i" {  } { { "db/cntr_u8i.tdf" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/cntr_u8i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557502016331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557502016331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c9c " "Found entity 1: cmpr_c9c" {  } { { "db/cmpr_c9c.tdf" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/cmpr_c9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557502016441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557502016441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557502016553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557502016553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557502016640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557502016640 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557502016960 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1557502017149 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.05.10.18:27:04 Progress: Loading sldcbc818cf/alt_sld_fab_wrapper_hw.tcl " "2019.05.10.18:27:04 Progress: Loading sldcbc818cf/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557502024120 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557502028887 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557502029320 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557502034245 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557502034474 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557502034742 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557502035051 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557502035067 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557502035087 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1557502035846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcbc818cf/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcbc818cf/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldcbc818cf/alt_sld_fab.v" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/ip/sldcbc818cf/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557502036163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557502036163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557502036378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557502036378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557502036381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557502036381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557502036463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557502036463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 422 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557502036628 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557502036628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557502036628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557502036744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557502036744 ""}
{ "Warning" "WSGN_TIMING_DRIVEN_SYNTHESIS_IMPORTED_PARTITION" "" "Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis" {  } {  } 0 12240 "Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis" 0 0 "Analysis & Synthesis" 0 -1 1557502039136 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "14 " "Inferred 14 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "backgrounds_TOP:inst8\|background:inst8\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"backgrounds_TOP:inst8\|background:inst8\|Div0\"" {  } { { "Background/background.sv" "Div0" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Background/background.sv" 158 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502085242 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "backgrounds_TOP:inst8\|background:inst8\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"backgrounds_TOP:inst8\|background:inst8\|Div1\"" {  } { { "Background/background.sv" "Div1" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Background/background.sv" 158 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502085242 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "backgrounds_TOP:inst8\|level:inst1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"backgrounds_TOP:inst8\|level:inst1\|Mod0\"" {  } { { "Background/level.sv" "Mod0" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Background/level.sv" 596 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502085242 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "backgrounds_TOP:inst8\|life:inst9\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"backgrounds_TOP:inst8\|life:inst9\|Mod0\"" {  } { { "Background/life.sv" "Mod0" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Background/life.sv" 74 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502085242 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "backgrounds_TOP:inst8\|gameOver:inst7\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"backgrounds_TOP:inst8\|gameOver:inst7\|Div0\"" {  } { { "Background/gameOver.sv" "Div0" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Background/gameOver.sv" 78 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502085242 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "backgrounds_TOP:inst8\|gameOver:inst7\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"backgrounds_TOP:inst8\|gameOver:inst7\|Div1\"" {  } { { "Background/gameOver.sv" "Div1" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Background/gameOver.sv" 78 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502085242 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "backgrounds_TOP:inst8\|title:inst4\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"backgrounds_TOP:inst8\|title:inst4\|Div0\"" {  } { { "Background/title.sv" "Div0" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Background/title.sv" 68 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502085242 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "7SEGTOP:inst5\|sSegController:inst\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"7SEGTOP:inst5\|sSegController:inst\|Mod0\"" {  } { { "sSegController.sv" "Mod0" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/sSegController.sv" 34 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502085242 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "7SEGTOP:inst5\|sSegController:inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"7SEGTOP:inst5\|sSegController:inst\|Div0\"" {  } { { "sSegController.sv" "Div0" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/sSegController.sv" 35 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502085242 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "7SEGTOP:inst5\|sSegController:inst\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"7SEGTOP:inst5\|sSegController:inst\|Mod1\"" {  } { { "sSegController.sv" "Mod1" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/sSegController.sv" 35 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502085242 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "7SEGTOP:inst5\|sSegController:inst\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"7SEGTOP:inst5\|sSegController:inst\|Div1\"" {  } { { "sSegController.sv" "Div1" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/sSegController.sv" 36 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502085242 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "7SEGTOP:inst5\|sSegController:inst\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"7SEGTOP:inst5\|sSegController:inst\|Mod2\"" {  } { { "sSegController.sv" "Mod2" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/sSegController.sv" 36 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502085242 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "7SEGTOP:inst5\|sSegController:inst\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"7SEGTOP:inst5\|sSegController:inst\|Div2\"" {  } { { "sSegController.sv" "Div2" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/sSegController.sv" 37 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502085242 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "7SEGTOP:inst5\|sSegController:inst\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"7SEGTOP:inst5\|sSegController:inst\|Mod3\"" {  } { { "sSegController.sv" "Mod3" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/sSegController.sv" 37 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502085242 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1557502085242 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "backgrounds_TOP:inst8\|background:inst8\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"backgrounds_TOP:inst8\|background:inst8\|lpm_divide:Div0\"" {  } { { "Background/background.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Background/background.sv" 158 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557502085327 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "backgrounds_TOP:inst8\|background:inst8\|lpm_divide:Div0 " "Instantiated megafunction \"backgrounds_TOP:inst8\|background:inst8\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 11 " "Parameter \"LPM_WIDTHN\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557502085328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557502085328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557502085328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557502085328 ""}  } { { "Background/background.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Background/background.sv" 158 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557502085328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ebm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ebm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ebm " "Found entity 1: lpm_divide_ebm" {  } { { "db/lpm_divide_ebm.tdf" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/lpm_divide_ebm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557502085388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557502085388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_llh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_llh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_llh " "Found entity 1: sign_div_unsign_llh" {  } { { "db/sign_div_unsign_llh.tdf" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/sign_div_unsign_llh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557502085422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557502085422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_fve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_fve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_fve " "Found entity 1: alt_u_div_fve" {  } { { "db/alt_u_div_fve.tdf" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/alt_u_div_fve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557502085476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557502085476 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "backgrounds_TOP:inst8\|level:inst1\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"backgrounds_TOP:inst8\|level:inst1\|lpm_divide:Mod0\"" {  } { { "Background/level.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Background/level.sv" 596 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557502085582 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "backgrounds_TOP:inst8\|level:inst1\|lpm_divide:Mod0 " "Instantiated megafunction \"backgrounds_TOP:inst8\|level:inst1\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557502085582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557502085582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557502085582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557502085582 ""}  } { { "Background/level.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Background/level.sv" 596 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557502085582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_42m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_42m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_42m " "Found entity 1: lpm_divide_42m" {  } { { "db/lpm_divide_42m.tdf" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/lpm_divide_42m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557502085648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557502085648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7kh " "Found entity 1: sign_div_unsign_7kh" {  } { { "db/sign_div_unsign_7kh.tdf" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/sign_div_unsign_7kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557502085691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557502085691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kse " "Found entity 1: alt_u_div_kse" {  } { { "db/alt_u_div_kse.tdf" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/alt_u_div_kse.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557502085729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557502085729 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "backgrounds_TOP:inst8\|life:inst9\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"backgrounds_TOP:inst8\|life:inst9\|lpm_divide:Mod0\"" {  } { { "Background/life.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Background/life.sv" 74 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557502085781 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "backgrounds_TOP:inst8\|life:inst9\|lpm_divide:Mod0 " "Instantiated megafunction \"backgrounds_TOP:inst8\|life:inst9\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557502085781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557502085781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557502085781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557502085781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557502085781 ""}  } { { "Background/life.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Background/life.sv" 74 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557502085781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_fho.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_fho.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_fho " "Found entity 1: lpm_divide_fho" {  } { { "db/lpm_divide_fho.tdf" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/lpm_divide_fho.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557502085848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557502085848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_lbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_lbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_lbg " "Found entity 1: abs_divider_lbg" {  } { { "db/abs_divider_lbg.tdf" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/abs_divider_lbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557502085884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557502085884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_rve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_rve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_rve " "Found entity 1: alt_u_div_rve" {  } { { "db/alt_u_div_rve.tdf" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/alt_u_div_rve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557502085981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557502085981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_ln9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_ln9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_ln9 " "Found entity 1: lpm_abs_ln9" {  } { { "db/lpm_abs_ln9.tdf" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/lpm_abs_ln9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557502086097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557502086097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_4p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_4p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_4p9 " "Found entity 1: lpm_abs_4p9" {  } { { "db/lpm_abs_4p9.tdf" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/lpm_abs_4p9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557502086134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557502086134 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "backgrounds_TOP:inst8\|gameOver:inst7\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"backgrounds_TOP:inst8\|gameOver:inst7\|lpm_divide:Div0\"" {  } { { "Background/gameOver.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Background/gameOver.sv" 78 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557502086186 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "backgrounds_TOP:inst8\|gameOver:inst7\|lpm_divide:Div0 " "Instantiated megafunction \"backgrounds_TOP:inst8\|gameOver:inst7\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557502086186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557502086186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557502086186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557502086186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557502086186 ""}  } { { "Background/gameOver.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Background/gameOver.sv" 78 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557502086186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_apo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_apo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_apo " "Found entity 1: lpm_divide_apo" {  } { { "db/lpm_divide_apo.tdf" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/lpm_divide_apo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557502086249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557502086249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_jbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_jbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_jbg " "Found entity 1: abs_divider_jbg" {  } { { "db/abs_divider_jbg.tdf" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/abs_divider_jbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557502086286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557502086286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mve " "Found entity 1: alt_u_div_mve" {  } { { "db/alt_u_div_mve.tdf" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/alt_u_div_mve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557502086354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557502086354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_jn9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_jn9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_jn9 " "Found entity 1: lpm_abs_jn9" {  } { { "db/lpm_abs_jn9.tdf" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/lpm_abs_jn9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557502086482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557502086482 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "backgrounds_TOP:inst8\|gameOver:inst7\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"backgrounds_TOP:inst8\|gameOver:inst7\|lpm_divide:Div1\"" {  } { { "Background/gameOver.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Background/gameOver.sv" 78 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557502086524 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "backgrounds_TOP:inst8\|gameOver:inst7\|lpm_divide:Div1 " "Instantiated megafunction \"backgrounds_TOP:inst8\|gameOver:inst7\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557502086525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557502086525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557502086525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557502086525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557502086525 ""}  } { { "Background/gameOver.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Background/gameOver.sv" 78 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557502086525 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7SEGTOP:inst5\|sSegController:inst\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"7SEGTOP:inst5\|sSegController:inst\|lpm_divide:Mod0\"" {  } { { "sSegController.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/sSegController.sv" 34 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557502086583 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "7SEGTOP:inst5\|sSegController:inst\|lpm_divide:Mod0 " "Instantiated megafunction \"7SEGTOP:inst5\|sSegController:inst\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557502086583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557502086583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557502086583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557502086583 ""}  } { { "sSegController.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/sSegController.sv" 34 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557502086583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_n3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_n3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_n3m " "Found entity 1: lpm_divide_n3m" {  } { { "db/lpm_divide_n3m.tdf" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/lpm_divide_n3m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557502086649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557502086649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/sign_div_unsign_qlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557502086686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557502086686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qve " "Found entity 1: alt_u_div_qve" {  } { { "db/alt_u_div_qve.tdf" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/alt_u_div_qve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557502086733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557502086733 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7SEGTOP:inst5\|sSegController:inst\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"7SEGTOP:inst5\|sSegController:inst\|lpm_divide:Div0\"" {  } { { "sSegController.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/sSegController.sv" 35 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557502086808 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "7SEGTOP:inst5\|sSegController:inst\|lpm_divide:Div0 " "Instantiated megafunction \"7SEGTOP:inst5\|sSegController:inst\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557502086808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557502086808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557502086808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557502086808 ""}  } { { "sSegController.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/sSegController.sv" 35 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557502086808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_kbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_kbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_kbm " "Found entity 1: lpm_divide_kbm" {  } { { "db/lpm_divide_kbm.tdf" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/lpm_divide_kbm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557502086876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557502086876 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7SEGTOP:inst5\|sSegController:inst\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"7SEGTOP:inst5\|sSegController:inst\|lpm_divide:Div1\"" {  } { { "sSegController.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/sSegController.sv" 36 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557502086952 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "7SEGTOP:inst5\|sSegController:inst\|lpm_divide:Div1 " "Instantiated megafunction \"7SEGTOP:inst5\|sSegController:inst\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557502086952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557502086952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557502086952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557502086952 ""}  } { { "sSegController.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/sSegController.sv" 36 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557502086952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_nbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_nbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_nbm " "Found entity 1: lpm_divide_nbm" {  } { { "db/lpm_divide_nbm.tdf" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/lpm_divide_nbm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557502087012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557502087012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_tlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_tlh " "Found entity 1: sign_div_unsign_tlh" {  } { { "db/sign_div_unsign_tlh.tdf" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/sign_div_unsign_tlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557502087062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557502087062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_00f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_00f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_00f " "Found entity 1: alt_u_div_00f" {  } { { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/alt_u_div_00f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557502087109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557502087109 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7SEGTOP:inst5\|sSegController:inst\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"7SEGTOP:inst5\|sSegController:inst\|lpm_divide:Div2\"" {  } { { "sSegController.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/sSegController.sv" 37 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557502087201 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "7SEGTOP:inst5\|sSegController:inst\|lpm_divide:Div2 " "Instantiated megafunction \"7SEGTOP:inst5\|sSegController:inst\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557502087201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557502087201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557502087201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557502087201 ""}  } { { "sSegController.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/sSegController.sv" 37 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557502087201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_1dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_1dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_1dm " "Found entity 1: lpm_divide_1dm" {  } { { "db/lpm_divide_1dm.tdf" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/lpm_divide_1dm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557502087263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557502087263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7nh " "Found entity 1: sign_div_unsign_7nh" {  } { { "db/sign_div_unsign_7nh.tdf" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/sign_div_unsign_7nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557502087299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557502087299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_k2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_k2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_k2f " "Found entity 1: alt_u_div_k2f" {  } { { "db/alt_u_div_k2f.tdf" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/db/alt_u_div_k2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557502087355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557502087355 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[7\] balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[7\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[7\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[7\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst15|ballMove:inst9|Yspeed_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[6\] balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[6\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[6\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[6\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst15|ballMove:inst9|Yspeed_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[16\] balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[16\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst15|ballMove:inst9|Yspeed_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[15\] balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[15\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[15\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst15|ballMove:inst9|Yspeed_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[14\] balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[14\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[14\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[14\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst15|ballMove:inst9|Yspeed_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[13\] balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[13\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[13\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[13\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst15|ballMove:inst9|Yspeed_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[12\] balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[12\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[12\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[12\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst15|ballMove:inst9|Yspeed_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[11\] balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[11\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[11\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[11\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst15|ballMove:inst9|Yspeed_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[10\] balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[10\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[10\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[10\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst15|ballMove:inst9|Yspeed_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[9\] balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[9\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[9\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[9\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst15|ballMove:inst9|Yspeed_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[8\] balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[8\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[8\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[8\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst15|ballMove:inst9|Yspeed_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[7\] balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[7\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[7\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[7\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst15|ballMove:inst9|Yspeed_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[6\] balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[6\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[6\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[6\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst15|ballMove:inst9|Yspeed_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[16\] balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[16\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst15|ballMove:inst9|Yspeed_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[15\] balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[15\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[15\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst15|ballMove:inst9|Yspeed_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[14\] balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[14\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[14\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[14\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst15|ballMove:inst9|Yspeed_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[13\] balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[13\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[13\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[13\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst15|ballMove:inst9|Yspeed_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[12\] balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[12\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[12\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[12\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst15|ballMove:inst9|Yspeed_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[11\] balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[11\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[11\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[11\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst15|ballMove:inst9|Yspeed_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[10\] balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[10\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[10\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[10\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst15|ballMove:inst9|Yspeed_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[9\] balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[9\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[9\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[9\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst15|ballMove:inst9|Yspeed_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[8\] balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[8\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[8\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[8\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst15|ballMove:inst9|Yspeed_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[7\] balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[7\]~synth balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[7\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[7\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst15|ballMove:inst9|Yspeed_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[6\] balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[6\]~synth balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[6\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[6\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst15|ballMove:inst9|Yspeed_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[16\] balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[16\]~synth balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst15|ballMove:inst9|Yspeed_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[15\] balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[15\]~synth balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[15\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst15|ballMove:inst9|Yspeed_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[14\] balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[14\]~synth balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[14\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[14\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst15|ballMove:inst9|Yspeed_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[13\] balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[13\]~synth balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[13\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[13\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst15|ballMove:inst9|Yspeed_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[12\] balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[12\]~synth balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[12\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[12\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst15|ballMove:inst9|Yspeed_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[11\] balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[11\]~synth balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[11\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[11\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst15|ballMove:inst9|Yspeed_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[10\] balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[10\]~synth balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[10\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[10\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst15|ballMove:inst9|Yspeed_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[9\] balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[9\]~synth balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[9\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[9\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst15|ballMove:inst9|Yspeed_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[8\] balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[8\]~synth balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[8\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[8\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst15|ballMove:inst9|Yspeed_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[5\] balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[5\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[5\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[5\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[5\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[5\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst15|ballMove:inst9|Yspeed_tmp[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[0\] balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[0\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[0\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[0\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[0\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[0\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst15|ballMove:inst9|Yspeed_tmp[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[4\] balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[4\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[4\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[4\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[4\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[4\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst15|ballMove:inst9|Yspeed_tmp[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[3\] balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[3\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[3\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[3\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[3\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[3\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst15|ballMove:inst9|Yspeed_tmp[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[2\] balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[2\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[2\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[2\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[2\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[2\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst15|ballMove:inst9|Yspeed_tmp[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[1\] balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[1\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[1\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[1\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[1\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[1\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst15|ballMove:inst9|Yspeed_tmp[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[31\] balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[31\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[31\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[31\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst15|ballMove:inst9|Yspeed_tmp[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[5\] balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[5\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[5\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[5\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[5\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[5\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst15|ballMove:inst9|Yspeed_tmp[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[0\] balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[0\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[0\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[0\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[0\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[0\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst15|ballMove:inst9|Yspeed_tmp[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[4\] balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[4\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[4\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[4\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[4\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[4\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst15|ballMove:inst9|Yspeed_tmp[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[3\] balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[3\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[3\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[3\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[3\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[3\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst15|ballMove:inst9|Yspeed_tmp[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[2\] balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[2\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[2\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[2\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[2\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[2\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst15|ballMove:inst9|Yspeed_tmp[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[1\] balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[1\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[1\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[1\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[1\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[1\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst15|ballMove:inst9|Yspeed_tmp[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[31\] balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[31\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[31\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[31\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst15|ballMove:inst9|Yspeed_tmp[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[5\] balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[5\]~synth balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[5\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[5\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[5\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[5\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst15|ballMove:inst9|Yspeed_tmp[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[0\] balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[0\]~synth balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[0\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[0\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[0\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[0\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst15|ballMove:inst9|Yspeed_tmp[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[4\] balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[4\]~synth balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[4\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[4\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[4\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[4\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst15|ballMove:inst9|Yspeed_tmp[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[3\] balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[3\]~synth balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[3\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[3\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[3\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[3\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst15|ballMove:inst9|Yspeed_tmp[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[2\] balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[2\]~synth balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[2\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[2\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[2\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[2\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst15|ballMove:inst9|Yspeed_tmp[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[1\] balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[1\]~synth balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[1\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[1\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[1\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[1\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst15|ballMove:inst9|Yspeed_tmp[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[31\] balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[31\]~synth balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[31\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[31\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst15|ballMove:inst9|Yspeed_tmp[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[7\] balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[7\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[7\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[7\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst17|ballMove:inst9|Yspeed_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[6\] balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[6\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[6\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[6\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst17|ballMove:inst9|Yspeed_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[16\] balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[16\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst17|ballMove:inst9|Yspeed_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[15\] balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[15\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[15\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst17|ballMove:inst9|Yspeed_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[14\] balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[14\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[14\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[14\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst17|ballMove:inst9|Yspeed_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[13\] balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[13\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[13\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[13\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst17|ballMove:inst9|Yspeed_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[12\] balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[12\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[12\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[12\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst17|ballMove:inst9|Yspeed_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[11\] balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[11\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[11\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[11\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst17|ballMove:inst9|Yspeed_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[10\] balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[10\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[10\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[10\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst17|ballMove:inst9|Yspeed_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[9\] balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[9\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[9\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[9\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst17|ballMove:inst9|Yspeed_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[8\] balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[8\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[8\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[8\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst17|ballMove:inst9|Yspeed_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[30\] balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[30\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[30\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[30\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst15|ballMove:inst9|Yspeed_tmp[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[7\] balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[7\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[7\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[7\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst13|ballMove:inst9|Yspeed_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[6\] balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[6\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[6\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[6\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst13|ballMove:inst9|Yspeed_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[16\] balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[16\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst13|ballMove:inst9|Yspeed_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[15\] balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[15\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[15\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst13|ballMove:inst9|Yspeed_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[14\] balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[14\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[14\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[14\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst13|ballMove:inst9|Yspeed_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[13\] balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[13\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[13\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[13\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst13|ballMove:inst9|Yspeed_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[12\] balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[12\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[12\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[12\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst13|ballMove:inst9|Yspeed_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[11\] balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[11\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[11\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[11\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst13|ballMove:inst9|Yspeed_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[10\] balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[10\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[10\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[10\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst13|ballMove:inst9|Yspeed_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[9\] balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[9\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[9\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[9\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst13|ballMove:inst9|Yspeed_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[8\] balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[8\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[8\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[8\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst13|ballMove:inst9|Yspeed_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[6\] balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[6\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[6\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[6\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[16\] balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[16\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[15\] balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[15\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[15\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[14\] balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[14\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[14\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[14\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[13\] balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[13\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[13\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[13\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[12\] balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[12\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[12\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[12\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[11\] balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[11\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[11\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[11\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[10\] balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[10\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[10\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[10\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[9\] balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[9\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[9\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[9\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[8\] balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[8\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[8\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[8\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[7\] balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[7\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[7\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[7\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[6\] balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[6\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[6\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[6\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[16\] balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[16\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[15\] balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[15\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[15\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[14\] balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[14\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[14\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[14\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[13\] balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[13\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[13\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[13\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[12\] balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[12\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[12\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[12\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[11\] balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[11\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[11\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[11\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[10\] balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[10\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[10\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[10\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[9\] balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[9\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[9\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[9\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[8\] balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[8\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[8\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[8\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[7\] balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[7\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[7\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[7\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[7\] balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[7\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[7\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[7\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst17|ballMove:inst9|Yspeed_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[6\] balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[6\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[6\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[6\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst17|ballMove:inst9|Yspeed_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[16\] balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[16\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst17|ballMove:inst9|Yspeed_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[15\] balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[15\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[15\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst17|ballMove:inst9|Yspeed_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[14\] balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[14\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[14\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[14\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst17|ballMove:inst9|Yspeed_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[13\] balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[13\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[13\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[13\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst17|ballMove:inst9|Yspeed_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[12\] balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[12\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[12\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[12\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst17|ballMove:inst9|Yspeed_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[11\] balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[11\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[11\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[11\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst17|ballMove:inst9|Yspeed_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[10\] balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[10\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[10\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[10\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst17|ballMove:inst9|Yspeed_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[9\] balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[9\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[9\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[9\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst17|ballMove:inst9|Yspeed_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[8\] balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[8\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[8\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[8\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst17|ballMove:inst9|Yspeed_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[30\] balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[30\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[30\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[30\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst15|ballMove:inst9|Yspeed_tmp[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[7\] balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[7\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[7\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[7\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst13|ballMove:inst9|Yspeed_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[6\] balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[6\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[6\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[6\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst13|ballMove:inst9|Yspeed_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[16\] balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[16\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst13|ballMove:inst9|Yspeed_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[15\] balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[15\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[15\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst13|ballMove:inst9|Yspeed_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[14\] balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[14\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[14\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[14\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst13|ballMove:inst9|Yspeed_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[13\] balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[13\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[13\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[13\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst13|ballMove:inst9|Yspeed_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[12\] balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[12\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[12\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[12\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst13|ballMove:inst9|Yspeed_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[11\] balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[11\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[11\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[11\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst13|ballMove:inst9|Yspeed_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[10\] balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[10\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[10\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[10\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst13|ballMove:inst9|Yspeed_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[9\] balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[9\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[9\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[9\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst13|ballMove:inst9|Yspeed_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[8\] balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[8\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[8\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[8\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst13|ballMove:inst9|Yspeed_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[7\] balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[7\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[7\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[7\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst12|ballMove:inst9|Yspeed_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[6\] balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[6\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[6\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[6\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst12|ballMove:inst9|Yspeed_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[16\] balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[16\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst12|ballMove:inst9|Yspeed_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[15\] balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[15\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[15\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst12|ballMove:inst9|Yspeed_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[14\] balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[14\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[14\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[14\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst12|ballMove:inst9|Yspeed_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[13\] balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[13\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[13\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[13\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst12|ballMove:inst9|Yspeed_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[12\] balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[12\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[12\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[12\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst12|ballMove:inst9|Yspeed_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[11\] balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[11\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[11\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[11\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst12|ballMove:inst9|Yspeed_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[10\] balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[10\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[10\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[10\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst12|ballMove:inst9|Yspeed_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[9\] balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[9\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[9\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[9\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst12|ballMove:inst9|Yspeed_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[8\] balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[8\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[8\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[8\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst12|ballMove:inst9|Yspeed_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[6\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[6\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[6\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[6\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[16\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[16\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[15\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[15\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[15\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[14\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[14\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[14\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[14\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[13\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[13\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[13\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[13\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[12\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[12\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[12\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[12\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[11\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[11\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[11\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[11\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[10\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[10\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[10\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[10\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[9\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[9\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[9\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[9\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[8\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[8\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[8\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[8\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[7\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[7\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[7\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[7\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[7\] balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[7\]~synth balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[7\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[7\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst17|ballMove:inst9|Yspeed_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[6\] balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[6\]~synth balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[6\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[6\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst17|ballMove:inst9|Yspeed_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[16\] balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[16\]~synth balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst17|ballMove:inst9|Yspeed_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[15\] balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[15\]~synth balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[15\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst17|ballMove:inst9|Yspeed_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[14\] balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[14\]~synth balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[14\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[14\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst17|ballMove:inst9|Yspeed_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[13\] balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[13\]~synth balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[13\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[13\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst17|ballMove:inst9|Yspeed_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[12\] balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[12\]~synth balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[12\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[12\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst17|ballMove:inst9|Yspeed_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[11\] balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[11\]~synth balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[11\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[11\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst17|ballMove:inst9|Yspeed_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[10\] balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[10\]~synth balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[10\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[10\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst17|ballMove:inst9|Yspeed_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[9\] balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[9\]~synth balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[9\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[9\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst17|ballMove:inst9|Yspeed_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[8\] balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[8\]~synth balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[8\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[8\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst17|ballMove:inst9|Yspeed_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[30\] balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[30\]~synth balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[30\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[30\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst15|ballMove:inst9|Yspeed_tmp[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[7\] balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[7\]~synth balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[7\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[7\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst13|ballMove:inst9|Yspeed_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[6\] balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[6\]~synth balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[6\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[6\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst13|ballMove:inst9|Yspeed_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[16\] balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[16\]~synth balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst13|ballMove:inst9|Yspeed_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[15\] balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[15\]~synth balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[15\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst13|ballMove:inst9|Yspeed_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[14\] balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[14\]~synth balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[14\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[14\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst13|ballMove:inst9|Yspeed_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[13\] balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[13\]~synth balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[13\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[13\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst13|ballMove:inst9|Yspeed_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[12\] balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[12\]~synth balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[12\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[12\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst13|ballMove:inst9|Yspeed_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[11\] balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[11\]~synth balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[11\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[11\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst13|ballMove:inst9|Yspeed_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[10\] balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[10\]~synth balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[10\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[10\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst13|ballMove:inst9|Yspeed_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[9\] balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[9\]~synth balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[9\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[9\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst13|ballMove:inst9|Yspeed_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[8\] balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[8\]~synth balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[8\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[8\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst13|ballMove:inst9|Yspeed_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[7\] balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[7\]~synth balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[7\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[7\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst12|ballMove:inst9|Yspeed_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[6\] balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[6\]~synth balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[6\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[6\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst12|ballMove:inst9|Yspeed_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[16\] balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[16\]~synth balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst12|ballMove:inst9|Yspeed_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[15\] balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[15\]~synth balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[15\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst12|ballMove:inst9|Yspeed_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[14\] balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[14\]~synth balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[14\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[14\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst12|ballMove:inst9|Yspeed_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[13\] balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[13\]~synth balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[13\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[13\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst12|ballMove:inst9|Yspeed_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[12\] balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[12\]~synth balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[12\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[12\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst12|ballMove:inst9|Yspeed_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[11\] balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[11\]~synth balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[11\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[11\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst12|ballMove:inst9|Yspeed_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[10\] balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[10\]~synth balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[10\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[10\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst12|ballMove:inst9|Yspeed_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[9\] balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[9\]~synth balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[9\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[9\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst12|ballMove:inst9|Yspeed_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[8\] balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[8\]~synth balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[8\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[8\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst12|ballMove:inst9|Yspeed_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[16\] Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[16\]~synth Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[16\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[16\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[16\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[16\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[15\] Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[15\]~synth Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[16\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[15\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[15\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[16\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[14\] Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[14\]~synth Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[14\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[14\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[14\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[14\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[13\] Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[13\]~synth Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[13\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[13\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[13\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[13\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[12\] Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[12\]~synth Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[12\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[12\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[12\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[12\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[11\] Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[11\]~synth Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[11\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[11\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[11\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[11\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[10\] Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[10\]~synth Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[10\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[10\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[10\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[10\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[9\] Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[9\]~synth Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[9\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[9\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[9\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[9\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[8\] Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[8\]~synth Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[8\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[8\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[8\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[8\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[7\] Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[7\]~synth Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[7\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[7\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[7\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[7\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[6\] Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[6\]~synth Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[6\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[6\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[6\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[6\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[16\] Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[16\]~synth Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[16\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[16\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[16\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[16\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[15\] Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[15\]~synth Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[16\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[15\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[15\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[16\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[14\] Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[14\]~synth Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[14\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[14\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[14\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[14\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[13\] Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[13\]~synth Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[13\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[13\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[13\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[13\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[12\] Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[12\]~synth Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[12\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[12\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[12\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[12\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[11\] Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[11\]~synth Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[11\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[11\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[11\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[11\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[10\] Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[10\]~synth Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[10\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[10\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[10\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[10\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[9\] Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[9\]~synth Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[9\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[9\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[9\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[9\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[8\] Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[8\]~synth Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[8\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[8\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[8\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[8\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[7\] Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[7\]~synth Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[7\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[7\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[7\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[7\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[6\] Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[6\]~synth Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[6\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[6\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[6\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[6\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[5\] balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[5\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[5\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[5\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[5\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[5\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst17|ballMove:inst9|Yspeed_tmp[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[0\] balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[0\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[0\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[0\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[0\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[0\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst17|ballMove:inst9|Yspeed_tmp[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[4\] balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[4\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[4\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[4\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[4\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[4\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst17|ballMove:inst9|Yspeed_tmp[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[3\] balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[3\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[3\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[3\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[3\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[3\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst17|ballMove:inst9|Yspeed_tmp[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[2\] balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[2\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[2\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[2\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[2\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[2\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst17|ballMove:inst9|Yspeed_tmp[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[1\] balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[1\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[1\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[1\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[1\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[1\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst17|ballMove:inst9|Yspeed_tmp[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[31\] balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[31\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[31\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[31\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst17|ballMove:inst9|Yspeed_tmp[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[29\] balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[29\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[29\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[29\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst15|ballMove:inst9|Yspeed_tmp[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[5\] balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[5\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[5\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[5\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[5\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[5\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst13|ballMove:inst9|Yspeed_tmp[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[0\] balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[0\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[0\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[0\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[0\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[0\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst13|ballMove:inst9|Yspeed_tmp[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[4\] balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[4\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[4\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[4\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[4\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[4\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst13|ballMove:inst9|Yspeed_tmp[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[3\] balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[3\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[3\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[3\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[3\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[3\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst13|ballMove:inst9|Yspeed_tmp[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[2\] balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[2\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[2\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[2\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[2\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[2\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst13|ballMove:inst9|Yspeed_tmp[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[1\] balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[1\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[1\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[1\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[1\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[1\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst13|ballMove:inst9|Yspeed_tmp[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[31\] balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[31\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[31\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[31\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst13|ballMove:inst9|Yspeed_tmp[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[5\] balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[5\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[5\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[5\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[5\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[5\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[0\] balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[0\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[0\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[0\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[0\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[0\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[4\] balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[4\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[4\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[4\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[4\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[4\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[3\] balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[3\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[3\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[3\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[3\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[3\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[2\] balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[2\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[2\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[2\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[2\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[2\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[1\] balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[1\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[1\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[1\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[1\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[1\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[31\] balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[31\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[31\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[31\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[5\] balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[5\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[5\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[5\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[5\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[5\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[0\] balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[0\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[0\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[0\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[0\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[0\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[4\] balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[4\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[4\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[4\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[4\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[4\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[3\] balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[3\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[3\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[3\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[3\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[3\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[2\] balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[2\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[2\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[2\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[2\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[2\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[1\] balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[1\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[1\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[1\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[1\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[1\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[31\] balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[31\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[31\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[31\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[5\] balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[5\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[5\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[5\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[5\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[5\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst17|ballMove:inst9|Yspeed_tmp[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[0\] balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[0\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[0\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[0\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[0\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[0\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst17|ballMove:inst9|Yspeed_tmp[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[4\] balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[4\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[4\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[4\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[4\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[4\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst17|ballMove:inst9|Yspeed_tmp[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[3\] balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[3\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[3\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[3\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[3\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[3\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst17|ballMove:inst9|Yspeed_tmp[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[2\] balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[2\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[2\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[2\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[2\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[2\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst17|ballMove:inst9|Yspeed_tmp[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[1\] balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[1\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[1\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[1\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[1\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[1\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst17|ballMove:inst9|Yspeed_tmp[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[31\] balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[31\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[31\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[31\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst17|ballMove:inst9|Yspeed_tmp[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[29\] balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[29\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[29\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[29\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst15|ballMove:inst9|Yspeed_tmp[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[5\] balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[5\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[5\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[5\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[5\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[5\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst13|ballMove:inst9|Yspeed_tmp[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[0\] balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[0\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[0\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[0\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[0\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[0\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst13|ballMove:inst9|Yspeed_tmp[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[4\] balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[4\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[4\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[4\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[4\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[4\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst13|ballMove:inst9|Yspeed_tmp[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[3\] balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[3\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[3\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[3\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[3\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[3\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst13|ballMove:inst9|Yspeed_tmp[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[2\] balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[2\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[2\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[2\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[2\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[2\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst13|ballMove:inst9|Yspeed_tmp[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[1\] balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[1\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[1\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[1\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[1\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[1\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst13|ballMove:inst9|Yspeed_tmp[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[31\] balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[31\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[31\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[31\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst13|ballMove:inst9|Yspeed_tmp[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[5\] balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[5\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[5\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[5\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[5\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[5\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst12|ballMove:inst9|Yspeed_tmp[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[0\] balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[0\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[0\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[0\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[0\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[0\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst12|ballMove:inst9|Yspeed_tmp[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[4\] balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[4\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[4\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[4\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[4\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[4\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst12|ballMove:inst9|Yspeed_tmp[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[3\] balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[3\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[3\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[3\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[3\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[3\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst12|ballMove:inst9|Yspeed_tmp[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[2\] balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[2\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[2\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[2\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[2\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[2\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst12|ballMove:inst9|Yspeed_tmp[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[1\] balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[1\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[1\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[1\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[1\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[1\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst12|ballMove:inst9|Yspeed_tmp[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[31\] balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[31\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[31\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[31\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst12|ballMove:inst9|Yspeed_tmp[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[5\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[5\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[5\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[5\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[5\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[5\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[0\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[0\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[0\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[0\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[0\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[0\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[4\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[4\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[4\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[4\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[4\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[4\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[3\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[3\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[3\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[3\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[3\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[3\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[2\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[2\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[2\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[2\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[2\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[2\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[1\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[1\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[1\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[1\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[1\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[1\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[31\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[31\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[31\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[31\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[5\] balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[5\]~synth balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[5\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[5\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[5\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[5\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst17|ballMove:inst9|Yspeed_tmp[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[0\] balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[0\]~synth balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[0\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[0\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[0\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[0\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst17|ballMove:inst9|Yspeed_tmp[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[4\] balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[4\]~synth balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[4\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[4\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[4\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[4\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst17|ballMove:inst9|Yspeed_tmp[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[3\] balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[3\]~synth balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[3\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[3\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[3\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[3\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst17|ballMove:inst9|Yspeed_tmp[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[2\] balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[2\]~synth balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[2\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[2\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[2\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[2\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst17|ballMove:inst9|Yspeed_tmp[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[1\] balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[1\]~synth balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[1\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[1\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[1\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[1\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst17|ballMove:inst9|Yspeed_tmp[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[31\] balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[31\]~synth balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[31\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[31\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst17|ballMove:inst9|Yspeed_tmp[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[29\] balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[29\]~synth balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[29\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[29\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst15|ballMove:inst9|Yspeed_tmp[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[5\] balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[5\]~synth balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[5\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[5\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[5\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[5\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst13|ballMove:inst9|Yspeed_tmp[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[0\] balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[0\]~synth balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[0\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[0\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[0\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[0\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst13|ballMove:inst9|Yspeed_tmp[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[4\] balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[4\]~synth balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[4\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[4\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[4\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[4\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst13|ballMove:inst9|Yspeed_tmp[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[3\] balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[3\]~synth balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[3\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[3\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[3\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[3\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst13|ballMove:inst9|Yspeed_tmp[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[2\] balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[2\]~synth balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[2\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[2\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[2\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[2\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst13|ballMove:inst9|Yspeed_tmp[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[1\] balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[1\]~synth balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[1\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[1\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[1\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[1\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst13|ballMove:inst9|Yspeed_tmp[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[31\] balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[31\]~synth balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[31\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[31\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst13|ballMove:inst9|Yspeed_tmp[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[5\] balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[5\]~synth balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[5\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[5\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[5\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[5\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst12|ballMove:inst9|Yspeed_tmp[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[0\] balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[0\]~synth balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[0\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[0\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[0\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[0\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst12|ballMove:inst9|Yspeed_tmp[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[4\] balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[4\]~synth balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[4\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[4\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[4\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[4\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst12|ballMove:inst9|Yspeed_tmp[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[3\] balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[3\]~synth balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[3\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[3\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[3\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[3\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst12|ballMove:inst9|Yspeed_tmp[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[2\] balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[2\]~synth balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[2\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[2\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[2\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[2\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst12|ballMove:inst9|Yspeed_tmp[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[1\] balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[1\]~synth balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[1\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[1\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[1\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[1\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst12|ballMove:inst9|Yspeed_tmp[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[31\] balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[31\]~synth balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[31\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[31\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst12|ballMove:inst9|Yspeed_tmp[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[5\] Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[5\]~synth Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[5\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[5\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[5\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[5\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[0\] Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[0\]~synth Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[0\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[0\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[0\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[0\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[4\] Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[4\]~synth Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[4\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[4\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[4\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[4\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[3\] Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[3\]~synth Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[3\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[3\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[3\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[3\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[2\] Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[2\]~synth Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[2\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[2\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[2\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[2\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[1\] Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[1\]~synth Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[1\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[1\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[1\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[1\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[31\] Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[31\]~synth Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[16\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[31\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[31\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[16\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[5\] Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[5\]~synth Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[5\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[5\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[5\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[5\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[0\] Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[0\]~synth Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[0\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[0\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[0\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[0\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[4\] Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[4\]~synth Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[4\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[4\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[4\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[4\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[3\] Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[3\]~synth Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[3\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[3\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[3\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[3\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[2\] Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[2\]~synth Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[2\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[2\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[2\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[2\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[1\] Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[1\]~synth Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[1\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[1\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[1\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[1\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[31\] Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[31\]~synth Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[16\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[31\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[31\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[16\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[6\] balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[6\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[6\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[6\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\] balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[15\] balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[15\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[15\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[14\] balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[14\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[14\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[14\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[13\] balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[13\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[13\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[13\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[12\] balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[12\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[12\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[12\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[11\] balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[11\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[11\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[11\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[10\] balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[10\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[10\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[10\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[9\] balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[9\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[9\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[9\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[8\] balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[8\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[8\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[8\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[7\] balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[7\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[7\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[7\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[7\] balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[7\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[7\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[7\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst11|ballMove:inst9|Yspeed_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[6\] balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[6\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[6\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[6\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst11|ballMove:inst9|Yspeed_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[30\] balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[30\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[30\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[30\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst17|ballMove:inst9|Yspeed_tmp[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[16\] balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[16\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst11|ballMove:inst9|Yspeed_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[15\] balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[15\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[15\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst11|ballMove:inst9|Yspeed_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[14\] balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[14\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[14\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[14\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst11|ballMove:inst9|Yspeed_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[13\] balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[13\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[13\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[13\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst11|ballMove:inst9|Yspeed_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[12\] balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[12\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[12\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[12\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst11|ballMove:inst9|Yspeed_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[11\] balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[11\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[11\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[11\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst11|ballMove:inst9|Yspeed_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[10\] balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[10\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[10\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[10\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst11|ballMove:inst9|Yspeed_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[9\] balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[9\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[9\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[9\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst11|ballMove:inst9|Yspeed_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[8\] balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[8\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[8\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[8\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst11|ballMove:inst9|Yspeed_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[28\] balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[28\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[28\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[28\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst15|ballMove:inst9|Yspeed_tmp[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[7\] balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[7\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[7\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[7\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst8|ballMove:inst9|Yspeed_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[6\] balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[6\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[6\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[6\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst8|ballMove:inst9|Yspeed_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[30\] balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[30\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[30\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[30\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst13|ballMove:inst9|Yspeed_tmp[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[16\] balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[16\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst8|ballMove:inst9|Yspeed_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[15\] balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[15\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[15\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst8|ballMove:inst9|Yspeed_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[14\] balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[14\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[14\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[14\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst8|ballMove:inst9|Yspeed_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[13\] balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[13\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[13\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[13\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst8|ballMove:inst9|Yspeed_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[12\] balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[12\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[12\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[12\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst8|ballMove:inst9|Yspeed_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[11\] balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[11\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[11\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[11\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst8|ballMove:inst9|Yspeed_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[10\] balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[10\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[10\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[10\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst8|ballMove:inst9|Yspeed_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[9\] balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[9\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[9\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[9\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst8|ballMove:inst9|Yspeed_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[8\] balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[8\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[8\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[8\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst8|ballMove:inst9|Yspeed_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[7\] balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[7\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[7\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[7\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst12|ballMove:inst9|Yspeed_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[6\] balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[6\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[6\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[6\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst12|ballMove:inst9|Yspeed_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[16\] balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[16\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst12|ballMove:inst9|Yspeed_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[15\] balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[15\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[15\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst12|ballMove:inst9|Yspeed_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[14\] balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[14\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[14\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[14\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst12|ballMove:inst9|Yspeed_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[13\] balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[13\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[13\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[13\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst12|ballMove:inst9|Yspeed_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[12\] balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[12\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[12\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[12\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst12|ballMove:inst9|Yspeed_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[11\] balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[11\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[11\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[11\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst12|ballMove:inst9|Yspeed_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[10\] balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[10\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[10\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[10\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst12|ballMove:inst9|Yspeed_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[9\] balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[9\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[9\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[9\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst12|ballMove:inst9|Yspeed_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[8\] balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[8\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[8\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[8\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst12|ballMove:inst9|Yspeed_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[7\] balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[7\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[7\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[7\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst10|ballMove:inst9|Yspeed_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[6\] balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[6\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[6\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[6\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst10|ballMove:inst9|Yspeed_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[16\] balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[16\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst10|ballMove:inst9|Yspeed_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[15\] balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[15\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[15\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst10|ballMove:inst9|Yspeed_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[14\] balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[14\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[14\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[14\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst10|ballMove:inst9|Yspeed_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[13\] balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[13\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[13\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[13\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst10|ballMove:inst9|Yspeed_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[12\] balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[12\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[12\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[12\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst10|ballMove:inst9|Yspeed_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[11\] balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[11\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[11\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[11\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst10|ballMove:inst9|Yspeed_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[10\] balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[10\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[10\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[10\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst10|ballMove:inst9|Yspeed_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[9\] balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[9\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[9\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[9\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst10|ballMove:inst9|Yspeed_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[8\] balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[8\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[8\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[8\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst10|ballMove:inst9|Yspeed_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[16\] balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[16\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst7|ballMove:inst9|Yspeed_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[15\] balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[15\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[15\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst7|ballMove:inst9|Yspeed_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[14\] balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[14\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[14\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[14\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst7|ballMove:inst9|Yspeed_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[13\] balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[13\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[13\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[13\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst7|ballMove:inst9|Yspeed_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[12\] balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[12\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[12\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[12\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst7|ballMove:inst9|Yspeed_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[11\] balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[11\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[11\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[11\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst7|ballMove:inst9|Yspeed_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[10\] balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[10\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[10\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[10\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst7|ballMove:inst9|Yspeed_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[9\] balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[9\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[9\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[9\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst7|ballMove:inst9|Yspeed_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[8\] balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[8\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[8\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[8\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst7|ballMove:inst9|Yspeed_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[7\] balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[7\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[7\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[7\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst7|ballMove:inst9|Yspeed_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[6\] balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[6\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[6\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[6\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst7|ballMove:inst9|Yspeed_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[30\] balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[30\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[30\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[30\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[6\] balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[6\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[6\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[6\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\] balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[15\] balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[15\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[15\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[14\] balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[14\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[14\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[14\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[13\] balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[13\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[13\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[13\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[12\] balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[12\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[12\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[12\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[11\] balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[11\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[11\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[11\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[10\] balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[10\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[10\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[10\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[9\] balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[9\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[9\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[9\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[8\] balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[8\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[8\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[8\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[7\] balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[7\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[7\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[7\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[30\] balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[30\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[30\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[30\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[7\] balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[7\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[7\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[7\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst11|ballMove:inst9|Yspeed_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[6\] balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[6\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[6\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[6\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst11|ballMove:inst9|Yspeed_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[30\] balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[30\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[30\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[30\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst17|ballMove:inst9|Yspeed_tmp[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[16\] balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[16\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst11|ballMove:inst9|Yspeed_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[15\] balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[15\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[15\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst11|ballMove:inst9|Yspeed_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[14\] balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[14\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[14\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[14\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst11|ballMove:inst9|Yspeed_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[13\] balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[13\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[13\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[13\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst11|ballMove:inst9|Yspeed_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[12\] balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[12\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[12\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[12\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst11|ballMove:inst9|Yspeed_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[11\] balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[11\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[11\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[11\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst11|ballMove:inst9|Yspeed_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[10\] balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[10\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[10\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[10\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst11|ballMove:inst9|Yspeed_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[9\] balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[9\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[9\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[9\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst11|ballMove:inst9|Yspeed_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[8\] balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[8\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[8\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[8\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst11|ballMove:inst9|Yspeed_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[28\] balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[28\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[28\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[28\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst15|ballMove:inst9|Yspeed_tmp[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[7\] balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[7\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[7\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[7\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst8|ballMove:inst9|Yspeed_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[6\] balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[6\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[6\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[6\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst8|ballMove:inst9|Yspeed_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[30\] balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[30\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[30\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[30\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst13|ballMove:inst9|Yspeed_tmp[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[16\] balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[16\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst8|ballMove:inst9|Yspeed_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[15\] balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[15\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[15\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst8|ballMove:inst9|Yspeed_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[14\] balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[14\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[14\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[14\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst8|ballMove:inst9|Yspeed_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[13\] balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[13\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[13\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[13\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst8|ballMove:inst9|Yspeed_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[12\] balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[12\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[12\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[12\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst8|ballMove:inst9|Yspeed_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[11\] balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[11\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[11\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[11\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst8|ballMove:inst9|Yspeed_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[10\] balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[10\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[10\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[10\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst8|ballMove:inst9|Yspeed_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[9\] balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[9\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[9\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[9\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst8|ballMove:inst9|Yspeed_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[8\] balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[8\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[8\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[8\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst8|ballMove:inst9|Yspeed_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[30\] balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[30\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[30\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[30\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst12|ballMove:inst9|Yspeed_tmp[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[7\] balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[7\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[7\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[7\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst10|ballMove:inst9|Yspeed_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[6\] balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[6\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[6\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[6\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst10|ballMove:inst9|Yspeed_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[16\] balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[16\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst10|ballMove:inst9|Yspeed_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[15\] balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[15\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[15\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst10|ballMove:inst9|Yspeed_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[14\] balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[14\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[14\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[14\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst10|ballMove:inst9|Yspeed_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[13\] balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[13\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[13\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[13\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst10|ballMove:inst9|Yspeed_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[12\] balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[12\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[12\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[12\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst10|ballMove:inst9|Yspeed_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[11\] balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[11\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[11\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[11\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst10|ballMove:inst9|Yspeed_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[10\] balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[10\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[10\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[10\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst10|ballMove:inst9|Yspeed_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[9\] balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[9\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[9\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[9\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst10|ballMove:inst9|Yspeed_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[8\] balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[8\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[8\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[8\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst10|ballMove:inst9|Yspeed_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[16\] balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[16\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst7|ballMove:inst9|Yspeed_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[15\] balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[15\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[15\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst7|ballMove:inst9|Yspeed_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[14\] balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[14\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[14\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[14\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst7|ballMove:inst9|Yspeed_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[13\] balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[13\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[13\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[13\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst7|ballMove:inst9|Yspeed_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[12\] balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[12\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[12\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[12\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst7|ballMove:inst9|Yspeed_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[11\] balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[11\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[11\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[11\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst7|ballMove:inst9|Yspeed_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[10\] balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[10\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[10\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[10\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst7|ballMove:inst9|Yspeed_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[9\] balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[9\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[9\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[9\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst7|ballMove:inst9|Yspeed_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[8\] balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[8\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[8\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[8\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst7|ballMove:inst9|Yspeed_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[7\] balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[7\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[7\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[7\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst7|ballMove:inst9|Yspeed_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[6\] balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[6\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[6\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[6\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst7|ballMove:inst9|Yspeed_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[30\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[30\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[30\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[30\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[6\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[6\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[6\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[6\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[15\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[15\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[15\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[14\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[14\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[14\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[14\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[13\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[13\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[13\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[13\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[12\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[12\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[12\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[12\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[11\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[11\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[11\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[11\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[10\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[10\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[10\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[10\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[9\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[9\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[9\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[9\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[8\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[8\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[8\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[8\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[7\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[7\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[7\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[7\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[7\] balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[7\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[7\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[7\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst11|ballMove:inst9|Yspeed_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[6\] balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[6\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[6\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[6\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst11|ballMove:inst9|Yspeed_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[30\] balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[30\]~synth balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[30\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[30\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst17|ballMove:inst9|Yspeed_tmp[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[16\] balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[16\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst11|ballMove:inst9|Yspeed_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[15\] balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[15\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[15\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst11|ballMove:inst9|Yspeed_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[14\] balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[14\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[14\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[14\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst11|ballMove:inst9|Yspeed_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[13\] balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[13\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[13\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[13\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst11|ballMove:inst9|Yspeed_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[12\] balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[12\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[12\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[12\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst11|ballMove:inst9|Yspeed_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[11\] balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[11\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[11\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[11\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst11|ballMove:inst9|Yspeed_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[10\] balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[10\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[10\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[10\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst11|ballMove:inst9|Yspeed_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[9\] balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[9\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[9\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[9\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst11|ballMove:inst9|Yspeed_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[8\] balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[8\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[8\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[8\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst11|ballMove:inst9|Yspeed_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[28\] balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[28\]~synth balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[28\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[28\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst15|ballMove:inst9|Yspeed_tmp[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[7\] balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[7\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[7\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[7\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst8|ballMove:inst9|Yspeed_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[6\] balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[6\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[6\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[6\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst8|ballMove:inst9|Yspeed_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[30\] balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[30\]~synth balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[30\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[30\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst13|ballMove:inst9|Yspeed_tmp[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[16\] balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[16\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst8|ballMove:inst9|Yspeed_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[15\] balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[15\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[15\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst8|ballMove:inst9|Yspeed_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[14\] balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[14\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[14\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[14\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst8|ballMove:inst9|Yspeed_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[13\] balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[13\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[13\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[13\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst8|ballMove:inst9|Yspeed_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[12\] balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[12\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[12\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[12\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst8|ballMove:inst9|Yspeed_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[11\] balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[11\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[11\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[11\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst8|ballMove:inst9|Yspeed_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[10\] balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[10\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[10\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[10\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst8|ballMove:inst9|Yspeed_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[9\] balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[9\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[9\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[9\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst8|ballMove:inst9|Yspeed_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[8\] balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[8\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[8\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[8\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst8|ballMove:inst9|Yspeed_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[30\] balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[30\]~synth balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[30\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[30\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst12|ballMove:inst9|Yspeed_tmp[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[7\] balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[7\]~synth balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[7\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[7\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst10|ballMove:inst9|Yspeed_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[6\] balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[6\]~synth balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[6\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[6\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst10|ballMove:inst9|Yspeed_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[16\] balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[16\]~synth balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst10|ballMove:inst9|Yspeed_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[15\] balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[15\]~synth balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[15\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst10|ballMove:inst9|Yspeed_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[14\] balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[14\]~synth balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[14\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[14\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst10|ballMove:inst9|Yspeed_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[13\] balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[13\]~synth balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[13\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[13\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst10|ballMove:inst9|Yspeed_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[12\] balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[12\]~synth balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[12\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[12\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst10|ballMove:inst9|Yspeed_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[11\] balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[11\]~synth balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[11\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[11\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst10|ballMove:inst9|Yspeed_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[10\] balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[10\]~synth balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[10\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[10\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst10|ballMove:inst9|Yspeed_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[9\] balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[9\]~synth balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[9\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[9\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst10|ballMove:inst9|Yspeed_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[8\] balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[8\]~synth balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[8\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[8\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst10|ballMove:inst9|Yspeed_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[16\] balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[16\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst7|ballMove:inst9|Yspeed_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[15\] balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[15\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[15\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst7|ballMove:inst9|Yspeed_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[14\] balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[14\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[14\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[14\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst7|ballMove:inst9|Yspeed_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[13\] balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[13\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[13\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[13\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst7|ballMove:inst9|Yspeed_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[12\] balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[12\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[12\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[12\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst7|ballMove:inst9|Yspeed_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[11\] balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[11\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[11\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[11\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst7|ballMove:inst9|Yspeed_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[10\] balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[10\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[10\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[10\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst7|ballMove:inst9|Yspeed_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[9\] balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[9\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[9\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[9\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst7|ballMove:inst9|Yspeed_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[8\] balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[8\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[8\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[8\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst7|ballMove:inst9|Yspeed_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[7\] balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[7\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[7\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[7\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst7|ballMove:inst9|Yspeed_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[6\] balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[6\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[6\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[6\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst7|ballMove:inst9|Yspeed_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[16\] Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[16\]~synth Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[16\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[16\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[16\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[16\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[15\] Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[15\]~synth Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[16\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[15\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[15\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[16\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[14\] Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[14\]~synth Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[14\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[14\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[14\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[14\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[13\] Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[13\]~synth Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[13\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[13\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[13\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[13\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[12\] Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[12\]~synth Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[12\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[12\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[12\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[12\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[11\] Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[11\]~synth Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[11\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[11\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[11\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[11\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[10\] Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[10\]~synth Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[10\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[10\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[10\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[10\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[9\] Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[9\]~synth Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[9\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[9\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[9\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[9\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[8\] Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[8\]~synth Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[8\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[8\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[8\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[8\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[7\] Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[7\]~synth Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[7\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[7\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[7\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[7\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[6\] Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[6\]~synth Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[6\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[6\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[6\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[6\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[30\] Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[30\]~synth Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[16\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[30\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[30\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[16\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[30\] Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[30\]~synth Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[16\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[30\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[30\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[16\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[5\] balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[5\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[5\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[5\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[5\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[5\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[0\] balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[0\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[0\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[0\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[0\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[0\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[4\] balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[4\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[4\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[4\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[4\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[4\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[3\] balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[3\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[3\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[3\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[3\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[3\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[2\] balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[2\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[2\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[2\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[2\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[2\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[1\] balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[1\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[1\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[1\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[1\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[1\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[31\] balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[31\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[31\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[31\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[5\] balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[5\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[5\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[5\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[5\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[5\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst11|ballMove:inst9|Yspeed_tmp[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[31\] balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[31\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[31\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[31\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst11|ballMove:inst9|Yspeed_tmp[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[0\] balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[0\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[0\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[0\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[0\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[0\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst11|ballMove:inst9|Yspeed_tmp[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[4\] balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[4\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[4\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[4\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[4\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[4\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst11|ballMove:inst9|Yspeed_tmp[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[3\] balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[3\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[3\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[3\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[3\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[3\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst11|ballMove:inst9|Yspeed_tmp[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[2\] balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[2\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[2\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[2\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[2\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[2\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst11|ballMove:inst9|Yspeed_tmp[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[1\] balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[1\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[1\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[1\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[1\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[1\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst11|ballMove:inst9|Yspeed_tmp[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[29\] balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[29\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[29\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[29\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst17|ballMove:inst9|Yspeed_tmp[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[27\] balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[27\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[27\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[27\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst15|ballMove:inst9|Yspeed_tmp[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[5\] balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[5\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[5\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[5\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[5\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[5\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst8|ballMove:inst9|Yspeed_tmp[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[0\] balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[0\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[0\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[0\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[0\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[0\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst8|ballMove:inst9|Yspeed_tmp[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[4\] balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[4\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[4\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[4\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[4\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[4\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst8|ballMove:inst9|Yspeed_tmp[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[3\] balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[3\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[3\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[3\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[3\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[3\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst8|ballMove:inst9|Yspeed_tmp[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[2\] balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[2\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[2\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[2\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[2\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[2\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst8|ballMove:inst9|Yspeed_tmp[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[1\] balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[1\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[1\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[1\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[1\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[1\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst8|ballMove:inst9|Yspeed_tmp[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[31\] balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[31\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[31\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[31\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst8|ballMove:inst9|Yspeed_tmp[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[29\] balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[29\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[29\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[29\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst13|ballMove:inst9|Yspeed_tmp[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[5\] balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[5\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[5\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[5\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[5\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[5\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst12|ballMove:inst9|Yspeed_tmp[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[0\] balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[0\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[0\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[0\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[0\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[0\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst12|ballMove:inst9|Yspeed_tmp[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[4\] balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[4\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[4\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[4\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[4\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[4\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst12|ballMove:inst9|Yspeed_tmp[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[3\] balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[3\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[3\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[3\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[3\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[3\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst12|ballMove:inst9|Yspeed_tmp[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[2\] balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[2\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[2\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[2\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[2\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[2\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst12|ballMove:inst9|Yspeed_tmp[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[1\] balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[1\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[1\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[1\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[1\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[1\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst12|ballMove:inst9|Yspeed_tmp[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[31\] balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[31\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[31\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[31\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst12|ballMove:inst9|Yspeed_tmp[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[5\] balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[5\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[5\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[5\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[5\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[5\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst10|ballMove:inst9|Yspeed_tmp[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[0\] balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[0\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[0\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[0\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[0\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[0\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst10|ballMove:inst9|Yspeed_tmp[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[4\] balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[4\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[4\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[4\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[4\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[4\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst10|ballMove:inst9|Yspeed_tmp[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[3\] balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[3\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[3\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[3\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[3\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[3\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst10|ballMove:inst9|Yspeed_tmp[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[2\] balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[2\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[2\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[2\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[2\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[2\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst10|ballMove:inst9|Yspeed_tmp[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[1\] balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[1\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[1\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[1\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[1\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[1\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst10|ballMove:inst9|Yspeed_tmp[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[31\] balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[31\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[31\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[31\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst10|ballMove:inst9|Yspeed_tmp[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[5\] balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[5\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[5\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[5\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[5\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[5\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst7|ballMove:inst9|Yspeed_tmp[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[0\] balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[0\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[0\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[0\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[0\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[0\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst7|ballMove:inst9|Yspeed_tmp[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[4\] balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[4\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[4\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[4\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[4\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[4\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst7|ballMove:inst9|Yspeed_tmp[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[3\] balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[3\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[3\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[3\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[3\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[3\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst7|ballMove:inst9|Yspeed_tmp[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[2\] balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[2\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[2\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[2\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[2\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[2\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst7|ballMove:inst9|Yspeed_tmp[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[1\] balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[1\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[1\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[1\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[1\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[1\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst7|ballMove:inst9|Yspeed_tmp[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[31\] balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[31\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[31\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[31\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst7|ballMove:inst9|Yspeed_tmp[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[29\] balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[29\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[29\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[29\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[5\] balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[5\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[5\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[5\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[5\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[5\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[0\] balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[0\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[0\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[0\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[0\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[0\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[4\] balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[4\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[4\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[4\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[4\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[4\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[3\] balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[3\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[3\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[3\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[3\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[3\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[2\] balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[2\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[2\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[2\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[2\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[2\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[1\] balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[1\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[1\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[1\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[1\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[1\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[31\] balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[31\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[31\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[31\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[29\] balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[29\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[29\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[29\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[5\] balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[5\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[5\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[5\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[5\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[5\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst11|ballMove:inst9|Yspeed_tmp[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[31\] balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[31\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[31\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[31\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst11|ballMove:inst9|Yspeed_tmp[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[0\] balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[0\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[0\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[0\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[0\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[0\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst11|ballMove:inst9|Yspeed_tmp[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[4\] balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[4\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[4\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[4\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[4\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[4\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst11|ballMove:inst9|Yspeed_tmp[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[3\] balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[3\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[3\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[3\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[3\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[3\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst11|ballMove:inst9|Yspeed_tmp[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[2\] balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[2\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[2\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[2\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[2\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[2\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst11|ballMove:inst9|Yspeed_tmp[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[1\] balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[1\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[1\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[1\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[1\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[1\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst11|ballMove:inst9|Yspeed_tmp[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[29\] balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[29\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[29\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[29\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst17|ballMove:inst9|Yspeed_tmp[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[27\] balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[27\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[27\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[27\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst15|ballMove:inst9|Yspeed_tmp[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[5\] balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[5\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[5\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[5\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[5\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[5\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst8|ballMove:inst9|Yspeed_tmp[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[0\] balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[0\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[0\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[0\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[0\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[0\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst8|ballMove:inst9|Yspeed_tmp[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[4\] balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[4\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[4\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[4\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[4\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[4\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst8|ballMove:inst9|Yspeed_tmp[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[3\] balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[3\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[3\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[3\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[3\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[3\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst8|ballMove:inst9|Yspeed_tmp[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[2\] balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[2\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[2\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[2\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[2\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[2\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst8|ballMove:inst9|Yspeed_tmp[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[1\] balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[1\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[1\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[1\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[1\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[1\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst8|ballMove:inst9|Yspeed_tmp[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[31\] balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[31\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[31\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[31\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst8|ballMove:inst9|Yspeed_tmp[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[29\] balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[29\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[29\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[29\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst13|ballMove:inst9|Yspeed_tmp[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[29\] balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[29\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[29\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[29\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst12|ballMove:inst9|Yspeed_tmp[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[5\] balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[5\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[5\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[5\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[5\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[5\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst10|ballMove:inst9|Yspeed_tmp[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[0\] balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[0\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[0\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[0\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[0\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[0\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst10|ballMove:inst9|Yspeed_tmp[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[4\] balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[4\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[4\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[4\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[4\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[4\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst10|ballMove:inst9|Yspeed_tmp[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[3\] balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[3\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[3\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[3\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[3\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[3\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst10|ballMove:inst9|Yspeed_tmp[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[2\] balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[2\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[2\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[2\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[2\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[2\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst10|ballMove:inst9|Yspeed_tmp[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[1\] balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[1\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[1\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[1\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[1\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[1\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst10|ballMove:inst9|Yspeed_tmp[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[31\] balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[31\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[31\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[31\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst10|ballMove:inst9|Yspeed_tmp[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[5\] balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[5\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[5\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[5\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[5\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[5\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst7|ballMove:inst9|Yspeed_tmp[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[0\] balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[0\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[0\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[0\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[0\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[0\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst7|ballMove:inst9|Yspeed_tmp[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[4\] balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[4\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[4\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[4\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[4\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[4\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst7|ballMove:inst9|Yspeed_tmp[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[3\] balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[3\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[3\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[3\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[3\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[3\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst7|ballMove:inst9|Yspeed_tmp[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[2\] balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[2\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[2\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[2\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[2\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[2\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst7|ballMove:inst9|Yspeed_tmp[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[1\] balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[1\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[1\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[1\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[1\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[1\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst7|ballMove:inst9|Yspeed_tmp[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[31\] balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[31\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[31\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[31\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst7|ballMove:inst9|Yspeed_tmp[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[29\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[29\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[29\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[29\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[5\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[5\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[5\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[5\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[5\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[5\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[0\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[0\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[0\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[0\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[0\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[0\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[4\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[4\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[4\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[4\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[4\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[4\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[3\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[3\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[3\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[3\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[3\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[3\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[2\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[2\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[2\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[2\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[2\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[2\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[1\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[1\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[1\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[1\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[1\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[1\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[31\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[31\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[31\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[31\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[5\] balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[5\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[5\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[5\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[5\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[5\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst11|ballMove:inst9|Yspeed_tmp[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[31\] balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[31\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[31\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[31\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst11|ballMove:inst9|Yspeed_tmp[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[0\] balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[0\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[0\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[0\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[0\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[0\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst11|ballMove:inst9|Yspeed_tmp[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[4\] balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[4\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[4\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[4\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[4\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[4\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst11|ballMove:inst9|Yspeed_tmp[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[3\] balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[3\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[3\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[3\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[3\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[3\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst11|ballMove:inst9|Yspeed_tmp[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[2\] balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[2\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[2\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[2\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[2\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[2\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst11|ballMove:inst9|Yspeed_tmp[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[1\] balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[1\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[1\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[1\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[1\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[1\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst11|ballMove:inst9|Yspeed_tmp[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[29\] balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[29\]~synth balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[29\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[29\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst17|ballMove:inst9|Yspeed_tmp[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[27\] balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[27\]~synth balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[27\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[27\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst15|ballMove:inst9|Yspeed_tmp[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[5\] balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[5\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[5\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[5\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[5\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[5\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst8|ballMove:inst9|Yspeed_tmp[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[0\] balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[0\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[0\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[0\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[0\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[0\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst8|ballMove:inst9|Yspeed_tmp[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[4\] balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[4\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[4\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[4\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[4\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[4\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst8|ballMove:inst9|Yspeed_tmp[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[3\] balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[3\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[3\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[3\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[3\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[3\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst8|ballMove:inst9|Yspeed_tmp[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[2\] balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[2\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[2\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[2\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[2\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[2\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst8|ballMove:inst9|Yspeed_tmp[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[1\] balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[1\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[1\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[1\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[1\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[1\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst8|ballMove:inst9|Yspeed_tmp[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[31\] balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[31\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[31\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[31\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst8|ballMove:inst9|Yspeed_tmp[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[29\] balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[29\]~synth balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[29\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[29\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst13|ballMove:inst9|Yspeed_tmp[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[29\] balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[29\]~synth balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[29\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[29\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst12|ballMove:inst9|Yspeed_tmp[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[5\] balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[5\]~synth balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[5\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[5\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[5\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[5\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst10|ballMove:inst9|Yspeed_tmp[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[0\] balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[0\]~synth balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[0\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[0\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[0\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[0\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst10|ballMove:inst9|Yspeed_tmp[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[4\] balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[4\]~synth balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[4\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[4\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[4\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[4\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst10|ballMove:inst9|Yspeed_tmp[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[3\] balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[3\]~synth balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[3\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[3\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[3\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[3\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst10|ballMove:inst9|Yspeed_tmp[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[2\] balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[2\]~synth balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[2\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[2\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[2\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[2\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst10|ballMove:inst9|Yspeed_tmp[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[1\] balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[1\]~synth balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[1\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[1\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[1\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[1\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst10|ballMove:inst9|Yspeed_tmp[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[31\] balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[31\]~synth balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[31\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[31\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst10|ballMove:inst9|Yspeed_tmp[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[5\] balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[5\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[5\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[5\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[5\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[5\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst7|ballMove:inst9|Yspeed_tmp[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[0\] balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[0\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[0\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[0\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[0\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[0\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst7|ballMove:inst9|Yspeed_tmp[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[4\] balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[4\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[4\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[4\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[4\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[4\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst7|ballMove:inst9|Yspeed_tmp[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[3\] balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[3\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[3\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[3\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[3\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[3\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst7|ballMove:inst9|Yspeed_tmp[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[2\] balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[2\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[2\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[2\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[2\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[2\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst7|ballMove:inst9|Yspeed_tmp[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[1\] balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[1\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[1\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[1\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[1\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[1\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst7|ballMove:inst9|Yspeed_tmp[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[31\] balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[31\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[31\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[31\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst7|ballMove:inst9|Yspeed_tmp[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[5\] Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[5\]~synth Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[5\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[5\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[5\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[5\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[0\] Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[0\]~synth Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[0\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[0\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[0\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[0\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[4\] Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[4\]~synth Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[4\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[4\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[4\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[4\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[3\] Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[3\]~synth Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[3\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[3\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[3\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[3\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[2\] Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[2\]~synth Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[2\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[2\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[2\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[2\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[1\] Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[1\]~synth Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[1\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[1\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[1\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[1\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[31\] Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[31\]~synth Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[16\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[31\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[31\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[16\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[29\] Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[29\]~synth Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[16\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[29\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[29\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[16\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[29\] Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[29\]~synth Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[16\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[29\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[29\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[16\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[30\] balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[30\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[30\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[30\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[30\] balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[30\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[30\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[30\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst11|ballMove:inst9|Yspeed_tmp[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[28\] balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[28\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[28\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[28\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst17|ballMove:inst9|Yspeed_tmp[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[26\] balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[26\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[26\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[26\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst15|ballMove:inst9|Yspeed_tmp[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[30\] balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[30\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[30\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[30\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst8|ballMove:inst9|Yspeed_tmp[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[28\] balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[28\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[28\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[28\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst13|ballMove:inst9|Yspeed_tmp[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[30\] balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[30\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[30\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[30\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst12|ballMove:inst9|Yspeed_tmp[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[30\] balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[30\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[30\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[30\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst10|ballMove:inst9|Yspeed_tmp[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[30\] balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[30\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[30\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[30\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst7|ballMove:inst9|Yspeed_tmp[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[28\] balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[28\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[28\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[28\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[30\] balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[30\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[30\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[30\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[28\] balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[28\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[28\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[28\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[30\] balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[30\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[30\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[30\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst11|ballMove:inst9|Yspeed_tmp[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[28\] balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[28\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[28\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[28\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst17|ballMove:inst9|Yspeed_tmp[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[26\] balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[26\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[26\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[26\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst15|ballMove:inst9|Yspeed_tmp[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[30\] balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[30\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[30\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[30\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst8|ballMove:inst9|Yspeed_tmp[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[28\] balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[28\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[28\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[28\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst13|ballMove:inst9|Yspeed_tmp[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[28\] balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[28\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[28\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[28\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst12|ballMove:inst9|Yspeed_tmp[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[30\] balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[30\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[30\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[30\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst10|ballMove:inst9|Yspeed_tmp[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[30\] balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[30\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[30\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[30\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst7|ballMove:inst9|Yspeed_tmp[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[28\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[28\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[28\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[28\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[30\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[30\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[30\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[30\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[30\] balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[30\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[30\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[30\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst11|ballMove:inst9|Yspeed_tmp[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[28\] balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[28\]~synth balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[28\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[28\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst17|ballMove:inst9|Yspeed_tmp[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[26\] balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[26\]~synth balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[26\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[26\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst15|ballMove:inst9|Yspeed_tmp[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[30\] balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[30\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[30\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[30\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst8|ballMove:inst9|Yspeed_tmp[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[28\] balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[28\]~synth balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[28\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[28\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst13|ballMove:inst9|Yspeed_tmp[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[28\] balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[28\]~synth balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[28\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[28\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst12|ballMove:inst9|Yspeed_tmp[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[30\] balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[30\]~synth balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[30\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[30\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst10|ballMove:inst9|Yspeed_tmp[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[30\] balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[30\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[30\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[30\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst7|ballMove:inst9|Yspeed_tmp[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[30\] Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[30\]~synth Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[16\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[30\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[30\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[16\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[28\] Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[28\]~synth Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[16\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[28\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[28\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[16\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[28\] Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[28\]~synth Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[16\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[28\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[28\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[16\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[29\] balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[29\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[29\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[29\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[29\] balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[29\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[29\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[29\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst11|ballMove:inst9|Yspeed_tmp[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[27\] balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[27\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[27\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[27\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst17|ballMove:inst9|Yspeed_tmp[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[25\] balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[25\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[25\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[25\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst15|ballMove:inst9|Yspeed_tmp[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[24\] balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[24\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[24\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[24\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst15|ballMove:inst9|Yspeed_tmp[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[23\] balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[23\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[23\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[23\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst15|ballMove:inst9|Yspeed_tmp[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[22\] balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[22\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[22\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[22\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst15|ballMove:inst9|Yspeed_tmp[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[21\] balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[21\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[21\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[21\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst15|ballMove:inst9|Yspeed_tmp[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[20\] balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[20\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[20\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[20\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst15|ballMove:inst9|Yspeed_tmp[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[19\] balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[19\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[19\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[19\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst15|ballMove:inst9|Yspeed_tmp[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[18\] balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[18\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[18\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[18\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst15|ballMove:inst9|Yspeed_tmp[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[17\] balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[17\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[17\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[17\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst15|ballMove:inst9|Yspeed_tmp[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[29\] balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[29\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[29\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[29\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst8|ballMove:inst9|Yspeed_tmp[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[27\] balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[27\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[27\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[27\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst13|ballMove:inst9|Yspeed_tmp[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[29\] balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[29\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[29\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[29\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst12|ballMove:inst9|Yspeed_tmp[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[29\] balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[29\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[29\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[29\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst10|ballMove:inst9|Yspeed_tmp[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[29\] balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[29\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[29\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[29\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst7|ballMove:inst9|Yspeed_tmp[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[27\] balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[27\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[27\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[27\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[29\] balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[29\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[29\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[29\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[27\] balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[27\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[27\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[27\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[29\] balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[29\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[29\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[29\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst11|ballMove:inst9|Yspeed_tmp[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[27\] balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[27\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[27\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[27\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst17|ballMove:inst9|Yspeed_tmp[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[25\] balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[25\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[25\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[25\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst15|ballMove:inst9|Yspeed_tmp[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[24\] balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[24\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[24\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[24\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst15|ballMove:inst9|Yspeed_tmp[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[23\] balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[23\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[23\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[23\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst15|ballMove:inst9|Yspeed_tmp[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[22\] balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[22\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[22\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[22\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst15|ballMove:inst9|Yspeed_tmp[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[21\] balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[21\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[21\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[21\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst15|ballMove:inst9|Yspeed_tmp[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[20\] balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[20\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[20\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[20\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst15|ballMove:inst9|Yspeed_tmp[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[19\] balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[19\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[19\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[19\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst15|ballMove:inst9|Yspeed_tmp[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[18\] balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[18\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[18\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[18\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst15|ballMove:inst9|Yspeed_tmp[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[17\] balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[17\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[17\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[17\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst15|ballMove:inst9|Yspeed_tmp[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[29\] balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[29\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[29\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[29\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst8|ballMove:inst9|Yspeed_tmp[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[27\] balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[27\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[27\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[27\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst13|ballMove:inst9|Yspeed_tmp[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[27\] balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[27\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[27\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[27\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst12|ballMove:inst9|Yspeed_tmp[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[29\] balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[29\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[29\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[29\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst10|ballMove:inst9|Yspeed_tmp[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[29\] balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[29\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[29\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[29\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst7|ballMove:inst9|Yspeed_tmp[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[27\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[27\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[27\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[27\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[29\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[29\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[29\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[29\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[29\] balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[29\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[29\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[29\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst11|ballMove:inst9|Yspeed_tmp[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[27\] balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[27\]~synth balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[27\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[27\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst17|ballMove:inst9|Yspeed_tmp[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[25\] balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[25\]~synth balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[25\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[25\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst15|ballMove:inst9|Yspeed_tmp[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[24\] balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[24\]~synth balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[24\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[24\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst15|ballMove:inst9|Yspeed_tmp[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[23\] balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[23\]~synth balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[23\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[23\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst15|ballMove:inst9|Yspeed_tmp[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[22\] balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[22\]~synth balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[22\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[22\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst15|ballMove:inst9|Yspeed_tmp[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[21\] balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[21\]~synth balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[21\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[21\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst15|ballMove:inst9|Yspeed_tmp[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[20\] balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[20\]~synth balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[20\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[20\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst15|ballMove:inst9|Yspeed_tmp[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[19\] balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[19\]~synth balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[19\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[19\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst15|ballMove:inst9|Yspeed_tmp[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[18\] balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[18\]~synth balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[18\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[18\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst15|ballMove:inst9|Yspeed_tmp[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[17\] balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[17\]~synth balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[17\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[17\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst15|ballMove:inst9|Yspeed_tmp[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[29\] balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[29\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[29\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[29\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst8|ballMove:inst9|Yspeed_tmp[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[27\] balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[27\]~synth balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[27\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[27\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst13|ballMove:inst9|Yspeed_tmp[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[27\] balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[27\]~synth balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[27\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[27\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst12|ballMove:inst9|Yspeed_tmp[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[29\] balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[29\]~synth balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[29\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[29\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst10|ballMove:inst9|Yspeed_tmp[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[29\] balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[29\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[29\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[29\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst7|ballMove:inst9|Yspeed_tmp[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[29\] Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[29\]~synth Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[16\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[29\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[29\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[16\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[27\] Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[27\]~synth Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[16\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[27\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[27\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[16\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[27\] Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[27\]~synth Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[16\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[27\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[27\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[16\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[28\] balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[28\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[28\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[28\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[28\] balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[28\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[28\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[28\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst11|ballMove:inst9|Yspeed_tmp[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[26\] balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[26\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[26\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[26\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst17|ballMove:inst9|Yspeed_tmp[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[28\] balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[28\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[28\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[28\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst8|ballMove:inst9|Yspeed_tmp[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[26\] balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[26\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[26\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[26\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst13|ballMove:inst9|Yspeed_tmp[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[28\] balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[28\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[28\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[28\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst12|ballMove:inst9|Yspeed_tmp[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[28\] balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[28\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[28\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[28\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst10|ballMove:inst9|Yspeed_tmp[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[28\] balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[28\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[28\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[28\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst7|ballMove:inst9|Yspeed_tmp[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[26\] balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[26\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[26\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[26\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[28\] balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[28\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[28\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[28\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[26\] balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[26\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[26\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[26\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[28\] balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[28\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[28\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[28\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst11|ballMove:inst9|Yspeed_tmp[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[26\] balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[26\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[26\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[26\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst17|ballMove:inst9|Yspeed_tmp[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[28\] balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[28\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[28\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[28\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst8|ballMove:inst9|Yspeed_tmp[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[26\] balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[26\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[26\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[26\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst13|ballMove:inst9|Yspeed_tmp[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[26\] balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[26\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[26\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[26\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst12|ballMove:inst9|Yspeed_tmp[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[28\] balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[28\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[28\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[28\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst10|ballMove:inst9|Yspeed_tmp[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[28\] balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[28\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[28\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[28\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst7|ballMove:inst9|Yspeed_tmp[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[26\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[26\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[26\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[26\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[28\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[28\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[28\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[28\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[28\] balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[28\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[28\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[28\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst11|ballMove:inst9|Yspeed_tmp[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[26\] balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[26\]~synth balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[26\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[26\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst17|ballMove:inst9|Yspeed_tmp[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[28\] balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[28\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[28\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[28\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst8|ballMove:inst9|Yspeed_tmp[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[26\] balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[26\]~synth balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[26\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[26\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst13|ballMove:inst9|Yspeed_tmp[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[26\] balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[26\]~synth balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[26\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[26\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst12|ballMove:inst9|Yspeed_tmp[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[28\] balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[28\]~synth balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[28\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[28\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst10|ballMove:inst9|Yspeed_tmp[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[28\] balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[28\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[28\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[28\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst7|ballMove:inst9|Yspeed_tmp[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[28\] Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[28\]~synth Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[16\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[28\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[28\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[16\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[26\] Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[26\]~synth Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[16\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[26\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[26\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[16\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[26\] Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[26\]~synth Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[16\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[26\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[26\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[16\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[27\] balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[27\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[27\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[27\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[25\] balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[25\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[25\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[25\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst17|ballMove:inst9|Yspeed_tmp[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[24\] balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[24\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[24\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[24\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst17|ballMove:inst9|Yspeed_tmp[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[23\] balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[23\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[23\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[23\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst17|ballMove:inst9|Yspeed_tmp[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[22\] balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[22\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[22\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[22\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst17|ballMove:inst9|Yspeed_tmp[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[21\] balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[21\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[21\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[21\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst17|ballMove:inst9|Yspeed_tmp[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[20\] balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[20\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[20\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[20\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst17|ballMove:inst9|Yspeed_tmp[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[19\] balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[19\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[19\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[19\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst17|ballMove:inst9|Yspeed_tmp[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[18\] balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[18\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[18\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[18\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst17|ballMove:inst9|Yspeed_tmp[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[17\] balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[17\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[17\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[17\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst17|ballMove:inst9|Yspeed_tmp[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[27\] balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[27\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[27\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[27\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst11|ballMove:inst9|Yspeed_tmp[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[25\] balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[25\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[25\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[25\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst13|ballMove:inst9|Yspeed_tmp[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[24\] balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[24\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[24\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[24\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst13|ballMove:inst9|Yspeed_tmp[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[23\] balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[23\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[23\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[23\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst13|ballMove:inst9|Yspeed_tmp[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[22\] balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[22\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[22\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[22\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst13|ballMove:inst9|Yspeed_tmp[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[21\] balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[21\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[21\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[21\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst13|ballMove:inst9|Yspeed_tmp[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[20\] balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[20\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[20\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[20\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst13|ballMove:inst9|Yspeed_tmp[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[19\] balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[19\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[19\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[19\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst13|ballMove:inst9|Yspeed_tmp[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[18\] balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[18\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[18\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[18\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst13|ballMove:inst9|Yspeed_tmp[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[17\] balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[17\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[17\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[17\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst13|ballMove:inst9|Yspeed_tmp[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[27\] balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[27\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[27\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[27\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst8|ballMove:inst9|Yspeed_tmp[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[27\] balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[27\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[27\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[27\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst12|ballMove:inst9|Yspeed_tmp[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[27\] balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[27\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[27\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[27\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst10|ballMove:inst9|Yspeed_tmp[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[27\] balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[27\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[27\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[27\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst7|ballMove:inst9|Yspeed_tmp[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[25\] balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[25\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[25\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[25\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[24\] balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[24\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[24\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[24\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[23\] balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[23\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[23\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[23\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[22\] balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[22\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[22\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[22\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[21\] balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[21\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[21\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[21\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[20\] balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[20\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[20\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[20\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[19\] balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[19\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[19\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[19\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[18\] balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[18\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[18\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[18\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[17\] balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[17\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[17\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[17\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[27\] balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[27\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[27\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[27\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[25\] balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[25\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[25\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[25\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[24\] balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[24\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[24\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[24\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[23\] balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[23\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[23\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[23\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[22\] balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[22\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[22\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[22\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[21\] balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[21\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[21\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[21\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[20\] balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[20\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[20\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[20\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[19\] balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[19\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[19\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[19\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[18\] balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[18\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[18\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[18\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[17\] balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[17\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[17\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[17\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[25\] balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[25\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[25\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[25\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst17|ballMove:inst9|Yspeed_tmp[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[24\] balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[24\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[24\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[24\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst17|ballMove:inst9|Yspeed_tmp[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[23\] balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[23\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[23\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[23\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst17|ballMove:inst9|Yspeed_tmp[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[22\] balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[22\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[22\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[22\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst17|ballMove:inst9|Yspeed_tmp[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[21\] balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[21\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[21\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[21\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst17|ballMove:inst9|Yspeed_tmp[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[20\] balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[20\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[20\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[20\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst17|ballMove:inst9|Yspeed_tmp[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[19\] balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[19\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[19\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[19\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst17|ballMove:inst9|Yspeed_tmp[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[18\] balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[18\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[18\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[18\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst17|ballMove:inst9|Yspeed_tmp[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[17\] balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[17\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[17\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[17\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst17|ballMove:inst9|Yspeed_tmp[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[27\] balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[27\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[27\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[27\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst11|ballMove:inst9|Yspeed_tmp[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[25\] balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[25\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[25\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[25\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst13|ballMove:inst9|Yspeed_tmp[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[24\] balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[24\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[24\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[24\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst13|ballMove:inst9|Yspeed_tmp[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[23\] balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[23\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[23\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[23\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst13|ballMove:inst9|Yspeed_tmp[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[22\] balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[22\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[22\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[22\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst13|ballMove:inst9|Yspeed_tmp[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[21\] balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[21\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[21\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[21\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst13|ballMove:inst9|Yspeed_tmp[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[20\] balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[20\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[20\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[20\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst13|ballMove:inst9|Yspeed_tmp[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[19\] balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[19\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[19\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[19\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst13|ballMove:inst9|Yspeed_tmp[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[18\] balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[18\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[18\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[18\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst13|ballMove:inst9|Yspeed_tmp[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[17\] balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[17\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[17\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[17\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst13|ballMove:inst9|Yspeed_tmp[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[27\] balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[27\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[27\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[27\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst8|ballMove:inst9|Yspeed_tmp[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[25\] balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[25\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[25\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[25\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst12|ballMove:inst9|Yspeed_tmp[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[24\] balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[24\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[24\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[24\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst12|ballMove:inst9|Yspeed_tmp[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[23\] balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[23\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[23\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[23\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst12|ballMove:inst9|Yspeed_tmp[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[22\] balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[22\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[22\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[22\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst12|ballMove:inst9|Yspeed_tmp[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[21\] balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[21\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[21\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[21\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst12|ballMove:inst9|Yspeed_tmp[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[20\] balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[20\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[20\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[20\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst12|ballMove:inst9|Yspeed_tmp[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[19\] balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[19\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[19\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[19\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst12|ballMove:inst9|Yspeed_tmp[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[18\] balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[18\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[18\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[18\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst12|ballMove:inst9|Yspeed_tmp[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[17\] balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[17\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[17\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[17\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst12|ballMove:inst9|Yspeed_tmp[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[27\] balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[27\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[27\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[27\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst10|ballMove:inst9|Yspeed_tmp[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[27\] balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[27\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[27\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[27\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst7|ballMove:inst9|Yspeed_tmp[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[25\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[25\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[25\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[25\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[24\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[24\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[24\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[24\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[23\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[23\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[23\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[23\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[22\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[22\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[22\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[22\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[21\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[21\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[21\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[21\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[20\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[20\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[20\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[20\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[19\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[19\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[19\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[19\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[18\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[18\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[18\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[18\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[17\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[17\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[17\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[17\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[27\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[27\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[27\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[27\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[25\] balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[25\]~synth balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[25\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[25\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst17|ballMove:inst9|Yspeed_tmp[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[24\] balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[24\]~synth balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[24\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[24\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst17|ballMove:inst9|Yspeed_tmp[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[23\] balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[23\]~synth balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[23\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[23\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst17|ballMove:inst9|Yspeed_tmp[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[22\] balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[22\]~synth balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[22\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[22\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst17|ballMove:inst9|Yspeed_tmp[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[21\] balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[21\]~synth balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[21\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[21\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst17|ballMove:inst9|Yspeed_tmp[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[20\] balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[20\]~synth balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[20\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[20\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst17|ballMove:inst9|Yspeed_tmp[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[19\] balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[19\]~synth balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[19\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[19\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst17|ballMove:inst9|Yspeed_tmp[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[18\] balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[18\]~synth balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[18\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[18\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst17|ballMove:inst9|Yspeed_tmp[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[17\] balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[17\]~synth balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[17\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[17\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst17|ballMove:inst9|Yspeed_tmp[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[27\] balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[27\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[27\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[27\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst11|ballMove:inst9|Yspeed_tmp[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[25\] balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[25\]~synth balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[25\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[25\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst13|ballMove:inst9|Yspeed_tmp[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[24\] balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[24\]~synth balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[24\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[24\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst13|ballMove:inst9|Yspeed_tmp[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[23\] balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[23\]~synth balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[23\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[23\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst13|ballMove:inst9|Yspeed_tmp[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[22\] balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[22\]~synth balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[22\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[22\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst13|ballMove:inst9|Yspeed_tmp[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[21\] balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[21\]~synth balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[21\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[21\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst13|ballMove:inst9|Yspeed_tmp[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[20\] balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[20\]~synth balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[20\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[20\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst13|ballMove:inst9|Yspeed_tmp[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[19\] balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[19\]~synth balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[19\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[19\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst13|ballMove:inst9|Yspeed_tmp[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[18\] balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[18\]~synth balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[18\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[18\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst13|ballMove:inst9|Yspeed_tmp[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[17\] balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[17\]~synth balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[17\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[17\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst13|ballMove:inst9|Yspeed_tmp[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[27\] balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[27\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[27\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[27\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst8|ballMove:inst9|Yspeed_tmp[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[25\] balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[25\]~synth balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[25\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[25\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst12|ballMove:inst9|Yspeed_tmp[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[24\] balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[24\]~synth balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[24\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[24\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst12|ballMove:inst9|Yspeed_tmp[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[23\] balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[23\]~synth balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[23\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[23\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst12|ballMove:inst9|Yspeed_tmp[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[22\] balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[22\]~synth balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[22\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[22\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst12|ballMove:inst9|Yspeed_tmp[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[21\] balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[21\]~synth balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[21\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[21\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst12|ballMove:inst9|Yspeed_tmp[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[20\] balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[20\]~synth balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[20\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[20\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst12|ballMove:inst9|Yspeed_tmp[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[19\] balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[19\]~synth balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[19\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[19\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst12|ballMove:inst9|Yspeed_tmp[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[18\] balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[18\]~synth balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[18\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[18\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst12|ballMove:inst9|Yspeed_tmp[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[17\] balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[17\]~synth balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[17\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[17\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst12|ballMove:inst9|Yspeed_tmp[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[27\] balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[27\]~synth balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[27\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[27\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst10|ballMove:inst9|Yspeed_tmp[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[27\] balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[27\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[27\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[27\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst7|ballMove:inst9|Yspeed_tmp[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[27\] Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[27\]~synth Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[16\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[27\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[27\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[16\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[25\] Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[25\]~synth Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[16\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[25\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[25\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[16\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[24\] Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[24\]~synth Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[16\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[24\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[24\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[16\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[23\] Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[23\]~synth Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[16\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[23\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[23\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[16\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[22\] Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[22\]~synth Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[16\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[22\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[22\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[16\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[21\] Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[21\]~synth Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[16\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[21\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[21\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[16\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[20\] Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[20\]~synth Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[16\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[20\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[20\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[16\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[19\] Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[19\]~synth Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[16\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[19\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[19\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[16\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[18\] Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[18\]~synth Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[16\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[18\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[18\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[16\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[17\] Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[17\]~synth Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[16\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[17\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[17\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|Yspeed_tmp\[16\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[25\] Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[25\]~synth Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[16\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[25\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[25\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[16\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[24\] Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[24\]~synth Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[16\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[24\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[24\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[16\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[23\] Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[23\]~synth Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[16\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[23\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[23\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[16\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[22\] Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[22\]~synth Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[16\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[22\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[22\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[16\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[21\] Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[21\]~synth Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[16\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[21\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[21\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[16\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[20\] Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[20\]~synth Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[16\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[20\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[20\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[16\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[19\] Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[19\]~synth Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[16\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[19\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[19\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[16\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[18\] Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[18\]~synth Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[16\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[18\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[18\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[16\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[17\] Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[17\]~synth Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[16\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[17\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[17\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|Yspeed_tmp\[16\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[26\] balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[26\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[26\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[26\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[26\] balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[26\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[26\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[26\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst11|ballMove:inst9|Yspeed_tmp[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[26\] balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[26\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[26\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[26\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst8|ballMove:inst9|Yspeed_tmp[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[26\] balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[26\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[26\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[26\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst12|ballMove:inst9|Yspeed_tmp[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[26\] balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[26\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[26\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[26\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst10|ballMove:inst9|Yspeed_tmp[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[26\] balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[26\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[26\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[26\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst7|ballMove:inst9|Yspeed_tmp[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[26\] balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[26\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[26\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[26\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[26\] balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[26\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[26\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[26\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst11|ballMove:inst9|Yspeed_tmp[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[26\] balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[26\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[26\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[26\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst8|ballMove:inst9|Yspeed_tmp[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[26\] balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[26\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[26\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[26\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst10|ballMove:inst9|Yspeed_tmp[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[26\] balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[26\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[26\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[26\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst7|ballMove:inst9|Yspeed_tmp[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[26\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[26\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[26\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[26\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[26\] balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[26\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[26\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[26\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst11|ballMove:inst9|Yspeed_tmp[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[26\] balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[26\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[26\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[26\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst8|ballMove:inst9|Yspeed_tmp[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[26\] balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[26\]~synth balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[26\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[26\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst10|ballMove:inst9|Yspeed_tmp[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[26\] balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[26\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[26\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[26\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst7|ballMove:inst9|Yspeed_tmp[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[26\] Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[26\]~synth Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[16\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[26\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[26\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[16\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[25\] balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[25\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[25\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[25\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[24\] balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[24\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[24\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[24\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[23\] balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[23\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[23\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[23\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[22\] balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[22\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[22\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[22\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[21\] balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[21\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[21\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[21\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[20\] balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[20\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[20\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[20\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[19\] balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[19\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[19\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[19\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[18\] balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[18\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[18\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[18\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[17\] balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[17\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[17\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[17\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[25\] balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[25\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[25\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[25\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst11|ballMove:inst9|Yspeed_tmp[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[24\] balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[24\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[24\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[24\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst11|ballMove:inst9|Yspeed_tmp[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[23\] balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[23\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[23\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[23\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst11|ballMove:inst9|Yspeed_tmp[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[22\] balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[22\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[22\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[22\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst11|ballMove:inst9|Yspeed_tmp[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[21\] balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[21\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[21\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[21\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst11|ballMove:inst9|Yspeed_tmp[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[20\] balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[20\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[20\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[20\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst11|ballMove:inst9|Yspeed_tmp[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[19\] balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[19\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[19\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[19\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst11|ballMove:inst9|Yspeed_tmp[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[18\] balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[18\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[18\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[18\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst11|ballMove:inst9|Yspeed_tmp[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[17\] balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[17\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[17\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[17\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst11|ballMove:inst9|Yspeed_tmp[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[25\] balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[25\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[25\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[25\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst8|ballMove:inst9|Yspeed_tmp[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[24\] balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[24\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[24\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[24\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst8|ballMove:inst9|Yspeed_tmp[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[23\] balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[23\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[23\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[23\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst8|ballMove:inst9|Yspeed_tmp[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[22\] balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[22\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[22\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[22\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst8|ballMove:inst9|Yspeed_tmp[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[21\] balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[21\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[21\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[21\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst8|ballMove:inst9|Yspeed_tmp[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[20\] balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[20\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[20\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[20\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst8|ballMove:inst9|Yspeed_tmp[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[19\] balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[19\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[19\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[19\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst8|ballMove:inst9|Yspeed_tmp[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[18\] balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[18\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[18\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[18\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst8|ballMove:inst9|Yspeed_tmp[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[17\] balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[17\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[17\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[17\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst8|ballMove:inst9|Yspeed_tmp[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[25\] balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[25\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[25\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[25\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst12|ballMove:inst9|Yspeed_tmp[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[24\] balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[24\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[24\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[24\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst12|ballMove:inst9|Yspeed_tmp[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[23\] balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[23\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[23\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[23\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst12|ballMove:inst9|Yspeed_tmp[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[22\] balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[22\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[22\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[22\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst12|ballMove:inst9|Yspeed_tmp[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[21\] balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[21\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[21\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[21\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst12|ballMove:inst9|Yspeed_tmp[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[20\] balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[20\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[20\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[20\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst12|ballMove:inst9|Yspeed_tmp[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[19\] balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[19\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[19\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[19\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst12|ballMove:inst9|Yspeed_tmp[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[18\] balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[18\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[18\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[18\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst12|ballMove:inst9|Yspeed_tmp[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[17\] balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[17\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[17\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[17\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst12|ballMove:inst9|Yspeed_tmp[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[25\] balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[25\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[25\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[25\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst10|ballMove:inst9|Yspeed_tmp[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[24\] balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[24\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[24\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[24\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst10|ballMove:inst9|Yspeed_tmp[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[23\] balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[23\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[23\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[23\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst10|ballMove:inst9|Yspeed_tmp[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[22\] balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[22\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[22\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[22\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst10|ballMove:inst9|Yspeed_tmp[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[21\] balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[21\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[21\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[21\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst10|ballMove:inst9|Yspeed_tmp[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[20\] balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[20\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[20\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[20\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst10|ballMove:inst9|Yspeed_tmp[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[19\] balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[19\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[19\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[19\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst10|ballMove:inst9|Yspeed_tmp[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[18\] balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[18\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[18\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[18\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst10|ballMove:inst9|Yspeed_tmp[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[17\] balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[17\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[17\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[17\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst10|ballMove:inst9|Yspeed_tmp[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[25\] balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[25\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[25\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[25\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst7|ballMove:inst9|Yspeed_tmp[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[24\] balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[24\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[24\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[24\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst7|ballMove:inst9|Yspeed_tmp[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[23\] balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[23\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[23\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[23\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst7|ballMove:inst9|Yspeed_tmp[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[22\] balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[22\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[22\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[22\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst7|ballMove:inst9|Yspeed_tmp[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[21\] balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[21\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[21\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[21\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst7|ballMove:inst9|Yspeed_tmp[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[20\] balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[20\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[20\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[20\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst7|ballMove:inst9|Yspeed_tmp[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[19\] balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[19\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[19\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[19\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst7|ballMove:inst9|Yspeed_tmp[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[18\] balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[18\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[18\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[18\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst7|ballMove:inst9|Yspeed_tmp[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[17\] balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[17\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[17\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[17\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst7|ballMove:inst9|Yspeed_tmp[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[25\] balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[25\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[25\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[25\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[24\] balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[24\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[24\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[24\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[23\] balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[23\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[23\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[23\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[22\] balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[22\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[22\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[22\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[21\] balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[21\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[21\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[21\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[20\] balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[20\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[20\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[20\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[19\] balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[19\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[19\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[19\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[18\] balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[18\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[18\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[18\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[17\] balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[17\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[17\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[17\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[25\] balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[25\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[25\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[25\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst11|ballMove:inst9|Yspeed_tmp[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[24\] balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[24\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[24\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[24\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst11|ballMove:inst9|Yspeed_tmp[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[23\] balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[23\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[23\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[23\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst11|ballMove:inst9|Yspeed_tmp[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[22\] balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[22\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[22\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[22\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst11|ballMove:inst9|Yspeed_tmp[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[21\] balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[21\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[21\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[21\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst11|ballMove:inst9|Yspeed_tmp[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[20\] balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[20\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[20\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[20\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst11|ballMove:inst9|Yspeed_tmp[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[19\] balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[19\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[19\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[19\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst11|ballMove:inst9|Yspeed_tmp[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[18\] balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[18\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[18\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[18\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst11|ballMove:inst9|Yspeed_tmp[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[17\] balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[17\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[17\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[17\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst11|ballMove:inst9|Yspeed_tmp[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[25\] balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[25\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[25\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[25\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst8|ballMove:inst9|Yspeed_tmp[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[24\] balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[24\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[24\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[24\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst8|ballMove:inst9|Yspeed_tmp[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[23\] balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[23\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[23\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[23\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst8|ballMove:inst9|Yspeed_tmp[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[22\] balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[22\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[22\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[22\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst8|ballMove:inst9|Yspeed_tmp[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[21\] balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[21\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[21\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[21\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst8|ballMove:inst9|Yspeed_tmp[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[20\] balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[20\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[20\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[20\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst8|ballMove:inst9|Yspeed_tmp[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[19\] balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[19\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[19\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[19\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst8|ballMove:inst9|Yspeed_tmp[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[18\] balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[18\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[18\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[18\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst8|ballMove:inst9|Yspeed_tmp[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[17\] balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[17\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[17\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[17\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst8|ballMove:inst9|Yspeed_tmp[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[25\] balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[25\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[25\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[25\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst10|ballMove:inst9|Yspeed_tmp[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[24\] balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[24\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[24\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[24\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst10|ballMove:inst9|Yspeed_tmp[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[23\] balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[23\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[23\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[23\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst10|ballMove:inst9|Yspeed_tmp[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[22\] balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[22\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[22\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[22\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst10|ballMove:inst9|Yspeed_tmp[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[21\] balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[21\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[21\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[21\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst10|ballMove:inst9|Yspeed_tmp[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[20\] balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[20\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[20\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[20\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst10|ballMove:inst9|Yspeed_tmp[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[19\] balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[19\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[19\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[19\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst10|ballMove:inst9|Yspeed_tmp[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[18\] balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[18\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[18\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[18\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst10|ballMove:inst9|Yspeed_tmp[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[17\] balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[17\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[17\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[17\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst10|ballMove:inst9|Yspeed_tmp[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[25\] balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[25\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[25\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[25\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst7|ballMove:inst9|Yspeed_tmp[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[24\] balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[24\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[24\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[24\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst7|ballMove:inst9|Yspeed_tmp[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[23\] balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[23\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[23\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[23\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst7|ballMove:inst9|Yspeed_tmp[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[22\] balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[22\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[22\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[22\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst7|ballMove:inst9|Yspeed_tmp[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[21\] balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[21\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[21\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[21\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst7|ballMove:inst9|Yspeed_tmp[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[20\] balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[20\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[20\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[20\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst7|ballMove:inst9|Yspeed_tmp[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[19\] balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[19\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[19\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[19\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst7|ballMove:inst9|Yspeed_tmp[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[18\] balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[18\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[18\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[18\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst7|ballMove:inst9|Yspeed_tmp[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[17\] balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[17\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[17\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[17\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst7|ballMove:inst9|Yspeed_tmp[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[25\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[25\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[25\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[25\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[24\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[24\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[24\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[24\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[23\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[23\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[23\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[23\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[22\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[22\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[22\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[22\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[21\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[21\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[21\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[21\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[20\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[20\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[20\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[20\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[19\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[19\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[19\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[19\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[18\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[18\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[18\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[18\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[17\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[17\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[17\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[17\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[25\] balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[25\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[25\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[25\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst11|ballMove:inst9|Yspeed_tmp[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[24\] balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[24\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[24\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[24\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst11|ballMove:inst9|Yspeed_tmp[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[23\] balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[23\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[23\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[23\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst11|ballMove:inst9|Yspeed_tmp[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[22\] balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[22\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[22\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[22\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst11|ballMove:inst9|Yspeed_tmp[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[21\] balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[21\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[21\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[21\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst11|ballMove:inst9|Yspeed_tmp[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[20\] balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[20\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[20\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[20\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst11|ballMove:inst9|Yspeed_tmp[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[19\] balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[19\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[19\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[19\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst11|ballMove:inst9|Yspeed_tmp[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[18\] balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[18\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[18\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[18\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst11|ballMove:inst9|Yspeed_tmp[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[17\] balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[17\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[17\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[17\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst11|ballMove:inst9|Yspeed_tmp[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[25\] balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[25\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[25\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[25\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst8|ballMove:inst9|Yspeed_tmp[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[24\] balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[24\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[24\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[24\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst8|ballMove:inst9|Yspeed_tmp[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[23\] balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[23\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[23\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[23\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst8|ballMove:inst9|Yspeed_tmp[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[22\] balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[22\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[22\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[22\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst8|ballMove:inst9|Yspeed_tmp[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[21\] balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[21\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[21\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[21\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst8|ballMove:inst9|Yspeed_tmp[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[20\] balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[20\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[20\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[20\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst8|ballMove:inst9|Yspeed_tmp[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[19\] balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[19\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[19\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[19\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst8|ballMove:inst9|Yspeed_tmp[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[18\] balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[18\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[18\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[18\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst8|ballMove:inst9|Yspeed_tmp[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[17\] balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[17\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[17\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[17\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst8|ballMove:inst9|Yspeed_tmp[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[25\] balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[25\]~synth balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[25\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[25\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst10|ballMove:inst9|Yspeed_tmp[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[24\] balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[24\]~synth balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[24\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[24\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst10|ballMove:inst9|Yspeed_tmp[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[23\] balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[23\]~synth balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[23\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[23\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst10|ballMove:inst9|Yspeed_tmp[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[22\] balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[22\]~synth balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[22\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[22\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst10|ballMove:inst9|Yspeed_tmp[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[21\] balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[21\]~synth balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[21\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[21\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst10|ballMove:inst9|Yspeed_tmp[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[20\] balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[20\]~synth balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[20\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[20\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst10|ballMove:inst9|Yspeed_tmp[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[19\] balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[19\]~synth balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[19\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[19\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst10|ballMove:inst9|Yspeed_tmp[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[18\] balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[18\]~synth balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[18\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[18\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst10|ballMove:inst9|Yspeed_tmp[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[17\] balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[17\]~synth balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[17\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[17\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst10|ballMove:inst9|Yspeed_tmp[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[25\] balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[25\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[25\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[25\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst7|ballMove:inst9|Yspeed_tmp[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[24\] balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[24\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[24\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[24\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst7|ballMove:inst9|Yspeed_tmp[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[23\] balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[23\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[23\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[23\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst7|ballMove:inst9|Yspeed_tmp[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[22\] balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[22\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[22\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[22\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst7|ballMove:inst9|Yspeed_tmp[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[21\] balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[21\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[21\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[21\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst7|ballMove:inst9|Yspeed_tmp[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[20\] balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[20\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[20\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[20\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst7|ballMove:inst9|Yspeed_tmp[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[19\] balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[19\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[19\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[19\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst7|ballMove:inst9|Yspeed_tmp[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[18\] balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[18\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[18\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[18\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst7|ballMove:inst9|Yspeed_tmp[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[17\] balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[17\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[17\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[17\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Yspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 67 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst7|ballMove:inst9|Yspeed_tmp[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[25\] Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[25\]~synth Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[16\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[25\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[25\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[16\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[24\] Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[24\]~synth Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[16\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[24\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[24\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[16\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[23\] Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[23\]~synth Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[16\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[23\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[23\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[16\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[22\] Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[22\]~synth Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[16\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[22\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[22\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[16\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[21\] Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[21\]~synth Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[16\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[21\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[21\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[16\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[20\] Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[20\]~synth Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[16\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[20\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[20\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[16\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[19\] Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[19\]~synth Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[16\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[19\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[19\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[16\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[18\] Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[18\]~synth Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[16\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[18\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[18\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[16\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[17\] Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[17\]~synth Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[16\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[17\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[17\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|Yspeed_tmp\[16\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502091679 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[17]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 0 1557502091679 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[16\] Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[16\]~synth Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[16\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[16\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[16\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[16\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502096211 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2|topLeftY_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[15\] Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[15\]~synth Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[15\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[15\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[15\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[15\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502096211 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2|topLeftY_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[14\] Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[14\]~synth Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[14\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[14\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[14\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[14\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502096211 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2|topLeftY_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[13\] Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[13\]~synth Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[13\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[13\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[13\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[13\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502096211 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2|topLeftY_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[12\] Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[12\]~synth Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[12\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[12\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[12\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[12\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502096211 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2|topLeftY_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[11\] Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[11\]~synth Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[11\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[11\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[11\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[11\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502096211 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2|topLeftY_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[10\] Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[10\]~synth Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[10\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[10\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[10\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[10\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502096211 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2|topLeftY_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[9\] Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[9\]~synth Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[9\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[9\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[9\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[9\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502096211 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2|topLeftY_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[8\] Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[8\]~synth Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[8\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[8\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[8\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[8\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502096211 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2|topLeftY_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[7\] Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[7\]~synth Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[7\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[7\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[7\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[7\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502096211 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2|topLeftY_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[6\] Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[6\]~synth Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[6\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[6\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[6\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[6\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502096211 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2|topLeftY_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[16\] Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[16\]~synth Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[16\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[16\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[16\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[16\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502096211 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst5|presentMove:inst2|topLeftY_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[15\] Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[15\]~synth Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[15\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[15\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[15\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[15\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502096211 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst5|presentMove:inst2|topLeftY_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[14\] Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[14\]~synth Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[14\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[14\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[14\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[14\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502096211 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst5|presentMove:inst2|topLeftY_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[13\] Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[13\]~synth Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[13\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[13\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[13\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[13\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502096211 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst5|presentMove:inst2|topLeftY_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[12\] Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[12\]~synth Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[12\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[12\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[12\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[12\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502096211 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst5|presentMove:inst2|topLeftY_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[11\] Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[11\]~synth Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[11\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[11\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[11\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[11\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502096211 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst5|presentMove:inst2|topLeftY_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[10\] Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[10\]~synth Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[10\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[10\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[10\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[10\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502096211 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst5|presentMove:inst2|topLeftY_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[9\] Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[9\]~synth Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[9\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[9\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[9\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[9\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502096211 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst5|presentMove:inst2|topLeftY_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[8\] Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[8\]~synth Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[8\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[8\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[8\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[8\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502096211 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst5|presentMove:inst2|topLeftY_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[7\] Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[7\]~synth Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[7\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[7\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[7\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[7\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502096211 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst5|presentMove:inst2|topLeftY_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[6\] Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[6\]~synth Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[6\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[6\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[6\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst5\|presentMove:inst2\|topLeftY_tmp\[6\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502096211 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst5|presentMove:inst2|topLeftY_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[16\] balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[16\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[16\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502096211 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst12|ballMove:inst9|topLeftY_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[15\] balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[15\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[15\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[15\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502096211 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst12|ballMove:inst9|topLeftY_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[14\] balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[14\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[14\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[14\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502096211 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst12|ballMove:inst9|topLeftY_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[13\] balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[13\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[13\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[13\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502096211 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst12|ballMove:inst9|topLeftY_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[12\] balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[12\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[12\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[12\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502096211 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst12|ballMove:inst9|topLeftY_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[11\] balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[11\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[11\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[11\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502096211 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst12|ballMove:inst9|topLeftY_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[10\] balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[10\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[10\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[10\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502096211 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst12|ballMove:inst9|topLeftY_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[9\] balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[9\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[9\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[9\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502096211 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst12|ballMove:inst9|topLeftY_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[8\] balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[8\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[8\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[8\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502096211 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst12|ballMove:inst9|topLeftY_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[7\] balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[7\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[7\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[7\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502096211 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst12|ballMove:inst9|topLeftY_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[6\] balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[6\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[6\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[6\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502096211 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst12|ballMove:inst9|topLeftY_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[16\] Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[16\]~synth Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[16\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[16\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[16\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[16\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502096211 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst4|presentMove:inst2|topLeftY_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[15\] Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[15\]~synth Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[15\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[15\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[15\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[15\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502096211 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst4|presentMove:inst2|topLeftY_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[14\] Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[14\]~synth Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[14\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[14\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[14\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[14\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502096211 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst4|presentMove:inst2|topLeftY_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[13\] Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[13\]~synth Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[13\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[13\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[13\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[13\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502096211 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst4|presentMove:inst2|topLeftY_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[12\] Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[12\]~synth Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[12\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[12\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[12\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[12\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502096211 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst4|presentMove:inst2|topLeftY_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[11\] Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[11\]~synth Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[11\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[11\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[11\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[11\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502096211 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst4|presentMove:inst2|topLeftY_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[10\] Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[10\]~synth Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[10\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[10\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[10\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[10\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502096211 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst4|presentMove:inst2|topLeftY_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[9\] Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[9\]~synth Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[9\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[9\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[9\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[9\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502096211 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst4|presentMove:inst2|topLeftY_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[8\] Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[8\]~synth Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[8\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[8\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[8\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[8\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502096211 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst4|presentMove:inst2|topLeftY_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[7\] Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[7\]~synth Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[7\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[7\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[7\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[7\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502096211 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst4|presentMove:inst2|topLeftY_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[6\] Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[6\]~synth Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[6\]~synth " "Register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[6\]\" is converted into an equivalent circuit using register \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[6\]~synth\" and latch \"Presents_TOP:inst16\|present_top:inst4\|presentMove:inst2\|topLeftY_tmp\[6\]~synth\"" {  } { { "Presents/presentMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Presents/presentMove.sv" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502096211 "|TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst4|presentMove:inst2|topLeftY_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[7\] balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[7\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[7\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[7\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502096211 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst12|ballMove:inst9|topLeftX_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[6\] balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[6\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[6\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[6\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502096211 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst12|ballMove:inst9|topLeftX_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[16\] balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[16\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[16\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502096211 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst12|ballMove:inst9|topLeftX_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[15\] balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[15\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[15\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[15\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502096211 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst12|ballMove:inst9|topLeftX_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[14\] balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[14\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[14\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[14\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502096211 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst12|ballMove:inst9|topLeftX_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[13\] balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[13\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[13\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[13\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502096211 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst12|ballMove:inst9|topLeftX_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[12\] balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[12\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[12\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[12\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502096211 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst12|ballMove:inst9|topLeftX_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[11\] balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[11\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[11\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[11\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502096211 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst12|ballMove:inst9|topLeftX_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[10\] balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[10\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[10\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[10\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502096211 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst12|ballMove:inst9|topLeftX_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[9\] balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[9\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[9\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[9\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502096211 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst12|ballMove:inst9|topLeftX_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[8\] balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[8\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[8\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[8\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502096211 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst12|ballMove:inst9|topLeftX_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[7\] balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[7\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[7\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[7\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502096211 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst12|ballMove:inst9|Xspeed_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[6\] balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[6\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[6\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[6\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502096211 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst12|ballMove:inst9|Xspeed_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[16\] balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[16\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502096211 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst12|ballMove:inst9|Xspeed_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[15\] balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[15\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502096211 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst12|ballMove:inst9|Xspeed_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[14\] balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[14\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[14\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[14\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502096211 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst12|ballMove:inst9|Xspeed_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[13\] balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[13\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[13\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[13\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502096211 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst12|ballMove:inst9|Xspeed_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[12\] balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[12\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[12\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[12\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502096211 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst12|ballMove:inst9|Xspeed_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[11\] balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[11\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[11\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[11\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502096211 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst12|ballMove:inst9|Xspeed_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[10\] balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[10\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[10\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[10\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502096211 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst12|ballMove:inst9|Xspeed_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[9\] balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[9\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[9\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[9\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502096211 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst12|ballMove:inst9|Xspeed_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[8\] balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[8\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[8\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[8\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502096211 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst12|ballMove:inst9|Xspeed_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[30\] balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[30\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[30\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[30\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502096211 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst12|ballMove:inst9|Xspeed_tmp[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[29\] balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[29\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[29\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[29\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502096211 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst12|ballMove:inst9|Xspeed_tmp[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[28\] balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[28\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[28\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[28\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502096211 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst12|ballMove:inst9|Xspeed_tmp[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[27\] balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[27\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[27\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[27\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502096211 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst12|ballMove:inst9|Xspeed_tmp[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[26\] balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[26\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[26\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[26\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502096211 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst12|ballMove:inst9|Xspeed_tmp[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[25\] balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[25\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[25\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[25\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502096211 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst12|ballMove:inst9|Xspeed_tmp[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[24\] balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[24\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[24\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[24\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502096211 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst12|ballMove:inst9|Xspeed_tmp[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[23\] balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[23\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[23\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[23\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502096211 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst12|ballMove:inst9|Xspeed_tmp[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[22\] balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[22\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[22\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[22\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502096211 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst12|ballMove:inst9|Xspeed_tmp[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[21\] balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[21\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[21\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[21\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502096211 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst12|ballMove:inst9|Xspeed_tmp[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[20\] balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[20\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[20\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[20\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502096211 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst12|ballMove:inst9|Xspeed_tmp[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[19\] balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[19\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[19\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[19\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502096211 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst12|ballMove:inst9|Xspeed_tmp[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[18\] balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[18\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[18\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[18\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502096211 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst12|ballMove:inst9|Xspeed_tmp[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[17\] balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[17\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[17\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[17\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502096211 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst12|ballMove:inst9|Xspeed_tmp[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[5\] balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[5\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[5\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[5\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[5\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[5\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502096211 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst12|ballMove:inst9|Xspeed_tmp[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[4\] balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[4\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[4\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[4\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[4\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[4\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502096211 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst12|ballMove:inst9|Xspeed_tmp[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[3\] balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[3\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[3\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[3\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[3\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[3\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502096211 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst12|ballMove:inst9|Xspeed_tmp[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[2\] balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[2\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[2\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[2\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[2\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[2\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502096211 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst12|ballMove:inst9|Xspeed_tmp[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[1\] balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[1\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[1\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[1\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[1\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[1\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502096211 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst12|ballMove:inst9|Xspeed_tmp[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[0\] balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[0\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[0\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[0\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[0\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[0\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502096211 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst12|ballMove:inst9|Xspeed_tmp[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[31\] balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[31\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[31\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[31\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502096211 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst12|ballMove:inst9|Xspeed_tmp[31]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 0 1557502096211 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[7\] balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[7\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[7\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[7\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502107848 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[6\] balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[6\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[6\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[6\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502107848 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[15\] balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502107848 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[14\] balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[14\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[14\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[14\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502107848 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[13\] balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[13\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[13\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[13\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502107848 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[12\] balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[12\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[12\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[12\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502107848 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[11\] balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[11\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[11\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[11\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502107848 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[10\] balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[10\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[10\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[10\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502107848 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[9\] balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[9\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[9\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[9\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502107848 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[8\] balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[8\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[8\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[8\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502107848 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[7\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[7\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[7\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[7\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502107848 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[6\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[6\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[6\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[6\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502107848 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[15\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502107848 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[14\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[14\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[14\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[14\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502107848 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[13\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[13\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[13\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[13\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502107848 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[12\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[12\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[12\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[12\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502107848 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[11\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[11\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[11\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[11\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502107848 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[10\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[10\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[10\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[10\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502107848 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[9\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[9\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[9\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[9\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502107848 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[8\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[8\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[8\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[8\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502107848 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[0\] balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[0\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[0\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[0\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[0\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[0\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502107848 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[5\] balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[5\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[5\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[5\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[5\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[5\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502107848 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[4\] balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[4\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[4\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[4\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[4\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[4\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502107848 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[3\] balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[3\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[3\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[3\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[3\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[3\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502107848 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[2\] balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[2\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[2\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[2\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[2\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[2\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502107848 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[1\] balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[1\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[1\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[1\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[1\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[1\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502107848 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[16\] balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[16\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[16\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502107848 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftY_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[15\] balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[15\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[15\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[15\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502107848 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftY_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[14\] balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[14\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[14\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[14\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502107848 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftY_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[13\] balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[13\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[13\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[13\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502107848 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftY_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[12\] balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[12\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[12\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[12\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502107848 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftY_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[11\] balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[11\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[11\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[11\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502107848 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftY_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[10\] balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[10\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[10\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[10\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502107848 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftY_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[9\] balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[9\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[9\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[9\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502107848 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftY_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[8\] balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[8\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[8\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[8\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502107848 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftY_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[7\] balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[7\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[7\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[7\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502107848 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftY_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[6\] balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[6\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[6\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[6\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502107848 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftY_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[16\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[16\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[16\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502107848 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftY_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[15\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[15\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[15\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[15\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502107848 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftY_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[14\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[14\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[14\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[14\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502107848 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftY_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[13\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[13\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[13\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[13\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502107848 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftY_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[12\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[12\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[12\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[12\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502107848 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftY_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[11\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[11\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[11\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[11\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502107848 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftY_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[10\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[10\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[10\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[10\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502107848 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftY_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[9\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[9\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[9\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[9\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502107848 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftY_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[8\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[8\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[8\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[8\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502107848 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftY_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[7\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[7\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[7\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[7\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502107848 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftY_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[6\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[6\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[6\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[6\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502107848 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftY_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[0\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[0\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[0\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[0\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[0\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[0\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502107848 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[5\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[5\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[5\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[5\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[5\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[5\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502107848 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[4\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[4\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[4\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[4\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[4\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[4\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502107848 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[3\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[3\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[3\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[3\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[3\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[3\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502107848 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[2\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[2\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[2\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[2\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[2\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[2\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502107848 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[1\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[1\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[1\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[1\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[1\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[1\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502107848 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[6\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[6\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[6\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[6\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502107848 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[16\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[16\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[16\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502107848 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[15\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[15\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[15\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[15\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502107848 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[14\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[14\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[14\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[14\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502107848 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[13\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[13\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[13\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[13\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502107848 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[12\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[12\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[12\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[12\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502107848 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[11\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[11\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[11\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[11\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502107848 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[10\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[10\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[10\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[10\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502107848 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[9\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[9\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[9\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[9\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502107848 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[8\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[8\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[8\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[8\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502107848 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[7\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[7\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[7\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[7\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502107848 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[7\] balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[7\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[7\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[7\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502107848 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[6\] balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[6\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[6\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[6\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502107848 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[16\] balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[16\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[16\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502107848 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[15\] balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[15\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[15\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[15\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502107848 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[14\] balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[14\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[14\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[14\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502107848 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[13\] balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[13\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[13\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[13\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502107848 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[12\] balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[12\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[12\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[12\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502107848 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[11\] balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[11\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[11\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[11\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502107848 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[10\] balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[10\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[10\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[10\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502107848 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[9\] balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[9\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[9\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[9\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502107848 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[8\] balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[8\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[8\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[8\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502107848 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[30\] balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[30\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[30\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[30\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502107848 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[29\] balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[29\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[29\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[29\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502107848 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[28\] balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[28\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[28\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[28\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502107848 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[27\] balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[27\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[27\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[27\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502107848 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[26\] balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[26\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[26\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[26\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502107848 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[25\] balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[25\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[25\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[25\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502107848 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[24\] balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[24\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[24\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[24\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502107848 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[23\] balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[23\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[23\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[23\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502107848 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[22\] balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[22\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[22\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[22\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502107848 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[21\] balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[21\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[21\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[21\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502107848 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[20\] balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[20\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[20\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[20\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502107848 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[19\] balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[19\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[19\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[19\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502107848 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[18\] balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[18\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[18\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[18\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502107848 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[17\] balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[17\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[17\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[17\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502107848 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[16\] balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[16\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502107848 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[31\] balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[31\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[31\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[31\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502107848 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[30\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[30\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[30\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[30\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502107848 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[29\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[29\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[29\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[29\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502107848 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[28\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[28\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[28\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[28\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502107848 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[27\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[27\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[27\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[27\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502107848 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[26\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[26\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[26\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[26\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502107848 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[25\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[25\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[25\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[25\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502107848 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[24\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[24\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[24\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[24\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502107848 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[23\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[23\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[23\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[23\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502107848 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[22\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[22\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[22\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[22\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502107848 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[21\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[21\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[21\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[21\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502107848 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[20\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[20\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[20\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[20\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502107848 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[19\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[19\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[19\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[19\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502107848 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[18\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[18\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[18\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[18\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502107848 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[17\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[17\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[17\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[17\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502107848 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[16\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[16\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502107848 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[31\] balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[31\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[31\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[31\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502107848 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[31]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 0 1557502107848 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[16\] balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[16\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[16\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502109568 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst10|ballMove:inst9|topLeftY_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[15\] balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[15\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[15\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[15\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502109568 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst10|ballMove:inst9|topLeftY_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[14\] balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[14\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[14\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[14\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502109568 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst10|ballMove:inst9|topLeftY_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[13\] balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[13\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[13\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[13\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502109568 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst10|ballMove:inst9|topLeftY_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[12\] balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[12\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[12\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[12\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502109568 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst10|ballMove:inst9|topLeftY_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[11\] balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[11\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[11\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[11\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502109568 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst10|ballMove:inst9|topLeftY_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[10\] balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[10\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[10\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[10\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502109568 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst10|ballMove:inst9|topLeftY_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[9\] balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[9\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[9\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[9\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502109568 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst10|ballMove:inst9|topLeftY_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[8\] balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[8\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[8\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[8\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502109568 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst10|ballMove:inst9|topLeftY_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[7\] balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[7\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[7\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[7\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502109568 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst10|ballMove:inst9|topLeftY_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[6\] balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[6\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[6\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[6\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502109568 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst10|ballMove:inst9|topLeftY_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[16\] balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[16\]~synth balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[16\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502109568 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst10|ballMove:inst9|topLeftY_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[15\] balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[15\]~synth balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[15\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[15\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502109568 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst10|ballMove:inst9|topLeftY_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[14\] balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[14\]~synth balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[14\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[14\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502109568 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst10|ballMove:inst9|topLeftY_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[13\] balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[13\]~synth balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[13\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[13\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502109568 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst10|ballMove:inst9|topLeftY_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[12\] balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[12\]~synth balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[12\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[12\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502109568 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst10|ballMove:inst9|topLeftY_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[11\] balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[11\]~synth balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[11\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[11\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502109568 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst10|ballMove:inst9|topLeftY_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[10\] balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[10\]~synth balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[10\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[10\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502109568 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst10|ballMove:inst9|topLeftY_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[9\] balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[9\]~synth balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[9\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[9\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502109568 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst10|ballMove:inst9|topLeftY_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[8\] balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[8\]~synth balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[8\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[8\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502109568 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst10|ballMove:inst9|topLeftY_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[7\] balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[7\]~synth balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[7\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[7\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502109568 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst10|ballMove:inst9|topLeftY_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[6\] balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[6\]~synth balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[6\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[6\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502109568 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst10|ballMove:inst9|topLeftY_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[7\] balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[7\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[7\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[7\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502109568 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst10|ballMove:inst9|topLeftX_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[6\] balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[6\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[6\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[6\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502109568 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst10|ballMove:inst9|topLeftX_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[16\] balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[16\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[16\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502109568 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst10|ballMove:inst9|topLeftX_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[15\] balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[15\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[15\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[15\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502109568 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst10|ballMove:inst9|topLeftX_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[14\] balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[14\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[14\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[14\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502109568 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst10|ballMove:inst9|topLeftX_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[13\] balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[13\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[13\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[13\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502109568 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst10|ballMove:inst9|topLeftX_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[12\] balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[12\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[12\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[12\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502109568 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst10|ballMove:inst9|topLeftX_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[11\] balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[11\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[11\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[11\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502109568 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst10|ballMove:inst9|topLeftX_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[10\] balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[10\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[10\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[10\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502109568 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst10|ballMove:inst9|topLeftX_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[9\] balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[9\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[9\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[9\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502109568 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst10|ballMove:inst9|topLeftX_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[8\] balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[8\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[8\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[8\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502109568 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst10|ballMove:inst9|topLeftX_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[7\] balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[7\]~synth balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[7\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[7\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502109568 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst10|ballMove:inst9|topLeftX_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[6\] balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[6\]~synth balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[6\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[6\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502109568 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst10|ballMove:inst9|topLeftX_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[16\] balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[16\]~synth balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[16\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502109568 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst10|ballMove:inst9|topLeftX_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[15\] balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[15\]~synth balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[15\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[15\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502109568 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst10|ballMove:inst9|topLeftX_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[14\] balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[14\]~synth balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[14\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[14\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502109568 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst10|ballMove:inst9|topLeftX_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[13\] balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[13\]~synth balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[13\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[13\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502109568 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst10|ballMove:inst9|topLeftX_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[12\] balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[12\]~synth balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[12\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[12\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502109568 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst10|ballMove:inst9|topLeftX_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[11\] balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[11\]~synth balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[11\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[11\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502109568 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst10|ballMove:inst9|topLeftX_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[10\] balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[10\]~synth balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[10\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[10\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502109568 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst10|ballMove:inst9|topLeftX_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[9\] balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[9\]~synth balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[9\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[9\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502109568 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst10|ballMove:inst9|topLeftX_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[8\] balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[8\]~synth balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[8\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[8\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502109568 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst10|ballMove:inst9|topLeftX_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[7\] balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[7\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[7\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[7\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502109568 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst10|ballMove:inst9|Xspeed_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[6\] balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[6\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[6\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[6\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502109568 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst10|ballMove:inst9|Xspeed_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[16\] balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[16\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502109568 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst10|ballMove:inst9|Xspeed_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[15\] balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[15\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502109568 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst10|ballMove:inst9|Xspeed_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[14\] balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[14\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[14\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[14\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502109568 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst10|ballMove:inst9|Xspeed_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[13\] balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[13\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[13\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[13\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502109568 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst10|ballMove:inst9|Xspeed_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[12\] balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[12\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[12\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[12\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502109568 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst10|ballMove:inst9|Xspeed_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[11\] balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[11\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[11\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[11\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502109568 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst10|ballMove:inst9|Xspeed_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[10\] balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[10\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[10\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[10\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502109568 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst10|ballMove:inst9|Xspeed_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[9\] balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[9\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[9\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[9\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502109568 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst10|ballMove:inst9|Xspeed_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[8\] balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[8\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[8\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[8\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502109568 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst10|ballMove:inst9|Xspeed_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[7\] balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[7\]~synth balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[7\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[7\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502109568 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst10|ballMove:inst9|Xspeed_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[6\] balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[6\]~synth balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[6\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[6\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502109568 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst10|ballMove:inst9|Xspeed_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[16\] balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[16\]~synth balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502109568 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst10|ballMove:inst9|Xspeed_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[15\] balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[15\]~synth balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502109568 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst10|ballMove:inst9|Xspeed_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[14\] balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[14\]~synth balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[14\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[14\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502109568 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst10|ballMove:inst9|Xspeed_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[13\] balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[13\]~synth balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[13\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[13\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502109568 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst10|ballMove:inst9|Xspeed_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[12\] balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[12\]~synth balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[12\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[12\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502109568 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst10|ballMove:inst9|Xspeed_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[11\] balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[11\]~synth balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[11\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[11\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502109568 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst10|ballMove:inst9|Xspeed_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[10\] balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[10\]~synth balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[10\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[10\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502109568 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst10|ballMove:inst9|Xspeed_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[9\] balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[9\]~synth balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[9\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[9\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502109568 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst10|ballMove:inst9|Xspeed_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[8\] balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[8\]~synth balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[8\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[8\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502109568 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst10|ballMove:inst9|Xspeed_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[30\] balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[30\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[30\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[30\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502109568 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst10|ballMove:inst9|Xspeed_tmp[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[29\] balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[29\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[29\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[29\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502109568 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst10|ballMove:inst9|Xspeed_tmp[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[28\] balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[28\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[28\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[28\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502109568 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst10|ballMove:inst9|Xspeed_tmp[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[27\] balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[27\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[27\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[27\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502109568 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst10|ballMove:inst9|Xspeed_tmp[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[26\] balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[26\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[26\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[26\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502109568 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst10|ballMove:inst9|Xspeed_tmp[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[25\] balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[25\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[25\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[25\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502109568 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst10|ballMove:inst9|Xspeed_tmp[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[24\] balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[24\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[24\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[24\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502109568 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst10|ballMove:inst9|Xspeed_tmp[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[23\] balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[23\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[23\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[23\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502109568 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst10|ballMove:inst9|Xspeed_tmp[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[22\] balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[22\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[22\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[22\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502109568 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst10|ballMove:inst9|Xspeed_tmp[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[21\] balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[21\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[21\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[21\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502109568 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst10|ballMove:inst9|Xspeed_tmp[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[20\] balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[20\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[20\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[20\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502109568 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst10|ballMove:inst9|Xspeed_tmp[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[19\] balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[19\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[19\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[19\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502109568 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst10|ballMove:inst9|Xspeed_tmp[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[18\] balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[18\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[18\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[18\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502109568 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst10|ballMove:inst9|Xspeed_tmp[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[17\] balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[17\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[17\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[17\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502109568 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst10|ballMove:inst9|Xspeed_tmp[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[5\] balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[5\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[5\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[5\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[5\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[5\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502109568 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst10|ballMove:inst9|Xspeed_tmp[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[4\] balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[4\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[4\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[4\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[4\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[4\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502109568 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst10|ballMove:inst9|Xspeed_tmp[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[3\] balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[3\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[3\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[3\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[3\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[3\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502109568 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst10|ballMove:inst9|Xspeed_tmp[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[2\] balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[2\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[2\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[2\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[2\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[2\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502109568 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst10|ballMove:inst9|Xspeed_tmp[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[1\] balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[1\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[1\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[1\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[1\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[1\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502109568 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst10|ballMove:inst9|Xspeed_tmp[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[0\] balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[0\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[0\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[0\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[0\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[0\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502109568 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst10|ballMove:inst9|Xspeed_tmp[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[31\] balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[31\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[31\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[31\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502109568 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst10|ballMove:inst9|Xspeed_tmp[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[30\] balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[30\]~synth balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[30\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[30\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502109568 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst10|ballMove:inst9|Xspeed_tmp[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[29\] balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[29\]~synth balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[29\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[29\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502109568 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst10|ballMove:inst9|Xspeed_tmp[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[28\] balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[28\]~synth balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[28\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[28\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502109568 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst10|ballMove:inst9|Xspeed_tmp[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[27\] balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[27\]~synth balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[27\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[27\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502109568 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst10|ballMove:inst9|Xspeed_tmp[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[26\] balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[26\]~synth balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[26\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[26\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502109568 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst10|ballMove:inst9|Xspeed_tmp[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[25\] balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[25\]~synth balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[25\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[25\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502109568 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst10|ballMove:inst9|Xspeed_tmp[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[24\] balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[24\]~synth balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[24\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[24\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502109568 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst10|ballMove:inst9|Xspeed_tmp[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[23\] balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[23\]~synth balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[23\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[23\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502109568 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst10|ballMove:inst9|Xspeed_tmp[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[22\] balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[22\]~synth balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[22\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[22\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502109568 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst10|ballMove:inst9|Xspeed_tmp[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[21\] balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[21\]~synth balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[21\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[21\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502109568 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst10|ballMove:inst9|Xspeed_tmp[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[20\] balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[20\]~synth balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[20\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[20\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502109568 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst10|ballMove:inst9|Xspeed_tmp[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[19\] balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[19\]~synth balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[19\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[19\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502109568 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst10|ballMove:inst9|Xspeed_tmp[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[18\] balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[18\]~synth balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[18\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[18\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502109568 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst10|ballMove:inst9|Xspeed_tmp[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[17\] balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[17\]~synth balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[17\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[17\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502109568 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst10|ballMove:inst9|Xspeed_tmp[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[5\] balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[5\]~synth balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[5\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[5\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[5\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[5\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502109568 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst10|ballMove:inst9|Xspeed_tmp[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[4\] balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[4\]~synth balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[4\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[4\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[4\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[4\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502109568 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst10|ballMove:inst9|Xspeed_tmp[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[3\] balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[3\]~synth balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[3\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[3\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[3\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[3\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502109568 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst10|ballMove:inst9|Xspeed_tmp[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[2\] balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[2\]~synth balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[2\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[2\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[2\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[2\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502109568 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst10|ballMove:inst9|Xspeed_tmp[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[1\] balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[1\]~synth balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[1\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[1\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[1\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[1\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502109568 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst10|ballMove:inst9|Xspeed_tmp[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[0\] balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[0\]~synth balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[0\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[0\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[0\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[0\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502109568 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst10|ballMove:inst9|Xspeed_tmp[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[31\] balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[31\]~synth balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[31\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[31\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502109568 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst10|ballMove:inst9|Xspeed_tmp[31]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 0 1557502109568 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[16\] balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[16\]~synth balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[16\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502111834 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst12|ballMove:inst9|topLeftY_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[15\] balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[15\]~synth balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[15\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[15\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502111834 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst12|ballMove:inst9|topLeftY_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[14\] balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[14\]~synth balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[14\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[14\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502111834 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst12|ballMove:inst9|topLeftY_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[13\] balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[13\]~synth balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[13\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[13\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502111834 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst12|ballMove:inst9|topLeftY_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[12\] balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[12\]~synth balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[12\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[12\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502111834 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst12|ballMove:inst9|topLeftY_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[11\] balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[11\]~synth balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[11\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[11\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502111834 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst12|ballMove:inst9|topLeftY_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[10\] balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[10\]~synth balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[10\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[10\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502111834 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst12|ballMove:inst9|topLeftY_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[9\] balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[9\]~synth balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[9\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[9\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502111834 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst12|ballMove:inst9|topLeftY_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[8\] balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[8\]~synth balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[8\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[8\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502111834 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst12|ballMove:inst9|topLeftY_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[7\] balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[7\]~synth balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[7\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[7\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502111834 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst12|ballMove:inst9|topLeftY_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[6\] balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[6\]~synth balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[6\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[6\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502111834 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst12|ballMove:inst9|topLeftY_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[7\] balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[7\]~synth balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[7\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[7\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502111834 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst12|ballMove:inst9|topLeftX_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[6\] balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[6\]~synth balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[6\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[6\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502111834 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst12|ballMove:inst9|topLeftX_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[16\] balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[16\]~synth balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[16\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502111834 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst12|ballMove:inst9|topLeftX_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[15\] balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[15\]~synth balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[15\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[15\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502111834 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst12|ballMove:inst9|topLeftX_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[14\] balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[14\]~synth balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[14\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[14\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502111834 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst12|ballMove:inst9|topLeftX_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[13\] balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[13\]~synth balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[13\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[13\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502111834 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst12|ballMove:inst9|topLeftX_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[12\] balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[12\]~synth balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[12\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[12\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502111834 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst12|ballMove:inst9|topLeftX_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[11\] balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[11\]~synth balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[11\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[11\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502111834 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst12|ballMove:inst9|topLeftX_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[10\] balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[10\]~synth balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[10\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[10\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502111834 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst12|ballMove:inst9|topLeftX_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[9\] balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[9\]~synth balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[9\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[9\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502111834 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst12|ballMove:inst9|topLeftX_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[8\] balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[8\]~synth balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[8\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[8\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502111834 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst12|ballMove:inst9|topLeftX_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[7\] balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[7\]~synth balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[7\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[7\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502111834 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst12|ballMove:inst9|Xspeed_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[6\] balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[6\]~synth balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[6\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[6\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502111834 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst12|ballMove:inst9|Xspeed_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[16\] balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[16\]~synth balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502111834 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst12|ballMove:inst9|Xspeed_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[15\] balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[15\]~synth balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502111834 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst12|ballMove:inst9|Xspeed_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[14\] balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[14\]~synth balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[14\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[14\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502111834 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst12|ballMove:inst9|Xspeed_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[13\] balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[13\]~synth balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[13\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[13\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502111834 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst12|ballMove:inst9|Xspeed_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[12\] balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[12\]~synth balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[12\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[12\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502111834 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst12|ballMove:inst9|Xspeed_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[11\] balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[11\]~synth balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[11\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[11\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502111834 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst12|ballMove:inst9|Xspeed_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[10\] balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[10\]~synth balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[10\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[10\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502111834 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst12|ballMove:inst9|Xspeed_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[9\] balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[9\]~synth balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[9\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[9\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502111834 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst12|ballMove:inst9|Xspeed_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[8\] balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[8\]~synth balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[8\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[8\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502111834 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst12|ballMove:inst9|Xspeed_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[30\] balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[30\]~synth balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[30\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[30\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502111834 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst12|ballMove:inst9|Xspeed_tmp[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[29\] balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[29\]~synth balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[29\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[29\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502111834 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst12|ballMove:inst9|Xspeed_tmp[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[28\] balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[28\]~synth balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[28\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[28\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502111834 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst12|ballMove:inst9|Xspeed_tmp[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[27\] balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[27\]~synth balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[27\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[27\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502111834 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst12|ballMove:inst9|Xspeed_tmp[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[26\] balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[26\]~synth balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[26\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[26\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502111834 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst12|ballMove:inst9|Xspeed_tmp[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[25\] balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[25\]~synth balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[25\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[25\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502111834 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst12|ballMove:inst9|Xspeed_tmp[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[24\] balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[24\]~synth balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[24\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[24\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502111834 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst12|ballMove:inst9|Xspeed_tmp[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[23\] balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[23\]~synth balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[23\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[23\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502111834 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst12|ballMove:inst9|Xspeed_tmp[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[22\] balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[22\]~synth balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[22\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[22\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502111834 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst12|ballMove:inst9|Xspeed_tmp[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[21\] balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[21\]~synth balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[21\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[21\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502111834 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst12|ballMove:inst9|Xspeed_tmp[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[20\] balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[20\]~synth balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[20\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[20\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502111834 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst12|ballMove:inst9|Xspeed_tmp[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[19\] balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[19\]~synth balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[19\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[19\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502111834 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst12|ballMove:inst9|Xspeed_tmp[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[18\] balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[18\]~synth balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[18\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[18\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502111834 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst12|ballMove:inst9|Xspeed_tmp[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[17\] balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[17\]~synth balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[17\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[17\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502111834 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst12|ballMove:inst9|Xspeed_tmp[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[5\] balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[5\]~synth balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[5\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[5\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[5\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[5\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502111834 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst12|ballMove:inst9|Xspeed_tmp[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[4\] balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[4\]~synth balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[4\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[4\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[4\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[4\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502111834 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst12|ballMove:inst9|Xspeed_tmp[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[3\] balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[3\]~synth balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[3\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[3\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[3\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[3\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502111834 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst12|ballMove:inst9|Xspeed_tmp[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[2\] balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[2\]~synth balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[2\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[2\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[2\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[2\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502111834 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst12|ballMove:inst9|Xspeed_tmp[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[1\] balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[1\]~synth balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[1\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[1\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[1\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[1\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502111834 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst12|ballMove:inst9|Xspeed_tmp[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[0\] balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[0\]~synth balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[0\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[0\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[0\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[0\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502111834 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst12|ballMove:inst9|Xspeed_tmp[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[31\] balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[31\]~synth balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[31\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[31\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502111834 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst12|ballMove:inst9|Xspeed_tmp[31]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 0 1557502111834 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[7\] balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[7\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[7\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[7\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502113528 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[6\] balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[6\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[6\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[6\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502113528 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[15\] balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502113528 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[14\] balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[14\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[14\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[14\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502113528 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[13\] balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[13\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[13\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[13\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502113528 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[12\] balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[12\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[12\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[12\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502113528 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[11\] balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[11\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[11\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[11\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502113528 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[10\] balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[10\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[10\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[10\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502113528 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[9\] balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[9\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[9\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[9\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502113528 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[8\] balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[8\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[8\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[8\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502113528 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[16\] balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[16\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[16\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502113528 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftY_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[15\] balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[15\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[15\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[15\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502113528 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftY_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[14\] balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[14\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[14\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[14\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502113528 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftY_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[13\] balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[13\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[13\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[13\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502113528 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftY_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[12\] balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[12\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[12\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[12\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502113528 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftY_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[11\] balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[11\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[11\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[11\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502113528 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftY_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[10\] balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[10\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[10\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[10\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502113528 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftY_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[9\] balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[9\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[9\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[9\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502113528 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftY_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[8\] balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[8\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[8\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[8\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502113528 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftY_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[7\] balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[7\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[7\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[7\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502113528 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftY_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[6\] balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[6\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[6\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[6\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftY_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502113528 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftY_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[0\] balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[0\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[0\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[0\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[0\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[0\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502113528 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[5\] balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[5\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[5\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[5\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[5\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[5\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502113528 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[4\] balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[4\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[4\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[4\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[4\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[4\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502113528 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[3\] balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[3\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[3\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[3\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[3\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[3\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502113528 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[2\] balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[2\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[2\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[2\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[2\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[2\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502113528 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[1\] balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[1\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[1\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[1\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[1\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[1\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502113528 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[6\] balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[6\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[6\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[6\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502113528 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[16\] balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[16\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[16\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502113528 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[15\] balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[15\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[15\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[15\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502113528 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[14\] balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[14\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[14\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[14\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502113528 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[13\] balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[13\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[13\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[13\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502113528 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[12\] balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[12\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[12\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[12\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502113528 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[11\] balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[11\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[11\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[11\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502113528 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[10\] balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[10\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[10\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[10\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502113528 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[9\] balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[9\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[9\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[9\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502113528 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[8\] balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[8\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[8\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[8\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502113528 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[7\] balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[7\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[7\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[7\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|topLeftX_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502113528 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[30\] balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[30\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[30\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[30\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502113528 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[29\] balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[29\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[29\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[29\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502113528 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[28\] balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[28\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[28\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[28\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502113528 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[27\] balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[27\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[27\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[27\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502113528 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[26\] balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[26\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[26\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[26\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502113528 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[25\] balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[25\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[25\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[25\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502113528 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[24\] balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[24\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[24\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[24\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502113528 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[23\] balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[23\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[23\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[23\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502113528 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[22\] balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[22\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[22\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[22\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502113528 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[21\] balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[21\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[21\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[21\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502113528 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[20\] balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[20\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[20\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[20\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502113528 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[19\] balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[19\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[19\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[19\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502113528 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[18\] balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[18\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[18\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[18\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502113528 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[17\] balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[17\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[17\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[17\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502113528 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[16\] balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[16\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502113528 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[31\] balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[31\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[31\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[31\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502113528 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[31]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 1 1557502113528 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[7\] balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[7\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[7\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[7\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst9|ballMove:inst9|Xspeed_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[6\] balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[6\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[6\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[6\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst9|ballMove:inst9|Xspeed_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[15\] balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[15\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst9|ballMove:inst9|Xspeed_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[14\] balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[14\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[14\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[14\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst9|ballMove:inst9|Xspeed_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[13\] balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[13\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[13\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[13\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst9|ballMove:inst9|Xspeed_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[12\] balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[12\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[12\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[12\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst9|ballMove:inst9|Xspeed_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[11\] balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[11\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[11\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[11\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst9|ballMove:inst9|Xspeed_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[10\] balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[10\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[10\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[10\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst9|ballMove:inst9|Xspeed_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[9\] balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[9\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[9\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[9\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst9|ballMove:inst9|Xspeed_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[8\] balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[8\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[8\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[8\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst9|ballMove:inst9|Xspeed_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[0\] balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[0\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[0\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[0\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[0\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[0\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst9|ballMove:inst9|Xspeed_tmp[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[5\] balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[5\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[5\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[5\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[5\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[5\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst9|ballMove:inst9|Xspeed_tmp[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[4\] balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[4\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[4\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[4\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[4\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[4\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst9|ballMove:inst9|Xspeed_tmp[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[3\] balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[3\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[3\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[3\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[3\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[3\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst9|ballMove:inst9|Xspeed_tmp[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[2\] balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[2\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[2\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[2\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[2\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[2\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst9|ballMove:inst9|Xspeed_tmp[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[1\] balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[1\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[1\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[1\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[1\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[1\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst9|ballMove:inst9|Xspeed_tmp[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[16\] balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[16\]~synth balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[16\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst17|ballMove:inst9|topLeftY_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[15\] balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[15\]~synth balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[15\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[15\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst17|ballMove:inst9|topLeftY_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[14\] balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[14\]~synth balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[14\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[14\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst17|ballMove:inst9|topLeftY_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[13\] balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[13\]~synth balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[13\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[13\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst17|ballMove:inst9|topLeftY_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[12\] balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[12\]~synth balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[12\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[12\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst17|ballMove:inst9|topLeftY_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[11\] balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[11\]~synth balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[11\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[11\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst17|ballMove:inst9|topLeftY_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[10\] balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[10\]~synth balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[10\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[10\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst17|ballMove:inst9|topLeftY_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[9\] balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[9\]~synth balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[9\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[9\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst17|ballMove:inst9|topLeftY_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[8\] balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[8\]~synth balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[8\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[8\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst17|ballMove:inst9|topLeftY_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[7\] balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[7\]~synth balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[7\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[7\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst17|ballMove:inst9|topLeftY_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[6\] balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[6\]~synth balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[6\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[6\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst17|ballMove:inst9|topLeftY_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[16\] balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[16\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[16\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst11|ballMove:inst9|topLeftY_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[15\] balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[15\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[15\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[15\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst11|ballMove:inst9|topLeftY_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[14\] balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[14\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[14\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[14\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst11|ballMove:inst9|topLeftY_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[13\] balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[13\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[13\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[13\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst11|ballMove:inst9|topLeftY_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[12\] balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[12\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[12\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[12\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst11|ballMove:inst9|topLeftY_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[11\] balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[11\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[11\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[11\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst11|ballMove:inst9|topLeftY_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[10\] balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[10\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[10\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[10\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst11|ballMove:inst9|topLeftY_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[9\] balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[9\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[9\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[9\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst11|ballMove:inst9|topLeftY_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[8\] balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[8\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[8\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[8\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst11|ballMove:inst9|topLeftY_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[7\] balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[7\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[7\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[7\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst11|ballMove:inst9|topLeftY_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[6\] balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[6\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[6\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[6\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst11|ballMove:inst9|topLeftY_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[7\] balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[7\]~synth balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[7\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[7\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst17|ballMove:inst9|topLeftX_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[6\] balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[6\]~synth balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[6\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[6\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst17|ballMove:inst9|topLeftX_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[16\] balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[16\]~synth balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[16\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst17|ballMove:inst9|topLeftX_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[15\] balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[15\]~synth balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[15\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[15\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst17|ballMove:inst9|topLeftX_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[14\] balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[14\]~synth balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[14\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[14\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst17|ballMove:inst9|topLeftX_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[13\] balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[13\]~synth balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[13\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[13\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst17|ballMove:inst9|topLeftX_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[12\] balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[12\]~synth balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[12\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[12\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst17|ballMove:inst9|topLeftX_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[11\] balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[11\]~synth balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[11\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[11\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst17|ballMove:inst9|topLeftX_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[10\] balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[10\]~synth balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[10\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[10\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst17|ballMove:inst9|topLeftX_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[9\] balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[9\]~synth balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[9\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[9\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst17|ballMove:inst9|topLeftX_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[8\] balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[8\]~synth balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[8\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[8\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst17|ballMove:inst9|topLeftX_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[7\] balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[7\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[7\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[7\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst9|ballMove:inst9|topLeftX_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[6\] balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[6\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[6\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[6\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst9|ballMove:inst9|topLeftX_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[16\] balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[16\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[16\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst9|ballMove:inst9|topLeftX_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[15\] balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[15\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[15\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[15\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst9|ballMove:inst9|topLeftX_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[14\] balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[14\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[14\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[14\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst9|ballMove:inst9|topLeftX_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[13\] balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[13\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[13\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[13\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst9|ballMove:inst9|topLeftX_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[12\] balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[12\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[12\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[12\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst9|ballMove:inst9|topLeftX_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[11\] balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[11\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[11\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[11\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst9|ballMove:inst9|topLeftX_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[10\] balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[10\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[10\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[10\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst9|ballMove:inst9|topLeftX_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[9\] balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[9\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[9\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[9\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst9|ballMove:inst9|topLeftX_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[8\] balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[8\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[8\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[8\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst9|ballMove:inst9|topLeftX_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[7\] balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[7\]~synth balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[7\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[7\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst18|ballMove:inst9|topLeftX_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[6\] balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[6\]~synth balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[6\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[6\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst18|ballMove:inst9|topLeftX_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[16\] balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[16\]~synth balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[16\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst18|ballMove:inst9|topLeftX_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[15\] balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[15\]~synth balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[15\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[15\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst18|ballMove:inst9|topLeftX_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[14\] balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[14\]~synth balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[14\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[14\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst18|ballMove:inst9|topLeftX_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[13\] balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[13\]~synth balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[13\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[13\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst18|ballMove:inst9|topLeftX_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[12\] balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[12\]~synth balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[12\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[12\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst18|ballMove:inst9|topLeftX_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[11\] balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[11\]~synth balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[11\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[11\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst18|ballMove:inst9|topLeftX_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[10\] balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[10\]~synth balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[10\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[10\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst18|ballMove:inst9|topLeftX_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[9\] balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[9\]~synth balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[9\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[9\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst18|ballMove:inst9|topLeftX_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[8\] balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[8\]~synth balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[8\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[8\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst18|ballMove:inst9|topLeftX_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[30\] balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[30\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[30\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[30\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst9|ballMove:inst9|Xspeed_tmp[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[29\] balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[29\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[29\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[29\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst9|ballMove:inst9|Xspeed_tmp[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[28\] balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[28\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[28\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[28\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst9|ballMove:inst9|Xspeed_tmp[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[27\] balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[27\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[27\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[27\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst9|ballMove:inst9|Xspeed_tmp[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[26\] balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[26\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[26\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[26\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst9|ballMove:inst9|Xspeed_tmp[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[25\] balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[25\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[25\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[25\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst9|ballMove:inst9|Xspeed_tmp[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[24\] balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[24\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[24\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[24\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst9|ballMove:inst9|Xspeed_tmp[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[23\] balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[23\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[23\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[23\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst9|ballMove:inst9|Xspeed_tmp[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[22\] balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[22\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[22\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[22\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst9|ballMove:inst9|Xspeed_tmp[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[21\] balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[21\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[21\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[21\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst9|ballMove:inst9|Xspeed_tmp[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[20\] balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[20\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[20\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[20\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst9|ballMove:inst9|Xspeed_tmp[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[19\] balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[19\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[19\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[19\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst9|ballMove:inst9|Xspeed_tmp[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[18\] balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[18\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[18\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[18\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst9|ballMove:inst9|Xspeed_tmp[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[17\] balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[17\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[17\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[17\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst9|ballMove:inst9|Xspeed_tmp[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[16\] balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[16\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst9|ballMove:inst9|Xspeed_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[31\] balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[31\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[31\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[31\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst9|ballMove:inst9|Xspeed_tmp[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[16\] balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[16\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[16\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst11|ballMove:inst9|topLeftX_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[15\] balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[15\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[15\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[15\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst11|ballMove:inst9|topLeftX_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[14\] balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[14\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[14\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[14\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst11|ballMove:inst9|topLeftX_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[13\] balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[13\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[13\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[13\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst11|ballMove:inst9|topLeftX_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[12\] balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[12\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[12\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[12\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst11|ballMove:inst9|topLeftX_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[11\] balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[11\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[11\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[11\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst11|ballMove:inst9|topLeftX_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[10\] balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[10\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[10\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[10\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst11|ballMove:inst9|topLeftX_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[9\] balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[9\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[9\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[9\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst11|ballMove:inst9|topLeftX_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[8\] balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[8\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[8\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[8\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst11|ballMove:inst9|topLeftX_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[7\] balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[7\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[7\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[7\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst11|ballMove:inst9|topLeftX_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[6\] balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[6\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[6\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[6\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst11|ballMove:inst9|topLeftX_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[7\] balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[7\]~synth balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[7\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[7\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst17|ballMove:inst9|Xspeed_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[6\] balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[6\]~synth balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[6\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[6\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst17|ballMove:inst9|Xspeed_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[16\] balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[16\]~synth balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst17|ballMove:inst9|Xspeed_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[15\] balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[15\]~synth balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst17|ballMove:inst9|Xspeed_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[14\] balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[14\]~synth balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[14\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[14\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst17|ballMove:inst9|Xspeed_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[13\] balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[13\]~synth balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[13\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[13\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst17|ballMove:inst9|Xspeed_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[12\] balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[12\]~synth balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[12\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[12\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst17|ballMove:inst9|Xspeed_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[11\] balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[11\]~synth balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[11\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[11\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst17|ballMove:inst9|Xspeed_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[10\] balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[10\]~synth balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[10\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[10\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst17|ballMove:inst9|Xspeed_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[9\] balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[9\]~synth balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[9\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[9\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst17|ballMove:inst9|Xspeed_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[8\] balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[8\]~synth balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[8\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[8\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst17|ballMove:inst9|Xspeed_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[7\] balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[7\]~synth balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[7\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[7\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst18|ballMove:inst9|Xspeed_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[6\] balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[6\]~synth balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[6\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[6\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst18|ballMove:inst9|Xspeed_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[16\] balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[16\]~synth balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst18|ballMove:inst9|Xspeed_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[15\] balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[15\]~synth balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst18|ballMove:inst9|Xspeed_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[14\] balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[14\]~synth balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[14\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[14\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst18|ballMove:inst9|Xspeed_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[13\] balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[13\]~synth balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[13\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[13\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst18|ballMove:inst9|Xspeed_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[12\] balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[12\]~synth balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[12\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[12\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst18|ballMove:inst9|Xspeed_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[11\] balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[11\]~synth balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[11\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[11\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst18|ballMove:inst9|Xspeed_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[10\] balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[10\]~synth balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[10\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[10\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst18|ballMove:inst9|Xspeed_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[9\] balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[9\]~synth balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[9\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[9\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst18|ballMove:inst9|Xspeed_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[8\] balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[8\]~synth balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[8\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[8\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst18|ballMove:inst9|Xspeed_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[16\] balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[16\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst11|ballMove:inst9|Xspeed_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[15\] balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[15\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst11|ballMove:inst9|Xspeed_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[14\] balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[14\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[14\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[14\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst11|ballMove:inst9|Xspeed_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[13\] balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[13\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[13\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[13\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst11|ballMove:inst9|Xspeed_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[12\] balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[12\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[12\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[12\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst11|ballMove:inst9|Xspeed_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[11\] balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[11\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[11\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[11\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst11|ballMove:inst9|Xspeed_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[10\] balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[10\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[10\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[10\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst11|ballMove:inst9|Xspeed_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[9\] balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[9\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[9\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[9\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst11|ballMove:inst9|Xspeed_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[8\] balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[8\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[8\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[8\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst11|ballMove:inst9|Xspeed_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[7\] balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[7\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[7\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[7\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst11|ballMove:inst9|Xspeed_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[6\] balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[6\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[6\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[6\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst11|ballMove:inst9|Xspeed_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[30\] balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[30\]~synth balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[30\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[30\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[30\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[30\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst17|ballMove:inst9|Xspeed_tmp[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[29\] balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[29\]~synth balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[30\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[29\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[29\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[30\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst17|ballMove:inst9|Xspeed_tmp[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[28\] balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[28\]~synth balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[30\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[28\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[28\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[30\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst17|ballMove:inst9|Xspeed_tmp[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[27\] balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[27\]~synth balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[30\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[27\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[27\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[30\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst17|ballMove:inst9|Xspeed_tmp[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[26\] balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[26\]~synth balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[30\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[26\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[26\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[30\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst17|ballMove:inst9|Xspeed_tmp[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[25\] balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[25\]~synth balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[30\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[25\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[25\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[30\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst17|ballMove:inst9|Xspeed_tmp[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[24\] balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[24\]~synth balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[30\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[24\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[24\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[30\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst17|ballMove:inst9|Xspeed_tmp[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[23\] balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[23\]~synth balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[30\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[23\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[23\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[30\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst17|ballMove:inst9|Xspeed_tmp[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[22\] balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[22\]~synth balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[30\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[22\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[22\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[30\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst17|ballMove:inst9|Xspeed_tmp[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[21\] balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[21\]~synth balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[30\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[21\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[21\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[30\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst17|ballMove:inst9|Xspeed_tmp[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[20\] balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[20\]~synth balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[30\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[20\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[20\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[30\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst17|ballMove:inst9|Xspeed_tmp[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[19\] balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[19\]~synth balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[30\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[19\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[19\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[30\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst17|ballMove:inst9|Xspeed_tmp[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[18\] balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[18\]~synth balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[30\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[18\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[18\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[30\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst17|ballMove:inst9|Xspeed_tmp[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[17\] balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[17\]~synth balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[30\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[17\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[17\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[30\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst17|ballMove:inst9|Xspeed_tmp[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[5\] balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[5\]~synth balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[5\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[5\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[5\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[5\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst17|ballMove:inst9|Xspeed_tmp[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[4\] balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[4\]~synth balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[4\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[4\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[4\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[4\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst17|ballMove:inst9|Xspeed_tmp[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[3\] balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[3\]~synth balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[3\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[3\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[3\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[3\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst17|ballMove:inst9|Xspeed_tmp[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[2\] balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[2\]~synth balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[2\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[2\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[2\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[2\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst17|ballMove:inst9|Xspeed_tmp[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[1\] balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[1\]~synth balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[1\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[1\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[1\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[1\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst17|ballMove:inst9|Xspeed_tmp[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[0\] balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[0\]~synth balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[0\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[0\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[0\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[0\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst17|ballMove:inst9|Xspeed_tmp[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[31\] balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[31\]~synth balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[30\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[31\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[31\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[30\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst17|ballMove:inst9|Xspeed_tmp[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[30\] balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[30\]~synth balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[30\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[30\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst18|ballMove:inst9|Xspeed_tmp[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[29\] balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[29\]~synth balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[29\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[29\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst18|ballMove:inst9|Xspeed_tmp[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[28\] balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[28\]~synth balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[28\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[28\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst18|ballMove:inst9|Xspeed_tmp[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[27\] balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[27\]~synth balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[27\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[27\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst18|ballMove:inst9|Xspeed_tmp[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[26\] balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[26\]~synth balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[26\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[26\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst18|ballMove:inst9|Xspeed_tmp[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[25\] balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[25\]~synth balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[25\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[25\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst18|ballMove:inst9|Xspeed_tmp[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[24\] balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[24\]~synth balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[24\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[24\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst18|ballMove:inst9|Xspeed_tmp[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[23\] balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[23\]~synth balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[23\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[23\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst18|ballMove:inst9|Xspeed_tmp[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[22\] balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[22\]~synth balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[22\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[22\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst18|ballMove:inst9|Xspeed_tmp[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[21\] balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[21\]~synth balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[21\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[21\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst18|ballMove:inst9|Xspeed_tmp[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[20\] balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[20\]~synth balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[20\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[20\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst18|ballMove:inst9|Xspeed_tmp[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[19\] balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[19\]~synth balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[19\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[19\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst18|ballMove:inst9|Xspeed_tmp[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[18\] balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[18\]~synth balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[18\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[18\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst18|ballMove:inst9|Xspeed_tmp[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[17\] balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[17\]~synth balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[17\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[17\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst18|ballMove:inst9|Xspeed_tmp[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[5\] balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[5\]~synth balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[5\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[5\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[5\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[5\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst18|ballMove:inst9|Xspeed_tmp[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[4\] balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[4\]~synth balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[4\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[4\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[4\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[4\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst18|ballMove:inst9|Xspeed_tmp[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[3\] balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[3\]~synth balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[3\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[3\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[3\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[3\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst18|ballMove:inst9|Xspeed_tmp[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[2\] balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[2\]~synth balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[2\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[2\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[2\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[2\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst18|ballMove:inst9|Xspeed_tmp[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[1\] balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[1\]~synth balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[1\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[1\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[1\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[1\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst18|ballMove:inst9|Xspeed_tmp[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[0\] balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[0\]~synth balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[0\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[0\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[0\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[0\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst18|ballMove:inst9|Xspeed_tmp[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[31\] balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[31\]~synth balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[31\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[31\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst18|ballMove:inst9|Xspeed_tmp[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[30\] balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[30\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[30\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[30\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst11|ballMove:inst9|Xspeed_tmp[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[29\] balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[29\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[29\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[29\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst11|ballMove:inst9|Xspeed_tmp[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[28\] balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[28\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[28\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[28\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst11|ballMove:inst9|Xspeed_tmp[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[27\] balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[27\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[27\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[27\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst11|ballMove:inst9|Xspeed_tmp[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[26\] balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[26\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[26\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[26\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst11|ballMove:inst9|Xspeed_tmp[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[25\] balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[25\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[25\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[25\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst11|ballMove:inst9|Xspeed_tmp[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[24\] balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[24\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[24\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[24\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst11|ballMove:inst9|Xspeed_tmp[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[23\] balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[23\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[23\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[23\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst11|ballMove:inst9|Xspeed_tmp[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[22\] balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[22\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[22\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[22\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst11|ballMove:inst9|Xspeed_tmp[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[21\] balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[21\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[21\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[21\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst11|ballMove:inst9|Xspeed_tmp[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[20\] balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[20\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[20\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[20\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst11|ballMove:inst9|Xspeed_tmp[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[19\] balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[19\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[19\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[19\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst11|ballMove:inst9|Xspeed_tmp[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[18\] balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[18\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[18\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[18\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst11|ballMove:inst9|Xspeed_tmp[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[17\] balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[17\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[17\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[17\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst11|ballMove:inst9|Xspeed_tmp[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[5\] balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[5\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[5\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[5\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[5\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[5\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst11|ballMove:inst9|Xspeed_tmp[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[4\] balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[4\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[4\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[4\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[4\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[4\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst11|ballMove:inst9|Xspeed_tmp[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[3\] balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[3\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[3\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[3\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[3\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[3\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst11|ballMove:inst9|Xspeed_tmp[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[2\] balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[2\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[2\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[2\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[2\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[2\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst11|ballMove:inst9|Xspeed_tmp[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[1\] balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[1\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[1\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[1\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[1\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[1\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst11|ballMove:inst9|Xspeed_tmp[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[0\] balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[0\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[0\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[0\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[0\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[0\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst11|ballMove:inst9|Xspeed_tmp[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[31\] balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[31\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[31\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[31\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502114930 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst11|ballMove:inst9|Xspeed_tmp[31]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 1 1557502114930 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[30\]~synth balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Duplicate LATCH primitive \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[30\]~synth\" merged with LATCH primitive \"balls_TOP:inst\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 1 1557502116123 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 1 1557502116123 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[7\] balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[7\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[7\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[7\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst9|ballMove:inst9|Xspeed_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[6\] balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[6\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[6\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[6\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst9|ballMove:inst9|Xspeed_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[15\] balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[15\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst9|ballMove:inst9|Xspeed_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[14\] balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[14\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[14\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[14\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst9|ballMove:inst9|Xspeed_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[13\] balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[13\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[13\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[13\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst9|ballMove:inst9|Xspeed_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[12\] balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[12\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[12\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[12\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst9|ballMove:inst9|Xspeed_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[11\] balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[11\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[11\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[11\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst9|ballMove:inst9|Xspeed_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[10\] balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[10\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[10\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[10\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst9|ballMove:inst9|Xspeed_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[9\] balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[9\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[9\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[9\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst9|ballMove:inst9|Xspeed_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[8\] balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[8\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[8\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[8\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst9|ballMove:inst9|Xspeed_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[0\] balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[0\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[0\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[0\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[0\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[0\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst9|ballMove:inst9|Xspeed_tmp[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[5\] balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[5\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[5\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[5\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[5\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[5\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst9|ballMove:inst9|Xspeed_tmp[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[4\] balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[4\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[4\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[4\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[4\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[4\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst9|ballMove:inst9|Xspeed_tmp[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[3\] balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[3\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[3\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[3\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[3\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[3\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst9|ballMove:inst9|Xspeed_tmp[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[2\] balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[2\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[2\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[2\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[2\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[2\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst9|ballMove:inst9|Xspeed_tmp[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[1\] balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[1\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[1\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[1\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[1\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[1\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst9|ballMove:inst9|Xspeed_tmp[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[16\] balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[16\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[16\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst17|ballMove:inst9|topLeftY_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[15\] balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[15\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[15\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[15\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst17|ballMove:inst9|topLeftY_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[14\] balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[14\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[14\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[14\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst17|ballMove:inst9|topLeftY_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[13\] balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[13\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[13\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[13\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst17|ballMove:inst9|topLeftY_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[12\] balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[12\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[12\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[12\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst17|ballMove:inst9|topLeftY_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[11\] balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[11\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[11\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[11\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst17|ballMove:inst9|topLeftY_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[10\] balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[10\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[10\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[10\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst17|ballMove:inst9|topLeftY_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[9\] balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[9\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[9\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[9\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst17|ballMove:inst9|topLeftY_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[8\] balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[8\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[8\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[8\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst17|ballMove:inst9|topLeftY_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[7\] balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[7\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[7\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[7\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst17|ballMove:inst9|topLeftY_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[6\] balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[6\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[6\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[6\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst17|ballMove:inst9|topLeftY_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[16\] balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[16\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[16\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst11|ballMove:inst9|topLeftY_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[15\] balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[15\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[15\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[15\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst11|ballMove:inst9|topLeftY_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[14\] balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[14\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[14\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[14\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst11|ballMove:inst9|topLeftY_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[13\] balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[13\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[13\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[13\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst11|ballMove:inst9|topLeftY_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[12\] balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[12\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[12\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[12\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst11|ballMove:inst9|topLeftY_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[11\] balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[11\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[11\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[11\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst11|ballMove:inst9|topLeftY_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[10\] balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[10\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[10\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[10\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst11|ballMove:inst9|topLeftY_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[9\] balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[9\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[9\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[9\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst11|ballMove:inst9|topLeftY_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[8\] balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[8\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[8\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[8\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst11|ballMove:inst9|topLeftY_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[7\] balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[7\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[7\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[7\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst11|ballMove:inst9|topLeftY_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[6\] balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[6\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[6\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[6\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst11|ballMove:inst9|topLeftY_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[7\] balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[7\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[7\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[7\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst17|ballMove:inst9|topLeftX_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[6\] balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[6\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[6\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[6\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst17|ballMove:inst9|topLeftX_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[16\] balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[16\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[16\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst17|ballMove:inst9|topLeftX_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[15\] balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[15\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[15\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[15\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst17|ballMove:inst9|topLeftX_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[14\] balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[14\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[14\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[14\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst17|ballMove:inst9|topLeftX_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[13\] balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[13\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[13\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[13\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst17|ballMove:inst9|topLeftX_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[12\] balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[12\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[12\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[12\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst17|ballMove:inst9|topLeftX_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[11\] balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[11\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[11\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[11\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst17|ballMove:inst9|topLeftX_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[10\] balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[10\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[10\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[10\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst17|ballMove:inst9|topLeftX_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[9\] balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[9\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[9\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[9\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst17|ballMove:inst9|topLeftX_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[8\] balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[8\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[8\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[8\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst17|ballMove:inst9|topLeftX_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[7\] balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[7\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[7\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[7\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst9|ballMove:inst9|topLeftX_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[6\] balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[6\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[6\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[6\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst9|ballMove:inst9|topLeftX_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[16\] balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[16\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[16\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst9|ballMove:inst9|topLeftX_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[15\] balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[15\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[15\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[15\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst9|ballMove:inst9|topLeftX_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[14\] balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[14\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[14\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[14\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst9|ballMove:inst9|topLeftX_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[13\] balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[13\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[13\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[13\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst9|ballMove:inst9|topLeftX_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[12\] balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[12\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[12\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[12\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst9|ballMove:inst9|topLeftX_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[11\] balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[11\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[11\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[11\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst9|ballMove:inst9|topLeftX_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[10\] balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[10\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[10\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[10\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst9|ballMove:inst9|topLeftX_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[9\] balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[9\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[9\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[9\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst9|ballMove:inst9|topLeftX_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[8\] balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[8\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[8\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[8\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst9|ballMove:inst9|topLeftX_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[16\] balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[16\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[16\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst11|ballMove:inst9|topLeftX_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[15\] balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[15\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[15\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[15\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst11|ballMove:inst9|topLeftX_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[14\] balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[14\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[14\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[14\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst11|ballMove:inst9|topLeftX_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[13\] balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[13\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[13\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[13\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst11|ballMove:inst9|topLeftX_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[12\] balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[12\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[12\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[12\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst11|ballMove:inst9|topLeftX_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[11\] balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[11\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[11\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[11\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst11|ballMove:inst9|topLeftX_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[10\] balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[10\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[10\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[10\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst11|ballMove:inst9|topLeftX_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[9\] balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[9\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[9\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[9\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst11|ballMove:inst9|topLeftX_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[8\] balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[8\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[8\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[8\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst11|ballMove:inst9|topLeftX_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[7\] balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[7\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[7\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[7\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst11|ballMove:inst9|topLeftX_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[6\] balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[6\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[6\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[6\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst11|ballMove:inst9|topLeftX_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[30\] balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[30\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[30\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[30\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst9|ballMove:inst9|Xspeed_tmp[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[29\] balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[29\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[29\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[29\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst9|ballMove:inst9|Xspeed_tmp[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[28\] balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[28\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[28\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[28\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst9|ballMove:inst9|Xspeed_tmp[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[27\] balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[27\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[27\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[27\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst9|ballMove:inst9|Xspeed_tmp[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[26\] balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[26\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[26\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[26\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst9|ballMove:inst9|Xspeed_tmp[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[25\] balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[25\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[25\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[25\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst9|ballMove:inst9|Xspeed_tmp[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[24\] balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[24\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[24\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[24\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst9|ballMove:inst9|Xspeed_tmp[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[23\] balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[23\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[23\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[23\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst9|ballMove:inst9|Xspeed_tmp[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[22\] balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[22\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[22\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[22\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst9|ballMove:inst9|Xspeed_tmp[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[21\] balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[21\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[21\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[21\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst9|ballMove:inst9|Xspeed_tmp[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[20\] balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[20\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[20\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[20\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst9|ballMove:inst9|Xspeed_tmp[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[19\] balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[19\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[19\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[19\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst9|ballMove:inst9|Xspeed_tmp[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[18\] balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[18\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[18\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[18\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst9|ballMove:inst9|Xspeed_tmp[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[17\] balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[17\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[17\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[17\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst9|ballMove:inst9|Xspeed_tmp[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[16\] balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[16\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst9|ballMove:inst9|Xspeed_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[31\] balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[31\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[31\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[31\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst9|ballMove:inst9|Xspeed_tmp[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[7\] balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[7\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[7\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[7\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst18|ballMove:inst9|topLeftX_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[6\] balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[6\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[6\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[6\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst18|ballMove:inst9|topLeftX_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[16\] balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[16\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[16\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst18|ballMove:inst9|topLeftX_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[15\] balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[15\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[15\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[15\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst18|ballMove:inst9|topLeftX_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[14\] balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[14\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[14\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[14\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst18|ballMove:inst9|topLeftX_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[13\] balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[13\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[13\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[13\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst18|ballMove:inst9|topLeftX_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[12\] balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[12\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[12\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[12\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst18|ballMove:inst9|topLeftX_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[11\] balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[11\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[11\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[11\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst18|ballMove:inst9|topLeftX_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[10\] balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[10\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[10\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[10\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst18|ballMove:inst9|topLeftX_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[9\] balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[9\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[9\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[9\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst18|ballMove:inst9|topLeftX_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[8\] balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[8\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[8\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[8\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst18|ballMove:inst9|topLeftX_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[7\] balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[7\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[7\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[7\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst17|ballMove:inst9|Xspeed_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[6\] balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[6\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[6\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[6\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst17|ballMove:inst9|Xspeed_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[16\] balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[16\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst17|ballMove:inst9|Xspeed_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[15\] balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[15\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst17|ballMove:inst9|Xspeed_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[14\] balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[14\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[14\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[14\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst17|ballMove:inst9|Xspeed_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[13\] balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[13\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[13\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[13\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst17|ballMove:inst9|Xspeed_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[12\] balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[12\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[12\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[12\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst17|ballMove:inst9|Xspeed_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[11\] balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[11\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[11\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[11\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst17|ballMove:inst9|Xspeed_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[10\] balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[10\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[10\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[10\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst17|ballMove:inst9|Xspeed_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[9\] balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[9\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[9\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[9\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst17|ballMove:inst9|Xspeed_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[8\] balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[8\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[8\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[8\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst17|ballMove:inst9|Xspeed_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[16\] balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[16\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst11|ballMove:inst9|Xspeed_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[15\] balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[15\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst11|ballMove:inst9|Xspeed_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[14\] balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[14\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[14\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[14\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst11|ballMove:inst9|Xspeed_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[13\] balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[13\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[13\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[13\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst11|ballMove:inst9|Xspeed_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[12\] balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[12\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[12\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[12\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst11|ballMove:inst9|Xspeed_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[11\] balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[11\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[11\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[11\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst11|ballMove:inst9|Xspeed_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[10\] balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[10\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[10\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[10\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst11|ballMove:inst9|Xspeed_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[9\] balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[9\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[9\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[9\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst11|ballMove:inst9|Xspeed_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[8\] balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[8\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[8\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[8\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst11|ballMove:inst9|Xspeed_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[7\] balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[7\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[7\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[7\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst11|ballMove:inst9|Xspeed_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[6\] balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[6\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[6\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[6\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst11|ballMove:inst9|Xspeed_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[30\] balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[30\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[30\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[30\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[30\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[30\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst17|ballMove:inst9|Xspeed_tmp[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[29\] balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[29\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[30\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[29\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[29\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[30\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst17|ballMove:inst9|Xspeed_tmp[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[28\] balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[28\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[30\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[28\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[28\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[30\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst17|ballMove:inst9|Xspeed_tmp[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[27\] balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[27\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[30\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[27\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[27\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[30\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst17|ballMove:inst9|Xspeed_tmp[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[26\] balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[26\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[30\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[26\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[26\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[30\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst17|ballMove:inst9|Xspeed_tmp[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[25\] balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[25\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[30\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[25\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[25\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[30\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst17|ballMove:inst9|Xspeed_tmp[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[24\] balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[24\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[30\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[24\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[24\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[30\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst17|ballMove:inst9|Xspeed_tmp[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[23\] balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[23\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[30\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[23\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[23\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[30\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst17|ballMove:inst9|Xspeed_tmp[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[22\] balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[22\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[30\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[22\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[22\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[30\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst17|ballMove:inst9|Xspeed_tmp[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[21\] balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[21\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[30\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[21\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[21\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[30\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst17|ballMove:inst9|Xspeed_tmp[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[20\] balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[20\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[30\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[20\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[20\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[30\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst17|ballMove:inst9|Xspeed_tmp[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[19\] balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[19\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[30\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[19\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[19\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[30\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst17|ballMove:inst9|Xspeed_tmp[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[18\] balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[18\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[30\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[18\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[18\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[30\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst17|ballMove:inst9|Xspeed_tmp[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[17\] balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[17\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[30\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[17\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[17\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[30\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst17|ballMove:inst9|Xspeed_tmp[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[5\] balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[5\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[5\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[5\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[5\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[5\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst17|ballMove:inst9|Xspeed_tmp[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[4\] balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[4\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[4\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[4\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[4\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[4\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst17|ballMove:inst9|Xspeed_tmp[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[3\] balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[3\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[3\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[3\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[3\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[3\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst17|ballMove:inst9|Xspeed_tmp[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[2\] balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[2\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[2\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[2\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[2\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[2\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst17|ballMove:inst9|Xspeed_tmp[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[1\] balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[1\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[1\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[1\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[1\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[1\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst17|ballMove:inst9|Xspeed_tmp[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[0\] balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[0\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[0\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[0\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[0\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[0\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst17|ballMove:inst9|Xspeed_tmp[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[31\] balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[31\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[30\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[31\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[31\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[30\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst17|ballMove:inst9|Xspeed_tmp[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[30\] balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[30\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[30\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[30\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst11|ballMove:inst9|Xspeed_tmp[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[29\] balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[29\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[29\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[29\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst11|ballMove:inst9|Xspeed_tmp[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[28\] balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[28\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[28\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[28\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst11|ballMove:inst9|Xspeed_tmp[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[27\] balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[27\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[27\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[27\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst11|ballMove:inst9|Xspeed_tmp[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[26\] balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[26\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[26\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[26\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst11|ballMove:inst9|Xspeed_tmp[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[25\] balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[25\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[25\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[25\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst11|ballMove:inst9|Xspeed_tmp[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[24\] balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[24\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[24\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[24\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst11|ballMove:inst9|Xspeed_tmp[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[23\] balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[23\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[23\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[23\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst11|ballMove:inst9|Xspeed_tmp[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[22\] balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[22\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[22\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[22\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst11|ballMove:inst9|Xspeed_tmp[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[21\] balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[21\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[21\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[21\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst11|ballMove:inst9|Xspeed_tmp[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[20\] balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[20\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[20\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[20\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst11|ballMove:inst9|Xspeed_tmp[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[19\] balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[19\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[19\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[19\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst11|ballMove:inst9|Xspeed_tmp[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[18\] balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[18\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[18\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[18\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst11|ballMove:inst9|Xspeed_tmp[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[17\] balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[17\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[17\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[17\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst11|ballMove:inst9|Xspeed_tmp[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[5\] balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[5\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[5\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[5\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[5\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[5\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst11|ballMove:inst9|Xspeed_tmp[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[4\] balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[4\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[4\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[4\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[4\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[4\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst11|ballMove:inst9|Xspeed_tmp[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[3\] balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[3\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[3\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[3\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[3\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[3\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst11|ballMove:inst9|Xspeed_tmp[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[2\] balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[2\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[2\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[2\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[2\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[2\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst11|ballMove:inst9|Xspeed_tmp[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[1\] balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[1\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[1\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[1\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[1\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[1\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst11|ballMove:inst9|Xspeed_tmp[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[0\] balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[0\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[0\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[0\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[0\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[0\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst11|ballMove:inst9|Xspeed_tmp[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[31\] balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[31\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[31\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[31\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst11|ballMove:inst9|Xspeed_tmp[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[7\] balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[7\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[7\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[7\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst18|ballMove:inst9|Xspeed_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[6\] balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[6\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[6\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[6\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst18|ballMove:inst9|Xspeed_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[16\] balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[16\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst18|ballMove:inst9|Xspeed_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[15\] balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[15\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst18|ballMove:inst9|Xspeed_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[14\] balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[14\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[14\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[14\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst18|ballMove:inst9|Xspeed_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[13\] balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[13\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[13\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[13\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst18|ballMove:inst9|Xspeed_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[12\] balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[12\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[12\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[12\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst18|ballMove:inst9|Xspeed_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[11\] balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[11\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[11\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[11\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst18|ballMove:inst9|Xspeed_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[10\] balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[10\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[10\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[10\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst18|ballMove:inst9|Xspeed_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[9\] balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[9\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[9\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[9\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst18|ballMove:inst9|Xspeed_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[8\] balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[8\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[8\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[8\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst18|ballMove:inst9|Xspeed_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[30\] balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[30\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[30\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[30\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst18|ballMove:inst9|Xspeed_tmp[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[29\] balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[29\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[29\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[29\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst18|ballMove:inst9|Xspeed_tmp[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[28\] balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[28\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[28\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[28\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst18|ballMove:inst9|Xspeed_tmp[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[27\] balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[27\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[27\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[27\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst18|ballMove:inst9|Xspeed_tmp[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[26\] balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[26\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[26\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[26\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst18|ballMove:inst9|Xspeed_tmp[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[25\] balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[25\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[25\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[25\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst18|ballMove:inst9|Xspeed_tmp[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[24\] balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[24\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[24\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[24\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst18|ballMove:inst9|Xspeed_tmp[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[23\] balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[23\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[23\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[23\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst18|ballMove:inst9|Xspeed_tmp[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[22\] balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[22\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[22\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[22\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst18|ballMove:inst9|Xspeed_tmp[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[21\] balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[21\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[21\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[21\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst18|ballMove:inst9|Xspeed_tmp[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[20\] balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[20\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[20\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[20\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst18|ballMove:inst9|Xspeed_tmp[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[19\] balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[19\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[19\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[19\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst18|ballMove:inst9|Xspeed_tmp[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[18\] balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[18\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[18\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[18\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst18|ballMove:inst9|Xspeed_tmp[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[17\] balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[17\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[17\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[17\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst18|ballMove:inst9|Xspeed_tmp[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[5\] balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[5\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[5\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[5\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[5\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[5\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst18|ballMove:inst9|Xspeed_tmp[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[4\] balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[4\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[4\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[4\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[4\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[4\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst18|ballMove:inst9|Xspeed_tmp[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[3\] balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[3\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[3\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[3\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[3\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[3\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst18|ballMove:inst9|Xspeed_tmp[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[2\] balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[2\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[2\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[2\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[2\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[2\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst18|ballMove:inst9|Xspeed_tmp[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[1\] balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[1\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[1\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[1\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[1\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[1\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst18|ballMove:inst9|Xspeed_tmp[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[0\] balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[0\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[0\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[0\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[0\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[0\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst18|ballMove:inst9|Xspeed_tmp[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[31\] balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[31\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[31\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[31\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502115968 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst18|ballMove:inst9|Xspeed_tmp[31]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 0 1557502115968 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[7\] balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[7\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[7\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[7\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst9|ballMove:inst9|Xspeed_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[6\] balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[6\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[6\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[6\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst9|ballMove:inst9|Xspeed_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[15\] balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[15\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst9|ballMove:inst9|Xspeed_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[14\] balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[14\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[14\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[14\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst9|ballMove:inst9|Xspeed_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[13\] balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[13\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[13\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[13\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst9|ballMove:inst9|Xspeed_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[12\] balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[12\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[12\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[12\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst9|ballMove:inst9|Xspeed_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[11\] balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[11\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[11\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[11\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst9|ballMove:inst9|Xspeed_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[10\] balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[10\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[10\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[10\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst9|ballMove:inst9|Xspeed_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[9\] balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[9\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[9\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[9\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst9|ballMove:inst9|Xspeed_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[8\] balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[8\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[8\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[8\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst9|ballMove:inst9|Xspeed_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[0\] balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[0\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[0\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[0\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[0\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[0\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst9|ballMove:inst9|Xspeed_tmp[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[5\] balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[5\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[5\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[5\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[5\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[5\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst9|ballMove:inst9|Xspeed_tmp[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[4\] balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[4\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[4\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[4\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[4\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[4\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst9|ballMove:inst9|Xspeed_tmp[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[3\] balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[3\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[3\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[3\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[3\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[3\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst9|ballMove:inst9|Xspeed_tmp[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[2\] balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[2\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[2\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[2\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[2\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[2\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst9|ballMove:inst9|Xspeed_tmp[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[1\] balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[1\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[1\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[1\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[1\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[1\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst9|ballMove:inst9|Xspeed_tmp[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[16\] balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[16\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[16\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst17|ballMove:inst9|topLeftY_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[15\] balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[15\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[15\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[15\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst17|ballMove:inst9|topLeftY_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[14\] balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[14\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[14\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[14\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst17|ballMove:inst9|topLeftY_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[13\] balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[13\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[13\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[13\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst17|ballMove:inst9|topLeftY_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[12\] balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[12\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[12\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[12\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst17|ballMove:inst9|topLeftY_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[11\] balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[11\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[11\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[11\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst17|ballMove:inst9|topLeftY_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[10\] balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[10\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[10\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[10\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst17|ballMove:inst9|topLeftY_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[9\] balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[9\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[9\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[9\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst17|ballMove:inst9|topLeftY_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[8\] balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[8\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[8\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[8\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst17|ballMove:inst9|topLeftY_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[7\] balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[7\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[7\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[7\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst17|ballMove:inst9|topLeftY_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[6\] balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[6\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[6\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[6\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftY_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst17|ballMove:inst9|topLeftY_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[16\] balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[16\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[16\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst11|ballMove:inst9|topLeftY_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[15\] balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[15\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[15\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[15\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst11|ballMove:inst9|topLeftY_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[14\] balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[14\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[14\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[14\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst11|ballMove:inst9|topLeftY_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[13\] balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[13\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[13\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[13\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst11|ballMove:inst9|topLeftY_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[12\] balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[12\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[12\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[12\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst11|ballMove:inst9|topLeftY_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[11\] balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[11\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[11\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[11\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst11|ballMove:inst9|topLeftY_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[10\] balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[10\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[10\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[10\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst11|ballMove:inst9|topLeftY_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[9\] balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[9\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[9\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[9\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst11|ballMove:inst9|topLeftY_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[8\] balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[8\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[8\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[8\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst11|ballMove:inst9|topLeftY_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[7\] balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[7\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[7\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[7\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst11|ballMove:inst9|topLeftY_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[6\] balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[6\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[6\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[6\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftY_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst11|ballMove:inst9|topLeftY_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[7\] balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[7\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[7\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[7\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst17|ballMove:inst9|topLeftX_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[6\] balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[6\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[6\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[6\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst17|ballMove:inst9|topLeftX_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[16\] balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[16\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[16\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst17|ballMove:inst9|topLeftX_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[15\] balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[15\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[15\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[15\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst17|ballMove:inst9|topLeftX_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[14\] balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[14\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[14\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[14\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst17|ballMove:inst9|topLeftX_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[13\] balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[13\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[13\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[13\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst17|ballMove:inst9|topLeftX_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[12\] balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[12\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[12\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[12\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst17|ballMove:inst9|topLeftX_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[11\] balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[11\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[11\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[11\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst17|ballMove:inst9|topLeftX_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[10\] balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[10\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[10\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[10\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst17|ballMove:inst9|topLeftX_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[9\] balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[9\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[9\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[9\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst17|ballMove:inst9|topLeftX_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[8\] balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[8\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[8\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[8\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst17|ballMove:inst9|topLeftX_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[7\] balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[7\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[7\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[7\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst9|ballMove:inst9|topLeftX_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[6\] balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[6\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[6\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[6\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst9|ballMove:inst9|topLeftX_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[16\] balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[16\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[16\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst9|ballMove:inst9|topLeftX_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[15\] balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[15\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[15\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[15\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst9|ballMove:inst9|topLeftX_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[14\] balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[14\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[14\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[14\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst9|ballMove:inst9|topLeftX_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[13\] balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[13\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[13\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[13\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst9|ballMove:inst9|topLeftX_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[12\] balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[12\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[12\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[12\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst9|ballMove:inst9|topLeftX_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[11\] balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[11\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[11\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[11\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst9|ballMove:inst9|topLeftX_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[10\] balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[10\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[10\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[10\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst9|ballMove:inst9|topLeftX_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[9\] balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[9\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[9\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[9\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst9|ballMove:inst9|topLeftX_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[8\] balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[8\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[8\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[8\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst9|ballMove:inst9|topLeftX_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[16\] balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[16\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[16\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst11|ballMove:inst9|topLeftX_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[15\] balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[15\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[15\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[15\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst11|ballMove:inst9|topLeftX_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[14\] balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[14\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[14\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[14\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst11|ballMove:inst9|topLeftX_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[13\] balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[13\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[13\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[13\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst11|ballMove:inst9|topLeftX_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[12\] balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[12\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[12\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[12\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst11|ballMove:inst9|topLeftX_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[11\] balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[11\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[11\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[11\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst11|ballMove:inst9|topLeftX_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[10\] balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[10\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[10\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[10\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst11|ballMove:inst9|topLeftX_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[9\] balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[9\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[9\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[9\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst11|ballMove:inst9|topLeftX_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[8\] balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[8\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[8\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[8\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst11|ballMove:inst9|topLeftX_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[7\] balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[7\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[7\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[7\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst11|ballMove:inst9|topLeftX_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[6\] balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[6\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[6\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|topLeftX_tmp\[6\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|topLeftX_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst11|ballMove:inst9|topLeftX_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[30\] balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[30\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[30\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[30\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst9|ballMove:inst9|Xspeed_tmp[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[29\] balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[29\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[29\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[29\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst9|ballMove:inst9|Xspeed_tmp[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[28\] balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[28\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[28\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[28\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst9|ballMove:inst9|Xspeed_tmp[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[27\] balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[27\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[27\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[27\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst9|ballMove:inst9|Xspeed_tmp[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[26\] balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[26\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[26\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[26\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst9|ballMove:inst9|Xspeed_tmp[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[25\] balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[25\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[25\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[25\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst9|ballMove:inst9|Xspeed_tmp[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[24\] balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[24\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[24\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[24\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst9|ballMove:inst9|Xspeed_tmp[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[23\] balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[23\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[23\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[23\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst9|ballMove:inst9|Xspeed_tmp[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[22\] balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[22\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[22\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[22\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst9|ballMove:inst9|Xspeed_tmp[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[21\] balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[21\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[21\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[21\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst9|ballMove:inst9|Xspeed_tmp[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[20\] balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[20\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[20\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[20\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst9|ballMove:inst9|Xspeed_tmp[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[19\] balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[19\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[19\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[19\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst9|ballMove:inst9|Xspeed_tmp[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[18\] balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[18\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[18\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[18\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst9|ballMove:inst9|Xspeed_tmp[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[17\] balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[17\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[17\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[17\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst9|ballMove:inst9|Xspeed_tmp[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[16\] balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[16\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst9|ballMove:inst9|Xspeed_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[31\] balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[31\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[31\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[31\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst9\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst9|ballMove:inst9|Xspeed_tmp[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[7\] balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[7\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[7\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[7\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst18|ballMove:inst9|topLeftX_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[6\] balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[6\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[6\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[6\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst18|ballMove:inst9|topLeftX_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[16\] balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[16\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[16\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst18|ballMove:inst9|topLeftX_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[15\] balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[15\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[15\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[15\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst18|ballMove:inst9|topLeftX_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[14\] balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[14\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[14\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[14\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst18|ballMove:inst9|topLeftX_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[13\] balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[13\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[13\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[13\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst18|ballMove:inst9|topLeftX_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[12\] balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[12\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[12\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[12\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst18|ballMove:inst9|topLeftX_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[11\] balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[11\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[11\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[11\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst18|ballMove:inst9|topLeftX_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[10\] balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[10\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[10\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[10\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst18|ballMove:inst9|topLeftX_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[9\] balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[9\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[9\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[9\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst18|ballMove:inst9|topLeftX_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[8\] balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[8\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[8\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|topLeftX_tmp\[8\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|topLeftX_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst18|ballMove:inst9|topLeftX_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[7\] balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[7\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[7\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[7\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst17|ballMove:inst9|Xspeed_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[6\] balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[6\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[6\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[6\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst17|ballMove:inst9|Xspeed_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[16\] balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[16\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst17|ballMove:inst9|Xspeed_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[15\] balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[15\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst17|ballMove:inst9|Xspeed_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[14\] balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[14\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[14\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[14\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst17|ballMove:inst9|Xspeed_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[13\] balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[13\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[13\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[13\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst17|ballMove:inst9|Xspeed_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[12\] balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[12\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[12\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[12\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst17|ballMove:inst9|Xspeed_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[11\] balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[11\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[11\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[11\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst17|ballMove:inst9|Xspeed_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[10\] balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[10\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[10\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[10\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst17|ballMove:inst9|Xspeed_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[9\] balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[9\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[9\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[9\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst17|ballMove:inst9|Xspeed_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[8\] balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[8\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[8\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[8\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst17|ballMove:inst9|Xspeed_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[16\] balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[16\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst11|ballMove:inst9|Xspeed_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[15\] balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[15\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst11|ballMove:inst9|Xspeed_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[14\] balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[14\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[14\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[14\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst11|ballMove:inst9|Xspeed_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[13\] balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[13\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[13\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[13\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst11|ballMove:inst9|Xspeed_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[12\] balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[12\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[12\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[12\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst11|ballMove:inst9|Xspeed_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[11\] balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[11\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[11\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[11\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst11|ballMove:inst9|Xspeed_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[10\] balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[10\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[10\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[10\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst11|ballMove:inst9|Xspeed_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[9\] balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[9\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[9\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[9\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst11|ballMove:inst9|Xspeed_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[8\] balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[8\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[8\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[8\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst11|ballMove:inst9|Xspeed_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[7\] balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[7\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[7\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[7\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst11|ballMove:inst9|Xspeed_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[6\] balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[6\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[6\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[6\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst11|ballMove:inst9|Xspeed_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[30\] balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[30\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[30\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[30\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[30\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[30\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst17|ballMove:inst9|Xspeed_tmp[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[29\] balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[29\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[30\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[29\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[29\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[30\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst17|ballMove:inst9|Xspeed_tmp[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[28\] balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[28\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[30\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[28\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[28\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[30\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst17|ballMove:inst9|Xspeed_tmp[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[27\] balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[27\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[30\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[27\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[27\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[30\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst17|ballMove:inst9|Xspeed_tmp[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[26\] balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[26\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[30\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[26\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[26\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[30\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst17|ballMove:inst9|Xspeed_tmp[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[25\] balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[25\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[30\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[25\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[25\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[30\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst17|ballMove:inst9|Xspeed_tmp[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[24\] balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[24\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[30\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[24\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[24\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[30\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst17|ballMove:inst9|Xspeed_tmp[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[23\] balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[23\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[30\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[23\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[23\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[30\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst17|ballMove:inst9|Xspeed_tmp[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[22\] balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[22\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[30\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[22\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[22\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[30\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst17|ballMove:inst9|Xspeed_tmp[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[21\] balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[21\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[30\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[21\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[21\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[30\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst17|ballMove:inst9|Xspeed_tmp[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[20\] balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[20\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[30\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[20\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[20\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[30\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst17|ballMove:inst9|Xspeed_tmp[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[19\] balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[19\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[30\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[19\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[19\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[30\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst17|ballMove:inst9|Xspeed_tmp[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[18\] balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[18\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[30\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[18\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[18\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[30\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst17|ballMove:inst9|Xspeed_tmp[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[17\] balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[17\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[30\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[17\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[17\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[30\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst17|ballMove:inst9|Xspeed_tmp[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[5\] balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[5\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[5\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[5\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[5\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[5\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst17|ballMove:inst9|Xspeed_tmp[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[4\] balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[4\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[4\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[4\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[4\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[4\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst17|ballMove:inst9|Xspeed_tmp[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[3\] balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[3\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[3\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[3\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[3\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[3\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst17|ballMove:inst9|Xspeed_tmp[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[2\] balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[2\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[2\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[2\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[2\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[2\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst17|ballMove:inst9|Xspeed_tmp[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[1\] balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[1\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[1\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[1\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[1\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[1\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst17|ballMove:inst9|Xspeed_tmp[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[0\] balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[0\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[0\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[0\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[0\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[0\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst17|ballMove:inst9|Xspeed_tmp[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[31\] balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[31\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[30\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[31\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[31\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[30\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst17|ballMove:inst9|Xspeed_tmp[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[30\] balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[30\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[30\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[30\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst11|ballMove:inst9|Xspeed_tmp[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[29\] balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[29\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[29\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[29\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst11|ballMove:inst9|Xspeed_tmp[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[28\] balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[28\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[28\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[28\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst11|ballMove:inst9|Xspeed_tmp[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[27\] balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[27\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[27\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[27\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst11|ballMove:inst9|Xspeed_tmp[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[26\] balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[26\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[26\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[26\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst11|ballMove:inst9|Xspeed_tmp[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[25\] balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[25\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[25\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[25\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst11|ballMove:inst9|Xspeed_tmp[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[24\] balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[24\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[24\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[24\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst11|ballMove:inst9|Xspeed_tmp[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[23\] balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[23\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[23\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[23\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst11|ballMove:inst9|Xspeed_tmp[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[22\] balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[22\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[22\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[22\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst11|ballMove:inst9|Xspeed_tmp[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[21\] balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[21\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[21\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[21\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst11|ballMove:inst9|Xspeed_tmp[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[20\] balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[20\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[20\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[20\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst11|ballMove:inst9|Xspeed_tmp[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[19\] balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[19\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[19\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[19\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst11|ballMove:inst9|Xspeed_tmp[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[18\] balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[18\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[18\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[18\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst11|ballMove:inst9|Xspeed_tmp[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[17\] balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[17\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[17\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[17\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst11|ballMove:inst9|Xspeed_tmp[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[5\] balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[5\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[5\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[5\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[5\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[5\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst11|ballMove:inst9|Xspeed_tmp[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[4\] balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[4\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[4\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[4\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[4\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[4\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst11|ballMove:inst9|Xspeed_tmp[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[3\] balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[3\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[3\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[3\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[3\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[3\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst11|ballMove:inst9|Xspeed_tmp[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[2\] balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[2\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[2\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[2\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[2\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[2\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst11|ballMove:inst9|Xspeed_tmp[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[1\] balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[1\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[1\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[1\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[1\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[1\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst11|ballMove:inst9|Xspeed_tmp[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[0\] balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[0\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[0\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[0\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[0\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[0\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst11|ballMove:inst9|Xspeed_tmp[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[31\] balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[31\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[31\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[31\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst11\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst11|ballMove:inst9|Xspeed_tmp[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[7\] balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[7\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[7\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[7\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst18|ballMove:inst9|Xspeed_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[6\] balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[6\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[6\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[6\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst18|ballMove:inst9|Xspeed_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[16\] balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[16\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst18|ballMove:inst9|Xspeed_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[15\] balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[15\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst18|ballMove:inst9|Xspeed_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[14\] balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[14\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[14\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[14\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst18|ballMove:inst9|Xspeed_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[13\] balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[13\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[13\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[13\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst18|ballMove:inst9|Xspeed_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[12\] balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[12\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[12\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[12\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst18|ballMove:inst9|Xspeed_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[11\] balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[11\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[11\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[11\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst18|ballMove:inst9|Xspeed_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[10\] balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[10\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[10\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[10\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst18|ballMove:inst9|Xspeed_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[9\] balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[9\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[9\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[9\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst18|ballMove:inst9|Xspeed_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[8\] balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[8\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[8\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[8\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst18|ballMove:inst9|Xspeed_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[30\] balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[30\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[30\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[30\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst18|ballMove:inst9|Xspeed_tmp[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[29\] balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[29\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[29\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[29\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst18|ballMove:inst9|Xspeed_tmp[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[28\] balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[28\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[28\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[28\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst18|ballMove:inst9|Xspeed_tmp[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[27\] balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[27\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[27\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[27\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst18|ballMove:inst9|Xspeed_tmp[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[26\] balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[26\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[26\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[26\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst18|ballMove:inst9|Xspeed_tmp[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[25\] balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[25\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[25\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[25\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst18|ballMove:inst9|Xspeed_tmp[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[24\] balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[24\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[24\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[24\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst18|ballMove:inst9|Xspeed_tmp[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[23\] balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[23\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[23\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[23\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst18|ballMove:inst9|Xspeed_tmp[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[22\] balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[22\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[22\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[22\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst18|ballMove:inst9|Xspeed_tmp[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[21\] balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[21\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[21\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[21\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst18|ballMove:inst9|Xspeed_tmp[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[20\] balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[20\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[20\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[20\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst18|ballMove:inst9|Xspeed_tmp[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[19\] balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[19\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[19\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[19\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst18|ballMove:inst9|Xspeed_tmp[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[18\] balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[18\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[18\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[18\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst18|ballMove:inst9|Xspeed_tmp[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[17\] balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[17\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[17\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[17\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst18|ballMove:inst9|Xspeed_tmp[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[5\] balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[5\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[5\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[5\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[5\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[5\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst18|ballMove:inst9|Xspeed_tmp[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[4\] balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[4\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[4\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[4\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[4\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[4\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst18|ballMove:inst9|Xspeed_tmp[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[3\] balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[3\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[3\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[3\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[3\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[3\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst18|ballMove:inst9|Xspeed_tmp[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[2\] balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[2\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[2\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[2\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[2\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[2\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst18|ballMove:inst9|Xspeed_tmp[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[1\] balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[1\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[1\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[1\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[1\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[1\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst18|ballMove:inst9|Xspeed_tmp[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[0\] balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[0\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[0\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[0\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[0\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[0\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst18|ballMove:inst9|Xspeed_tmp[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[31\] balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[31\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[31\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[31\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502116249 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst18|ballMove:inst9|Xspeed_tmp[31]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 1 1557502116249 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[30\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Duplicate LATCH primitive \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[30\]~synth\" merged with LATCH primitive \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 0 1557502117144 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[0\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[0\]~synth " "Duplicate LATCH primitive \"balls_TOP:inst9\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[0\]~synth\" merged with LATCH primitive \"balls_TOP:inst9\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[0\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 0 1557502117144 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 0 1557502117144 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[30\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Duplicate LATCH primitive \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[30\]~synth\" merged with LATCH primitive \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 1 1557502117454 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[0\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[0\]~synth " "Duplicate LATCH primitive \"balls_TOP:inst10\|Small_Ball_TOP:inst18\|ballMove:inst9\|Xspeed_tmp\[0\]~synth\" merged with LATCH primitive \"balls_TOP:inst10\|Small_Ball_TOP:inst17\|ballMove:inst9\|Xspeed_tmp\[0\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 1 1557502117454 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 1 1557502117454 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[16\] balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[16\]~synth balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[16\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst13|ballMove:inst9|topLeftY_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[15\] balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[15\]~synth balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[15\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[15\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst13|ballMove:inst9|topLeftY_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[14\] balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[14\]~synth balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[14\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[14\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst13|ballMove:inst9|topLeftY_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[13\] balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[13\]~synth balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[13\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[13\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst13|ballMove:inst9|topLeftY_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[12\] balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[12\]~synth balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[12\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[12\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst13|ballMove:inst9|topLeftY_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[11\] balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[11\]~synth balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[11\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[11\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst13|ballMove:inst9|topLeftY_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[10\] balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[10\]~synth balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[10\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[10\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst13|ballMove:inst9|topLeftY_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[9\] balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[9\]~synth balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[9\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[9\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst13|ballMove:inst9|topLeftY_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[8\] balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[8\]~synth balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[8\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[8\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst13|ballMove:inst9|topLeftY_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[7\] balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[7\]~synth balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[7\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[7\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst13|ballMove:inst9|topLeftY_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[6\] balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[6\]~synth balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[6\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[6\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst13|ballMove:inst9|topLeftY_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[16\] balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[16\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[16\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst8|ballMove:inst9|topLeftY_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[15\] balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[15\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[15\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[15\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst8|ballMove:inst9|topLeftY_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[14\] balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[14\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[14\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[14\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst8|ballMove:inst9|topLeftY_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[13\] balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[13\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[13\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[13\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst8|ballMove:inst9|topLeftY_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[12\] balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[12\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[12\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[12\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst8|ballMove:inst9|topLeftY_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[11\] balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[11\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[11\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[11\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst8|ballMove:inst9|topLeftY_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[10\] balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[10\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[10\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[10\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst8|ballMove:inst9|topLeftY_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[9\] balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[9\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[9\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[9\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst8|ballMove:inst9|topLeftY_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[8\] balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[8\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[8\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[8\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst8|ballMove:inst9|topLeftY_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[7\] balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[7\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[7\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[7\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst8|ballMove:inst9|topLeftY_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[6\] balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[6\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[6\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[6\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst8|ballMove:inst9|topLeftY_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[7\] balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[7\]~synth balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[7\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[7\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst14|ballMove:inst9|topLeftX_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[6\] balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[6\]~synth balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[6\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[6\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst14|ballMove:inst9|topLeftX_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[16\] balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[16\]~synth balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[16\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst14|ballMove:inst9|topLeftX_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[15\] balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[15\]~synth balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[15\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[15\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst14|ballMove:inst9|topLeftX_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[14\] balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[14\]~synth balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[14\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[14\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst14|ballMove:inst9|topLeftX_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[13\] balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[13\]~synth balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[13\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[13\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst14|ballMove:inst9|topLeftX_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[12\] balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[12\]~synth balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[12\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[12\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst14|ballMove:inst9|topLeftX_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[11\] balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[11\]~synth balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[11\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[11\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst14|ballMove:inst9|topLeftX_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[10\] balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[10\]~synth balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[10\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[10\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst14|ballMove:inst9|topLeftX_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[9\] balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[9\]~synth balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[9\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[9\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst14|ballMove:inst9|topLeftX_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[8\] balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[8\]~synth balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[8\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[8\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst14|ballMove:inst9|topLeftX_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[7\] balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[7\]~synth balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[7\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[7\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst13|ballMove:inst9|topLeftX_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[6\] balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[6\]~synth balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[6\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[6\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst13|ballMove:inst9|topLeftX_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[16\] balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[16\]~synth balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[16\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst13|ballMove:inst9|topLeftX_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[15\] balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[15\]~synth balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[15\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[15\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst13|ballMove:inst9|topLeftX_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[14\] balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[14\]~synth balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[14\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[14\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst13|ballMove:inst9|topLeftX_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[13\] balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[13\]~synth balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[13\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[13\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst13|ballMove:inst9|topLeftX_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[12\] balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[12\]~synth balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[12\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[12\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst13|ballMove:inst9|topLeftX_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[11\] balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[11\]~synth balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[11\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[11\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst13|ballMove:inst9|topLeftX_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[10\] balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[10\]~synth balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[10\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[10\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst13|ballMove:inst9|topLeftX_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[9\] balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[9\]~synth balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[9\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[9\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst13|ballMove:inst9|topLeftX_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[8\] balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[8\]~synth balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[8\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[8\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst13|ballMove:inst9|topLeftX_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[16\] balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[16\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[16\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst8|ballMove:inst9|topLeftX_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[15\] balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[15\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[15\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[15\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst8|ballMove:inst9|topLeftX_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[14\] balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[14\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[14\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[14\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst8|ballMove:inst9|topLeftX_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[13\] balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[13\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[13\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[13\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst8|ballMove:inst9|topLeftX_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[12\] balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[12\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[12\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[12\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst8|ballMove:inst9|topLeftX_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[11\] balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[11\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[11\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[11\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst8|ballMove:inst9|topLeftX_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[10\] balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[10\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[10\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[10\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst8|ballMove:inst9|topLeftX_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[9\] balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[9\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[9\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[9\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst8|ballMove:inst9|topLeftX_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[8\] balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[8\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[8\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[8\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst8|ballMove:inst9|topLeftX_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[7\] balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[7\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[7\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[7\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst8|ballMove:inst9|topLeftX_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[6\] balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[6\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[6\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[6\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst8|ballMove:inst9|topLeftX_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[7\] balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[7\]~synth balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[7\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[7\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst14|ballMove:inst9|Xspeed_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[6\] balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[6\]~synth balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[6\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[6\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst14|ballMove:inst9|Xspeed_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[16\] balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[16\]~synth balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst14|ballMove:inst9|Xspeed_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[15\] balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[15\]~synth balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst14|ballMove:inst9|Xspeed_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[14\] balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[14\]~synth balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[14\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[14\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst14|ballMove:inst9|Xspeed_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[13\] balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[13\]~synth balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[13\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[13\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst14|ballMove:inst9|Xspeed_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[12\] balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[12\]~synth balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[12\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[12\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst14|ballMove:inst9|Xspeed_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[11\] balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[11\]~synth balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[11\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[11\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst14|ballMove:inst9|Xspeed_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[10\] balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[10\]~synth balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[10\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[10\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst14|ballMove:inst9|Xspeed_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[9\] balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[9\]~synth balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[9\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[9\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst14|ballMove:inst9|Xspeed_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[8\] balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[8\]~synth balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[8\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[8\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst14|ballMove:inst9|Xspeed_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[7\] balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[7\]~synth balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[7\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[7\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst13|ballMove:inst9|Xspeed_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[6\] balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[6\]~synth balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[6\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[6\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst13|ballMove:inst9|Xspeed_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[16\] balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[16\]~synth balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst13|ballMove:inst9|Xspeed_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[15\] balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[15\]~synth balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst13|ballMove:inst9|Xspeed_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[14\] balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[14\]~synth balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[14\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[14\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst13|ballMove:inst9|Xspeed_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[13\] balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[13\]~synth balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[13\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[13\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst13|ballMove:inst9|Xspeed_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[12\] balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[12\]~synth balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[12\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[12\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst13|ballMove:inst9|Xspeed_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[11\] balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[11\]~synth balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[11\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[11\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst13|ballMove:inst9|Xspeed_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[10\] balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[10\]~synth balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[10\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[10\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst13|ballMove:inst9|Xspeed_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[9\] balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[9\]~synth balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[9\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[9\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst13|ballMove:inst9|Xspeed_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[8\] balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[8\]~synth balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[8\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[8\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst13|ballMove:inst9|Xspeed_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[16\] balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[16\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst8|ballMove:inst9|Xspeed_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[15\] balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[15\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst8|ballMove:inst9|Xspeed_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[14\] balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[14\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[14\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[14\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst8|ballMove:inst9|Xspeed_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[13\] balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[13\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[13\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[13\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst8|ballMove:inst9|Xspeed_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[12\] balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[12\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[12\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[12\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst8|ballMove:inst9|Xspeed_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[11\] balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[11\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[11\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[11\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst8|ballMove:inst9|Xspeed_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[10\] balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[10\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[10\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[10\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst8|ballMove:inst9|Xspeed_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[9\] balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[9\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[9\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[9\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst8|ballMove:inst9|Xspeed_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[8\] balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[8\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[8\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[8\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst8|ballMove:inst9|Xspeed_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[7\] balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[7\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[7\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[7\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst8|ballMove:inst9|Xspeed_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[6\] balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[6\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[6\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[6\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst8|ballMove:inst9|Xspeed_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[30\] balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[30\]~synth balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[30\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[30\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst14|ballMove:inst9|Xspeed_tmp[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[29\] balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[29\]~synth balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[29\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[29\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst14|ballMove:inst9|Xspeed_tmp[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[28\] balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[28\]~synth balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[28\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[28\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst14|ballMove:inst9|Xspeed_tmp[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[27\] balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[27\]~synth balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[27\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[27\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst14|ballMove:inst9|Xspeed_tmp[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[26\] balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[26\]~synth balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[26\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[26\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst14|ballMove:inst9|Xspeed_tmp[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[25\] balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[25\]~synth balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[25\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[25\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst14|ballMove:inst9|Xspeed_tmp[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[24\] balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[24\]~synth balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[24\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[24\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst14|ballMove:inst9|Xspeed_tmp[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[23\] balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[23\]~synth balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[23\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[23\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst14|ballMove:inst9|Xspeed_tmp[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[22\] balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[22\]~synth balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[22\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[22\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst14|ballMove:inst9|Xspeed_tmp[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[21\] balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[21\]~synth balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[21\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[21\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst14|ballMove:inst9|Xspeed_tmp[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[20\] balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[20\]~synth balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[20\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[20\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst14|ballMove:inst9|Xspeed_tmp[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[19\] balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[19\]~synth balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[19\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[19\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst14|ballMove:inst9|Xspeed_tmp[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[18\] balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[18\]~synth balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[18\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[18\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst14|ballMove:inst9|Xspeed_tmp[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[17\] balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[17\]~synth balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[17\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[17\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst14|ballMove:inst9|Xspeed_tmp[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[5\] balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[5\]~synth balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[5\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[5\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[5\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[5\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst14|ballMove:inst9|Xspeed_tmp[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[4\] balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[4\]~synth balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[4\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[4\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[4\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[4\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst14|ballMove:inst9|Xspeed_tmp[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[3\] balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[3\]~synth balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[3\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[3\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[3\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[3\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst14|ballMove:inst9|Xspeed_tmp[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[2\] balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[2\]~synth balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[2\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[2\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[2\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[2\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst14|ballMove:inst9|Xspeed_tmp[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[1\] balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[1\]~synth balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[1\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[1\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[1\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[1\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst14|ballMove:inst9|Xspeed_tmp[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[0\] balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[0\]~synth balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[0\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[0\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[0\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[0\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst14|ballMove:inst9|Xspeed_tmp[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[31\] balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[31\]~synth balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[31\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[31\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst14|ballMove:inst9|Xspeed_tmp[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[30\] balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[30\]~synth balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[30\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[30\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[30\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[30\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst13|ballMove:inst9|Xspeed_tmp[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[29\] balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[29\]~synth balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[30\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[29\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[29\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[30\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst13|ballMove:inst9|Xspeed_tmp[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[28\] balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[28\]~synth balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[30\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[28\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[28\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[30\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst13|ballMove:inst9|Xspeed_tmp[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[27\] balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[27\]~synth balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[30\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[27\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[27\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[30\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst13|ballMove:inst9|Xspeed_tmp[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[26\] balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[26\]~synth balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[30\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[26\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[26\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[30\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst13|ballMove:inst9|Xspeed_tmp[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[25\] balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[25\]~synth balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[30\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[25\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[25\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[30\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst13|ballMove:inst9|Xspeed_tmp[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[24\] balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[24\]~synth balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[30\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[24\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[24\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[30\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst13|ballMove:inst9|Xspeed_tmp[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[23\] balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[23\]~synth balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[30\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[23\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[23\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[30\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst13|ballMove:inst9|Xspeed_tmp[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[22\] balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[22\]~synth balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[30\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[22\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[22\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[30\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst13|ballMove:inst9|Xspeed_tmp[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[21\] balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[21\]~synth balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[30\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[21\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[21\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[30\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst13|ballMove:inst9|Xspeed_tmp[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[20\] balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[20\]~synth balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[30\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[20\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[20\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[30\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst13|ballMove:inst9|Xspeed_tmp[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[19\] balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[19\]~synth balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[30\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[19\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[19\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[30\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst13|ballMove:inst9|Xspeed_tmp[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[18\] balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[18\]~synth balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[30\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[18\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[18\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[30\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst13|ballMove:inst9|Xspeed_tmp[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[17\] balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[17\]~synth balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[30\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[17\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[17\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[30\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst13|ballMove:inst9|Xspeed_tmp[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[5\] balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[5\]~synth balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[5\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[5\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[5\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[5\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst13|ballMove:inst9|Xspeed_tmp[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[4\] balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[4\]~synth balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[4\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[4\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[4\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[4\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst13|ballMove:inst9|Xspeed_tmp[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[3\] balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[3\]~synth balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[3\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[3\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[3\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[3\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst13|ballMove:inst9|Xspeed_tmp[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[2\] balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[2\]~synth balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[2\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[2\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[2\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[2\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst13|ballMove:inst9|Xspeed_tmp[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[1\] balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[1\]~synth balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[1\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[1\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[1\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[1\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst13|ballMove:inst9|Xspeed_tmp[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[0\] balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[0\]~synth balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[0\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[0\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[0\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[0\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst13|ballMove:inst9|Xspeed_tmp[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[31\] balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[31\]~synth balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[30\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[31\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[31\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[30\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst13|ballMove:inst9|Xspeed_tmp[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[30\] balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[30\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[30\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[30\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst8|ballMove:inst9|Xspeed_tmp[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[29\] balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[29\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[29\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[29\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst8|ballMove:inst9|Xspeed_tmp[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[28\] balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[28\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[28\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[28\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst8|ballMove:inst9|Xspeed_tmp[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[27\] balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[27\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[27\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[27\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst8|ballMove:inst9|Xspeed_tmp[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[26\] balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[26\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[26\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[26\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst8|ballMove:inst9|Xspeed_tmp[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[25\] balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[25\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[25\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[25\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst8|ballMove:inst9|Xspeed_tmp[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[24\] balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[24\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[24\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[24\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst8|ballMove:inst9|Xspeed_tmp[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[23\] balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[23\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[23\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[23\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst8|ballMove:inst9|Xspeed_tmp[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[22\] balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[22\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[22\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[22\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst8|ballMove:inst9|Xspeed_tmp[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[21\] balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[21\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[21\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[21\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst8|ballMove:inst9|Xspeed_tmp[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[20\] balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[20\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[20\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[20\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst8|ballMove:inst9|Xspeed_tmp[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[19\] balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[19\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[19\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[19\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst8|ballMove:inst9|Xspeed_tmp[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[18\] balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[18\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[18\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[18\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst8|ballMove:inst9|Xspeed_tmp[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[17\] balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[17\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[17\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[17\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst8|ballMove:inst9|Xspeed_tmp[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[5\] balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[5\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[5\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[5\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[5\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[5\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst8|ballMove:inst9|Xspeed_tmp[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[4\] balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[4\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[4\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[4\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[4\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[4\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst8|ballMove:inst9|Xspeed_tmp[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[3\] balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[3\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[3\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[3\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[3\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[3\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst8|ballMove:inst9|Xspeed_tmp[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[2\] balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[2\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[2\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[2\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[2\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[2\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst8|ballMove:inst9|Xspeed_tmp[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[1\] balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[1\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[1\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[1\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[1\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[1\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst8|ballMove:inst9|Xspeed_tmp[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[0\] balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[0\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[0\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[0\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[0\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[0\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst8|ballMove:inst9|Xspeed_tmp[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[31\] balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[31\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[31\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[31\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502117315 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst8|ballMove:inst9|Xspeed_tmp[31]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 0 1557502117315 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[16\] balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[16\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[16\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst13|ballMove:inst9|topLeftY_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[15\] balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[15\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[15\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[15\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst13|ballMove:inst9|topLeftY_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[14\] balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[14\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[14\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[14\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst13|ballMove:inst9|topLeftY_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[13\] balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[13\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[13\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[13\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst13|ballMove:inst9|topLeftY_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[12\] balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[12\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[12\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[12\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst13|ballMove:inst9|topLeftY_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[11\] balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[11\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[11\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[11\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst13|ballMove:inst9|topLeftY_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[10\] balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[10\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[10\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[10\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst13|ballMove:inst9|topLeftY_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[9\] balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[9\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[9\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[9\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst13|ballMove:inst9|topLeftY_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[8\] balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[8\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[8\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[8\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst13|ballMove:inst9|topLeftY_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[7\] balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[7\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[7\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[7\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst13|ballMove:inst9|topLeftY_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[6\] balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[6\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[6\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[6\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst13|ballMove:inst9|topLeftY_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[16\] balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[16\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[16\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst8|ballMove:inst9|topLeftY_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[15\] balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[15\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[15\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[15\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst8|ballMove:inst9|topLeftY_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[14\] balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[14\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[14\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[14\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst8|ballMove:inst9|topLeftY_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[13\] balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[13\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[13\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[13\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst8|ballMove:inst9|topLeftY_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[12\] balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[12\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[12\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[12\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst8|ballMove:inst9|topLeftY_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[11\] balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[11\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[11\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[11\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst8|ballMove:inst9|topLeftY_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[10\] balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[10\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[10\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[10\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst8|ballMove:inst9|topLeftY_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[9\] balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[9\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[9\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[9\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst8|ballMove:inst9|topLeftY_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[8\] balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[8\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[8\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[8\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst8|ballMove:inst9|topLeftY_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[7\] balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[7\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[7\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[7\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst8|ballMove:inst9|topLeftY_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[6\] balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[6\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[6\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[6\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst8|ballMove:inst9|topLeftY_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[16\] balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[16\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[16\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst8|ballMove:inst9|topLeftX_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[15\] balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[15\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[15\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[15\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst8|ballMove:inst9|topLeftX_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[14\] balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[14\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[14\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[14\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst8|ballMove:inst9|topLeftX_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[13\] balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[13\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[13\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[13\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst8|ballMove:inst9|topLeftX_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[12\] balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[12\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[12\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[12\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst8|ballMove:inst9|topLeftX_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[11\] balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[11\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[11\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[11\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst8|ballMove:inst9|topLeftX_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[10\] balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[10\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[10\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[10\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst8|ballMove:inst9|topLeftX_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[9\] balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[9\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[9\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[9\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst8|ballMove:inst9|topLeftX_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[8\] balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[8\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[8\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[8\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst8|ballMove:inst9|topLeftX_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[7\] balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[7\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[7\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[7\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst8|ballMove:inst9|topLeftX_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[6\] balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[6\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[6\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[6\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst8|ballMove:inst9|topLeftX_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[7\] balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[7\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[7\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[7\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst14|ballMove:inst9|topLeftX_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[6\] balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[6\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[6\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[6\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst14|ballMove:inst9|topLeftX_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[16\] balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[16\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[16\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst14|ballMove:inst9|topLeftX_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[15\] balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[15\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[15\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[15\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst14|ballMove:inst9|topLeftX_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[14\] balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[14\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[14\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[14\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst14|ballMove:inst9|topLeftX_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[13\] balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[13\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[13\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[13\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst14|ballMove:inst9|topLeftX_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[12\] balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[12\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[12\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[12\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst14|ballMove:inst9|topLeftX_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[11\] balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[11\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[11\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[11\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst14|ballMove:inst9|topLeftX_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[10\] balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[10\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[10\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[10\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst14|ballMove:inst9|topLeftX_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[9\] balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[9\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[9\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[9\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst14|ballMove:inst9|topLeftX_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[8\] balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[8\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[8\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[8\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst14|ballMove:inst9|topLeftX_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[7\] balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[7\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[7\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[7\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst13|ballMove:inst9|topLeftX_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[6\] balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[6\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[6\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[6\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst13|ballMove:inst9|topLeftX_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[16\] balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[16\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[16\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst13|ballMove:inst9|topLeftX_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[15\] balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[15\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[15\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[15\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst13|ballMove:inst9|topLeftX_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[14\] balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[14\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[14\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[14\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst13|ballMove:inst9|topLeftX_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[13\] balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[13\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[13\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[13\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst13|ballMove:inst9|topLeftX_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[12\] balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[12\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[12\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[12\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst13|ballMove:inst9|topLeftX_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[11\] balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[11\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[11\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[11\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst13|ballMove:inst9|topLeftX_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[10\] balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[10\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[10\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[10\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst13|ballMove:inst9|topLeftX_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[9\] balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[9\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[9\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[9\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst13|ballMove:inst9|topLeftX_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[8\] balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[8\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[8\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[8\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst13|ballMove:inst9|topLeftX_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[16\] balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[16\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst8|ballMove:inst9|Xspeed_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[15\] balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[15\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst8|ballMove:inst9|Xspeed_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[14\] balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[14\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[14\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[14\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst8|ballMove:inst9|Xspeed_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[13\] balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[13\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[13\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[13\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst8|ballMove:inst9|Xspeed_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[12\] balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[12\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[12\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[12\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst8|ballMove:inst9|Xspeed_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[11\] balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[11\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[11\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[11\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst8|ballMove:inst9|Xspeed_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[10\] balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[10\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[10\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[10\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst8|ballMove:inst9|Xspeed_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[9\] balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[9\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[9\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[9\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst8|ballMove:inst9|Xspeed_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[8\] balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[8\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[8\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[8\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst8|ballMove:inst9|Xspeed_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[7\] balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[7\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[7\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[7\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst8|ballMove:inst9|Xspeed_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[6\] balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[6\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[6\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[6\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst8|ballMove:inst9|Xspeed_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[30\] balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[30\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[30\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[30\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst8|ballMove:inst9|Xspeed_tmp[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[29\] balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[29\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[29\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[29\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst8|ballMove:inst9|Xspeed_tmp[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[28\] balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[28\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[28\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[28\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst8|ballMove:inst9|Xspeed_tmp[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[27\] balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[27\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[27\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[27\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst8|ballMove:inst9|Xspeed_tmp[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[26\] balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[26\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[26\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[26\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst8|ballMove:inst9|Xspeed_tmp[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[25\] balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[25\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[25\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[25\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst8|ballMove:inst9|Xspeed_tmp[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[24\] balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[24\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[24\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[24\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst8|ballMove:inst9|Xspeed_tmp[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[23\] balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[23\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[23\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[23\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst8|ballMove:inst9|Xspeed_tmp[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[22\] balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[22\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[22\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[22\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst8|ballMove:inst9|Xspeed_tmp[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[21\] balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[21\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[21\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[21\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst8|ballMove:inst9|Xspeed_tmp[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[20\] balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[20\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[20\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[20\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst8|ballMove:inst9|Xspeed_tmp[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[19\] balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[19\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[19\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[19\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst8|ballMove:inst9|Xspeed_tmp[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[18\] balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[18\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[18\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[18\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst8|ballMove:inst9|Xspeed_tmp[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[17\] balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[17\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[17\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[17\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst8|ballMove:inst9|Xspeed_tmp[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[5\] balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[5\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[5\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[5\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[5\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[5\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst8|ballMove:inst9|Xspeed_tmp[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[4\] balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[4\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[4\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[4\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[4\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[4\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst8|ballMove:inst9|Xspeed_tmp[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[3\] balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[3\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[3\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[3\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[3\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[3\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst8|ballMove:inst9|Xspeed_tmp[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[2\] balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[2\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[2\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[2\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[2\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[2\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst8|ballMove:inst9|Xspeed_tmp[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[1\] balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[1\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[1\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[1\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[1\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[1\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst8|ballMove:inst9|Xspeed_tmp[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[0\] balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[0\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[0\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[0\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[0\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[0\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst8|ballMove:inst9|Xspeed_tmp[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[31\] balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[31\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[31\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[31\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst8|ballMove:inst9|Xspeed_tmp[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[7\] balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[7\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[7\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[7\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst14|ballMove:inst9|Xspeed_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[6\] balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[6\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[6\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[6\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst14|ballMove:inst9|Xspeed_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[16\] balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[16\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst14|ballMove:inst9|Xspeed_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[15\] balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[15\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst14|ballMove:inst9|Xspeed_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[14\] balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[14\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[14\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[14\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst14|ballMove:inst9|Xspeed_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[13\] balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[13\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[13\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[13\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst14|ballMove:inst9|Xspeed_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[12\] balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[12\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[12\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[12\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst14|ballMove:inst9|Xspeed_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[11\] balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[11\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[11\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[11\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst14|ballMove:inst9|Xspeed_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[10\] balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[10\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[10\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[10\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst14|ballMove:inst9|Xspeed_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[9\] balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[9\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[9\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[9\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst14|ballMove:inst9|Xspeed_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[8\] balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[8\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[8\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[8\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst14|ballMove:inst9|Xspeed_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[7\] balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[7\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[7\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[7\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst13|ballMove:inst9|Xspeed_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[6\] balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[6\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[6\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[6\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst13|ballMove:inst9|Xspeed_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[16\] balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[16\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst13|ballMove:inst9|Xspeed_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[15\] balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[15\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst13|ballMove:inst9|Xspeed_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[14\] balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[14\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[14\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[14\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst13|ballMove:inst9|Xspeed_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[13\] balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[13\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[13\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[13\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst13|ballMove:inst9|Xspeed_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[12\] balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[12\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[12\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[12\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst13|ballMove:inst9|Xspeed_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[11\] balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[11\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[11\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[11\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst13|ballMove:inst9|Xspeed_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[10\] balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[10\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[10\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[10\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst13|ballMove:inst9|Xspeed_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[9\] balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[9\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[9\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[9\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst13|ballMove:inst9|Xspeed_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[8\] balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[8\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[8\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[8\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst13|ballMove:inst9|Xspeed_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[30\] balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[30\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[30\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[30\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst14|ballMove:inst9|Xspeed_tmp[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[29\] balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[29\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[29\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[29\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst14|ballMove:inst9|Xspeed_tmp[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[28\] balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[28\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[28\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[28\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst14|ballMove:inst9|Xspeed_tmp[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[27\] balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[27\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[27\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[27\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst14|ballMove:inst9|Xspeed_tmp[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[26\] balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[26\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[26\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[26\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst14|ballMove:inst9|Xspeed_tmp[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[25\] balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[25\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[25\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[25\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst14|ballMove:inst9|Xspeed_tmp[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[24\] balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[24\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[24\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[24\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst14|ballMove:inst9|Xspeed_tmp[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[23\] balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[23\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[23\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[23\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst14|ballMove:inst9|Xspeed_tmp[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[22\] balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[22\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[22\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[22\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst14|ballMove:inst9|Xspeed_tmp[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[21\] balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[21\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[21\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[21\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst14|ballMove:inst9|Xspeed_tmp[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[20\] balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[20\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[20\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[20\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst14|ballMove:inst9|Xspeed_tmp[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[19\] balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[19\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[19\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[19\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst14|ballMove:inst9|Xspeed_tmp[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[18\] balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[18\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[18\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[18\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst14|ballMove:inst9|Xspeed_tmp[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[17\] balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[17\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[17\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[17\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst14|ballMove:inst9|Xspeed_tmp[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[5\] balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[5\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[5\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[5\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[5\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[5\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst14|ballMove:inst9|Xspeed_tmp[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[4\] balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[4\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[4\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[4\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[4\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[4\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst14|ballMove:inst9|Xspeed_tmp[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[3\] balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[3\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[3\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[3\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[3\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[3\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst14|ballMove:inst9|Xspeed_tmp[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[2\] balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[2\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[2\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[2\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[2\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[2\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst14|ballMove:inst9|Xspeed_tmp[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[1\] balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[1\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[1\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[1\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[1\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[1\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst14|ballMove:inst9|Xspeed_tmp[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[0\] balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[0\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[0\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[0\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[0\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[0\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst14|ballMove:inst9|Xspeed_tmp[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[31\] balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[31\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[31\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[31\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst14|ballMove:inst9|Xspeed_tmp[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[30\] balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[30\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[30\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[30\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst13|ballMove:inst9|Xspeed_tmp[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[29\] balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[29\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[29\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[29\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst13|ballMove:inst9|Xspeed_tmp[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[28\] balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[28\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[28\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[28\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst13|ballMove:inst9|Xspeed_tmp[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[27\] balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[27\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[27\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[27\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst13|ballMove:inst9|Xspeed_tmp[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[26\] balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[26\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[26\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[26\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst13|ballMove:inst9|Xspeed_tmp[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[25\] balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[25\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[25\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[25\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst13|ballMove:inst9|Xspeed_tmp[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[24\] balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[24\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[24\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[24\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst13|ballMove:inst9|Xspeed_tmp[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[23\] balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[23\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[23\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[23\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst13|ballMove:inst9|Xspeed_tmp[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[22\] balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[22\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[22\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[22\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst13|ballMove:inst9|Xspeed_tmp[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[21\] balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[21\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[21\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[21\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst13|ballMove:inst9|Xspeed_tmp[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[20\] balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[20\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[20\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[20\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst13|ballMove:inst9|Xspeed_tmp[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[19\] balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[19\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[19\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[19\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst13|ballMove:inst9|Xspeed_tmp[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[18\] balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[18\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[18\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[18\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst13|ballMove:inst9|Xspeed_tmp[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[17\] balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[17\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[17\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[17\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst13|ballMove:inst9|Xspeed_tmp[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[5\] balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[5\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[5\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[5\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[5\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[5\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst13|ballMove:inst9|Xspeed_tmp[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[4\] balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[4\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[4\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[4\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[4\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[4\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst13|ballMove:inst9|Xspeed_tmp[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[3\] balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[3\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[3\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[3\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[3\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[3\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst13|ballMove:inst9|Xspeed_tmp[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[2\] balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[2\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[2\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[2\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[2\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[2\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst13|ballMove:inst9|Xspeed_tmp[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[1\] balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[1\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[1\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[1\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[1\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[1\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst13|ballMove:inst9|Xspeed_tmp[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[0\] balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[0\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[0\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[0\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[0\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[0\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst13|ballMove:inst9|Xspeed_tmp[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[31\] balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[31\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[31\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[31\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502117622 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst13|ballMove:inst9|Xspeed_tmp[31]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 1 1557502117622 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[30\]~synth balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Duplicate LATCH primitive \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[30\]~synth\" merged with LATCH primitive \"balls_TOP:inst\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 0 1557502118735 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 0 1557502118735 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[16\] balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[16\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[16\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst13|ballMove:inst9|topLeftY_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[15\] balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[15\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[15\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[15\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst13|ballMove:inst9|topLeftY_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[14\] balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[14\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[14\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[14\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst13|ballMove:inst9|topLeftY_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[13\] balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[13\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[13\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[13\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst13|ballMove:inst9|topLeftY_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[12\] balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[12\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[12\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[12\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst13|ballMove:inst9|topLeftY_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[11\] balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[11\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[11\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[11\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst13|ballMove:inst9|topLeftY_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[10\] balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[10\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[10\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[10\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst13|ballMove:inst9|topLeftY_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[9\] balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[9\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[9\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[9\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst13|ballMove:inst9|topLeftY_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[8\] balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[8\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[8\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[8\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst13|ballMove:inst9|topLeftY_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[7\] balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[7\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[7\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[7\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst13|ballMove:inst9|topLeftY_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[6\] balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[6\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[6\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[6\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftY_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst13|ballMove:inst9|topLeftY_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[16\] balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[16\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[16\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst8|ballMove:inst9|topLeftY_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[15\] balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[15\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[15\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[15\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst8|ballMove:inst9|topLeftY_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[14\] balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[14\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[14\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[14\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst8|ballMove:inst9|topLeftY_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[13\] balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[13\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[13\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[13\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst8|ballMove:inst9|topLeftY_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[12\] balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[12\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[12\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[12\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst8|ballMove:inst9|topLeftY_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[11\] balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[11\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[11\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[11\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst8|ballMove:inst9|topLeftY_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[10\] balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[10\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[10\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[10\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst8|ballMove:inst9|topLeftY_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[9\] balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[9\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[9\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[9\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst8|ballMove:inst9|topLeftY_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[8\] balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[8\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[8\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[8\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst8|ballMove:inst9|topLeftY_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[7\] balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[7\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[7\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[7\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst8|ballMove:inst9|topLeftY_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[6\] balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[6\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[6\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[6\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftY_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst8|ballMove:inst9|topLeftY_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[16\] balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[16\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[16\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst8|ballMove:inst9|topLeftX_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[15\] balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[15\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[15\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[15\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst8|ballMove:inst9|topLeftX_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[14\] balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[14\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[14\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[14\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst8|ballMove:inst9|topLeftX_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[13\] balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[13\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[13\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[13\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst8|ballMove:inst9|topLeftX_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[12\] balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[12\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[12\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[12\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst8|ballMove:inst9|topLeftX_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[11\] balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[11\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[11\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[11\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst8|ballMove:inst9|topLeftX_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[10\] balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[10\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[10\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[10\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst8|ballMove:inst9|topLeftX_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[9\] balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[9\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[9\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[9\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst8|ballMove:inst9|topLeftX_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[8\] balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[8\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[8\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[8\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst8|ballMove:inst9|topLeftX_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[7\] balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[7\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[7\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[7\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst8|ballMove:inst9|topLeftX_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[6\] balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[6\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[6\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[6\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|topLeftX_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst8|ballMove:inst9|topLeftX_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[7\] balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[7\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[7\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[7\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst14|ballMove:inst9|topLeftX_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[6\] balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[6\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[6\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[6\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst14|ballMove:inst9|topLeftX_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[16\] balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[16\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[16\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst14|ballMove:inst9|topLeftX_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[15\] balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[15\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[15\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[15\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst14|ballMove:inst9|topLeftX_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[14\] balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[14\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[14\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[14\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst14|ballMove:inst9|topLeftX_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[13\] balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[13\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[13\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[13\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst14|ballMove:inst9|topLeftX_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[12\] balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[12\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[12\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[12\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst14|ballMove:inst9|topLeftX_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[11\] balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[11\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[11\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[11\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst14|ballMove:inst9|topLeftX_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[10\] balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[10\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[10\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[10\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst14|ballMove:inst9|topLeftX_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[9\] balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[9\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[9\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[9\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst14|ballMove:inst9|topLeftX_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[8\] balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[8\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[8\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[8\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst14|ballMove:inst9|topLeftX_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[7\] balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[7\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[7\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[7\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst13|ballMove:inst9|topLeftX_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[6\] balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[6\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[6\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[6\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst13|ballMove:inst9|topLeftX_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[16\] balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[16\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[16\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst13|ballMove:inst9|topLeftX_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[15\] balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[15\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[15\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[15\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst13|ballMove:inst9|topLeftX_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[14\] balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[14\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[14\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[14\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst13|ballMove:inst9|topLeftX_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[13\] balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[13\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[13\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[13\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst13|ballMove:inst9|topLeftX_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[12\] balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[12\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[12\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[12\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst13|ballMove:inst9|topLeftX_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[11\] balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[11\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[11\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[11\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst13|ballMove:inst9|topLeftX_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[10\] balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[10\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[10\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[10\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst13|ballMove:inst9|topLeftX_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[9\] balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[9\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[9\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[9\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst13|ballMove:inst9|topLeftX_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[8\] balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[8\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[8\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|topLeftX_tmp\[8\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|topLeftX_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst13|ballMove:inst9|topLeftX_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[16\] balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[16\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst8|ballMove:inst9|Xspeed_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[15\] balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[15\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst8|ballMove:inst9|Xspeed_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[14\] balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[14\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[14\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[14\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst8|ballMove:inst9|Xspeed_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[13\] balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[13\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[13\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[13\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst8|ballMove:inst9|Xspeed_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[12\] balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[12\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[12\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[12\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst8|ballMove:inst9|Xspeed_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[11\] balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[11\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[11\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[11\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst8|ballMove:inst9|Xspeed_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[10\] balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[10\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[10\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[10\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst8|ballMove:inst9|Xspeed_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[9\] balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[9\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[9\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[9\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst8|ballMove:inst9|Xspeed_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[8\] balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[8\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[8\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[8\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst8|ballMove:inst9|Xspeed_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[7\] balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[7\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[7\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[7\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst8|ballMove:inst9|Xspeed_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[6\] balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[6\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[6\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[6\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst8|ballMove:inst9|Xspeed_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[30\] balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[30\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[30\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[30\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst8|ballMove:inst9|Xspeed_tmp[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[29\] balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[29\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[29\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[29\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst8|ballMove:inst9|Xspeed_tmp[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[28\] balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[28\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[28\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[28\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst8|ballMove:inst9|Xspeed_tmp[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[27\] balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[27\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[27\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[27\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst8|ballMove:inst9|Xspeed_tmp[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[26\] balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[26\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[26\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[26\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst8|ballMove:inst9|Xspeed_tmp[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[25\] balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[25\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[25\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[25\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst8|ballMove:inst9|Xspeed_tmp[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[24\] balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[24\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[24\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[24\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst8|ballMove:inst9|Xspeed_tmp[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[23\] balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[23\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[23\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[23\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst8|ballMove:inst9|Xspeed_tmp[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[22\] balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[22\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[22\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[22\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst8|ballMove:inst9|Xspeed_tmp[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[21\] balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[21\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[21\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[21\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst8|ballMove:inst9|Xspeed_tmp[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[20\] balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[20\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[20\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[20\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst8|ballMove:inst9|Xspeed_tmp[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[19\] balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[19\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[19\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[19\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst8|ballMove:inst9|Xspeed_tmp[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[18\] balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[18\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[18\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[18\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst8|ballMove:inst9|Xspeed_tmp[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[17\] balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[17\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[17\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[17\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst8|ballMove:inst9|Xspeed_tmp[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[5\] balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[5\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[5\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[5\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[5\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[5\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst8|ballMove:inst9|Xspeed_tmp[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[4\] balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[4\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[4\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[4\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[4\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[4\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst8|ballMove:inst9|Xspeed_tmp[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[3\] balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[3\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[3\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[3\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[3\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[3\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst8|ballMove:inst9|Xspeed_tmp[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[2\] balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[2\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[2\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[2\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[2\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[2\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst8|ballMove:inst9|Xspeed_tmp[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[1\] balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[1\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[1\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[1\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[1\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[1\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst8|ballMove:inst9|Xspeed_tmp[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[0\] balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[0\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[0\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[0\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[0\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[0\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst8|ballMove:inst9|Xspeed_tmp[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[31\] balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[31\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[31\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[31\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst8\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst8|ballMove:inst9|Xspeed_tmp[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[7\] balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[7\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[7\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[7\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst14|ballMove:inst9|Xspeed_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[6\] balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[6\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[6\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[6\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst14|ballMove:inst9|Xspeed_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[16\] balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[16\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst14|ballMove:inst9|Xspeed_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[15\] balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[15\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst14|ballMove:inst9|Xspeed_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[14\] balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[14\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[14\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[14\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst14|ballMove:inst9|Xspeed_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[13\] balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[13\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[13\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[13\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst14|ballMove:inst9|Xspeed_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[12\] balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[12\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[12\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[12\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst14|ballMove:inst9|Xspeed_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[11\] balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[11\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[11\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[11\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst14|ballMove:inst9|Xspeed_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[10\] balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[10\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[10\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[10\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst14|ballMove:inst9|Xspeed_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[9\] balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[9\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[9\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[9\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst14|ballMove:inst9|Xspeed_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[8\] balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[8\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[8\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[8\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst14|ballMove:inst9|Xspeed_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[7\] balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[7\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[7\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[7\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst13|ballMove:inst9|Xspeed_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[6\] balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[6\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[6\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[6\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst13|ballMove:inst9|Xspeed_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[16\] balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[16\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst13|ballMove:inst9|Xspeed_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[15\] balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[15\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst13|ballMove:inst9|Xspeed_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[14\] balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[14\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[14\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[14\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst13|ballMove:inst9|Xspeed_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[13\] balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[13\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[13\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[13\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst13|ballMove:inst9|Xspeed_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[12\] balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[12\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[12\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[12\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst13|ballMove:inst9|Xspeed_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[11\] balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[11\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[11\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[11\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst13|ballMove:inst9|Xspeed_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[10\] balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[10\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[10\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[10\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst13|ballMove:inst9|Xspeed_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[9\] balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[9\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[9\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[9\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst13|ballMove:inst9|Xspeed_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[8\] balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[8\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[8\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[8\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst13|ballMove:inst9|Xspeed_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[30\] balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[30\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[30\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[30\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst14|ballMove:inst9|Xspeed_tmp[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[29\] balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[29\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[29\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[29\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst14|ballMove:inst9|Xspeed_tmp[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[28\] balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[28\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[28\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[28\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst14|ballMove:inst9|Xspeed_tmp[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[27\] balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[27\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[27\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[27\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst14|ballMove:inst9|Xspeed_tmp[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[26\] balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[26\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[26\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[26\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst14|ballMove:inst9|Xspeed_tmp[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[25\] balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[25\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[25\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[25\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst14|ballMove:inst9|Xspeed_tmp[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[24\] balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[24\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[24\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[24\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst14|ballMove:inst9|Xspeed_tmp[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[23\] balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[23\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[23\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[23\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst14|ballMove:inst9|Xspeed_tmp[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[22\] balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[22\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[22\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[22\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst14|ballMove:inst9|Xspeed_tmp[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[21\] balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[21\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[21\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[21\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst14|ballMove:inst9|Xspeed_tmp[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[20\] balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[20\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[20\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[20\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst14|ballMove:inst9|Xspeed_tmp[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[19\] balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[19\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[19\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[19\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst14|ballMove:inst9|Xspeed_tmp[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[18\] balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[18\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[18\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[18\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst14|ballMove:inst9|Xspeed_tmp[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[17\] balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[17\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[17\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[17\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst14|ballMove:inst9|Xspeed_tmp[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[5\] balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[5\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[5\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[5\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[5\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[5\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst14|ballMove:inst9|Xspeed_tmp[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[4\] balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[4\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[4\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[4\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[4\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[4\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst14|ballMove:inst9|Xspeed_tmp[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[3\] balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[3\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[3\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[3\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[3\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[3\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst14|ballMove:inst9|Xspeed_tmp[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[2\] balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[2\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[2\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[2\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[2\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[2\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst14|ballMove:inst9|Xspeed_tmp[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[1\] balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[1\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[1\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[1\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[1\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[1\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst14|ballMove:inst9|Xspeed_tmp[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[0\] balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[0\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[0\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[0\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[0\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[0\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst14|ballMove:inst9|Xspeed_tmp[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[31\] balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[31\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[31\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[31\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst14|ballMove:inst9|Xspeed_tmp[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[30\] balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[30\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[30\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[30\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst13|ballMove:inst9|Xspeed_tmp[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[29\] balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[29\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[29\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[29\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst13|ballMove:inst9|Xspeed_tmp[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[28\] balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[28\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[28\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[28\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst13|ballMove:inst9|Xspeed_tmp[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[27\] balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[27\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[27\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[27\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst13|ballMove:inst9|Xspeed_tmp[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[26\] balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[26\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[26\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[26\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst13|ballMove:inst9|Xspeed_tmp[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[25\] balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[25\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[25\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[25\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst13|ballMove:inst9|Xspeed_tmp[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[24\] balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[24\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[24\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[24\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst13|ballMove:inst9|Xspeed_tmp[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[23\] balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[23\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[23\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[23\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst13|ballMove:inst9|Xspeed_tmp[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[22\] balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[22\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[22\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[22\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst13|ballMove:inst9|Xspeed_tmp[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[21\] balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[21\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[21\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[21\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst13|ballMove:inst9|Xspeed_tmp[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[20\] balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[20\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[20\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[20\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst13|ballMove:inst9|Xspeed_tmp[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[19\] balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[19\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[19\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[19\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst13|ballMove:inst9|Xspeed_tmp[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[18\] balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[18\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[18\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[18\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst13|ballMove:inst9|Xspeed_tmp[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[17\] balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[17\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[17\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[17\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst13|ballMove:inst9|Xspeed_tmp[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[5\] balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[5\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[5\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[5\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[5\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[5\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst13|ballMove:inst9|Xspeed_tmp[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[4\] balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[4\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[4\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[4\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[4\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[4\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst13|ballMove:inst9|Xspeed_tmp[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[3\] balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[3\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[3\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[3\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[3\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[3\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst13|ballMove:inst9|Xspeed_tmp[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[2\] balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[2\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[2\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[2\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[2\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[2\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst13|ballMove:inst9|Xspeed_tmp[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[1\] balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[1\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[1\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[1\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[1\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[1\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst13|ballMove:inst9|Xspeed_tmp[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[0\] balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[0\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[0\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[0\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[0\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst14\|ballMove:inst9\|Xspeed_tmp\[0\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst13|ballMove:inst9|Xspeed_tmp[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[31\] balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[31\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[31\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[31\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst13\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502118959 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst13|ballMove:inst9|Xspeed_tmp[31]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 0 1557502118959 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[16\] balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[16\]~synth balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[16\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502119336 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst15|ballMove:inst9|topLeftY_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[15\] balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[15\]~synth balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[15\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[15\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502119336 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst15|ballMove:inst9|topLeftY_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[14\] balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[14\]~synth balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[14\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[14\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502119336 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst15|ballMove:inst9|topLeftY_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[13\] balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[13\]~synth balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[13\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[13\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502119336 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst15|ballMove:inst9|topLeftY_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[12\] balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[12\]~synth balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[12\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[12\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502119336 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst15|ballMove:inst9|topLeftY_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[11\] balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[11\]~synth balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[11\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[11\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502119336 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst15|ballMove:inst9|topLeftY_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[10\] balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[10\]~synth balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[10\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[10\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502119336 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst15|ballMove:inst9|topLeftY_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[9\] balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[9\]~synth balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[9\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[9\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502119336 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst15|ballMove:inst9|topLeftY_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[8\] balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[8\]~synth balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[8\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[8\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502119336 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst15|ballMove:inst9|topLeftY_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[7\] balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[7\]~synth balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[7\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[7\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502119336 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst15|ballMove:inst9|topLeftY_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[6\] balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[6\]~synth balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[6\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[6\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502119336 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst15|ballMove:inst9|topLeftY_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[7\] balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[7\]~synth balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[7\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[7\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502119336 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst16|ballMove:inst9|topLeftX_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[6\] balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[6\]~synth balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[6\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[6\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502119336 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst16|ballMove:inst9|topLeftX_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[16\] balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[16\]~synth balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[16\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502119336 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst16|ballMove:inst9|topLeftX_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[15\] balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[15\]~synth balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[15\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[15\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502119336 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst16|ballMove:inst9|topLeftX_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[14\] balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[14\]~synth balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[14\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[14\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502119336 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst16|ballMove:inst9|topLeftX_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[13\] balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[13\]~synth balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[13\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[13\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502119336 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst16|ballMove:inst9|topLeftX_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[12\] balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[12\]~synth balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[12\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[12\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502119336 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst16|ballMove:inst9|topLeftX_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[11\] balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[11\]~synth balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[11\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[11\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502119336 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst16|ballMove:inst9|topLeftX_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[10\] balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[10\]~synth balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[10\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[10\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502119336 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst16|ballMove:inst9|topLeftX_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[9\] balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[9\]~synth balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[9\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[9\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502119336 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst16|ballMove:inst9|topLeftX_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[8\] balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[8\]~synth balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[8\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[8\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502119336 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst16|ballMove:inst9|topLeftX_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[7\] balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[7\]~synth balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[7\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[7\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502119336 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst15|ballMove:inst9|topLeftX_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[6\] balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[6\]~synth balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[6\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[6\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502119336 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst15|ballMove:inst9|topLeftX_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[16\] balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[16\]~synth balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[16\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502119336 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst15|ballMove:inst9|topLeftX_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[15\] balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[15\]~synth balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[15\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[15\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502119336 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst15|ballMove:inst9|topLeftX_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[14\] balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[14\]~synth balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[14\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[14\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502119336 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst15|ballMove:inst9|topLeftX_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[13\] balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[13\]~synth balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[13\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[13\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502119336 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst15|ballMove:inst9|topLeftX_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[12\] balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[12\]~synth balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[12\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[12\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502119336 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst15|ballMove:inst9|topLeftX_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[11\] balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[11\]~synth balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[11\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[11\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502119336 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst15|ballMove:inst9|topLeftX_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[10\] balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[10\]~synth balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[10\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[10\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502119336 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst15|ballMove:inst9|topLeftX_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[9\] balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[9\]~synth balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[9\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[9\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502119336 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst15|ballMove:inst9|topLeftX_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[8\] balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[8\]~synth balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[8\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[8\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502119336 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst15|ballMove:inst9|topLeftX_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[7\] balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[7\]~synth balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[7\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[7\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502119336 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst16|ballMove:inst9|Xspeed_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[6\] balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[6\]~synth balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[6\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[6\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502119336 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst16|ballMove:inst9|Xspeed_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[16\] balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[16\]~synth balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502119336 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst16|ballMove:inst9|Xspeed_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[15\] balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[15\]~synth balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502119336 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst16|ballMove:inst9|Xspeed_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[14\] balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[14\]~synth balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[14\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[14\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502119336 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst16|ballMove:inst9|Xspeed_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[13\] balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[13\]~synth balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[13\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[13\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502119336 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst16|ballMove:inst9|Xspeed_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[12\] balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[12\]~synth balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[12\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[12\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502119336 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst16|ballMove:inst9|Xspeed_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[11\] balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[11\]~synth balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[11\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[11\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502119336 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst16|ballMove:inst9|Xspeed_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[10\] balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[10\]~synth balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[10\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[10\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502119336 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst16|ballMove:inst9|Xspeed_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[9\] balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[9\]~synth balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[9\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[9\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502119336 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst16|ballMove:inst9|Xspeed_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[8\] balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[8\]~synth balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[8\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[8\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502119336 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst16|ballMove:inst9|Xspeed_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[7\] balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[7\]~synth balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[7\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[7\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502119336 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst15|ballMove:inst9|Xspeed_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[6\] balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[6\]~synth balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[6\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[6\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502119336 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst15|ballMove:inst9|Xspeed_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[16\] balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[16\]~synth balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502119336 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst15|ballMove:inst9|Xspeed_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[15\] balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[15\]~synth balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502119336 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst15|ballMove:inst9|Xspeed_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[14\] balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[14\]~synth balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[14\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[14\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502119336 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst15|ballMove:inst9|Xspeed_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[13\] balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[13\]~synth balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[13\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[13\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502119336 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst15|ballMove:inst9|Xspeed_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[12\] balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[12\]~synth balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[12\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[12\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502119336 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst15|ballMove:inst9|Xspeed_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[11\] balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[11\]~synth balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[11\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[11\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502119336 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst15|ballMove:inst9|Xspeed_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[10\] balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[10\]~synth balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[10\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[10\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502119336 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst15|ballMove:inst9|Xspeed_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[9\] balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[9\]~synth balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[9\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[9\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502119336 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst15|ballMove:inst9|Xspeed_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[8\] balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[8\]~synth balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[8\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[8\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502119336 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst15|ballMove:inst9|Xspeed_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[30\] balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[30\]~synth balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[30\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[30\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502119336 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst16|ballMove:inst9|Xspeed_tmp[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[29\] balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[29\]~synth balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[29\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[29\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502119336 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst16|ballMove:inst9|Xspeed_tmp[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[28\] balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[28\]~synth balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[28\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[28\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502119336 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst16|ballMove:inst9|Xspeed_tmp[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[27\] balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[27\]~synth balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[27\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[27\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502119336 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst16|ballMove:inst9|Xspeed_tmp[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[26\] balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[26\]~synth balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[26\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[26\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502119336 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst16|ballMove:inst9|Xspeed_tmp[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[25\] balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[25\]~synth balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[25\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[25\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502119336 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst16|ballMove:inst9|Xspeed_tmp[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[24\] balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[24\]~synth balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[24\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[24\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502119336 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst16|ballMove:inst9|Xspeed_tmp[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[23\] balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[23\]~synth balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[23\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[23\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502119336 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst16|ballMove:inst9|Xspeed_tmp[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[22\] balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[22\]~synth balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[22\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[22\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502119336 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst16|ballMove:inst9|Xspeed_tmp[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[21\] balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[21\]~synth balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[21\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[21\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502119336 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst16|ballMove:inst9|Xspeed_tmp[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[20\] balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[20\]~synth balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[20\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[20\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502119336 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst16|ballMove:inst9|Xspeed_tmp[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[19\] balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[19\]~synth balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[19\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[19\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502119336 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst16|ballMove:inst9|Xspeed_tmp[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[18\] balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[18\]~synth balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[18\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[18\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502119336 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst16|ballMove:inst9|Xspeed_tmp[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[17\] balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[17\]~synth balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[17\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[17\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502119336 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst16|ballMove:inst9|Xspeed_tmp[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[5\] balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[5\]~synth balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[5\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[5\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[5\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[5\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502119336 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst16|ballMove:inst9|Xspeed_tmp[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[4\] balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[4\]~synth balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[4\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[4\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[4\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[4\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502119336 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst16|ballMove:inst9|Xspeed_tmp[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[3\] balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[3\]~synth balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[3\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[3\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[3\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[3\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502119336 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst16|ballMove:inst9|Xspeed_tmp[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[2\] balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[2\]~synth balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[2\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[2\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[2\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[2\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502119336 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst16|ballMove:inst9|Xspeed_tmp[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[1\] balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[1\]~synth balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[1\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[1\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[1\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[1\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502119336 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst16|ballMove:inst9|Xspeed_tmp[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[0\] balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[0\]~synth balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[0\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[0\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[0\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[0\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502119336 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst16|ballMove:inst9|Xspeed_tmp[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[31\] balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[31\]~synth balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[31\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[31\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502119336 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst16|ballMove:inst9|Xspeed_tmp[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[30\] balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[30\]~synth balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[30\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[30\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502119336 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst15|ballMove:inst9|Xspeed_tmp[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[29\] balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[29\]~synth balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[29\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[29\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502119336 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst15|ballMove:inst9|Xspeed_tmp[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[28\] balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[28\]~synth balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[28\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[28\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502119336 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst15|ballMove:inst9|Xspeed_tmp[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[27\] balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[27\]~synth balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[27\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[27\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502119336 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst15|ballMove:inst9|Xspeed_tmp[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[26\] balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[26\]~synth balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[26\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[26\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502119336 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst15|ballMove:inst9|Xspeed_tmp[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[25\] balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[25\]~synth balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[25\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[25\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502119336 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst15|ballMove:inst9|Xspeed_tmp[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[24\] balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[24\]~synth balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[24\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[24\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502119336 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst15|ballMove:inst9|Xspeed_tmp[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[23\] balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[23\]~synth balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[23\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[23\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502119336 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst15|ballMove:inst9|Xspeed_tmp[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[22\] balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[22\]~synth balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[22\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[22\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502119336 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst15|ballMove:inst9|Xspeed_tmp[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[21\] balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[21\]~synth balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[21\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[21\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502119336 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst15|ballMove:inst9|Xspeed_tmp[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[20\] balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[20\]~synth balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[20\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[20\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502119336 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst15|ballMove:inst9|Xspeed_tmp[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[19\] balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[19\]~synth balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[19\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[19\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502119336 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst15|ballMove:inst9|Xspeed_tmp[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[18\] balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[18\]~synth balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[18\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[18\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502119336 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst15|ballMove:inst9|Xspeed_tmp[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[17\] balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[17\]~synth balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[17\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[17\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502119336 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst15|ballMove:inst9|Xspeed_tmp[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[5\] balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[5\]~synth balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[5\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[5\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[5\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[5\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502119336 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst15|ballMove:inst9|Xspeed_tmp[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[4\] balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[4\]~synth balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[4\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[4\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[4\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[4\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502119336 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst15|ballMove:inst9|Xspeed_tmp[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[3\] balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[3\]~synth balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[3\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[3\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[3\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[3\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502119336 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst15|ballMove:inst9|Xspeed_tmp[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[2\] balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[2\]~synth balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[2\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[2\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[2\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[2\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502119336 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst15|ballMove:inst9|Xspeed_tmp[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[1\] balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[1\]~synth balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[1\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[1\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[1\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[1\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502119336 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst15|ballMove:inst9|Xspeed_tmp[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[0\] balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[0\]~synth balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[0\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[0\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[0\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[0\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502119336 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst15|ballMove:inst9|Xspeed_tmp[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[31\] balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[31\]~synth balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[31\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[31\]~synth\" and latch \"balls_TOP:inst\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502119336 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Small_Ball_TOP:inst15|ballMove:inst9|Xspeed_tmp[31]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 1 1557502119336 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[16\] balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[16\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[16\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502120786 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst15|ballMove:inst9|topLeftY_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[15\] balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[15\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[15\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[15\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502120786 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst15|ballMove:inst9|topLeftY_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[14\] balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[14\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[14\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[14\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502120786 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst15|ballMove:inst9|topLeftY_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[13\] balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[13\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[13\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[13\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502120786 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst15|ballMove:inst9|topLeftY_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[12\] balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[12\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[12\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[12\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502120786 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst15|ballMove:inst9|topLeftY_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[11\] balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[11\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[11\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[11\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502120786 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst15|ballMove:inst9|topLeftY_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[10\] balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[10\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[10\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[10\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502120786 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst15|ballMove:inst9|topLeftY_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[9\] balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[9\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[9\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[9\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502120786 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst15|ballMove:inst9|topLeftY_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[8\] balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[8\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[8\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[8\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502120786 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst15|ballMove:inst9|topLeftY_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[7\] balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[7\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[7\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[7\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502120786 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst15|ballMove:inst9|topLeftY_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[6\] balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[6\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[6\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[6\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502120786 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst15|ballMove:inst9|topLeftY_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[7\] balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[7\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[7\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[7\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502120786 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst16|ballMove:inst9|topLeftX_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[6\] balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[6\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[6\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[6\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502120786 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst16|ballMove:inst9|topLeftX_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[16\] balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[16\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[16\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502120786 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst16|ballMove:inst9|topLeftX_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[15\] balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[15\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[15\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[15\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502120786 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst16|ballMove:inst9|topLeftX_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[14\] balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[14\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[14\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[14\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502120786 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst16|ballMove:inst9|topLeftX_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[13\] balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[13\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[13\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[13\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502120786 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst16|ballMove:inst9|topLeftX_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[12\] balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[12\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[12\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[12\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502120786 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst16|ballMove:inst9|topLeftX_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[11\] balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[11\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[11\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[11\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502120786 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst16|ballMove:inst9|topLeftX_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[10\] balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[10\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[10\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[10\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502120786 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst16|ballMove:inst9|topLeftX_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[9\] balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[9\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[9\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[9\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502120786 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst16|ballMove:inst9|topLeftX_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[8\] balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[8\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[8\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[8\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502120786 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst16|ballMove:inst9|topLeftX_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[7\] balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[7\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[7\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[7\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502120786 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst15|ballMove:inst9|topLeftX_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[6\] balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[6\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[6\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[6\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502120786 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst15|ballMove:inst9|topLeftX_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[16\] balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[16\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[16\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502120786 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst15|ballMove:inst9|topLeftX_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[15\] balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[15\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[15\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[15\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502120786 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst15|ballMove:inst9|topLeftX_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[14\] balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[14\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[14\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[14\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502120786 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst15|ballMove:inst9|topLeftX_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[13\] balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[13\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[13\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[13\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502120786 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst15|ballMove:inst9|topLeftX_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[12\] balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[12\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[12\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[12\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502120786 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst15|ballMove:inst9|topLeftX_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[11\] balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[11\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[11\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[11\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502120786 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst15|ballMove:inst9|topLeftX_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[10\] balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[10\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[10\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[10\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502120786 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst15|ballMove:inst9|topLeftX_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[9\] balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[9\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[9\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[9\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502120786 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst15|ballMove:inst9|topLeftX_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[8\] balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[8\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[8\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[8\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502120786 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst15|ballMove:inst9|topLeftX_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[7\] balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[7\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[7\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[7\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502120786 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst16|ballMove:inst9|Xspeed_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[6\] balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[6\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[6\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[6\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502120786 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst16|ballMove:inst9|Xspeed_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[16\] balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[16\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502120786 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst16|ballMove:inst9|Xspeed_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[15\] balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[15\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502120786 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst16|ballMove:inst9|Xspeed_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[14\] balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[14\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[14\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[14\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502120786 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst16|ballMove:inst9|Xspeed_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[13\] balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[13\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[13\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[13\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502120786 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst16|ballMove:inst9|Xspeed_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[12\] balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[12\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[12\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[12\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502120786 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst16|ballMove:inst9|Xspeed_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[11\] balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[11\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[11\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[11\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502120786 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst16|ballMove:inst9|Xspeed_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[10\] balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[10\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[10\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[10\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502120786 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst16|ballMove:inst9|Xspeed_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[9\] balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[9\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[9\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[9\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502120786 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst16|ballMove:inst9|Xspeed_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[8\] balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[8\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[8\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[8\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502120786 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst16|ballMove:inst9|Xspeed_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[7\] balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[7\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[7\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[7\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502120786 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst15|ballMove:inst9|Xspeed_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[6\] balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[6\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[6\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[6\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502120786 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst15|ballMove:inst9|Xspeed_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[16\] balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[16\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502120786 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst15|ballMove:inst9|Xspeed_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[15\] balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[15\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502120786 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst15|ballMove:inst9|Xspeed_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[14\] balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[14\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[14\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[14\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502120786 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst15|ballMove:inst9|Xspeed_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[13\] balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[13\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[13\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[13\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502120786 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst15|ballMove:inst9|Xspeed_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[12\] balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[12\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[12\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[12\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502120786 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst15|ballMove:inst9|Xspeed_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[11\] balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[11\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[11\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[11\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502120786 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst15|ballMove:inst9|Xspeed_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[10\] balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[10\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[10\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[10\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502120786 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst15|ballMove:inst9|Xspeed_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[9\] balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[9\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[9\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[9\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502120786 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst15|ballMove:inst9|Xspeed_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[8\] balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[8\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[8\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[8\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502120786 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst15|ballMove:inst9|Xspeed_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[30\] balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[30\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[30\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[30\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502120786 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst16|ballMove:inst9|Xspeed_tmp[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[29\] balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[29\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[29\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[29\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502120786 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst16|ballMove:inst9|Xspeed_tmp[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[28\] balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[28\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[28\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[28\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502120786 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst16|ballMove:inst9|Xspeed_tmp[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[27\] balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[27\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[27\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[27\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502120786 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst16|ballMove:inst9|Xspeed_tmp[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[26\] balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[26\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[26\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[26\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502120786 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst16|ballMove:inst9|Xspeed_tmp[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[25\] balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[25\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[25\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[25\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502120786 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst16|ballMove:inst9|Xspeed_tmp[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[24\] balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[24\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[24\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[24\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502120786 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst16|ballMove:inst9|Xspeed_tmp[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[23\] balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[23\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[23\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[23\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502120786 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst16|ballMove:inst9|Xspeed_tmp[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[22\] balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[22\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[22\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[22\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502120786 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst16|ballMove:inst9|Xspeed_tmp[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[21\] balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[21\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[21\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[21\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502120786 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst16|ballMove:inst9|Xspeed_tmp[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[20\] balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[20\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[20\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[20\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502120786 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst16|ballMove:inst9|Xspeed_tmp[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[19\] balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[19\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[19\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[19\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502120786 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst16|ballMove:inst9|Xspeed_tmp[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[18\] balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[18\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[18\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[18\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502120786 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst16|ballMove:inst9|Xspeed_tmp[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[17\] balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[17\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[17\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[17\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502120786 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst16|ballMove:inst9|Xspeed_tmp[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[5\] balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[5\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[5\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[5\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[5\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[5\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502120786 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst16|ballMove:inst9|Xspeed_tmp[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[4\] balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[4\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[4\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[4\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[4\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[4\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502120786 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst16|ballMove:inst9|Xspeed_tmp[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[3\] balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[3\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[3\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[3\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[3\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[3\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502120786 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst16|ballMove:inst9|Xspeed_tmp[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[2\] balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[2\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[2\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[2\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[2\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[2\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502120786 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst16|ballMove:inst9|Xspeed_tmp[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[1\] balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[1\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[1\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[1\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[1\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[1\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502120786 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst16|ballMove:inst9|Xspeed_tmp[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[0\] balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[0\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[0\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[0\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[0\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[0\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502120786 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst16|ballMove:inst9|Xspeed_tmp[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[31\] balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[31\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[31\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[31\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502120786 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst16|ballMove:inst9|Xspeed_tmp[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[30\] balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[30\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[30\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[30\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502120786 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst15|ballMove:inst9|Xspeed_tmp[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[29\] balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[29\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[29\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[29\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502120786 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst15|ballMove:inst9|Xspeed_tmp[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[28\] balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[28\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[28\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[28\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502120786 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst15|ballMove:inst9|Xspeed_tmp[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[27\] balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[27\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[27\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[27\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502120786 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst15|ballMove:inst9|Xspeed_tmp[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[26\] balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[26\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[26\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[26\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502120786 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst15|ballMove:inst9|Xspeed_tmp[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[25\] balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[25\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[25\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[25\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502120786 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst15|ballMove:inst9|Xspeed_tmp[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[24\] balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[24\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[24\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[24\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502120786 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst15|ballMove:inst9|Xspeed_tmp[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[23\] balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[23\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[23\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[23\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502120786 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst15|ballMove:inst9|Xspeed_tmp[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[22\] balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[22\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[22\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[22\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502120786 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst15|ballMove:inst9|Xspeed_tmp[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[21\] balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[21\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[21\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[21\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502120786 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst15|ballMove:inst9|Xspeed_tmp[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[20\] balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[20\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[20\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[20\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502120786 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst15|ballMove:inst9|Xspeed_tmp[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[19\] balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[19\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[19\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[19\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502120786 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst15|ballMove:inst9|Xspeed_tmp[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[18\] balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[18\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[18\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[18\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502120786 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst15|ballMove:inst9|Xspeed_tmp[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[17\] balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[17\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[17\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[17\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502120786 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst15|ballMove:inst9|Xspeed_tmp[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[5\] balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[5\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[5\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[5\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[5\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[5\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502120786 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst15|ballMove:inst9|Xspeed_tmp[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[4\] balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[4\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[4\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[4\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[4\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[4\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502120786 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst15|ballMove:inst9|Xspeed_tmp[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[3\] balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[3\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[3\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[3\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[3\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[3\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502120786 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst15|ballMove:inst9|Xspeed_tmp[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[2\] balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[2\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[2\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[2\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[2\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[2\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502120786 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst15|ballMove:inst9|Xspeed_tmp[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[1\] balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[1\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[1\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[1\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[1\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[1\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502120786 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst15|ballMove:inst9|Xspeed_tmp[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[0\] balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[0\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[0\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[0\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[0\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[0\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502120786 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst15|ballMove:inst9|Xspeed_tmp[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[31\] balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[31\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[31\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[31\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502120786 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst15|ballMove:inst9|Xspeed_tmp[31]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 0 1557502120786 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[16\] balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[16\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[16\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502121208 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst15|ballMove:inst9|topLeftY_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[15\] balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[15\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[15\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[15\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502121208 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst15|ballMove:inst9|topLeftY_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[14\] balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[14\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[14\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[14\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502121208 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst15|ballMove:inst9|topLeftY_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[13\] balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[13\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[13\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[13\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502121208 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst15|ballMove:inst9|topLeftY_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[12\] balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[12\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[12\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[12\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502121208 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst15|ballMove:inst9|topLeftY_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[11\] balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[11\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[11\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[11\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502121208 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst15|ballMove:inst9|topLeftY_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[10\] balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[10\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[10\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[10\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502121208 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst15|ballMove:inst9|topLeftY_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[9\] balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[9\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[9\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[9\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502121208 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst15|ballMove:inst9|topLeftY_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[8\] balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[8\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[8\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[8\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502121208 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst15|ballMove:inst9|topLeftY_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[7\] balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[7\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[7\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[7\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502121208 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst15|ballMove:inst9|topLeftY_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[6\] balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[6\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[6\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[6\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftY_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502121208 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst15|ballMove:inst9|topLeftY_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[7\] balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[7\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[7\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[7\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502121208 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst16|ballMove:inst9|topLeftX_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[6\] balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[6\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[6\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[6\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502121208 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst16|ballMove:inst9|topLeftX_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[16\] balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[16\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[16\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502121208 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst16|ballMove:inst9|topLeftX_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[15\] balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[15\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[15\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[15\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502121208 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst16|ballMove:inst9|topLeftX_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[14\] balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[14\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[14\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[14\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502121208 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst16|ballMove:inst9|topLeftX_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[13\] balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[13\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[13\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[13\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502121208 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst16|ballMove:inst9|topLeftX_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[12\] balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[12\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[12\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[12\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502121208 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst16|ballMove:inst9|topLeftX_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[11\] balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[11\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[11\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[11\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502121208 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst16|ballMove:inst9|topLeftX_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[10\] balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[10\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[10\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[10\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502121208 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst16|ballMove:inst9|topLeftX_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[9\] balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[9\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[9\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[9\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502121208 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst16|ballMove:inst9|topLeftX_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[8\] balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[8\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[8\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[8\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502121208 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst16|ballMove:inst9|topLeftX_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[7\] balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[7\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[7\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[7\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502121208 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst15|ballMove:inst9|topLeftX_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[6\] balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[6\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[6\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[6\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502121208 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst15|ballMove:inst9|topLeftX_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[16\] balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[16\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[16\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502121208 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst15|ballMove:inst9|topLeftX_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[15\] balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[15\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[15\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[15\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502121208 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst15|ballMove:inst9|topLeftX_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[14\] balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[14\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[14\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[14\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502121208 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst15|ballMove:inst9|topLeftX_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[13\] balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[13\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[13\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[13\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502121208 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst15|ballMove:inst9|topLeftX_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[12\] balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[12\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[12\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[12\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502121208 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst15|ballMove:inst9|topLeftX_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[11\] balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[11\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[11\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[11\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502121208 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst15|ballMove:inst9|topLeftX_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[10\] balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[10\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[10\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[10\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502121208 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst15|ballMove:inst9|topLeftX_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[9\] balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[9\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[9\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[9\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502121208 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst15|ballMove:inst9|topLeftX_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[8\] balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[8\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[8\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|topLeftX_tmp\[8\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|topLeftX_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502121208 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst15|ballMove:inst9|topLeftX_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[7\] balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[7\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[7\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[7\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502121208 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst16|ballMove:inst9|Xspeed_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[6\] balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[6\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[6\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[6\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502121208 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst16|ballMove:inst9|Xspeed_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[16\] balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[16\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502121208 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst16|ballMove:inst9|Xspeed_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[15\] balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[15\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502121208 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst16|ballMove:inst9|Xspeed_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[14\] balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[14\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[14\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[14\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502121208 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst16|ballMove:inst9|Xspeed_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[13\] balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[13\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[13\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[13\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502121208 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst16|ballMove:inst9|Xspeed_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[12\] balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[12\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[12\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[12\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502121208 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst16|ballMove:inst9|Xspeed_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[11\] balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[11\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[11\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[11\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502121208 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst16|ballMove:inst9|Xspeed_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[10\] balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[10\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[10\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[10\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502121208 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst16|ballMove:inst9|Xspeed_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[9\] balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[9\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[9\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[9\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502121208 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst16|ballMove:inst9|Xspeed_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[8\] balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[8\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[8\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[8\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502121208 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst16|ballMove:inst9|Xspeed_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[7\] balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[7\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[7\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[7\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502121208 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst15|ballMove:inst9|Xspeed_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[6\] balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[6\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[6\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[6\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502121208 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst15|ballMove:inst9|Xspeed_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[16\] balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[16\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502121208 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst15|ballMove:inst9|Xspeed_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[15\] balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[15\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502121208 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst15|ballMove:inst9|Xspeed_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[14\] balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[14\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[14\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[14\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502121208 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst15|ballMove:inst9|Xspeed_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[13\] balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[13\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[13\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[13\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502121208 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst15|ballMove:inst9|Xspeed_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[12\] balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[12\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[12\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[12\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502121208 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst15|ballMove:inst9|Xspeed_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[11\] balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[11\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[11\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[11\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502121208 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst15|ballMove:inst9|Xspeed_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[10\] balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[10\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[10\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[10\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502121208 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst15|ballMove:inst9|Xspeed_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[9\] balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[9\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[9\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[9\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502121208 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst15|ballMove:inst9|Xspeed_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[8\] balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[8\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[8\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[8\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502121208 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst15|ballMove:inst9|Xspeed_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[30\] balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[30\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[30\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[30\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502121208 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst16|ballMove:inst9|Xspeed_tmp[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[29\] balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[29\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[29\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[29\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502121208 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst16|ballMove:inst9|Xspeed_tmp[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[28\] balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[28\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[28\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[28\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502121208 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst16|ballMove:inst9|Xspeed_tmp[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[27\] balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[27\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[27\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[27\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502121208 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst16|ballMove:inst9|Xspeed_tmp[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[26\] balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[26\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[26\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[26\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502121208 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst16|ballMove:inst9|Xspeed_tmp[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[25\] balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[25\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[25\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[25\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502121208 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst16|ballMove:inst9|Xspeed_tmp[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[24\] balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[24\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[24\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[24\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502121208 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst16|ballMove:inst9|Xspeed_tmp[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[23\] balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[23\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[23\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[23\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502121208 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst16|ballMove:inst9|Xspeed_tmp[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[22\] balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[22\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[22\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[22\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502121208 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst16|ballMove:inst9|Xspeed_tmp[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[21\] balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[21\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[21\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[21\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502121208 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst16|ballMove:inst9|Xspeed_tmp[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[20\] balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[20\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[20\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[20\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502121208 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst16|ballMove:inst9|Xspeed_tmp[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[19\] balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[19\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[19\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[19\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502121208 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst16|ballMove:inst9|Xspeed_tmp[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[18\] balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[18\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[18\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[18\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502121208 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst16|ballMove:inst9|Xspeed_tmp[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[17\] balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[17\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[17\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[17\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502121208 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst16|ballMove:inst9|Xspeed_tmp[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[5\] balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[5\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[5\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[5\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[5\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[5\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502121208 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst16|ballMove:inst9|Xspeed_tmp[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[4\] balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[4\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[4\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[4\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[4\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[4\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502121208 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst16|ballMove:inst9|Xspeed_tmp[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[3\] balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[3\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[3\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[3\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[3\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[3\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502121208 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst16|ballMove:inst9|Xspeed_tmp[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[2\] balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[2\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[2\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[2\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[2\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[2\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502121208 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst16|ballMove:inst9|Xspeed_tmp[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[1\] balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[1\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[1\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[1\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[1\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[1\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502121208 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst16|ballMove:inst9|Xspeed_tmp[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[0\] balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[0\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[0\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[0\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[0\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[0\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502121208 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst16|ballMove:inst9|Xspeed_tmp[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[31\] balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[31\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[31\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[31\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst16\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502121208 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst16|ballMove:inst9|Xspeed_tmp[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[30\] balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[30\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[30\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[30\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502121208 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst15|ballMove:inst9|Xspeed_tmp[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[29\] balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[29\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[29\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[29\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502121208 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst15|ballMove:inst9|Xspeed_tmp[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[28\] balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[28\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[28\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[28\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502121208 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst15|ballMove:inst9|Xspeed_tmp[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[27\] balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[27\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[27\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[27\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502121208 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst15|ballMove:inst9|Xspeed_tmp[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[26\] balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[26\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[26\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[26\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502121208 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst15|ballMove:inst9|Xspeed_tmp[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[25\] balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[25\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[25\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[25\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502121208 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst15|ballMove:inst9|Xspeed_tmp[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[24\] balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[24\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[24\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[24\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502121208 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst15|ballMove:inst9|Xspeed_tmp[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[23\] balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[23\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[23\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[23\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502121208 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst15|ballMove:inst9|Xspeed_tmp[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[22\] balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[22\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[22\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[22\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502121208 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst15|ballMove:inst9|Xspeed_tmp[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[21\] balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[21\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[21\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[21\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502121208 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst15|ballMove:inst9|Xspeed_tmp[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[20\] balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[20\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[20\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[20\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502121208 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst15|ballMove:inst9|Xspeed_tmp[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[19\] balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[19\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[19\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[19\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502121208 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst15|ballMove:inst9|Xspeed_tmp[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[18\] balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[18\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[18\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[18\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502121208 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst15|ballMove:inst9|Xspeed_tmp[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[17\] balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[17\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[17\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[17\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502121208 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst15|ballMove:inst9|Xspeed_tmp[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[5\] balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[5\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[5\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[5\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[5\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[5\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502121208 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst15|ballMove:inst9|Xspeed_tmp[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[4\] balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[4\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[4\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[4\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[4\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[4\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502121208 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst15|ballMove:inst9|Xspeed_tmp[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[3\] balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[3\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[3\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[3\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[3\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[3\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502121208 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst15|ballMove:inst9|Xspeed_tmp[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[2\] balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[2\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[2\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[2\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[2\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[2\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502121208 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst15|ballMove:inst9|Xspeed_tmp[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[1\] balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[1\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[1\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[1\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[1\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[1\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502121208 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst15|ballMove:inst9|Xspeed_tmp[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[0\] balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[0\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[0\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[0\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[0\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[0\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502121208 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst15|ballMove:inst9|Xspeed_tmp[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[31\] balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[31\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[31\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[31\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst15\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502121208 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst15|ballMove:inst9|Xspeed_tmp[31]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 1 1557502121208 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[0\] balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[0\]~synth balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[0\]~synth " "Register \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[0\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[0\]~synth\" and latch \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[0\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[0\] balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[0\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[0\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[0\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[0\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[0\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst7|ballMove:inst9|Xspeed_tmp[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[16\] balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[16\]~synth balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[16\]~synth\" and latch \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftY_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[15\] balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[15\]~synth balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[15\]~synth " "Register \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[15\]~synth\" and latch \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftY_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[14\] balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[14\]~synth balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[14\]~synth " "Register \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[14\]~synth\" and latch \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftY_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[13\] balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[13\]~synth balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[13\]~synth " "Register \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[13\]~synth\" and latch \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftY_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[12\] balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[12\]~synth balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[12\]~synth " "Register \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[12\]~synth\" and latch \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftY_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[11\] balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[11\]~synth balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[11\]~synth " "Register \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[11\]~synth\" and latch \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftY_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[10\] balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[10\]~synth balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[10\]~synth " "Register \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[10\]~synth\" and latch \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftY_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[9\] balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[9\]~synth balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[9\]~synth " "Register \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[9\]~synth\" and latch \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftY_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[8\] balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[8\]~synth balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[8\]~synth " "Register \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[8\]~synth\" and latch \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftY_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[7\] balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[7\]~synth balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[7\]~synth " "Register \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[7\]~synth\" and latch \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftY_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[6\] balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[6\]~synth balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[6\]~synth " "Register \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[6\]~synth\" and latch \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftY_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[0\] balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[0\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[0\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[0\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[0\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[0\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[7\] balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[7\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[7\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[7\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst7|ballMove:inst9|Xspeed_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[6\] balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[6\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[6\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[6\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst7|ballMove:inst9|Xspeed_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[15\] balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[15\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst7|ballMove:inst9|Xspeed_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[14\] balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[14\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[14\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[14\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst7|ballMove:inst9|Xspeed_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[13\] balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[13\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[13\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[13\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst7|ballMove:inst9|Xspeed_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[12\] balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[12\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[12\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[12\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst7|ballMove:inst9|Xspeed_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[11\] balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[11\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[11\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[11\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst7|ballMove:inst9|Xspeed_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[10\] balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[10\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[10\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[10\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst7|ballMove:inst9|Xspeed_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[9\] balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[9\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[9\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[9\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst7|ballMove:inst9|Xspeed_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[8\] balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[8\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[8\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[8\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst7|ballMove:inst9|Xspeed_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[5\] balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[5\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[5\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[5\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[5\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[5\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst7|ballMove:inst9|Xspeed_tmp[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[4\] balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[4\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[4\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[4\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[4\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[4\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst7|ballMove:inst9|Xspeed_tmp[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[3\] balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[3\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[3\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[3\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[3\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[3\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst7|ballMove:inst9|Xspeed_tmp[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[2\] balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[2\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[2\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[2\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[2\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[2\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst7|ballMove:inst9|Xspeed_tmp[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[1\] balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[1\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[1\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[1\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[1\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[1\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst7|ballMove:inst9|Xspeed_tmp[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[16\] balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[16\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[16\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[15\] balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[15\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[15\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[15\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[14\] balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[14\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[14\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[14\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[13\] balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[13\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[13\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[13\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[12\] balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[12\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[12\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[12\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[11\] balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[11\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[11\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[11\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[10\] balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[10\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[10\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[10\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[9\] balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[9\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[9\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[9\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[8\] balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[8\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[8\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[8\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[7\] balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[7\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[7\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[7\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[6\] balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[6\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[6\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[6\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[16\] balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[16\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[16\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst7|ballMove:inst9|topLeftY_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[15\] balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[15\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[15\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[15\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst7|ballMove:inst9|topLeftY_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[14\] balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[14\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[14\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[14\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst7|ballMove:inst9|topLeftY_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[13\] balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[13\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[13\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[13\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst7|ballMove:inst9|topLeftY_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[12\] balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[12\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[12\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[12\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst7|ballMove:inst9|topLeftY_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[11\] balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[11\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[11\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[11\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst7|ballMove:inst9|topLeftY_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[10\] balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[10\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[10\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[10\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst7|ballMove:inst9|topLeftY_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[9\] balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[9\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[9\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[9\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst7|ballMove:inst9|topLeftY_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[8\] balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[8\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[8\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[8\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst7|ballMove:inst9|topLeftY_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[7\] balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[7\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[7\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[7\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst7|ballMove:inst9|topLeftY_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[6\] balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[6\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[6\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[6\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst7|ballMove:inst9|topLeftY_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[11\] balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[11\]~synth balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[11\]~synth " "Register \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[11\]~synth\" and latch \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[10\] balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[10\]~synth balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[10\]~synth " "Register \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[10\]~synth\" and latch \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[9\] balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[9\]~synth balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[9\]~synth " "Register \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[9\]~synth\" and latch \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[8\] balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[8\]~synth balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[8\]~synth " "Register \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[8\]~synth\" and latch \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[7\] balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[7\]~synth balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[7\]~synth " "Register \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[7\]~synth\" and latch \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[6\] balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[6\]~synth balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[6\]~synth " "Register \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[6\]~synth\" and latch \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[16\] balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[16\]~synth balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[16\]~synth\" and latch \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[15\] balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[15\]~synth balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[15\]~synth " "Register \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[15\]~synth\" and latch \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[14\] balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[14\]~synth balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[14\]~synth " "Register \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[14\]~synth\" and latch \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[13\] balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[13\]~synth balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[13\]~synth " "Register \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[13\]~synth\" and latch \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[12\] balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[12\]~synth balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[12\]~synth " "Register \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[12\]~synth\" and latch \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[16\] balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[16\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[16\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst7|ballMove:inst9|topLeftX_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[15\] balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[15\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[15\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[15\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst7|ballMove:inst9|topLeftX_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[14\] balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[14\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[14\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[14\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst7|ballMove:inst9|topLeftX_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[13\] balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[13\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[13\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[13\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst7|ballMove:inst9|topLeftX_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[12\] balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[12\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[12\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[12\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst7|ballMove:inst9|topLeftX_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[11\] balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[11\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[11\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[11\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst7|ballMove:inst9|topLeftX_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[10\] balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[10\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[10\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[10\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst7|ballMove:inst9|topLeftX_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[9\] balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[9\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[9\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[9\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst7|ballMove:inst9|topLeftX_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[8\] balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[8\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[8\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[8\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst7|ballMove:inst9|topLeftX_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[7\] balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[7\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[7\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[7\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst7|ballMove:inst9|topLeftX_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[6\] balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[6\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[6\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[6\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst7|ballMove:inst9|topLeftX_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[6\] balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[6\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[6\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[6\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftX_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[16\] balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[16\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[16\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftX_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[15\] balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[15\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[15\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[15\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftX_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[14\] balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[14\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[14\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[14\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftX_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[13\] balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[13\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[13\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[13\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftX_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[12\] balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[12\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[12\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[12\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftX_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[11\] balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[11\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[11\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[11\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftX_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[10\] balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[10\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[10\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[10\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftX_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[9\] balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[9\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[9\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[9\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftX_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[8\] balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[8\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[8\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[8\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftX_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[7\] balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[7\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[7\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[7\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftX_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[6\] balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[6\]~synth balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[6\]~synth " "Register \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[6\]~synth\" and latch \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[15\] balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\" and latch \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[14\] balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[14\]~synth balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[14\]~synth " "Register \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[14\]~synth\" and latch \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[13\] balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[13\]~synth balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[13\]~synth " "Register \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[13\]~synth\" and latch \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[12\] balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[12\]~synth balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[12\]~synth " "Register \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[12\]~synth\" and latch \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[11\] balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[11\]~synth balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[11\]~synth " "Register \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[11\]~synth\" and latch \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[10\] balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[10\]~synth balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[10\]~synth " "Register \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[10\]~synth\" and latch \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[9\] balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[9\]~synth balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[9\]~synth " "Register \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[9\]~synth\" and latch \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[8\] balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[8\]~synth balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[8\]~synth " "Register \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[8\]~synth\" and latch \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[7\] balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[7\]~synth balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[7\]~synth " "Register \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[7\]~synth\" and latch \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[5\] balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[5\]~synth balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[5\]~synth " "Register \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[5\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[5\]~synth\" and latch \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[5\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[4\] balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[4\]~synth balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[4\]~synth " "Register \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[4\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[4\]~synth\" and latch \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[4\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[3\] balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[3\]~synth balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[3\]~synth " "Register \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[3\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[3\]~synth\" and latch \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[3\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[2\] balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[2\]~synth balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[2\]~synth " "Register \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[2\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[2\]~synth\" and latch \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[2\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[1\] balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[1\]~synth balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[1\]~synth " "Register \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[1\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[1\]~synth\" and latch \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[1\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[30\] balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[30\]~synth balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[30\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[30\]~synth\" and latch \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[29\] balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[29\]~synth balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[29\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[29\]~synth\" and latch \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[28\] balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[28\]~synth balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[28\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[28\]~synth\" and latch \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[27\] balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[27\]~synth balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[27\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[27\]~synth\" and latch \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[26\] balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[26\]~synth balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[26\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[26\]~synth\" and latch \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[25\] balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[25\]~synth balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[25\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[25\]~synth\" and latch \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[24\] balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[24\]~synth balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[24\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[24\]~synth\" and latch \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[23\] balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[23\]~synth balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[23\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[23\]~synth\" and latch \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[22\] balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[22\]~synth balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[22\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[22\]~synth\" and latch \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[21\] balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[21\]~synth balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[21\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[21\]~synth\" and latch \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[20\] balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[20\]~synth balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[20\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[20\]~synth\" and latch \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[19\] balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[19\]~synth balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[19\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[19\]~synth\" and latch \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[18\] balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[18\]~synth balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[18\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[18\]~synth\" and latch \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[17\] balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[17\]~synth balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[17\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[17\]~synth\" and latch \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[16\] balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[16\]~synth balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\" and latch \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[31\] balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[31\]~synth balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[31\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[31\]~synth\" and latch \"balls_TOP:inst9\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[7\] balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[7\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[7\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[7\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[6\] balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[6\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[6\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[6\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[15\] balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[15\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[14\] balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[14\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[14\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[14\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[13\] balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[13\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[13\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[13\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[12\] balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[12\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[12\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[12\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[11\] balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[11\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[11\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[11\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[10\] balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[10\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[10\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[10\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[9\] balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[9\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[9\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[9\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[8\] balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[8\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[8\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[8\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[30\] balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[30\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[30\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[30\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst7|ballMove:inst9|Xspeed_tmp[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[29\] balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[29\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[29\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[29\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst7|ballMove:inst9|Xspeed_tmp[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[28\] balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[28\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[28\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[28\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst7|ballMove:inst9|Xspeed_tmp[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[27\] balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[27\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[27\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[27\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst7|ballMove:inst9|Xspeed_tmp[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[26\] balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[26\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[26\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[26\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst7|ballMove:inst9|Xspeed_tmp[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[25\] balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[25\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[25\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[25\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst7|ballMove:inst9|Xspeed_tmp[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[24\] balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[24\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[24\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[24\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst7|ballMove:inst9|Xspeed_tmp[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[23\] balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[23\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[23\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[23\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst7|ballMove:inst9|Xspeed_tmp[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[22\] balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[22\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[22\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[22\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst7|ballMove:inst9|Xspeed_tmp[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[21\] balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[21\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[21\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[21\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst7|ballMove:inst9|Xspeed_tmp[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[20\] balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[20\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[20\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[20\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst7|ballMove:inst9|Xspeed_tmp[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[19\] balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[19\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[19\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[19\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst7|ballMove:inst9|Xspeed_tmp[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[18\] balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[18\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[18\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[18\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst7|ballMove:inst9|Xspeed_tmp[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[17\] balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[17\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[17\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[17\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst7|ballMove:inst9|Xspeed_tmp[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[16\] balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[16\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst7|ballMove:inst9|Xspeed_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[31\] balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[31\]~synth balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[31\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[31\]~synth\" and latch \"balls_TOP:inst9\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Medium_Ball_TOP:inst7|ballMove:inst9|Xspeed_tmp[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[30\] balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[30\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[30\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[30\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[29\] balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[29\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[29\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[29\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[28\] balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[28\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[28\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[28\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[27\] balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[27\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[27\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[27\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[26\] balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[26\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[26\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[26\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[25\] balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[25\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[25\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[25\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[24\] balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[24\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[24\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[24\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[23\] balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[23\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[23\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[23\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[22\] balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[22\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[22\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[22\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[21\] balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[21\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[21\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[21\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[20\] balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[20\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[20\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[20\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[19\] balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[19\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[19\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[19\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[18\] balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[18\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[18\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[18\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[17\] balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[17\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[17\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[17\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[16\] balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[16\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[5\] balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[5\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[5\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[5\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[5\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[5\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[4\] balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[4\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[4\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[4\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[4\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[4\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[3\] balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[3\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[3\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[3\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[3\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[3\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[2\] balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[2\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[2\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[2\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[2\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[2\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[1\] balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[1\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[1\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[1\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[1\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[1\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[31\] balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[31\]~synth balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[31\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[31\]~synth\" and latch \"balls_TOP:inst9\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502122639 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[31]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 0 1557502122639 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[0\] balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[0\]~synth balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[0\]~synth " "Register \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[0\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[0\]~synth\" and latch \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[0\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[16\] balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[16\]~synth balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[16\]~synth\" and latch \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftY_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[15\] balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[15\]~synth balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[15\]~synth " "Register \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[15\]~synth\" and latch \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftY_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[14\] balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[14\]~synth balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[14\]~synth " "Register \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[14\]~synth\" and latch \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftY_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[13\] balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[13\]~synth balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[13\]~synth " "Register \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[13\]~synth\" and latch \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftY_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[12\] balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[12\]~synth balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[12\]~synth " "Register \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[12\]~synth\" and latch \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftY_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[11\] balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[11\]~synth balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[11\]~synth " "Register \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[11\]~synth\" and latch \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftY_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[10\] balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[10\]~synth balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[10\]~synth " "Register \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[10\]~synth\" and latch \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftY_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[9\] balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[9\]~synth balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[9\]~synth " "Register \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[9\]~synth\" and latch \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftY_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[8\] balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[8\]~synth balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[8\]~synth " "Register \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[8\]~synth\" and latch \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftY_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[7\] balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[7\]~synth balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[7\]~synth " "Register \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[7\]~synth\" and latch \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftY_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[6\] balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[6\]~synth balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[6\]~synth " "Register \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[6\]~synth\" and latch \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftY_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[0\] balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[0\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[0\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[0\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[0\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[0\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[7\] balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[7\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[7\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[7\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst7|ballMove:inst9|Xspeed_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[6\] balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[6\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[6\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[6\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst7|ballMove:inst9|Xspeed_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[15\] balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[15\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst7|ballMove:inst9|Xspeed_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[14\] balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[14\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[14\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[14\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst7|ballMove:inst9|Xspeed_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[13\] balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[13\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[13\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[13\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst7|ballMove:inst9|Xspeed_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[12\] balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[12\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[12\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[12\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst7|ballMove:inst9|Xspeed_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[11\] balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[11\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[11\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[11\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst7|ballMove:inst9|Xspeed_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[10\] balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[10\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[10\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[10\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst7|ballMove:inst9|Xspeed_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[9\] balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[9\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[9\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[9\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst7|ballMove:inst9|Xspeed_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[8\] balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[8\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[8\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[8\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst7|ballMove:inst9|Xspeed_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[0\] balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[0\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[0\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[0\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[0\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[0\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst7|ballMove:inst9|Xspeed_tmp[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[5\] balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[5\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[5\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[5\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[5\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[5\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst7|ballMove:inst9|Xspeed_tmp[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[4\] balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[4\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[4\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[4\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[4\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[4\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst7|ballMove:inst9|Xspeed_tmp[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[3\] balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[3\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[3\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[3\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[3\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[3\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst7|ballMove:inst9|Xspeed_tmp[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[2\] balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[2\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[2\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[2\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[2\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[2\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst7|ballMove:inst9|Xspeed_tmp[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[1\] balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[1\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[1\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[1\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[1\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[1\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst7|ballMove:inst9|Xspeed_tmp[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[16\] balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[16\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[16\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[15\] balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[15\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[15\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[15\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[14\] balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[14\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[14\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[14\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[13\] balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[13\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[13\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[13\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[12\] balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[12\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[12\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[12\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[11\] balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[11\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[11\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[11\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[10\] balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[10\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[10\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[10\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[9\] balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[9\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[9\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[9\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[8\] balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[8\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[8\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[8\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[7\] balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[7\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[7\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[7\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[6\] balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[6\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[6\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[6\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[16\] balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[16\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[16\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst7|ballMove:inst9|topLeftY_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[15\] balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[15\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[15\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[15\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst7|ballMove:inst9|topLeftY_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[14\] balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[14\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[14\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[14\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst7|ballMove:inst9|topLeftY_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[13\] balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[13\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[13\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[13\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst7|ballMove:inst9|topLeftY_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[12\] balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[12\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[12\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[12\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst7|ballMove:inst9|topLeftY_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[11\] balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[11\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[11\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[11\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst7|ballMove:inst9|topLeftY_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[10\] balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[10\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[10\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[10\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst7|ballMove:inst9|topLeftY_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[9\] balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[9\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[9\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[9\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst7|ballMove:inst9|topLeftY_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[8\] balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[8\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[8\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[8\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst7|ballMove:inst9|topLeftY_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[7\] balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[7\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[7\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[7\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst7|ballMove:inst9|topLeftY_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[6\] balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[6\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[6\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[6\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst7|ballMove:inst9|topLeftY_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[11\] balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[11\]~synth balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[11\]~synth " "Register \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[11\]~synth\" and latch \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[10\] balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[10\]~synth balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[10\]~synth " "Register \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[10\]~synth\" and latch \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[9\] balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[9\]~synth balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[9\]~synth " "Register \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[9\]~synth\" and latch \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[8\] balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[8\]~synth balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[8\]~synth " "Register \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[8\]~synth\" and latch \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[7\] balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[7\]~synth balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[7\]~synth " "Register \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[7\]~synth\" and latch \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[6\] balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[6\]~synth balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[6\]~synth " "Register \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[6\]~synth\" and latch \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[16\] balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[16\]~synth balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[16\]~synth\" and latch \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[15\] balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[15\]~synth balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[15\]~synth " "Register \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[15\]~synth\" and latch \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[14\] balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[14\]~synth balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[14\]~synth " "Register \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[14\]~synth\" and latch \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[13\] balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[13\]~synth balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[13\]~synth " "Register \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[13\]~synth\" and latch \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[12\] balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[12\]~synth balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[12\]~synth " "Register \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[12\]~synth\" and latch \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[6\] balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[6\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[6\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[6\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftX_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[16\] balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[16\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[16\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftX_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[15\] balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[15\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[15\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[15\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftX_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[14\] balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[14\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[14\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[14\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftX_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[13\] balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[13\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[13\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[13\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftX_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[12\] balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[12\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[12\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[12\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftX_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[11\] balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[11\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[11\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[11\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftX_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[10\] balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[10\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[10\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[10\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftX_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[9\] balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[9\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[9\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[9\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftX_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[8\] balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[8\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[8\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[8\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftX_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[7\] balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[7\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[7\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[7\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftX_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[16\] balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[16\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[16\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst7|ballMove:inst9|topLeftX_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[15\] balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[15\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[15\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[15\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst7|ballMove:inst9|topLeftX_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[14\] balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[14\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[14\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[14\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst7|ballMove:inst9|topLeftX_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[13\] balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[13\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[13\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[13\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst7|ballMove:inst9|topLeftX_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[12\] balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[12\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[12\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[12\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst7|ballMove:inst9|topLeftX_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[11\] balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[11\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[11\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[11\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst7|ballMove:inst9|topLeftX_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[10\] balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[10\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[10\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[10\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst7|ballMove:inst9|topLeftX_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[9\] balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[9\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[9\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[9\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst7|ballMove:inst9|topLeftX_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[8\] balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[8\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[8\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[8\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst7|ballMove:inst9|topLeftX_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[7\] balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[7\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[7\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[7\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst7|ballMove:inst9|topLeftX_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[6\] balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[6\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[6\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[6\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst7|ballMove:inst9|topLeftX_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[6\] balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[6\]~synth balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[6\]~synth " "Register \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[6\]~synth\" and latch \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[15\] balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\" and latch \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[14\] balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[14\]~synth balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[14\]~synth " "Register \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[14\]~synth\" and latch \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[13\] balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[13\]~synth balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[13\]~synth " "Register \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[13\]~synth\" and latch \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[12\] balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[12\]~synth balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[12\]~synth " "Register \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[12\]~synth\" and latch \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[11\] balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[11\]~synth balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[11\]~synth " "Register \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[11\]~synth\" and latch \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[10\] balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[10\]~synth balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[10\]~synth " "Register \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[10\]~synth\" and latch \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[9\] balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[9\]~synth balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[9\]~synth " "Register \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[9\]~synth\" and latch \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[8\] balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[8\]~synth balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[8\]~synth " "Register \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[8\]~synth\" and latch \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[7\] balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[7\]~synth balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[7\]~synth " "Register \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[7\]~synth\" and latch \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[7\] balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[7\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[7\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[7\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[6\] balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[6\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[6\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[6\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[15\] balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[15\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[14\] balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[14\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[14\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[14\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[13\] balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[13\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[13\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[13\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[12\] balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[12\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[12\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[12\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[11\] balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[11\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[11\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[11\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[10\] balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[10\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[10\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[10\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[9\] balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[9\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[9\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[9\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[8\] balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[8\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[8\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[8\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[5\] balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[5\]~synth balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[5\]~synth " "Register \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[5\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[5\]~synth\" and latch \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[5\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[4\] balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[4\]~synth balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[4\]~synth " "Register \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[4\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[4\]~synth\" and latch \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[4\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[3\] balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[3\]~synth balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[3\]~synth " "Register \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[3\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[3\]~synth\" and latch \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[3\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[2\] balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[2\]~synth balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[2\]~synth " "Register \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[2\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[2\]~synth\" and latch \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[2\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[1\] balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[1\]~synth balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[1\]~synth " "Register \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[1\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[1\]~synth\" and latch \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[1\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[30\] balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[30\]~synth balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[30\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[30\]~synth\" and latch \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[29\] balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[29\]~synth balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[29\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[29\]~synth\" and latch \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[28\] balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[28\]~synth balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[28\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[28\]~synth\" and latch \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[27\] balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[27\]~synth balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[27\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[27\]~synth\" and latch \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[26\] balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[26\]~synth balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[26\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[26\]~synth\" and latch \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[25\] balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[25\]~synth balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[25\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[25\]~synth\" and latch \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[24\] balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[24\]~synth balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[24\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[24\]~synth\" and latch \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[23\] balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[23\]~synth balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[23\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[23\]~synth\" and latch \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[22\] balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[22\]~synth balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[22\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[22\]~synth\" and latch \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[21\] balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[21\]~synth balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[21\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[21\]~synth\" and latch \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[20\] balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[20\]~synth balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[20\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[20\]~synth\" and latch \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[19\] balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[19\]~synth balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[19\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[19\]~synth\" and latch \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[18\] balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[18\]~synth balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[18\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[18\]~synth\" and latch \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[17\] balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[17\]~synth balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[17\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[17\]~synth\" and latch \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[16\] balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[16\]~synth balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\" and latch \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[31\] balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[31\]~synth balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[31\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[31\]~synth\" and latch \"balls_TOP:inst10\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[30\] balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[30\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[30\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[30\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[29\] balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[29\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[29\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[29\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[28\] balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[28\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[28\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[28\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[27\] balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[27\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[27\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[27\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[26\] balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[26\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[26\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[26\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[25\] balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[25\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[25\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[25\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[24\] balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[24\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[24\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[24\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[23\] balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[23\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[23\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[23\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[22\] balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[22\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[22\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[22\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[21\] balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[21\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[21\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[21\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[20\] balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[20\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[20\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[20\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[19\] balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[19\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[19\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[19\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[18\] balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[18\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[18\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[18\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[17\] balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[17\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[17\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[17\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[16\] balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[16\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[5\] balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[5\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[5\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[5\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[5\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[5\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[4\] balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[4\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[4\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[4\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[4\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[4\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[3\] balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[3\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[3\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[3\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[3\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[3\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[2\] balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[2\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[2\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[2\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[2\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[2\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[1\] balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[1\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[1\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[1\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[1\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[1\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[31\] balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[31\]~synth balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[31\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[31\]~synth\" and latch \"balls_TOP:inst10\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[30\] balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[30\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[30\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[30\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst7|ballMove:inst9|Xspeed_tmp[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[29\] balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[29\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[29\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[29\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst7|ballMove:inst9|Xspeed_tmp[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[28\] balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[28\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[28\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[28\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst7|ballMove:inst9|Xspeed_tmp[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[27\] balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[27\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[27\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[27\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst7|ballMove:inst9|Xspeed_tmp[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[26\] balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[26\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[26\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[26\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst7|ballMove:inst9|Xspeed_tmp[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[25\] balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[25\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[25\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[25\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst7|ballMove:inst9|Xspeed_tmp[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[24\] balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[24\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[24\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[24\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst7|ballMove:inst9|Xspeed_tmp[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[23\] balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[23\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[23\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[23\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst7|ballMove:inst9|Xspeed_tmp[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[22\] balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[22\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[22\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[22\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst7|ballMove:inst9|Xspeed_tmp[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[21\] balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[21\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[21\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[21\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst7|ballMove:inst9|Xspeed_tmp[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[20\] balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[20\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[20\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[20\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst7|ballMove:inst9|Xspeed_tmp[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[19\] balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[19\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[19\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[19\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst7|ballMove:inst9|Xspeed_tmp[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[18\] balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[18\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[18\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[18\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst7|ballMove:inst9|Xspeed_tmp[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[17\] balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[17\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[17\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[17\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst7|ballMove:inst9|Xspeed_tmp[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[16\] balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[16\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst7|ballMove:inst9|Xspeed_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[31\] balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[31\]~synth balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[31\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[31\]~synth\" and latch \"balls_TOP:inst10\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502122914 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Medium_Ball_TOP:inst7|ballMove:inst9|Xspeed_tmp[31]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 1 1557502122914 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[0\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[0\]~synth balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[0\]~synth " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[0\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[0\]~synth\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[0\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[0\] balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[0\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[0\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[0\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[0\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[0\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst7|ballMove:inst9|Xspeed_tmp[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[16\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[16\]~synth balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[16\]~synth\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftY_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[15\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[15\]~synth balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[15\]~synth " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[15\]~synth\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftY_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[14\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[14\]~synth balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[14\]~synth " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[14\]~synth\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftY_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[13\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[13\]~synth balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[13\]~synth " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[13\]~synth\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftY_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[12\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[12\]~synth balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[12\]~synth " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[12\]~synth\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftY_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[11\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[11\]~synth balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[11\]~synth " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[11\]~synth\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftY_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[10\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[10\]~synth balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[10\]~synth " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[10\]~synth\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftY_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[9\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[9\]~synth balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[9\]~synth " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[9\]~synth\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftY_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[8\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[8\]~synth balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[8\]~synth " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[8\]~synth\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftY_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[7\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[7\]~synth balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[7\]~synth " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[7\]~synth\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftY_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[6\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[6\]~synth balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[6\]~synth " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[6\]~synth\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftY_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftY_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[0\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[0\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[0\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[0\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[0\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[0\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[7\] balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[7\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[7\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[7\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst7|ballMove:inst9|Xspeed_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[6\] balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[6\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[6\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[6\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst7|ballMove:inst9|Xspeed_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[15\] balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[15\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst7|ballMove:inst9|Xspeed_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[14\] balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[14\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[14\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[14\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst7|ballMove:inst9|Xspeed_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[13\] balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[13\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[13\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[13\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst7|ballMove:inst9|Xspeed_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[12\] balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[12\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[12\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[12\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst7|ballMove:inst9|Xspeed_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[11\] balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[11\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[11\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[11\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst7|ballMove:inst9|Xspeed_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[10\] balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[10\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[10\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[10\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst7|ballMove:inst9|Xspeed_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[9\] balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[9\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[9\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[9\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst7|ballMove:inst9|Xspeed_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[8\] balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[8\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[8\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[8\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst7|ballMove:inst9|Xspeed_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[5\] balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[5\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[5\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[5\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[5\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[5\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst7|ballMove:inst9|Xspeed_tmp[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[4\] balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[4\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[4\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[4\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[4\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[4\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst7|ballMove:inst9|Xspeed_tmp[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[3\] balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[3\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[3\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[3\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[3\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[3\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst7|ballMove:inst9|Xspeed_tmp[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[2\] balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[2\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[2\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[2\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[2\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[2\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst7|ballMove:inst9|Xspeed_tmp[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[1\] balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[1\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[1\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[1\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[1\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[1\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst7|ballMove:inst9|Xspeed_tmp[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[16\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[16\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[16\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[15\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[15\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[15\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[15\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[14\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[14\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[14\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[14\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[13\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[13\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[13\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[13\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[12\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[12\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[12\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[12\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[11\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[11\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[11\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[11\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[10\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[10\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[10\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[10\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[9\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[9\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[9\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[9\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[8\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[8\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[8\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[8\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[7\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[7\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[7\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[7\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[6\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[6\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[6\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[6\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftY_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[16\] balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[16\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[16\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst7|ballMove:inst9|topLeftY_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[15\] balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[15\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[15\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[15\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst7|ballMove:inst9|topLeftY_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[14\] balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[14\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[14\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[14\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst7|ballMove:inst9|topLeftY_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[13\] balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[13\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[13\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[13\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst7|ballMove:inst9|topLeftY_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[12\] balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[12\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[12\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[12\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst7|ballMove:inst9|topLeftY_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[11\] balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[11\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[11\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[11\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst7|ballMove:inst9|topLeftY_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[10\] balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[10\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[10\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[10\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst7|ballMove:inst9|topLeftY_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[9\] balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[9\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[9\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[9\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst7|ballMove:inst9|topLeftY_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[8\] balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[8\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[8\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[8\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst7|ballMove:inst9|topLeftY_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[7\] balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[7\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[7\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[7\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst7|ballMove:inst9|topLeftY_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[6\] balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[6\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[6\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[6\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftY_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst7|ballMove:inst9|topLeftY_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[11\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[11\]~synth balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[11\]~synth " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[11\]~synth\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[10\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[10\]~synth balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[10\]~synth " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[10\]~synth\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[9\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[9\]~synth balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[9\]~synth " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[9\]~synth\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[8\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[8\]~synth balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[8\]~synth " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[8\]~synth\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[7\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[7\]~synth balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[7\]~synth " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[7\]~synth\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[6\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[6\]~synth balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[6\]~synth " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[6\]~synth\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[16\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[16\]~synth balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[16\]~synth\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[15\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[15\]~synth balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[15\]~synth " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[15\]~synth\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[14\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[14\]~synth balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[14\]~synth " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[14\]~synth\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[13\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[13\]~synth balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[13\]~synth " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[13\]~synth\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[12\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[12\]~synth balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[12\]~synth " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[12\]~synth\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|topLeftX_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[6\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[6\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[6\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[6\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftX_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[16\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[16\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[16\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftX_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[15\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[15\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[15\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[15\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftX_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[14\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[14\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[14\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[14\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftX_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[13\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[13\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[13\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[13\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftX_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[12\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[12\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[12\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[12\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftX_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[11\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[11\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[11\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[11\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftX_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[10\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[10\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[10\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[10\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftX_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[9\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[9\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[9\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[9\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftX_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[8\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[8\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[8\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[8\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftX_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[7\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[7\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[7\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[7\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|topLeftX_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftX_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[7\] balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[7\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[7\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[7\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst7|ballMove:inst9|topLeftX_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[6\] balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[6\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[6\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[6\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst7|ballMove:inst9|topLeftX_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[16\] balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[16\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[16\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[16\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst7|ballMove:inst9|topLeftX_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[15\] balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[15\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[15\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[15\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst7|ballMove:inst9|topLeftX_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[14\] balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[14\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[14\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[14\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst7|ballMove:inst9|topLeftX_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[13\] balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[13\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[13\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[13\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst7|ballMove:inst9|topLeftX_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[12\] balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[12\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[12\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[12\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst7|ballMove:inst9|topLeftX_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[11\] balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[11\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[11\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[11\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst7|ballMove:inst9|topLeftX_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[10\] balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[10\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[10\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[10\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst7|ballMove:inst9|topLeftX_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[9\] balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[9\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[9\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[9\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst7|ballMove:inst9|topLeftX_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[8\] balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[8\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[8\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[8\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|topLeftX_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst7|ballMove:inst9|topLeftX_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[6\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[6\]~synth balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[6\]~synth " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[6\]~synth\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[15\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[14\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[14\]~synth balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[14\]~synth " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[14\]~synth\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[13\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[13\]~synth balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[13\]~synth " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[13\]~synth\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[12\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[12\]~synth balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[12\]~synth " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[12\]~synth\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[11\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[11\]~synth balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[11\]~synth " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[11\]~synth\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[10\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[10\]~synth balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[10\]~synth " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[10\]~synth\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[9\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[9\]~synth balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[9\]~synth " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[9\]~synth\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[8\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[8\]~synth balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[8\]~synth " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[8\]~synth\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[7\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[7\]~synth balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[7\]~synth " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[7\]~synth\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[5\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[5\]~synth balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[5\]~synth " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[5\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[5\]~synth\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[5\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[4\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[4\]~synth balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[4\]~synth " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[4\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[4\]~synth\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[4\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[3\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[3\]~synth balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[3\]~synth " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[3\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[3\]~synth\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[3\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[2\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[2\]~synth balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[2\]~synth " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[2\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[2\]~synth\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[2\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[1\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[1\]~synth balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[1\]~synth " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[1\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[1\]~synth\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[1\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[30\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[30\]~synth balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[30\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[30\]~synth\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[29\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[29\]~synth balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[29\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[29\]~synth\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[28\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[28\]~synth balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[28\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[28\]~synth\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[27\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[27\]~synth balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[27\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[27\]~synth\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[26\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[26\]~synth balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[26\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[26\]~synth\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[25\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[25\]~synth balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[25\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[25\]~synth\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[24\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[24\]~synth balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[24\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[24\]~synth\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[23\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[23\]~synth balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[23\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[23\]~synth\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[22\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[22\]~synth balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[22\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[22\]~synth\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[21\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[21\]~synth balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[21\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[21\]~synth\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[20\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[20\]~synth balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[20\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[20\]~synth\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[19\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[19\]~synth balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[19\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[19\]~synth\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[18\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[18\]~synth balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[18\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[18\]~synth\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[17\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[17\]~synth balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[17\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[17\]~synth\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[16\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[16\]~synth balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[31\] balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[31\]~synth balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[31\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[31\]~synth\" and latch \"balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[7\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[7\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[7\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[7\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[6\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[6\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[6\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[6\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[15\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[15\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[14\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[14\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[14\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[14\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[13\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[13\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[13\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[13\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[12\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[12\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[12\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[12\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[11\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[11\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[11\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[11\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[10\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[10\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[10\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[10\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[9\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[9\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[9\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[9\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[8\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[8\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[8\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[8\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[30\] balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[30\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[30\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[30\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst7|ballMove:inst9|Xspeed_tmp[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[29\] balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[29\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[29\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[29\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst7|ballMove:inst9|Xspeed_tmp[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[28\] balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[28\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[28\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[28\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst7|ballMove:inst9|Xspeed_tmp[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[27\] balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[27\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[27\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[27\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst7|ballMove:inst9|Xspeed_tmp[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[26\] balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[26\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[26\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[26\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst7|ballMove:inst9|Xspeed_tmp[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[25\] balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[25\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[25\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[25\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst7|ballMove:inst9|Xspeed_tmp[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[24\] balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[24\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[24\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[24\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst7|ballMove:inst9|Xspeed_tmp[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[23\] balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[23\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[23\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[23\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst7|ballMove:inst9|Xspeed_tmp[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[22\] balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[22\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[22\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[22\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst7|ballMove:inst9|Xspeed_tmp[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[21\] balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[21\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[21\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[21\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst7|ballMove:inst9|Xspeed_tmp[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[20\] balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[20\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[20\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[20\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst7|ballMove:inst9|Xspeed_tmp[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[19\] balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[19\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[19\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[19\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst7|ballMove:inst9|Xspeed_tmp[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[18\] balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[18\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[18\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[18\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst7|ballMove:inst9|Xspeed_tmp[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[17\] balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[17\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[17\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[17\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst7|ballMove:inst9|Xspeed_tmp[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[16\] balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[16\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst7|ballMove:inst9|Xspeed_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[31\] balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[31\]~synth balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[31\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[31\]~synth\" and latch \"balls_TOP:inst\|Medium_Ball_TOP:inst7\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Medium_Ball_TOP:inst7|ballMove:inst9|Xspeed_tmp[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[30\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[30\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[30\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[30\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[29\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[29\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[29\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[29\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[28\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[28\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[28\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[28\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[27\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[27\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[27\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[27\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[26\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[26\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[26\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[26\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[25\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[25\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[25\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[25\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[24\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[24\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[24\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[24\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[23\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[23\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[23\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[23\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[22\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[22\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[22\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[22\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[21\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[21\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[21\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[21\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[20\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[20\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[20\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[20\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[19\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[19\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[19\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[19\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[18\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[18\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[18\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[18\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[17\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[17\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[17\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[17\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[16\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[16\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[5\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[5\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[5\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[5\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[5\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[5\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[4\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[4\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[4\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[4\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[4\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[4\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[3\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[3\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[3\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[3\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[3\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[3\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[2\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[2\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[2\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[2\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[2\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[2\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[1\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[1\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[1\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[1\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[1\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[1\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[31\] balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[31\]~synth balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[15\]~synth " "Register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[31\]\" is converted into an equivalent circuit using register \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[31\]~synth\" and latch \"balls_TOP:inst\|Big_Ball_TOP:bigBall1\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502123553 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[31]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 0 1557502123553 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[16\] balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[16\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[16\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502124466 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst10|ballMove:inst9|topLeftY_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[15\] balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[15\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[15\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[15\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502124466 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst10|ballMove:inst9|topLeftY_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[14\] balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[14\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[14\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[14\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502124466 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst10|ballMove:inst9|topLeftY_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[13\] balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[13\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[13\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[13\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502124466 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst10|ballMove:inst9|topLeftY_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[12\] balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[12\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[12\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[12\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502124466 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst10|ballMove:inst9|topLeftY_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[11\] balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[11\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[11\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[11\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502124466 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst10|ballMove:inst9|topLeftY_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[10\] balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[10\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[10\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[10\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502124466 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst10|ballMove:inst9|topLeftY_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[9\] balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[9\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[9\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[9\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502124466 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst10|ballMove:inst9|topLeftY_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[8\] balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[8\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[8\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[8\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502124466 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst10|ballMove:inst9|topLeftY_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[7\] balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[7\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[7\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[7\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502124466 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst10|ballMove:inst9|topLeftY_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[6\] balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[6\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[6\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[6\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftY_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502124466 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst10|ballMove:inst9|topLeftY_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[7\] balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[7\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[7\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[7\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502124466 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst10|ballMove:inst9|topLeftX_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[6\] balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[6\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[6\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[6\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502124466 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst10|ballMove:inst9|topLeftX_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[16\] balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[16\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[16\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502124466 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst10|ballMove:inst9|topLeftX_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[15\] balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[15\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[15\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[15\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502124466 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst10|ballMove:inst9|topLeftX_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[14\] balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[14\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[14\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[14\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502124466 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst10|ballMove:inst9|topLeftX_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[13\] balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[13\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[13\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[13\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502124466 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst10|ballMove:inst9|topLeftX_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[12\] balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[12\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[12\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[12\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502124466 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst10|ballMove:inst9|topLeftX_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[11\] balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[11\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[11\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[11\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502124466 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst10|ballMove:inst9|topLeftX_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[10\] balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[10\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[10\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[10\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502124466 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst10|ballMove:inst9|topLeftX_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[9\] balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[9\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[9\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[9\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502124466 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst10|ballMove:inst9|topLeftX_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[8\] balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[8\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[8\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[8\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|topLeftX_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502124466 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst10|ballMove:inst9|topLeftX_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[7\] balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[7\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[7\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[7\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502124466 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst10|ballMove:inst9|Xspeed_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[6\] balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[6\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[6\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[6\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502124466 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst10|ballMove:inst9|Xspeed_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[16\] balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[16\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502124466 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst10|ballMove:inst9|Xspeed_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[15\] balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[15\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502124466 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst10|ballMove:inst9|Xspeed_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[14\] balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[14\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[14\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[14\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502124466 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst10|ballMove:inst9|Xspeed_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[13\] balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[13\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[13\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[13\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502124466 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst10|ballMove:inst9|Xspeed_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[12\] balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[12\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[12\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[12\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502124466 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst10|ballMove:inst9|Xspeed_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[11\] balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[11\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[11\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[11\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502124466 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst10|ballMove:inst9|Xspeed_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[10\] balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[10\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[10\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[10\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502124466 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst10|ballMove:inst9|Xspeed_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[9\] balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[9\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[9\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[9\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502124466 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst10|ballMove:inst9|Xspeed_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[8\] balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[8\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[8\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[8\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502124466 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst10|ballMove:inst9|Xspeed_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[30\] balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[30\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[30\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[30\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502124466 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst10|ballMove:inst9|Xspeed_tmp[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[29\] balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[29\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[29\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[29\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502124466 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst10|ballMove:inst9|Xspeed_tmp[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[28\] balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[28\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[28\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[28\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502124466 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst10|ballMove:inst9|Xspeed_tmp[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[27\] balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[27\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[27\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[27\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502124466 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst10|ballMove:inst9|Xspeed_tmp[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[26\] balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[26\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[26\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[26\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502124466 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst10|ballMove:inst9|Xspeed_tmp[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[25\] balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[25\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[25\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[25\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502124466 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst10|ballMove:inst9|Xspeed_tmp[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[24\] balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[24\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[24\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[24\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502124466 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst10|ballMove:inst9|Xspeed_tmp[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[23\] balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[23\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[23\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[23\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502124466 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst10|ballMove:inst9|Xspeed_tmp[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[22\] balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[22\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[22\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[22\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502124466 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst10|ballMove:inst9|Xspeed_tmp[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[21\] balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[21\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[21\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[21\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502124466 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst10|ballMove:inst9|Xspeed_tmp[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[20\] balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[20\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[20\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[20\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502124466 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst10|ballMove:inst9|Xspeed_tmp[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[19\] balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[19\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[19\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[19\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502124466 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst10|ballMove:inst9|Xspeed_tmp[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[18\] balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[18\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[18\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[18\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502124466 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst10|ballMove:inst9|Xspeed_tmp[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[17\] balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[17\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[17\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[17\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502124466 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst10|ballMove:inst9|Xspeed_tmp[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[5\] balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[5\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[5\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[5\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[5\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[5\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502124466 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst10|ballMove:inst9|Xspeed_tmp[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[4\] balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[4\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[4\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[4\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[4\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[4\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502124466 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst10|ballMove:inst9|Xspeed_tmp[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[3\] balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[3\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[3\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[3\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[3\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[3\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502124466 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst10|ballMove:inst9|Xspeed_tmp[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[2\] balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[2\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[2\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[2\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[2\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[2\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502124466 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst10|ballMove:inst9|Xspeed_tmp[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[1\] balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[1\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[1\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[1\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[1\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[1\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502124466 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst10|ballMove:inst9|Xspeed_tmp[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[0\] balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[0\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[0\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[0\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[0\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[0\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502124466 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst10|ballMove:inst9|Xspeed_tmp[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[31\] balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[31\]~synth balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[31\]\" is converted into an equivalent circuit using register \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[31\]~synth\" and latch \"balls_TOP:inst10\|Small_Ball_TOP:inst10\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1557502124466 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst10|Small_Ball_TOP:inst10|ballMove:inst9|Xspeed_tmp[31]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 0 1557502124466 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[16\] balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[16\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[16\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502124724 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst12|ballMove:inst9|topLeftY_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[15\] balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[15\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[15\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[15\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502124724 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst12|ballMove:inst9|topLeftY_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[14\] balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[14\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[14\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[14\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502124724 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst12|ballMove:inst9|topLeftY_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[13\] balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[13\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[13\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[13\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502124724 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst12|ballMove:inst9|topLeftY_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[12\] balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[12\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[12\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[12\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502124724 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst12|ballMove:inst9|topLeftY_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[11\] balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[11\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[11\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[11\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502124724 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst12|ballMove:inst9|topLeftY_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[10\] balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[10\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[10\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[10\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502124724 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst12|ballMove:inst9|topLeftY_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[9\] balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[9\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[9\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[9\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502124724 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst12|ballMove:inst9|topLeftY_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[8\] balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[8\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[8\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[8\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502124724 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst12|ballMove:inst9|topLeftY_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[7\] balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[7\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[7\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[7\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502124724 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst12|ballMove:inst9|topLeftY_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[6\] balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[6\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[6\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[6\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftY_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502124724 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst12|ballMove:inst9|topLeftY_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[7\] balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[7\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[7\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[7\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502124724 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst12|ballMove:inst9|topLeftX_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[6\] balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[6\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[6\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[6\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502124724 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst12|ballMove:inst9|topLeftX_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[16\] balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[16\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[16\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502124724 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst12|ballMove:inst9|topLeftX_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[15\] balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[15\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[15\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[15\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[15\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502124724 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst12|ballMove:inst9|topLeftX_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[14\] balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[14\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[14\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[14\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502124724 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst12|ballMove:inst9|topLeftX_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[13\] balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[13\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[13\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[13\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502124724 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst12|ballMove:inst9|topLeftX_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[12\] balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[12\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[12\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[12\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502124724 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst12|ballMove:inst9|topLeftX_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[11\] balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[11\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[11\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[11\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502124724 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst12|ballMove:inst9|topLeftX_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[10\] balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[10\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[10\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[10\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502124724 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst12|ballMove:inst9|topLeftX_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[9\] balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[9\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[9\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[9\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502124724 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst12|ballMove:inst9|topLeftX_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[8\] balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[8\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[8\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[8\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|topLeftX_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502124724 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst12|ballMove:inst9|topLeftX_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[7\] balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[7\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[7\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[7\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[7\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[7\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502124724 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst12|ballMove:inst9|Xspeed_tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[6\] balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[6\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[6\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[6\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[6\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[6\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502124724 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst12|ballMove:inst9|Xspeed_tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[16\] balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[16\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[16\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502124724 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst12|ballMove:inst9|Xspeed_tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[15\] balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[15\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[15\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[15\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502124724 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst12|ballMove:inst9|Xspeed_tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[14\] balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[14\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[14\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[14\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[14\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[14\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502124724 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst12|ballMove:inst9|Xspeed_tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[13\] balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[13\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[13\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[13\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[13\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[13\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502124724 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst12|ballMove:inst9|Xspeed_tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[12\] balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[12\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[12\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[12\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[12\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[12\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502124724 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst12|ballMove:inst9|Xspeed_tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[11\] balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[11\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[11\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[11\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[11\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[11\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502124724 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst12|ballMove:inst9|Xspeed_tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[10\] balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[10\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[10\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[10\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[10\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[10\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502124724 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst12|ballMove:inst9|Xspeed_tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[9\] balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[9\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[9\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[9\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[9\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[9\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502124724 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst12|ballMove:inst9|Xspeed_tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[8\] balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[8\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[8\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[8\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[8\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[8\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502124724 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst12|ballMove:inst9|Xspeed_tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[30\] balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[30\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[30\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[30\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502124724 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst12|ballMove:inst9|Xspeed_tmp[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[29\] balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[29\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[29\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[29\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502124724 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst12|ballMove:inst9|Xspeed_tmp[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[28\] balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[28\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[28\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[28\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502124724 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst12|ballMove:inst9|Xspeed_tmp[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[27\] balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[27\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[27\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[27\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502124724 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst12|ballMove:inst9|Xspeed_tmp[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[26\] balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[26\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[26\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[26\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502124724 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst12|ballMove:inst9|Xspeed_tmp[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[25\] balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[25\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[25\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[25\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502124724 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst12|ballMove:inst9|Xspeed_tmp[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[24\] balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[24\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[24\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[24\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502124724 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst12|ballMove:inst9|Xspeed_tmp[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[23\] balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[23\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[23\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[23\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502124724 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst12|ballMove:inst9|Xspeed_tmp[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[22\] balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[22\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[22\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[22\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502124724 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst12|ballMove:inst9|Xspeed_tmp[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[21\] balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[21\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[21\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[21\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502124724 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst12|ballMove:inst9|Xspeed_tmp[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[20\] balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[20\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[20\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[20\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502124724 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst12|ballMove:inst9|Xspeed_tmp[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[19\] balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[19\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[19\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[19\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502124724 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst12|ballMove:inst9|Xspeed_tmp[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[18\] balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[18\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[18\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[18\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502124724 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst12|ballMove:inst9|Xspeed_tmp[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[17\] balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[17\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[17\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[17\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502124724 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst12|ballMove:inst9|Xspeed_tmp[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[5\] balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[5\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[5\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[5\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[5\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[5\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502124724 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst12|ballMove:inst9|Xspeed_tmp[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[4\] balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[4\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[4\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[4\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[4\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[4\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502124724 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst12|ballMove:inst9|Xspeed_tmp[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[3\] balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[3\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[3\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[3\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[3\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[3\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502124724 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst12|ballMove:inst9|Xspeed_tmp[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[2\] balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[2\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[2\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[2\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[2\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[2\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502124724 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst12|ballMove:inst9|Xspeed_tmp[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[1\] balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[1\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[1\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[1\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[1\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[1\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502124724 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst12|ballMove:inst9|Xspeed_tmp[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[0\] balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[0\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[0\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[0\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[0\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[0\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502124724 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst12|ballMove:inst9|Xspeed_tmp[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[31\] balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[31\]~synth balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[16\]~synth " "Register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[31\]\" is converted into an equivalent circuit using register \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[31\]~synth\" and latch \"balls_TOP:inst9\|Small_Ball_TOP:inst12\|ballMove:inst9\|Xspeed_tmp\[16\]~synth\"" {  } { { "Ball/ballMove.sv" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/Ball/ballMove.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557502124724 "|TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst9|Small_Ball_TOP:inst12|ballMove:inst9|Xspeed_tmp[31]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 1 1557502124724 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "AUD_BCLK~synth " "Node \"AUD_BCLK~synth\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" { { 528 1832 2008 544 "AUD_BCLK" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502126595 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_DACLRCK~synth " "Node \"AUD_DACLRCK~synth\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" { { 560 1832 2008 576 "AUD_DACLRCK" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502126595 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_I2C_SDAT~synth " "Node \"AUD_I2C_SDAT~synth\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" { { 608 1832 2008 624 "AUD_I2C_SDAT" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502126595 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_ADCLRCK~synth " "Node \"AUD_ADCLRCK~synth\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" { { 512 1832 2008 528 "AUD_ADCLRCK" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502126595 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1557502126595 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" { { -312 1440 1616 -296 "VGA_SYNC_N" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557502126598 "|TOP_VGA_DEMO_WITH_MSS_ALL|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1557502126598 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557502128743 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1557502213523 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/output_files/Lab1Demo.map.smsg " "Generated suppressed messages file C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/output_files/Lab1Demo.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557502217258 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 71 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 71 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1557502221941 ""}
{ "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO_TOP" "142 " "Attempting to remove 142 I/O cell(s) that do not connect to top-level pins or have illegal connectivity" { { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_left_ack~output " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_left_ack~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_left_ack " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_left_ack\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_right_ack~output " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_right_ack~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_right_ack " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_right_ack\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_left_valid~output " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_left_valid~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_left_valid " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_left_valid\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_left\[0\]~output " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_left\[0\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_left\[0\] " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_left\[0\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_left\[1\]~output " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_left\[1\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_left\[1\] " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_left\[1\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_left\[2\]~output " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_left\[2\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_left\[2\] " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_left\[2\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_left\[3\]~output " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_left\[3\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_left\[3\] " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_left\[3\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_left\[4\]~output " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_left\[4\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_left\[4\] " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_left\[4\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_left\[5\]~output " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_left\[5\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_left\[5\] " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_left\[5\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_left\[6\]~output " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_left\[6\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_left\[6\] " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_left\[6\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_left\[7\]~output " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_left\[7\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_left\[7\] " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_left\[7\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_left\[8\]~output " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_left\[8\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_left\[8\] " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_left\[8\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_left\[9\]~output " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_left\[9\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_left\[9\] " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_left\[9\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_left\[10\]~output " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_left\[10\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_left\[10\] " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_left\[10\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_left\[11\]~output " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_left\[11\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_left\[11\] " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_left\[11\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_left\[12\]~output " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_left\[12\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_left\[12\] " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_left\[12\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_left\[13\]~output " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_left\[13\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_left\[13\] " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_left\[13\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_left\[14\]~output " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_left\[14\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_left\[14\] " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_left\[14\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_left\[15\]~output " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_left\[15\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_left\[15\] " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_left\[15\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_right_valid~output " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_right_valid~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_right_valid " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_right_valid\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_right\[0\]~output " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_right\[0\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_right\[0\] " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_right\[0\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_right\[1\]~output " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_right\[1\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_right\[1\] " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_right\[1\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_right\[2\]~output " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_right\[2\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_right\[2\] " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_right\[2\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_right\[3\]~output " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_right\[3\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_right\[3\] " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_right\[3\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_right\[4\]~output " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_right\[4\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_right\[4\] " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_right\[4\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_right\[5\]~output " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_right\[5\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_right\[5\] " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_right\[5\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_right\[6\]~output " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_right\[6\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_right\[6\] " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_right\[6\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_right\[7\]~output " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_right\[7\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_right\[7\] " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_right\[7\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_right\[8\]~output " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_right\[8\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_right\[8\] " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_right\[8\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_right\[9\]~output " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_right\[9\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_right\[9\] " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_right\[9\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_right\[10\]~output " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_right\[10\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_right\[10\] " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_right\[10\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_right\[11\]~output " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_right\[11\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_right\[11\] " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_right\[11\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_right\[12\]~output " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_right\[12\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_right\[12\] " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_right\[12\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_right\[13\]~output " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_right\[13\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_right\[13\] " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_right\[13\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_right\[14\]~output " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_right\[14\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_right\[14\] " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_right\[14\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_right\[15\]~output " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_right\[15\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_right\[15\] " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adcdata_right\[15\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|CLOCK_50~input " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|CLOCK_50~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|CLOCK_50 " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|CLOCK_50\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|resetN~input " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|resetN~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|resetN " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|resetN\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_left\[15\]~input " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_left\[15\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_left\[15\] " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_left\[15\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_left\[14\]~input " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_left\[14\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_left\[14\] " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_left\[14\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_left\[13\]~input " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_left\[13\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_left\[13\] " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_left\[13\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_left\[12\]~input " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_left\[12\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_left\[12\] " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_left\[12\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_left\[11\]~input " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_left\[11\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_left\[11\] " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_left\[11\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_left\[10\]~input " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_left\[10\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_left\[10\] " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_left\[10\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_left\[9\]~input " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_left\[9\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_left\[9\] " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_left\[9\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_left\[8\]~input " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_left\[8\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_left\[8\] " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_left\[8\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_left\[7\]~input " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_left\[7\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_left\[7\] " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_left\[7\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_left\[6\]~input " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_left\[6\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_left\[6\] " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_left\[6\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_left\[5\]~input " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_left\[5\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_left\[5\] " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_left\[5\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_left\[4\]~input " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_left\[4\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_left\[4\] " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_left\[4\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_left\[3\]~input " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_left\[3\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_left\[3\] " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_left\[3\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_left\[2\]~input " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_left\[2\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_left\[2\] " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_left\[2\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_left\[1\]~input " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_left\[1\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_left\[1\] " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_left\[1\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_left\[0\]~input " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_left\[0\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_left\[0\] " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_left\[0\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_right\[15\]~input " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_right\[15\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_right\[15\] " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_right\[15\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_right\[14\]~input " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_right\[14\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_right\[14\] " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_right\[14\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_right\[13\]~input " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_right\[13\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_right\[13\] " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_right\[13\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_right\[12\]~input " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_right\[12\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_right\[12\] " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_right\[12\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_right\[11\]~input " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_right\[11\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_right\[11\] " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_right\[11\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_right\[10\]~input " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_right\[10\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_right\[10\] " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_right\[10\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_right\[9\]~input " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_right\[9\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_right\[9\] " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_right\[9\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_right\[8\]~input " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_right\[8\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_right\[8\] " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_right\[8\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_right\[7\]~input " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_right\[7\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_right\[7\] " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_right\[7\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_right\[6\]~input " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_right\[6\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_right\[6\] " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_right\[6\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_right\[5\]~input " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_right\[5\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_right\[5\] " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_right\[5\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_right\[4\]~input " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_right\[4\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_right\[4\] " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_right\[4\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_right\[3\]~input " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_right\[3\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_right\[3\] " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_right\[3\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_right\[2\]~input " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_right\[2\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_right\[2\] " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_right\[2\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_right\[1\]~input " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_right\[1\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_right\[1\] " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_right\[1\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_right\[0\]~input " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_right\[0\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_right\[0\] " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dacdata_right\[0\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|MICROPHON_ON~input " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|MICROPHON_ON~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|MICROPHON_ON " "Removed I/O cell \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|MICROPHON_ON\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502222115 ""}  } {  } 0 35026 "Attempting to remove %1!d! I/O cell(s) that do not connect to top-level pins or have illegal connectivity" 0 0 "Analysis & Synthesis" 0 -1 1557502222115 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1557502222929 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557502222929 ""}
{ "Info" "IAMERGE_SWEEP_DANGLING" "267 " "Optimize away 267 nodes that do not fanout to OUTPUT or BIDIR pins" { { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dac2serial:dac2serial_left_inst\|DACDATA_ACK " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dac2serial:dac2serial_left_inst\|DACDATA_ACK\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dac2serial:dac2serial_right_inst\|DACDATA_ACK " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|dac2serial:dac2serial_right_inst\|DACDATA_ACK\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA_VALID " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA_VALID\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[0\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[1\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[1\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[2\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[2\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[3\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[4\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[4\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[5\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[5\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[6\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[6\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[7\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[7\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[8\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[8\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[9\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[9\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[10\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[10\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[11\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[11\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[12\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[12\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[13\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[13\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[14\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[14\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[15\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[15\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA_VALID " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA_VALID\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[0\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[1\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[1\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[2\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[2\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[3\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[4\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[4\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[5\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[5\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[6\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[6\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[7\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[7\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[8\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[8\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[9\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[9\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[10\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[10\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[11\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[11\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[12\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[12\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[13\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[13\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[14\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[14\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[15\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[15\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|serial_rdy_50_ff3 " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|serial_rdy_50_ff3\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|serial_rdy_50_ff2 " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|serial_rdy_50_ff2\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|serial_rdy_50_ena " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|serial_rdy_50_ena\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[0\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[1\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[1\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[2\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[2\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[3\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[4\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[4\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[5\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[5\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[6\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[6\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[7\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[7\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[8\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[8\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[9\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[9\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[10\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[10\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[11\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[11\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[12\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[12\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[13\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[13\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[14\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[14\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[15\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[15\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|serial_rdy_50_ff3 " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|serial_rdy_50_ff3\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|serial_rdy_50_ff2 " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|serial_rdy_50_ff2\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|serial_rdy_50_ena " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|serial_rdy_50_ena\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[0\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[1\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[1\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[2\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[2\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[3\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[4\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[4\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[5\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[5\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[6\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[6\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[7\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[7\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[8\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[8\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[9\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[9\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[10\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[10\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[11\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[11\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[12\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[12\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[13\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[13\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[14\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[14\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[15\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[15\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|serial_rdy_50_ff1 " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|serial_rdy_50_ff1\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xq\[0\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xq\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|serial_rdy_50_ff1 " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|serial_rdy_50_ff1\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xq\[0\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xq\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[3\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[4\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[4\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[3\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[4\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[4\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[5\]\[0\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[5\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[7\]\[0\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[7\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[4\]\[0\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[4\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[2\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[2\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[1\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[1\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[6\]\[0\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[6\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[13\]\[0\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[13\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[15\]\[0\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[15\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[12\]\[0\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[12\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[14\]\[0\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[14\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[21\]\[0\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[21\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[23\]\[0\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[23\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[20\]\[0\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[20\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[22\]\[0\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[22\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[29\]\[0\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[29\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[31\]\[0\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[31\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[28\]\[0\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[28\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[30\]\[0\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[30\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[5\]\[0\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[5\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[7\]\[0\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[7\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[4\]\[0\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[4\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[2\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[2\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[1\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[1\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[6\]\[0\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[6\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[13\]\[0\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[13\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[15\]\[0\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[15\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[12\]\[0\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[12\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[14\]\[0\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[14\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[21\]\[0\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[21\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[23\]\[0\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[23\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[20\]\[0\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[20\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[22\]\[0\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[22\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[29\]\[0\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[29\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[31\]\[0\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[31\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[28\]\[0\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[28\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[30\]\[0\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[30\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode73w\[3\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode73w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode93w\[3\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode93w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode63w\[3\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode63w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[1\]\[0\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[1\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[3\]\[0\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[3\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[0\]\[0\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[0\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[0\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[2\]\[0\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[2\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode83w\[3\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode83w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode165w\[3\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode165w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode185w\[3\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode185w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode155w\[3\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode155w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[9\]\[0\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[9\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[11\]\[0\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[11\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[8\]\[0\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[8\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[10\]\[0\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[10\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode175w\[3\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode175w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode256w\[3\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode256w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode276w\[3\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode276w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode246w\[3\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode246w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[17\]\[0\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[17\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[19\]\[0\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[19\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[16\]\[0\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[16\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[18\]\[0\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[18\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode266w\[3\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode266w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode347w\[3\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode347w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode367w\[3\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode367w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode337w\[3\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode337w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[25\]\[0\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[25\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[27\]\[0\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[27\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[24\]\[0\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[24\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[26\]\[0\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[26\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode357w\[3\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode357w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode73w\[3\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode73w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode93w\[3\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode93w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode63w\[3\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode63w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[1\]\[0\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[1\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[3\]\[0\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[3\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[0\]\[0\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[0\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[0\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[2\]\[0\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[2\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode83w\[3\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode83w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode165w\[3\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode165w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode185w\[3\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode185w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode155w\[3\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode155w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[9\]\[0\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[9\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[11\]\[0\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[11\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[8\]\[0\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[8\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[10\]\[0\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[10\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode175w\[3\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode175w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode256w\[3\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode256w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode276w\[3\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode276w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode246w\[3\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode246w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[17\]\[0\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[17\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[19\]\[0\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[19\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[16\]\[0\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[16\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[18\]\[0\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[18\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode266w\[3\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode266w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode347w\[3\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode347w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode367w\[3\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode367w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode337w\[3\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode337w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[25\]\[0\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[25\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[27\]\[0\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[27\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[24\]\[0\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[24\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[26\]\[0\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[26\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode357w\[3\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode357w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode33w\[3\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode33w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode53w\[3\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode53w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode16w\[3\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode16w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode43w\[3\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode43w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode125w\[3\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode125w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode145w\[3\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode145w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode114w\[3\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode114w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode135w\[3\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode135w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode216w\[3\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode216w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode236w\[3\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode236w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode205w\[3\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode205w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode226w\[3\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode226w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode307w\[3\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode307w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode327w\[3\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode327w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode296w\[3\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode296w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode317w\[3\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode317w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode33w\[3\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode33w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode53w\[3\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode53w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode16w\[3\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode16w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode43w\[3\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode43w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode125w\[3\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode125w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode145w\[3\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode145w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode114w\[3\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode114w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode135w\[3\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode135w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode216w\[3\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode216w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode236w\[3\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode236w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode205w\[3\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode205w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode226w\[3\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode226w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode307w\[3\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode307w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode327w\[3\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode327w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode296w\[3\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode296w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode317w\[3\] " "Node: \"soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode317w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502224271 ""}  } {  } 0 35003 "Optimize away %1!d! nodes that do not fanout to OUTPUT or BIDIR pins" 0 0 "Analysis & Synthesis" 0 -1 1557502224271 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" { { -1072 176 352 -1056 "AUD_ADCDAT" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557502227558 "|TOP_VGA_DEMO_WITH_MSS_ALL|AUD_ADCDAT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1557502227558 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "40864 " "Implemented 40864 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1557502227761 ""} { "Info" "ICUT_CUT_TM_OPINS" "62 " "Implemented 62 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1557502227761 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "4 " "Implemented 4 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1557502227761 ""} { "Info" "ICUT_CUT_TM_LCELLS" "40761 " "Implemented 40761 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1557502227761 ""} { "Info" "ICUT_CUT_TM_RAMS" "21 " "Implemented 21 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1557502227761 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1557502227761 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1557502227761 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3557 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3557 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5209 " "Peak virtual memory: 5209 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557502228267 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 10 18:30:28 2019 " "Processing ended: Fri May 10 18:30:28 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557502228267 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:52 " "Elapsed time: 00:04:52" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557502228267 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:06:33 " "Total CPU time (on all processors): 00:06:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557502228267 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1557502228267 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1557502233919 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557502233928 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 10 18:30:31 2019 " "Processing started: Fri May 10 18:30:31 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557502233928 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1557502233928 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off projectTop -c Lab1Demo " "Command: quartus_fit --read_settings_files=off --write_settings_files=off projectTop -c Lab1Demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1557502233929 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1557502235208 ""}
{ "Info" "0" "" "Project  = projectTop" {  } {  } 0 0 "Project  = projectTop" 0 0 "Fitter" 0 0 1557502235209 ""}
{ "Info" "0" "" "Revision = Lab1Demo" {  } {  } 0 0 "Revision = Lab1Demo" 0 0 "Fitter" 0 0 1557502235209 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1557502236463 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Lab1Demo 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"Lab1Demo\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1557502237854 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1557502238006 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1557502238006 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1557502240226 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1557502240290 ""}
{ "Critical Warning" "WFSAC_FSAC_INITDONE_DISABLE_IN_AS" "" "Active serial configuration mode is selected with the INIT_DONE pin disabled. Depending on the configuration setup and board design, the INIT_DONE pin may need to be enabled in the design. For more information, refer to the Intel FPGA Knowledge Database solution number rd05092012_239" {  } {  } 1 11114 "Active serial configuration mode is selected with the INIT_DONE pin disabled. Depending on the configuration setup and board design, the INIT_DONE pin may need to be enabled in the design. For more information, refer to the Intel FPGA Knowledge Database solution number rd05092012_239" 0 0 "Fitter" 0 -1 1557502241911 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1557502241918 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1557502242759 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1557502261532 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "3 s (3 global) " "Automatically promoted 3 clocks (3 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 7410 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 7410 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1557502262796 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|AUD_BCLK~inputCLKENA0 346 global CLKCTRL_G9 " "soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|AUD_BCLK~inputCLKENA0 with 346 fanout uses global clock CLKCTRL_G9" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1557502262796 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1557502262796 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "resetN~inputCLKENA0 1180 global CLKCTRL_G5 " "resetN~inputCLKENA0 with 1180 fanout uses global clock CLKCTRL_G5" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1557502262796 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1557502262796 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1557502262796 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "2 " "2 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|AUD_BCLK~inputCLKENA0 CLKCTRL_G9 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver soundSystem:inst1\|TOP_MSS_DEMO:inst\|audio_codec_controller:inst2\|AUD_BCLK~inputCLKENA0, placed at CLKCTRL_G9" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad AUD_BCLK PIN_AF30 " "Refclk input I/O pad AUD_BCLK is placed onto PIN_AF30" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1557502262796 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1557502262796 ""} { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver resetN~inputCLKENA0 CLKCTRL_G5 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver resetN~inputCLKENA0, placed at CLKCTRL_G5" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad resetN PIN_AJ4 " "Refclk input I/O pad resetN is placed onto PIN_AJ4" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1557502262796 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1557502262796 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1557502262796 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:01 " "Fitter periphery placement operations ending: elapsed time is 00:00:01" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557502262799 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1557502263178 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1557502263214 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1557502263289 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1557502263353 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1557502263353 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1557502263386 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2034 " "TimeQuest Timing Analyzer is analyzing 2034 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1557502266536 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "TOP_VGA_DEMO_WITH_MSS_ALL " "Entity TOP_VGA_DEMO_WITH_MSS_ALL" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from **fiforam\|cells** -to **fiforam\|xq**  " "set_false_path -from **fiforam\|cells** -to **fiforam\|xq** " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1557502266588 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *write_delay_cycle* -to *dffpipe_rs_dgwp\|dffpipe_gd9:dffpipe10\|dffe11a*  " "set_false_path -from *write_delay_cycle* -to *dffpipe_rs_dgwp\|dffpipe_gd9:dffpipe10\|dffe11a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1557502266588 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_tu8:dffpipe13\|dffe14a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_tu8:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1557502266588 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_su8:dffpipe10\|dffe11a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_su8:dffpipe10\|dffe11a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1557502266588 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1557502266588 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1557502266588 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1557502266588 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1557502266588 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1557502266588 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1557502266588 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 117 **fiforam\|cells** clock or keeper or register or port or pin or cell or partition " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): **fiforam\|cells** could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1557502266759 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 117 **fiforam\|xq** clock or keeper or register or port or pin or cell or partition " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): **fiforam\|xq** could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1557502266762 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <from> is not an object ID " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557502266763 ""}  } { { "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557502266763 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <to> is not an object ID " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <to> is not an object ID" {  } { { "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557502266763 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10_Standard_Audio.sdc " "Reading SDC File: 'DE10_Standard_Audio.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1557502266766 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 9 CLOCK2_50 port " "Ignored filter at DE10_Standard_Audio.sdc(9): CLOCK2_50 could not be matched with a port" {  } { { "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1557502266772 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK2_50\] " "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK2_50\]" {  } { { "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557502266773 ""}  } { { "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557502266773 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 10 CLOCK3_50 port " "Ignored filter at DE10_Standard_Audio.sdc(10): CLOCK3_50 could not be matched with a port" {  } { { "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1557502266773 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK3_50\] " "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK3_50\]" {  } { { "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557502266774 ""}  } { { "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557502266774 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 11 CLOCK4_50 port " "Ignored filter at DE10_Standard_Audio.sdc(11): CLOCK4_50 could not be matched with a port" {  } { { "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1557502266774 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK4_50\] " "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK4_50\]" {  } { { "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557502266774 ""}  } { { "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557502266774 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 14 CLOCK_27 port " "Ignored filter at DE10_Standard_Audio.sdc(14): CLOCK_27 could not be matched with a port" {  } { { "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1557502266774 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 14 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(14): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"27.000000 MHz\" \[get_ports CLOCK_27\] " "create_clock -period \"27.000000 MHz\" \[get_ports CLOCK_27\]" {  } { { "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557502266775 ""}  } { { "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557502266775 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1557502266775 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 38 u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk pin " "Ignored filter at DE10_Standard_Audio.sdc(38): u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a pin" {  } { { "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 38 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1557502266777 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 39 DRAM_CLK port " "Ignored filter at DE10_Standard_Audio.sdc(39): DRAM_CLK could not be matched with a port" {  } { { "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1557502266778 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE10_Standard_Audio.sdc 38 Argument <targets> is an empty collection " "Ignored create_generated_clock at DE10_Standard_Audio.sdc(38): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -source \[get_pins \{u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                      -name clk_dram_ext \[get_ports \{DRAM_CLK\}\] " "create_generated_clock -source \[get_pins \{u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                      -name clk_dram_ext \[get_ports \{DRAM_CLK\}\]" {  } { { "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557502266778 ""}  } { { "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 38 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557502266778 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE10_Standard_Audio.sdc 38 Argument -source is an empty collection " "Ignored create_generated_clock at DE10_Standard_Audio.sdc(38): Argument -source is an empty collection" {  } { { "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557502266778 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1557502266778 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 62 DRAM_DQ* port " "Ignored filter at DE10_Standard_Audio.sdc(62): DRAM_DQ* could not be matched with a port" {  } { { "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1557502266778 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 62 clk_dram_ext clock " "Ignored filter at DE10_Standard_Audio.sdc(62): clk_dram_ext could not be matched with a clock" {  } { { "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1557502266779 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 62 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10_Standard_Audio.sdc(62): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock clk_dram_ext 5.9 \[get_ports DRAM_DQ*\] " "set_input_delay -max -clock clk_dram_ext 5.9 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557502266779 ""}  } { { "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557502266779 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 62 Argument -clock is not an object ID " "Ignored set_input_delay at DE10_Standard_Audio.sdc(62): Argument -clock is not an object ID" {  } { { "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557502266779 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 63 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10_Standard_Audio.sdc(63): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock clk_dram_ext 3.0 \[get_ports DRAM_DQ*\] " "set_input_delay -min -clock clk_dram_ext 3.0 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557502266779 ""}  } { { "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557502266779 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 63 Argument -clock is not an object ID " "Ignored set_input_delay at DE10_Standard_Audio.sdc(63): Argument -clock is not an object ID" {  } { { "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557502266780 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 67 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk clock " "Ignored filter at DE10_Standard_Audio.sdc(67): u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a clock" {  } { { "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1557502266780 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10_Standard_Audio.sdc 66 Argument <from> is an empty collection " "Ignored set_multicycle_path at DE10_Standard_Audio.sdc(66): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \{clk_dram_ext\}\] \\\n                    -to \[get_clocks \{u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                                                  -setup 2 " "set_multicycle_path -from \[get_clocks \{clk_dram_ext\}\] \\\n                    -to \[get_clocks \{u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                                                  -setup 2" {  } { { "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557502266780 ""}  } { { "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557502266780 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10_Standard_Audio.sdc 66 Argument <to> is an empty collection " "Ignored set_multicycle_path at DE10_Standard_Audio.sdc(66): Argument <to> is an empty collection" {  } { { "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557502266780 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 80 DRAM_*DQM port " "Ignored filter at DE10_Standard_Audio.sdc(80): DRAM_*DQM could not be matched with a port" {  } { { "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1557502266781 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 80 DRAM_DQ* port " "Ignored filter at DE10_Standard_Audio.sdc(80): DRAM_DQ* could not be matched with a port" {  } { { "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1557502266781 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 80 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_Audio.sdc(80): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_DQ* DRAM_*DQM\}\] " "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_DQ* DRAM_*DQM\}\]" {  } { { "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557502266781 ""}  } { { "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557502266781 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 80 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_Audio.sdc(80): Argument -clock is not an object ID" {  } { { "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557502266781 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 81 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_Audio.sdc(81): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_DQ* DRAM_*DQM\}\] " "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_DQ* DRAM_*DQM\}\]" {  } { { "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557502266782 ""}  } { { "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557502266782 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 81 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_Audio.sdc(81): Argument -clock is not an object ID" {  } { { "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557502266782 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_ADDR* port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_ADDR* could not be matched with a port" {  } { { "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1557502266782 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_BA* port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_BA* could not be matched with a port" {  } { { "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1557502266782 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_CAS_N port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_CAS_N could not be matched with a port" {  } { { "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1557502266782 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_CKE port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_CKE could not be matched with a port" {  } { { "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1557502266782 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_CS_N port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_CS_N could not be matched with a port" {  } { { "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1557502266782 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_RAS_N port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_RAS_N could not be matched with a port" {  } { { "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1557502266782 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_WE_N port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_WE_N could not be matched with a port" {  } { { "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1557502266782 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 82 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_Audio.sdc(82): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\] " "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\]" {  } { { "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557502266783 ""}  } { { "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557502266783 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 82 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_Audio.sdc(82): Argument -clock is not an object ID" {  } { { "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557502266783 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 83 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_Audio.sdc(83): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\] " "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\]" {  } { { "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557502266783 ""}  } { { "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557502266783 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 83 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_Audio.sdc(83): Argument -clock is not an object ID" {  } { { "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557502266783 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_Controller:VGA_Controller\|oVGA_HS " "Node: VGA_Controller:VGA_Controller\|oVGA_HS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_Controller:VGA_Controller\|V_Cont\[0\] VGA_Controller:VGA_Controller\|oVGA_HS " "Register VGA_Controller:VGA_Controller\|V_Cont\[0\] is being clocked by VGA_Controller:VGA_Controller\|oVGA_HS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1557502266956 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1557502266956 "|TOP_VGA_DEMO_WITH_MSS_ALL|VGA_Controller:VGA_Controller|oVGA_HS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "resetN " "Node: resetN was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftX_tmp\[16\] resetN " "Latch Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftX_tmp\[16\] is being clocked by resetN" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1557502266956 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1557502266956 "|TOP_VGA_DEMO_WITH_MSS_ALL|resetN"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1557502267389 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1557502267409 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 5 clocks " "Found 5 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1557502267410 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1557502267410 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 altera_reserved_tck " "  40.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1557502267410 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 282.805   clk_audbck " " 282.805   clk_audbck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1557502267410 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  54.253   clk_audxck " "  54.253   clk_audxck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1557502267410 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  39.714      clk_vga " "  39.714      clk_vga" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1557502267410 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1557502267410 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1557502267410 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1557502270988 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1557502271028 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1557502271028 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CONVST " "Node \"ADC_CONVST\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CONVST" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557502271974 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DIN " "Node \"ADC_DIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557502271974 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DOUT " "Node \"ADC_DOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557502271974 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCLK " "Node \"ADC_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557502271974 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557502271974 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557502271974 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK4_50 " "Node \"CLOCK4_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK4_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557502271974 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557502271974 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557502271974 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557502271974 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557502271974 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557502271974 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557502271974 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557502271974 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557502271974 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557502271974 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557502271974 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557502271974 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557502271974 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557502271974 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557502271974 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557502271974 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557502271974 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[3\] " "Node \"LEDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557502271974 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557502271974 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557502271974 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557502271974 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557502271974 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557502271974 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557502271974 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557502271974 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557502271974 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557502271974 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557502271974 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557502271974 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557502271974 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557502271974 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ball_toggle " "Node \"ball_toggle\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ball_toggle" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557502271974 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ir_key\[0\] " "Node \"ir_key\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ir_key\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557502271974 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ir_key\[1\] " "Node \"ir_key\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ir_key\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557502271974 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ir_key\[2\] " "Node \"ir_key\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ir_key\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557502271974 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ir_key\[3\] " "Node \"ir_key\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ir_key\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557502271974 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ir_write " "Node \"ir_write\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ir_write" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557502271974 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "numKey\[0\] " "Node \"numKey\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "numKey\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557502271974 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "numKey\[1\] " "Node \"numKey\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "numKey\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557502271974 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "numKey\[2\] " "Node \"numKey\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "numKey\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557502271974 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "numKey\[3\] " "Node \"numKey\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "numKey\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557502271974 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sound_on " "Node \"sound_on\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sound_on" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557502271974 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1557502271974 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:30 " "Fitter preparation operations ending: elapsed time is 00:00:30" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557502271976 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1557502284505 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1557502290146 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:03:27 " "Fitter placement preparation operations ending: elapsed time is 00:03:27" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557502492008 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1557502607453 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1557502704811 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:38 " "Fitter placement operations ending: elapsed time is 00:01:38" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557502704811 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1557502711659 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "10 " "Router estimated average interconnect usage is 10% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "26 X0_Y0 X10_Y10 " "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10" {  } { { "loc" "" { Generic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/" { { 1 { 0 "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10"} { { 12 { 0 ""} 0 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1557502771664 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1557502771664 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1557502824478 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1557502824478 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:43 " "Fitter routing operations ending: elapsed time is 00:01:43" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557502824487 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 91.45 " "Total time spent on timing analysis during the Fitter is 91.45 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1557502901501 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1557502901874 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1557502932419 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1557502932444 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1557502960611 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:02:15 " "Fitter post-fit operations ending: elapsed time is 00:02:15" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557503036512 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1557503038635 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "3 " "Following 3 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" { { 512 1832 2008 528 "AUD_ADCLRCK" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/" { { 0 { 0 ""} 0 479 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557503038903 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" { { 528 1832 2008 544 "AUD_BCLK" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/" { { 0 { 0 ""} 0 476 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557503038903 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" "" { Schematic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" { { 560 1832 2008 576 "AUD_DACLRCK" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/" { { 0 { 0 ""} 0 477 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557503038903 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1557503038903 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/output_files/Lab1Demo.fit.smsg " "Generated suppressed messages file C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/output_files/Lab1Demo.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1557503042224 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 103 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 103 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6824 " "Peak virtual memory: 6824 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557503055383 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 10 18:44:15 2019 " "Processing ended: Fri May 10 18:44:15 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557503055383 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:13:44 " "Elapsed time: 00:13:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557503055383 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:25:32 " "Total CPU time (on all processors): 00:25:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557503055383 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1557503055383 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1557503057500 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557503057508 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 10 18:44:17 2019 " "Processing started: Fri May 10 18:44:17 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557503057508 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1557503057508 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off projectTop -c Lab1Demo " "Command: quartus_asm --read_settings_files=off --write_settings_files=off projectTop -c Lab1Demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1557503057508 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1557503094163 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5147 " "Peak virtual memory: 5147 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557503100133 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 10 18:45:00 2019 " "Processing ended: Fri May 10 18:45:00 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557503100133 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:43 " "Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557503100133 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557503100133 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1557503100133 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1557503101230 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1557503102540 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557503102548 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 10 18:45:01 2019 " "Processing started: Fri May 10 18:45:01 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557503102548 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557503102548 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta projectTop -c Lab1Demo " "Command: quartus_sta projectTop -c Lab1Demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557503102549 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1557503103010 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557503109060 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557503109124 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557503109124 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2034 " "TimeQuest Timing Analyzer is analyzing 2034 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1557503111448 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "TOP_VGA_DEMO_WITH_MSS_ALL " "Entity TOP_VGA_DEMO_WITH_MSS_ALL" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from **fiforam\|cells** -to **fiforam\|xq**  " "set_false_path -from **fiforam\|cells** -to **fiforam\|xq** " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1557503112678 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *write_delay_cycle* -to *dffpipe_rs_dgwp\|dffpipe_gd9:dffpipe10\|dffe11a*  " "set_false_path -from *write_delay_cycle* -to *dffpipe_rs_dgwp\|dffpipe_gd9:dffpipe10\|dffe11a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1557503112678 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_tu8:dffpipe13\|dffe14a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_tu8:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1557503112678 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_su8:dffpipe10\|dffe11a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_su8:dffpipe10\|dffe11a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1557503112678 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1557503112678 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1557503112678 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1557503112678 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1557503112678 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1557503112678 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557503112678 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1297 **fiforam\|cells** clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1297): **fiforam\|cells** could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557503112846 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1297 **fiforam\|xq** clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1297): **fiforam\|xq** could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557503112849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1297 Argument <from> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1297): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557503112849 ""}  } { { "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557503112849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1297 Argument <to> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1297): Argument <to> is not an object ID" {  } { { "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557503112849 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10_Standard_Audio.sdc " "Reading SDC File: 'DE10_Standard_Audio.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557503112853 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 9 CLOCK2_50 port " "Ignored filter at DE10_Standard_Audio.sdc(9): CLOCK2_50 could not be matched with a port" {  } { { "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557503112854 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK2_50\] " "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK2_50\]" {  } { { "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557503112855 ""}  } { { "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557503112855 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 10 CLOCK3_50 port " "Ignored filter at DE10_Standard_Audio.sdc(10): CLOCK3_50 could not be matched with a port" {  } { { "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557503112855 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK3_50\] " "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK3_50\]" {  } { { "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557503112855 ""}  } { { "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557503112855 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 11 CLOCK4_50 port " "Ignored filter at DE10_Standard_Audio.sdc(11): CLOCK4_50 could not be matched with a port" {  } { { "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557503112855 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK4_50\] " "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK4_50\]" {  } { { "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557503112855 ""}  } { { "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557503112855 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 14 CLOCK_27 port " "Ignored filter at DE10_Standard_Audio.sdc(14): CLOCK_27 could not be matched with a port" {  } { { "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557503112856 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 14 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(14): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"27.000000 MHz\" \[get_ports CLOCK_27\] " "create_clock -period \"27.000000 MHz\" \[get_ports CLOCK_27\]" {  } { { "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557503112856 ""}  } { { "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557503112856 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557503112856 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 38 u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk pin " "Ignored filter at DE10_Standard_Audio.sdc(38): u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a pin" {  } { { "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 38 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557503112859 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 39 DRAM_CLK port " "Ignored filter at DE10_Standard_Audio.sdc(39): DRAM_CLK could not be matched with a port" {  } { { "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557503112859 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE10_Standard_Audio.sdc 38 Argument <targets> is an empty collection " "Ignored create_generated_clock at DE10_Standard_Audio.sdc(38): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -source \[get_pins \{u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                      -name clk_dram_ext \[get_ports \{DRAM_CLK\}\] " "create_generated_clock -source \[get_pins \{u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                      -name clk_dram_ext \[get_ports \{DRAM_CLK\}\]" {  } { { "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557503112859 ""}  } { { "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 38 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557503112859 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE10_Standard_Audio.sdc 38 Argument -source is an empty collection " "Ignored create_generated_clock at DE10_Standard_Audio.sdc(38): Argument -source is an empty collection" {  } { { "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557503112859 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1557503112860 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 62 DRAM_DQ* port " "Ignored filter at DE10_Standard_Audio.sdc(62): DRAM_DQ* could not be matched with a port" {  } { { "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557503112860 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 62 clk_dram_ext clock " "Ignored filter at DE10_Standard_Audio.sdc(62): clk_dram_ext could not be matched with a clock" {  } { { "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557503112860 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 62 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10_Standard_Audio.sdc(62): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock clk_dram_ext 5.9 \[get_ports DRAM_DQ*\] " "set_input_delay -max -clock clk_dram_ext 5.9 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557503112860 ""}  } { { "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557503112860 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 62 Argument -clock is not an object ID " "Ignored set_input_delay at DE10_Standard_Audio.sdc(62): Argument -clock is not an object ID" {  } { { "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557503112860 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 63 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10_Standard_Audio.sdc(63): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock clk_dram_ext 3.0 \[get_ports DRAM_DQ*\] " "set_input_delay -min -clock clk_dram_ext 3.0 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557503112860 ""}  } { { "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557503112860 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 63 Argument -clock is not an object ID " "Ignored set_input_delay at DE10_Standard_Audio.sdc(63): Argument -clock is not an object ID" {  } { { "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557503112861 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 67 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk clock " "Ignored filter at DE10_Standard_Audio.sdc(67): u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a clock" {  } { { "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557503112861 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10_Standard_Audio.sdc 66 Argument <from> is an empty collection " "Ignored set_multicycle_path at DE10_Standard_Audio.sdc(66): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \{clk_dram_ext\}\] \\\n                    -to \[get_clocks \{u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                                                  -setup 2 " "set_multicycle_path -from \[get_clocks \{clk_dram_ext\}\] \\\n                    -to \[get_clocks \{u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                                                  -setup 2" {  } { { "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557503112861 ""}  } { { "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557503112861 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10_Standard_Audio.sdc 66 Argument <to> is an empty collection " "Ignored set_multicycle_path at DE10_Standard_Audio.sdc(66): Argument <to> is an empty collection" {  } { { "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557503112861 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 80 DRAM_*DQM port " "Ignored filter at DE10_Standard_Audio.sdc(80): DRAM_*DQM could not be matched with a port" {  } { { "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557503112861 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 80 DRAM_DQ* port " "Ignored filter at DE10_Standard_Audio.sdc(80): DRAM_DQ* could not be matched with a port" {  } { { "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557503112861 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 80 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_Audio.sdc(80): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_DQ* DRAM_*DQM\}\] " "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_DQ* DRAM_*DQM\}\]" {  } { { "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557503112862 ""}  } { { "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557503112862 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 80 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_Audio.sdc(80): Argument -clock is not an object ID" {  } { { "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557503112862 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 81 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_Audio.sdc(81): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_DQ* DRAM_*DQM\}\] " "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_DQ* DRAM_*DQM\}\]" {  } { { "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557503112862 ""}  } { { "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557503112862 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 81 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_Audio.sdc(81): Argument -clock is not an object ID" {  } { { "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557503112862 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_ADDR* port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_ADDR* could not be matched with a port" {  } { { "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557503112862 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_BA* port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_BA* could not be matched with a port" {  } { { "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557503112862 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_CAS_N port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_CAS_N could not be matched with a port" {  } { { "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557503112862 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_CKE port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_CKE could not be matched with a port" {  } { { "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557503112863 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_CS_N port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_CS_N could not be matched with a port" {  } { { "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557503112863 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_RAS_N port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_RAS_N could not be matched with a port" {  } { { "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557503112863 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_WE_N port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_WE_N could not be matched with a port" {  } { { "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557503112863 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 82 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_Audio.sdc(82): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\] " "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\]" {  } { { "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557503112863 ""}  } { { "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557503112863 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 82 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_Audio.sdc(82): Argument -clock is not an object ID" {  } { { "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557503112863 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 83 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_Audio.sdc(83): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\] " "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\]" {  } { { "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557503112863 ""}  } { { "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557503112863 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 83 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_Audio.sdc(83): Argument -clock is not an object ID" {  } { { "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "C:/Users/idocz/OneDrive - Technion/LAB A/Project/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557503112864 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_Controller:VGA_Controller\|oVGA_HS " "Node: VGA_Controller:VGA_Controller\|oVGA_HS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_Controller:VGA_Controller\|V_Cont\[9\] VGA_Controller:VGA_Controller\|oVGA_HS " "Register VGA_Controller:VGA_Controller\|V_Cont\[9\] is being clocked by VGA_Controller:VGA_Controller\|oVGA_HS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1557503113058 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1557503113058 "|TOP_VGA_DEMO_WITH_MSS_ALL|VGA_Controller:VGA_Controller|oVGA_HS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "resetN " "Node: resetN was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[14\]~13 resetN " "Latch Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[14\]~13 is being clocked by resetN" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1557503113058 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1557503113058 "|TOP_VGA_DEMO_WITH_MSS_ALL|resetN"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557503116827 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1557503116848 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1557503116883 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1557503119888 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557503119888 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.349 " "Worst-case setup slack is -9.349" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557503119895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557503119895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.349            -395.080 CLOCK_50  " "   -9.349            -395.080 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557503119895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.681             -78.604 clk_audbck  " "   -6.681             -78.604 clk_audbck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557503119895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.807               0.000 altera_reserved_tck  " "   10.807               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557503119895 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557503119895 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.216 " "Worst-case hold slack is 0.216" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557503120512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557503120512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.216               0.000 CLOCK_50  " "    0.216               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557503120512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.270               0.000 clk_audbck  " "    0.270               0.000 clk_audbck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557503120512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.361               0.000 altera_reserved_tck  " "    0.361               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557503120512 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557503120512 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -7.477 " "Worst-case recovery slack is -7.477" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557503120674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557503120674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.477           -1390.887 clk_audbck  " "   -7.477           -1390.887 clk_audbck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557503120674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.378               0.000 CLOCK_50  " "   10.378               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557503120674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.129               0.000 altera_reserved_tck  " "   36.129               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557503120674 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557503120674 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.450 " "Worst-case removal slack is 0.450" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557503120836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557503120836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.450               0.000 clk_audbck  " "    0.450               0.000 clk_audbck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557503120836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.636               0.000 CLOCK_50  " "    0.636               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557503120836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.889               0.000 altera_reserved_tck  " "    0.889               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557503120836 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557503120836 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.877 " "Worst-case minimum pulse width slack is 8.877" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557503120855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557503120855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.877               0.000 CLOCK_50  " "    8.877               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557503120855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.867               0.000 altera_reserved_tck  " "   18.867               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557503120855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  140.083               0.000 clk_audbck  " "  140.083               0.000 clk_audbck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557503120855 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557503120855 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 51 synchronizer chains. " "Report Metastability: Found 51 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557503121542 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557503121542 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 51 " "Number of Synchronizer Chains Found: 51" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557503121542 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 1 Registers " "Shortest Synchronizer Chain: 1 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557503121542 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.686 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.686" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557503121542 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 35.333 ns " "Worst Case Available Settling Time: 35.333 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557503121542 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557503121542 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557503121542 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557503121542 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557503121542 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557503121542 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557503121542 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1557503121557 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557503121693 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557503153222 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_Controller:VGA_Controller\|oVGA_HS " "Node: VGA_Controller:VGA_Controller\|oVGA_HS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_Controller:VGA_Controller\|V_Cont\[9\] VGA_Controller:VGA_Controller\|oVGA_HS " "Register VGA_Controller:VGA_Controller\|V_Cont\[9\] is being clocked by VGA_Controller:VGA_Controller\|oVGA_HS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1557503155460 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1557503155460 "|TOP_VGA_DEMO_WITH_MSS_ALL|VGA_Controller:VGA_Controller|oVGA_HS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "resetN " "Node: resetN was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[14\]~13 resetN " "Latch Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[14\]~13 is being clocked by resetN" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1557503155461 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1557503155461 "|TOP_VGA_DEMO_WITH_MSS_ALL|resetN"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557503158934 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1557503160566 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557503160566 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.755 " "Worst-case setup slack is -9.755" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557503160573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557503160573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.755            -384.545 CLOCK_50  " "   -9.755            -384.545 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557503160573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.506             -76.062 clk_audbck  " "   -6.506             -76.062 clk_audbck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557503160573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.882               0.000 altera_reserved_tck  " "   10.882               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557503160573 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557503160573 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.204 " "Worst-case hold slack is 0.204" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557503161191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557503161191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.204               0.000 CLOCK_50  " "    0.204               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557503161191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.253               0.000 clk_audbck  " "    0.253               0.000 clk_audbck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557503161191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 altera_reserved_tck  " "    0.342               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557503161191 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557503161191 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -7.190 " "Worst-case recovery slack is -7.190" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557503161343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557503161343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.190           -1341.359 clk_audbck  " "   -7.190           -1341.359 clk_audbck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557503161343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.815               0.000 CLOCK_50  " "   10.815               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557503161343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.293               0.000 altera_reserved_tck  " "   36.293               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557503161343 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557503161343 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.331 " "Worst-case removal slack is 0.331" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557503161490 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557503161490 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.331               0.000 clk_audbck  " "    0.331               0.000 clk_audbck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557503161490 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.577               0.000 CLOCK_50  " "    0.577               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557503161490 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.857               0.000 altera_reserved_tck  " "    0.857               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557503161490 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557503161490 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.912 " "Worst-case minimum pulse width slack is 8.912" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557503161527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557503161527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.912               0.000 CLOCK_50  " "    8.912               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557503161527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.865               0.000 altera_reserved_tck  " "   18.865               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557503161527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  140.084               0.000 clk_audbck  " "  140.084               0.000 clk_audbck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557503161527 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557503161527 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 51 synchronizer chains. " "Report Metastability: Found 51 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557503162178 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557503162178 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 51 " "Number of Synchronizer Chains Found: 51" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557503162178 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 1 Registers " "Shortest Synchronizer Chain: 1 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557503162178 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.686 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.686" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557503162178 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 35.447 ns " "Worst Case Available Settling Time: 35.447 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557503162178 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557503162178 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557503162178 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557503162178 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557503162178 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557503162178 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557503162178 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1557503162196 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557503162523 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557503195194 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_Controller:VGA_Controller\|oVGA_HS " "Node: VGA_Controller:VGA_Controller\|oVGA_HS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_Controller:VGA_Controller\|V_Cont\[9\] VGA_Controller:VGA_Controller\|oVGA_HS " "Register VGA_Controller:VGA_Controller\|V_Cont\[9\] is being clocked by VGA_Controller:VGA_Controller\|oVGA_HS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1557503197458 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1557503197458 "|TOP_VGA_DEMO_WITH_MSS_ALL|VGA_Controller:VGA_Controller|oVGA_HS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "resetN " "Node: resetN was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[14\]~13 resetN " "Latch Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[14\]~13 is being clocked by resetN" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1557503197458 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1557503197458 "|TOP_VGA_DEMO_WITH_MSS_ALL|resetN"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557503200956 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1557503201582 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557503201582 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.065 " "Worst-case setup slack is -5.065" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557503201590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557503201590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.065             -58.744 clk_audbck  " "   -5.065             -58.744 clk_audbck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557503201590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.377               0.000 CLOCK_50  " "    3.377               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557503201590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.888               0.000 altera_reserved_tck  " "   12.888               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557503201590 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557503201590 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.128 " "Worst-case hold slack is 0.128" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557503202158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557503202158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.128               0.000 CLOCK_50  " "    0.128               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557503202158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.140               0.000 altera_reserved_tck  " "    0.140               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557503202158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.160               0.000 clk_audbck  " "    0.160               0.000 clk_audbck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557503202158 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557503202158 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.934 " "Worst-case recovery slack is -4.934" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557503202307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557503202307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.934           -1031.814 clk_audbck  " "   -4.934           -1031.814 clk_audbck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557503202307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.198               0.000 CLOCK_50  " "   13.198               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557503202307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.241               0.000 altera_reserved_tck  " "   37.241               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557503202307 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557503202307 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.351 " "Worst-case removal slack is 0.351" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557503202443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557503202443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.351               0.000 CLOCK_50  " "    0.351               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557503202443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.464               0.000 altera_reserved_tck  " "    0.464               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557503202443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.643               0.000 clk_audbck  " "    0.643               0.000 clk_audbck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557503202443 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557503202443 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.483 " "Worst-case minimum pulse width slack is 8.483" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557503202462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557503202462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.483               0.000 CLOCK_50  " "    8.483               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557503202462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.565               0.000 altera_reserved_tck  " "   18.565               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557503202462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  139.690               0.000 clk_audbck  " "  139.690               0.000 clk_audbck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557503202462 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557503202462 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 51 synchronizer chains. " "Report Metastability: Found 51 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557503203124 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557503203124 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 51 " "Number of Synchronizer Chains Found: 51" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557503203124 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 1 Registers " "Shortest Synchronizer Chain: 1 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557503203124 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.686 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.686" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557503203124 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 37.006 ns " "Worst Case Available Settling Time: 37.006 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557503203124 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557503203124 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557503203124 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557503203124 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557503203124 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557503203124 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557503203124 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1557503203141 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_Controller:VGA_Controller\|oVGA_HS " "Node: VGA_Controller:VGA_Controller\|oVGA_HS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_Controller:VGA_Controller\|V_Cont\[9\] VGA_Controller:VGA_Controller\|oVGA_HS " "Register VGA_Controller:VGA_Controller\|V_Cont\[9\] is being clocked by VGA_Controller:VGA_Controller\|oVGA_HS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1557503204626 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1557503204626 "|TOP_VGA_DEMO_WITH_MSS_ALL|VGA_Controller:VGA_Controller|oVGA_HS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "resetN " "Node: resetN was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[14\]~13 resetN " "Latch Presents_TOP:inst16\|present_top:inst3\|presentMove:inst2\|topLeftY_tmp\[14\]~13 is being clocked by resetN" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1557503204626 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1557503204626 "|TOP_VGA_DEMO_WITH_MSS_ALL|resetN"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557503208334 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1557503209101 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557503209101 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.392 " "Worst-case setup slack is -4.392" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557503209106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557503209106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.392             -51.004 clk_audbck  " "   -4.392             -51.004 clk_audbck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557503209106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.394               0.000 CLOCK_50  " "    4.394               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557503209106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.011               0.000 altera_reserved_tck  " "   13.011               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557503209106 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557503209106 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.114 " "Worst-case hold slack is 0.114" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557503209830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557503209830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.114               0.000 altera_reserved_tck  " "    0.114               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557503209830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.117               0.000 CLOCK_50  " "    0.117               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557503209830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.144               0.000 clk_audbck  " "    0.144               0.000 clk_audbck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557503209830 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557503209830 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.220 " "Worst-case recovery slack is -4.220" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557503209974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557503209974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.220            -894.008 clk_audbck  " "   -4.220            -894.008 clk_audbck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557503209974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.051               0.000 CLOCK_50  " "   14.051               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557503209974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.544               0.000 altera_reserved_tck  " "   37.544               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557503209974 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557503209974 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.208 " "Worst-case removal slack is 0.208" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557503210134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557503210134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 clk_audbck  " "    0.208               0.000 clk_audbck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557503210134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299               0.000 CLOCK_50  " "    0.299               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557503210134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.420               0.000 altera_reserved_tck  " "    0.420               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557503210134 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557503210134 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.437 " "Worst-case minimum pulse width slack is 8.437" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557503210147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557503210147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.437               0.000 CLOCK_50  " "    8.437               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557503210147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.563               0.000 altera_reserved_tck  " "   18.563               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557503210147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  139.647               0.000 clk_audbck  " "  139.647               0.000 clk_audbck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557503210147 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557503210147 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 51 synchronizer chains. " "Report Metastability: Found 51 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557503210831 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557503210831 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 51 " "Number of Synchronizer Chains Found: 51" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557503210831 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 1 Registers " "Shortest Synchronizer Chain: 1 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557503210831 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.686 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.686" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557503210831 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 37.247 ns " "Worst Case Available Settling Time: 37.247 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557503210831 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557503210831 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557503210831 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557503210831 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557503210831 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557503210831 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557503210831 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557503213943 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557503214434 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 56 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5646 " "Peak virtual memory: 5646 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557503215107 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 10 18:46:55 2019 " "Processing ended: Fri May 10 18:46:55 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557503215107 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:54 " "Elapsed time: 00:01:54" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557503215107 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:01 " "Total CPU time (on all processors): 00:03:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557503215107 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557503215107 ""}
{ "Info" "IFLOW_TURN_OFF_SMART_RECOMPILE" "" "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" {  } {  } 0 18207 "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557503216410 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 3716 s " "Quartus Prime Full Compilation was successful. 0 errors, 3716 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557503216417 ""}
