<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 381</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:21px;font-family:Times;color:#0860a8;}
	.ft02{font-size:18px;font-family:Times;color:#0860a8;}
	.ft03{font-size:11px;font-family:Times;color:#000000;}
	.ft04{font-size:8px;font-family:Times;color:#000000;}
	.ft05{font-size:11px;font-family:Times;color:#000000;}
	.ft06{font-size:18px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;line-height:22px;font-family:Times;color:#000000;}
	.ft08{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft09{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page381-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_7281d5ea06a5b67a381.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:775px;white-space:nowrap" class="ft00">Vol. 1&#160;16-1</p>
<p style="position:absolute;top:96px;left:699px;white-space:nowrap" class="ft01">CHAPTER 16</p>
<p style="position:absolute;top:120px;left:127px;white-space:nowrap" class="ft01">PROGRAMMING WITH INTEL® TRANSACTIONAL SYNCHRONIZATION</p>
<p style="position:absolute;top:144px;left:699px;white-space:nowrap" class="ft01">EXTENSIONS</p>
<p style="position:absolute;top:220px;left:68px;white-space:nowrap" class="ft02">16.1 OVERVIEW</p>
<p style="position:absolute;top:255px;left:68px;white-space:nowrap" class="ft03">This&#160;chapter describes the software programming&#160;interface to the Intel</p>
<p style="position:absolute;top:252px;left:541px;white-space:nowrap" class="ft04">®</p>
<p style="position:absolute;top:255px;left:552px;white-space:nowrap" class="ft03">&#160;Transactional Synchronization Extensions&#160;</p>
<p style="position:absolute;top:271px;left:68px;white-space:nowrap" class="ft08">of the Intel&#160;64&#160;architecture.<br/>Multithreaded applications take&#160;advantage&#160;of increasing&#160;number of&#160;cores to&#160;achieve high performance.&#160;However,&#160;<br/>writing&#160;multi-threaded applications requires&#160;programmers&#160;to reason about&#160;data sharing&#160;among multiple threads.&#160;<br/>Access to shared data typically requires&#160;synchronization mechanisms. These&#160;mechanisms ensure multiple threads&#160;<br/>update&#160;shared&#160;data by&#160;serializing operations on&#160;the shared data, often&#160;through&#160;the use&#160;of a&#160;critical section&#160;<br/>protected&#160;by a&#160;lock. Since serialization&#160;limits concurrency,&#160;programmers try to&#160;limit synchronization overheads.&#160;<br/>They&#160;do&#160;this either through&#160;minimizing the&#160;use of&#160;synchronization&#160;or&#160;through the&#160;use of&#160;fine-grain locks; where&#160;<br/>multiple&#160;locks each protect different shared data.&#160;Unfortunately,&#160;this&#160;process is&#160;difficult and&#160;error&#160;prone;&#160;a missed&#160;<br/>or incorrect&#160;synchronization&#160;can cause&#160;an application to&#160;fail.&#160;Conservatively adding synchronization&#160;and using&#160;<br/>coarser&#160;granularity locks, where&#160;a few&#160;locks&#160;each protect many&#160;items of&#160;shared&#160;data, helps avoid correctness prob-<br/>lems but&#160;limits performance&#160;due&#160;to excessive&#160;serialization. While&#160;programmers&#160;must use&#160;static information&#160;to&#160;<br/>determine when to&#160;serialize, the&#160;determination&#160;as to&#160;whether actually to&#160;serialize&#160;is best done dynamically.&#160;<br/>Intel®&#160;Transactional Synchronization Extensions aim to improve the performance&#160;of&#160;lock-protected critical sections&#160;<br/>while maintaining&#160;the lock-based programming model.</p>
<p style="position:absolute;top:553px;left:68px;white-space:nowrap" class="ft02">16.2&#160;</p>
<p style="position:absolute;top:553px;left:147px;white-space:nowrap" class="ft02">INTEL® TRANSACTIONAL SYNCHRONIZATION EXTENSIONS</p>
<p style="position:absolute;top:588px;left:68px;white-space:nowrap" class="ft03">Intel</p>
<p style="position:absolute;top:585px;left:99px;white-space:nowrap" class="ft04">®</p>
<p style="position:absolute;top:588px;left:110px;white-space:nowrap" class="ft03">&#160;Transactional Synchronization&#160;Extensions&#160;(Intel</p>
<p style="position:absolute;top:585px;left:434px;white-space:nowrap" class="ft04">®</p>
<p style="position:absolute;top:588px;left:445px;white-space:nowrap" class="ft03">&#160;TSX) allow the processor to determine&#160;dynamically&#160;</p>
<p style="position:absolute;top:604px;left:68px;white-space:nowrap" class="ft07">whether threads need&#160;to&#160;serialize&#160;through lock-protected critical sections, and to&#160;perform&#160;serialization only&#160;when&#160;<br/>required.&#160;This&#160;lets&#160;the hardware&#160;expose&#160;and&#160;exploit&#160;concurrency hidden&#160;in&#160;an application due&#160;to&#160;dynamically&#160;<br/>unnecessary&#160;synchronization&#160;through&#160;a technique known as&#160;lock elision.&#160;<br/>With lock elision,&#160;the hardware executes the&#160;programmer-specified critical sections&#160;(also referred&#160;to&#160;as transac-<br/>tional&#160;regions) transactionally. In&#160;such&#160;an execution,&#160;the&#160;lock variable&#160;is&#160;only read within the&#160;transactional region;&#160;<br/>it is&#160;not written&#160;to&#160;(and&#160;therefore not&#160;acquired) with the&#160;expectation&#160;that the&#160;lock variable&#160;remains unchanged after&#160;<br/>the transactional&#160;region, thus&#160;exposing concurrency.<br/>If&#160;the&#160;transactional&#160;execution completes successfully, then&#160;the hardware ensures&#160;that all&#160;memory operations&#160;<br/>performed within the&#160;transactional region will appear&#160;to&#160;have&#160;occurred&#160;instantaneously&#160;when&#160;viewed from&#160;other&#160;<br/>logical processors,&#160;a process referred&#160;to&#160;as an&#160;<b>atomic commit</b>. Any updates&#160;performed&#160;within the&#160;transactional&#160;<br/>region are&#160;made&#160;visible&#160;to other processors only on&#160;an&#160;atomic commit.<br/>Since a&#160;successful transactional execution&#160;ensures an&#160;atomic commit,&#160;the processor can execute the&#160;programmer-<br/>specified code section optimistically&#160;without synchronization.&#160;If synchronization was&#160;unnecessary&#160;for that specific&#160;<br/>execution,&#160;execution&#160;can commit without&#160;any cross-thread serialization.&#160;<br/>If the&#160;transactional execution&#160;is unsuccessful,&#160;the processor cannot&#160;commit&#160;the updates atomically. When&#160;this&#160;<br/>happens, the processor will roll back the execution, a process referred to as a&#160;<b>transactional abort</b>. On a&#160;transac-<br/>tional abort,&#160;the processor will discard&#160;all updates performed in the region, restore architectural&#160;state to appear as&#160;<br/>if the&#160;optimistic execution&#160;never occurred, and&#160;resume&#160;execution&#160;non-transactionally. Depending on the&#160;policy&#160;in&#160;<br/>place,&#160;lock&#160;elision may be retried or&#160;the lock&#160;may&#160;be explicitly&#160;acquired to&#160;ensure forward&#160;progress.<br/>Intel&#160;TSX&#160;provides&#160;two&#160;software interfaces&#160;for programmers.</p>
<p style="position:absolute;top:971px;left:68px;white-space:nowrap" class="ft06">•</p>
<p style="position:absolute;top:972px;left:93px;white-space:nowrap" class="ft08">Hardware&#160;Lock Elision (HLE) is&#160;a legacy&#160;compatible&#160;instruction&#160;set extension (comprising the XACQUIRE&#160;and&#160;<br/>XRELEASE prefixes).</p>
<p style="position:absolute;top:1010px;left:68px;white-space:nowrap" class="ft06">•</p>
<p style="position:absolute;top:1011px;left:93px;white-space:nowrap" class="ft08">Restricted Transactional Memory&#160;(RTM) is&#160;a new&#160;instruction set&#160;interface (comprising&#160;the&#160;XBEGIN and&#160;XEND&#160;<br/>instructions).&#160;</p>
</div>
</body>
</html>
