-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
-- Date        : Wed Feb 20 20:26:56 2019
-- Host        : vhdl.pollop.nl running 64-bit unknown
-- Command     : write_vhdl -force -mode funcsim
--               /media/sf_shared/PROGH2/LES3_VGA_HD_timing_issues_smly/VGA_HD.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_sim_netlist.vhdl
-- Design      : blk_mem_gen_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a35tcpg236-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_0_blk_mem_gen_mux is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clka : in STD_LOGIC;
    p_7_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPADOP : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_0_blk_mem_gen_mux : entity is "blk_mem_gen_mux";
end blk_mem_gen_0_blk_mem_gen_mux;

architecture STRUCTURE of blk_mem_gen_0_blk_mem_gen_mux is
  signal sel_pipe : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sel_pipe_d1 : STD_LOGIC_VECTOR ( 2 downto 0 );
begin
\douta[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => p_7_out(0),
      I2 => sel_pipe_d1(2),
      I3 => DOADO(0),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0),
      O => douta(0)
    );
\douta[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => p_7_out(1),
      I2 => sel_pipe_d1(2),
      I3 => DOADO(1),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1),
      O => douta(1)
    );
\douta[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => p_7_out(2),
      I2 => sel_pipe_d1(2),
      I3 => DOADO(2),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2),
      O => douta(2)
    );
\douta[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => p_7_out(3),
      I2 => sel_pipe_d1(2),
      I3 => DOADO(3),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3),
      O => douta(3)
    );
\douta[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => p_7_out(4),
      I2 => sel_pipe_d1(2),
      I3 => DOADO(4),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4),
      O => douta(4)
    );
\douta[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => p_7_out(5),
      I2 => sel_pipe_d1(2),
      I3 => DOADO(5),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5),
      O => douta(5)
    );
\douta[7]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => p_7_out(6),
      I2 => sel_pipe_d1(2),
      I3 => DOADO(6),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6),
      O => douta(6)
    );
\douta[8]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => p_7_out(7),
      I2 => sel_pipe_d1(2),
      I3 => DOADO(7),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7),
      O => douta(7)
    );
\douta[9]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => p_7_out(8),
      I2 => sel_pipe_d1(2),
      I3 => DOPADOP(0),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      O => douta(8)
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(0),
      Q => sel_pipe_d1(0),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(1),
      Q => sel_pipe_d1(1),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(2),
      Q => sel_pipe_d1(2),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(0),
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(1),
      Q => sel_pipe(1),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(2),
      Q => sel_pipe(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_0_blk_mem_gen_prim_wrapper_init is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    POR_A : in STD_LOGIC;
    ram_rstreg_a : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_0_blk_mem_gen_prim_wrapper_init : entity is "blk_mem_gen_prim_wrapper_init";
end blk_mem_gen_0_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of blk_mem_gen_0_blk_mem_gen_prim_wrapper_init is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"000003FFFFFFFFFFFFFFFFF3800010FFFFFFFFFFFFFFFFFFFB6FA7FFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFF60002150007FFFFFFFFFFFFFFD8000000033FFFFFFFFFFFFFFF800",
      INIT_02 => X"AFFFFFF50007FFFFFFFFFFF4010FFFFF0002FFFFFFFFFFFFC80101F750017FFF",
      INIT_03 => X"0FFFFFFFFFF00C3FFFFFFFFB01FFFFFFFFFFA712FFFFFFFF083FFFFFFFFFFF00",
      INIT_04 => X"43F1FFFFFFFF9712FFFFFFFFC077EFFFFFFFFCC81FFFFFFFFE00A7FFFFFFFF84",
      INIT_05 => X"F49A07FFFFFFD02BFFFFFFFFFF4900BFFFFFFE813FDFFFFFFFF7310FFFFFFFF8",
      INIT_06 => X"F02FFFFFFFFFFFFFECC17FFFFF04FFFF3FFFFFFFF0C90FFFFFFE09F3FFFFFFFF",
      INIT_07 => X"FFFFFF1033FFFFE0CFFFFBFFFFFFFFBF927FFFFE0DFF873FFFFFFFF1B407FFFF",
      INIT_08 => X"FFB841FF4F9FFFFFFFD77900FFFFC27FF3FC7FFFFFFE28A01FFFF80DFF0FFFFF",
      INIT_09 => X"1D9FFFB0098587FFF07FD400000EFFFCF80054FFFF094FF2037FFFFFF7200C87",
      INIT_0A => X"183FF82FF533FE0AFFFF812FD881FF62FF604FD036FFF15CF29A3FFE1FFE41C0",
      INIT_0B => X"07FD09FFF4003F2E17F07FF8807FE0EFFB0807FE41FF14FFC00FFC5AFFB7017F",
      INIT_0C => X"0FFE98BE2C3E000FFF83FF60003FEC4EF2CFF110FFF06FFE9007FE107F09FF40",
      INIT_0D => X"D185FFFE3FF6900FFE317E1E3E101FFFC3FF6101FFEB03C1D3F0017FFC7FF480",
      INIT_0E => X"FAFFFFF3A3C0FF93FFFFFC3FFE9FFFFE181C16F91A7FFFD7FFE1C7FFF1C1C367",
      INIT_0F => X"35511FFFFFE7FFE0FFFFFAE3814F91FFFFFC6FFE8FFFFE26580FF91FFFFFE6FF",
      INIT_10 => X"2FF51FFFFEAC087DFD3FFFFFC6FFA1FFFFE3E1835D37FFFFFE3FF2AFFFFF3C18",
      INIT_11 => X"F00EFB70000000BFF2B000082E187FBE01000003FFF9000060D08BFFD1FFFFFE",
      INIT_12 => X"FFFFFFFFFFFFFFF10ECA5BFFFFF9FFF65FFFF38C18EEA70000000DFFA4000005",
      INIT_13 => X"FF8E184FFFFE0000FF00E00000F9E18EFFFBCFFFFFFFFFFFFFFEBE10CFFF03FF",
      INIT_14 => X"FFFFFFFFFFFFFFF3CD102DFF3FFFFFFFFFFFFFFFF9E004DFFFFFFFFFFFFFFFFF",
      INIT_15 => X"000018E18BFFF0A000000000000009CC003FFF01000000001FFFFF34C18B7FF6",
      INIT_16 => X"FE3BFFFFFFFFFFFFFCD3C087DFF80000000000000000AC1879FF220000000000",
      INIT_17 => X"0000009FFA381BFFA4000000000000044BA181FFEB1000000000000047F8387F",
      INIT_18 => X"C05FF21000000000000010A81C1DFE2500000000000099FF0181FFE240000000",
      INIT_19 => X"0000000038EC07E0EF90600000000000010CF03C3FF906000000000000312643",
      INIT_1A => X"C1FF2FFF9400000000000006790FE03FC0C00000000000008E88FC1BF8060000",
      INIT_1B => X"0000000000005000FF87FF1000000000000003FA1FE0FFF9000000000000026F",
      INIT_1C => X"07E97FFC0ACCC0011C510000517C93FFC38DC20006180400588FFC1FF03FF090",
      INIT_1D => X"944B0B884800044390FFFD0942204CDF82000400FC2FFFC05AF0414101010020",
      INIT_1E => X"000FEB3FFFF40FF8A3C78E4A00007882FFFF04FC91438F394000C6A41FFFE47F",
      INIT_1F => X"E01DB0F983FC20CC57207FFFFC15562267FE7701A17603FFFFC07F45A1171A20",
      INIT_20 => X"A7D008005FFFFFF88662300EEB903161C3FFFFFF00988426E3693509290FFFFF",
      INIT_21 => X"FFFFF133B40F8F41D13641FFFFFFFC35918157FDC281F20BFFFFFFC16BB6266E",
      INIT_22 => X"E0C00883C0FFFFFFFFFC03FD8009D809EA03FFFFFFFF40F7901483A215489FFF",
      INIT_23 => X"FFFFFFFFFA4277FE791D5807FFFFFFFFFFD073BF008D94B02FFFFFFFFFC01FF4",
      INIT_24 => X"002620FF8007FFFFFFFFFFFF010CF3F3F3886FFFFFFFFFFFFA05FEFE106701FF",
      INIT_25 => X"FFFFFFFFFFFFFFC800000001FFFFFFFFFFFFFFF4000A7D00059FFFFFFFFFFFFD",
      INIT_26 => X"FFFFFFFA65FFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFA0000000DF",
      INIT_27 => X"000000000000000000000000000000000000000000000000000000000000FFFF",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(13 downto 0) => addra(13 downto 0),
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 1),
      DOADO(0) => douta(0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => POR_A,
      RSTRAMB => POR_A,
      RSTREGARSTREG => ram_rstreg_a,
      RSTREGB => ram_rstreg_a,
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    \douta[8]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    POR_A : in STD_LOGIC;
    ram_rstreg_a : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"000001FFFFFFFFFFFFFFFFF900000BFFFFFFFFFFFFFFFFFFFBB0D5FFFFFFFFFF",
      INITP_01 => X"FFFFFFFFFF4001DFAC002FFFFFFFFFFFFFFE800000001FFFFFFFFFFFFFFFFB00",
      INITP_02 => X"1FFFFFFF801FFFFFFFFFFFFC02BFFFFFF003FFFFFFFFFFFFD005BFFFD800BFFF",
      INITP_03 => X"0FFFFFFFFFFC07FFFFFFFFFC01FFFFFFFFFF805FFFFFFFFF805FFFFFFFFFFE80",
      INITP_04 => X"07FFFFFFFFFFFF82FFFFFFFF803FFFFFFFFFFFC03FFFFFFFFF01FFFFFFFFFFF8",
      INITP_05 => X"FFFF03FFFFFFC0FFFFFFFFFFFFFFE03FFFFFFE01FFFFFFFFFFFFFC1FFFFFFFF4",
      INITP_06 => X"E87FFFFFFFFFFFFFFFA1FFFFFF42FFFFFFFFFFFFFFF02FFFFFFC17FFFFFFFFFF",
      INITP_07 => X"FFFFFFFF83FFFFE17FFFFFFFFFFFFFFFE87FFFFE0FFFFFFFFFFFFFFFFC07FFFF",
      INITP_08 => X"FFF07FFFF0FFFFFFFFFF0FE1FFFF03FFFFFFFFFFFFFFFFFC0FFFFC2FFFFFFFFF",
      INITP_09 => X"5FFFFFFC090307FFE0FFFE8003FFFFFFF801F07FFE0FFFFF08FFFFFFFFB0FF0F",
      INITP_0A => X"8C0FFC3FFE03FE8FFFFFF82FF2C3FF81FFFC3FA0FFFFFFC3FE3C1FFE0FFF8088",
      INITP_0B => X"0FFE3FFFFE003F860FF83FFC00FFE3FFFFD00FF8C1FF83FFD01FF87FFFFF007F",
      INITP_0C => X"07FE703F0FFF000FFF1FFFF8007FE30FE0FFFC007FF8FFFF8003FE70FE0FFF80",
      INITP_0D => X"E183FFFCFFFF180FFE383E1FFE200FFFC7FFF1807FE103C0FFF800FFF8FFFFC0",
      INITP_0E => X"F1FFFFE1C187FFE1FFFFFC7FFF0FFFFE3C383FFF38BFFFE3FFF9C7FFF3C3E1FF",
      INITP_0F => X"7FFE3FFFFFE7FFF1FFFFE1E1C7FFF3FFFFFC3FFFBFFFFF1E383FFF3FFFFFE7FF",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFF766654BB33AA991188808088919AA2B344546576FFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"880000000000000000000000000000000000000011AB556FFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF77CDAA11",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"0000000000000000000000000000000000000088224466FFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF66BCA20000000000000000",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"00000000000000000000000000000000000088995577FFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFF77CC99000000000000000000000000000000",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"4AC1B1A09008800000000000000000000088BBEEFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFEF33880000000000000000000000889128B1C14A4AD2D249",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"EB625AC931188800000000000000008833EEFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFF66338800000000000000000819B14A626AF2F3F3F3F2F2F2F2F2F2F2F2F2",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"F3F36B4A20800000000000000000BB77FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"00000000000008A0D1E2F3F3F2F2F2EAEAEAF2F2EAEAEAEAEAEAEAEAF2F2F2F2",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF77BB0000",
      INIT_16 => X"F3EBC218000000000000001155FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"18CAE2F3F2F2F2EAEAEAEAEAF2EAEAF2F2F2EAF2EAF2F2EAEAEAEAEAEBEAEAF2",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCC1100000000000000",
      INIT_19 => X"D2A00000000000000033EEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAF2F2F2F2",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE6AA00000000000008A8D1F3F3EAEB",
      INIT_1C => X"00000000000088DDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAF2F2F2F2F2F35AA0",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFF5511000000000000A0D2F4F3F2F2EAEAEAEAEAEA",
      INIT_1F => X"00000000BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAF2EAEAF2F3D2180000",
      INIT_21 => X"FFFFFFFFFFFFFF3300000000000018D2F3F3F26AF2F2EAEAEAEAEAEAEAEAEAEA",
      INIT_22 => X"00AA77FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAF2FA6A398800000000",
      INIT_24 => X"FFEE2200000000008039F3FAEAF2F2F2F2EAEAEBEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAF3EBEAEAF2EA6290880000000091E7",
      INIT_27 => X"00000018E3F3EAEAEAF2EAEAEBF3F3EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE110000",
      INIT_29 => X"EAEAEAEAEAEAEAEAEAEAEAEAF3F2F2F2EBEBEAF2F3B1000000000011DDFFFFFF",
      INIT_2A => X"F2EAF2F2F2EAEAEAF2EAEAF2EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF668800000001803972",
      INIT_2C => X"EAEAEAEAEAEAEAEAEBEAF2EAEAF3EBEAF2F34A88000000008866FFFFFFFFFFFF",
      INIT_2D => X"EAEAEAEAEAF2F2EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF668800000000004AFAF2F2EBEAF2",
      INIT_2F => X"EAEAEAEAEAEAEBEBF2F2F2F2EAF2FADA880000000088DDFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"F2EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFDD88000000001159F3EBEAEAEAF2EAEBEBEAF2",
      INIT_32 => X"EAEAF2F2F2F2F2F2F2F2EAF3DA180000000011EFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"EBEBEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_34 => X"FFFFFFFFFFFFFFFFE7110000000090E2F2F2EAEAEAEAEAEAEAEAEAEAEAEAEAF2",
      INIT_35 => X"EAEAF2F3F2F2F3EAFAE290000000009177FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_37 => X"FFFFFFEE9100000000906BF3F2F2EAEAEAEAEAEAEAEAF2EAEAEAEAF2F2F2F2F2",
      INIT_38 => X"F3EBEAF2F2F263180000000022FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAF2F2EAEAEBEBEBEA",
      INIT_3A => X"00000000906BF2F2EAEAEAEAEAEAEAEAF2F2EAEAF2F2F2EAEAEAEAEAEAEAEAEA",
      INIT_3B => X"EAF3FB591000000000BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF22",
      INIT_3C => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAF2EAEAEAEAEBEAEAF2EAF2F2",
      INIT_3D => X"E2FAEAEAEAEAEAEAEAEAEAEAEAEAF2F2EAEAEAEAEAEBEAEAEAEAEAF2EAEAEAEA",
      INIT_3E => X"DA8800000000DDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB0000000010",
      INIT_3F => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAF2F2EAEAEAEAEAEAF3EAEBEBE2FB",
      INIT_40 => X"EAEAEAEAEAEAEAEAEBEBEBEBEAEAEAEAEAEAEAEAEAF2F2F2EAEAEAEAEAEAEAEA",
      INIT_41 => X"000088EEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5500000000085BFAE9F3EA",
      INIT_42 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAF2EAEAEAF2F3F2F3EBF3F2EAF2EBFB4A0000",
      INIT_43 => X"EAEAEAEAEAEAEAF2F2F2F2F2F2F2F2F2EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE88000000804AFBF2F2EAEAEAEAEAEA",
      INIT_45 => X"EAEAEAEAEAEAEAEAEAEAEAF2F3F3F36BE25A5A626AF2F2F2F2F3B18000000033",
      INIT_46 => X"F2F2F36BE25A5A626BEBF3F2F2F2EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_47 => X"FFFFFFFFFFFFFFFFFF77FFFFAA00000000B1F3F2EAF3EAF2EAEAEAEAEAEAF2F2",
      INIT_48 => X"EAEAEAEAEBEAF2F2F35AB090800000800829D2F3F2F2F3900000000055FFFFFF",
      INIT_49 => X"800000000018C1DAF3F2F2EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_4A => X"FFFFFFFFFFFFFFCC0000000098F3F2EAEBEAEBF2EAEAEAEAEAEAF2F26BD22890",
      INIT_4B => X"EAF2F2DAA000000000000000000000114AF3F2628000000088FFFFFFFFFFFFFF",
      INIT_4C => X"00000000A95BF3F2F2EBEBF2E9F2EAF3EAEAEAEAEAEAEAEAEAF2EAF2EAEAF3EB",
      INIT_4D => X"FFFF7F88000000886AEAF2F2F2F2EAEAEAF2EAF2EAF273C21100000000000000",
      INIT_4E => X"0000008899222299880000000039F3F23900000000BBFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"0008C1F3F2EAEBEAF2EAF3EAEAEAEAEAEAEAEAEAEAEAF2F2EAF3EAEAF2F33900",
      INIT_50 => X"00000041EAF2F2EAEAEAEAEAEAEAF2EAFB5A18000000008899AA222211000000",
      INIT_51 => X"FFFFFFFF77559900000042FA729080000000EEFFFFFFFFFFFFFFFFFFFFFF3B00",
      INIT_52 => X"EBF3EAEAEBF2F2EAEAEAEAEAEAEAEAEAF2EAF2EAEAEAEAEAFB28000000003377",
      INIT_53 => X"F2F2F2EAEAEAF2EAEAEAEAF3D208000000885577FFFFFFFFFFEEC408000080A1",
      INIT_54 => X"FFFF77BB0000085AFAD20000000033FFFFFFFFFFFFFFFFFFFF6600000000186B",
      INIT_55 => X"EAEAF2EAEAEAEAEAEAEAEAEAEAEAEAEAF2EAF3F331000000000011C5FFFFFFFF",
      INIT_56 => X"F2F2F2EAF2F2F35A800000000000BBFFFFFFFFFFFFFFFFEF33000000286BF2F3",
      INIT_57 => X"A20000A072F31800000088EEFFFFFFFFFFFFFFFFFF2B00000000D2FBF2F2F2F2",
      INIT_58 => X"EAEAEAEAEAEAEAEAEAF3EAF2EAF2F349000000000000000066FFFFFFFFFFFFFF",
      INIT_59 => X"F2F2E3080000000000000033FFFFFFFFFFFFFFFFFF4C000000B0F3F2F2EAEAEB",
      INIT_5A => X"4AF25B80000000BBFFFFFFFFFFFFFFFF6F00000000A8F3EAEAEAEAF2F2F2F2EA",
      INIT_5B => X"EAEAEAEAEAF3EAF2EAF35B08000000000000000011FFFFFFFFFFFFFF7E900000",
      INIT_5C => X"000000000000000077FFFFFFFFFFFFFFFFFFDD00000052F3F2F2EAEBEAEAEAEA",
      INIT_5D => X"0000008877FFFFFFFFFFFFFF33000000805AF2EAF2EAEAEAEAEAEAF2F2F31800",
      INIT_5E => X"EAEAF2F2EAF3310000000000000000000066FFFFFFFFFFFFFFCC000018F3F3A0",
      INIT_5F => X"0000000055FFFFFFFFFFFFFFFFFF77CC00009063F2EAF3EAEAEAEAEAEAEAEAEA",
      INIT_60 => X"55FFFFFFFFFFFFEE0000000028FBEAEAF2F2EAEAEAEAEAF2F3B9000000000000",
      INIT_61 => X"F2E30000000000000000000000EEFFFFFFFFFFFFFFFF9900804AFBD100000000",
      INIT_62 => X"CCFFFFFFFFFFFFFFFFFFFFFFA2000031F3F2EAF2EAEAEAEAEAEAEAEAF2EAF2EA",
      INIT_63 => X"FFFFFFCC00000000D2F2EAEBEAEAF2F2F2EAF2F26B0800000000000000000000",
      INIT_64 => X"00000000000000000077FFFFFFFFFFFFFFFF540000A9F3F21800000099FFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFF66000008F4F2F2EAEAEAEAEAEAEAEAEAF3F2E9EBFBA90000",
      INIT_66 => X"00000020F2EAEBEAEAEBEAF2EAEAF2F3430000000000000000000000DDFFFFFF",
      INIT_67 => X"00000000AAFFFFFFFFFFFFFFFFFF6E8800086BF2C10000008866FFFFFFFFFF11",
      INIT_68 => X"FFFFFFFF7FA900004AF2EAEAEAEAEAEAEAEAEAEAF3EAEAEB6A90000000000000",
      INIT_69 => X"F2EAEBF2EAEBEAF2EAEAF2EA10000000000000000000008877FFFFFFFFFFFFFF",
      INIT_6A => X"EEFFFFFFFFFFFFFFFFFFFF2200005AF2EB8000000044FFFFFFFF6600000000C1",
      INIT_6B => X"FF540000A0F3F2EAEAEAEAEAEAEAEAEAF3EAF2F35A0000111100000000000088",
      INIT_6C => X"EAEBEAF2EAEAF25A000011AA00000000000000CCFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFF44000041F2F32000000021FFFFFFFFBB000000886BF2F2EAEB",
      INIT_6E => X"086BF2EAEAEAEAEAEAEAEAEAEBEAF2F3C10000BB7722000000002266FFFFFFFF",
      INIT_6F => X"EAF2F3C10000447733000000008855FFFFFFFFFFFFFFFFFFFFFFFFFFFF768800",
      INIT_70 => X"FFFFFFE50000B1F2F249000000006FFFFFFF11000000A0FBEAF2F2EBEAEAEAF2",
      INIT_71 => X"EAEAEAEAEAEAEAEAEAEAEAF3310000DDFFFF664444DDFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"000055FFFF66CC4455EEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9A008062F2EA",
      INIT_73 => X"000029F2EA6B8000000055FFFFEE000000004AF2EAEAF2EBEAEAF2F2EAF2F3B0",
      INIT_74 => X"EAEAEAEAEAEAEAF3A00000EEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6E",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAB0000D2F2EAEAEAEAEA",
      INIT_76 => X"EAF318000000AAFFFFCC0000000863F2F2EAEAEAEAEAF2EAEAF2F3A0000066FF",
      INIT_77 => X"EAEAEAF2180088F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE000018F2",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB000049F2EBEAEAEAEAEAEAEAEA",
      INIT_79 => X"000011FFFF22000000A0F3EAF2F2EAEAEAF2F2EAEAEAF390000077FFFFFFFFFF",
      INIT_7A => X"900011FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF77000010F3EBF23100",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFF440000C9F2EBEAEAEAEAEAEAEAEAEAEAF272",
      INIT_7C => X"FF11000000B9F3EAEAF2EBF2EAF2F2EAEAEAF390000877FFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0000A0F3EAF2C90000000076",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFC300004AF2EAEAEAEAEAEAEAEAEAF2EAF2F3180088FF",
      INIT_7F => X"00DAF2F2EAEAEAF2F3EAF2EAEBEAF310000077FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[8]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[9]\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => POR_A,
      RSTRAMB => POR_A,
      RSTREGARSTREG => ram_rstreg_a,
      RSTREGB => ram_rstreg_a,
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPADOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    POR_A : in STD_LOGIC;
    ram_rstreg_a : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"7FFF1FFFFE3F00FFFF3FFFFFC3FFF9FFFFE1F183FFE1FFFFFE7FFF0FFFFE3C00",
      INITP_01 => X"E007FFF00000007FFFC000003F00FFFE1FFFFFCFFFF8FFFFE3E187FFE1FFFFFC",
      INITP_02 => X"FFFFFFFFFFFFFFF08FFFFFFFFFFFFFFFFFFFFFFF18FFFFCFFFFFF7FFFFFFFFFB",
      INITP_03 => X"FFFF007FFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFF08FFFFFFFF",
      INITP_04 => X"FFFFFFFFFFFFFFFFFE18FFFFFFFFFFFFFFFFFFFFFFF18FFFFFFFFFFFFFFFFFFF",
      INITP_05 => X"00000FF10FFFFDFFFFFFFFFFFFFFFFFF107FFFFFFFFFFFFFFFFFFFFFF08FFFFF",
      INITP_06 => X"FF9EFFFFFFFFFFFFFC7FC00FFFFC000000000000090FFE187FFF800000000000",
      INITP_07 => X"0000009FFC1C3FFF90FFFFFFFF00000CFFE307FFF80000000000000047FE183F",
      INITP_08 => X"83FFE3100000000000008FFC385FFF3000000000000001FFA183FFF100000000",
      INITP_09 => X"0000000011FF03E3FFE2000000000000013FF07E3FFE2400000000000008FF87",
      INITP_0A => X"E0FE07FF9200000000000003FF0FF0FFF0200000000000021FF0FC1FFE220000",
      INITP_0B => X"000000000004FFC1FF03FF9000000000000007FE1FF0FFF8000000000000047F",
      INITP_0C => X"3FF07FFC1FFCC8009DB1000051FF81FF81FF840404380000448FFC3FF07FF980",
      INITP_0D => X"F30BFFFFF800043FE07FFE0FFE006FFFF2000005FE07FFE0FFC241DFFDC10001",
      INITP_0E => X"091FF43FFFF03FFCC7FFFFF600197FC2FFFF03FF983FFFFEC006CFFC0FFFE07F",
      INITP_0F => X"E0FFE17FFFFFE08C3FF07FFFFE17FC3FFFFFFF0023FE87FFFFC2FFC4FFFFFFE0",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF65000030FAF2F25A8000000065EE000000",
      INIT_01 => X"FFFFFFFFFFFF3300004AFAEAEAEAEAEAEAEAEAEAEAEBF2F3200000F7FFFFFFFF",
      INIT_02 => X"EAF2EAF2EAEAF2EAEBF2F3180000EEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFCD0080C1F2EAF2620800000054DD0000000062F2EA",
      INIT_04 => X"FFFF2200805AF2EAEAEAEAEAEAEAEAEAEAEBEAF3310000DDFFFFFFFFFFFFFFFF",
      INIT_05 => X"EAEAF2EAEAF2F3280000DDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFF77AB0000D2EBEAF2EB9000000044CC000000086AF2EAEAF2EAEA",
      INIT_07 => X"806BF2F3EAEAEAEAEAEAEAEAF3EAEAF2410000C3FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"EAF2F3B9000044FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7E9000",
      INIT_09 => X"1910990000886BFBF2F2F3A000000033BB00000018F3F2EAF2F2F2EAEAEAF2EA",
      INIT_0A => X"EAEAEAEAEAEAEAEAEAEAF2F2D200008811111111111111111111111111111111",
      INIT_0B => X"0000881111111199111111111111111111111111111111111211000098F3F2EA",
      INIT_0C => X"0020F3EAF2EAF2B1000000A2AA00000029F2F2EAF2EAF2EAF2EBF2F2EAEAF252",
      INIT_0D => X"EAEAEAEAF2F2F2EB6B0800000000000000000000000000000000000000000000",
      INIT_0E => X"00000000000000000000000000000000000000000100000039F3F2F2EAEAEAEA",
      INIT_0F => X"EAEAF2C10000001A22000000B9F2EAF3F2EAF2EAEAEBEAF2F3EAF2EA88000000",
      INIT_10 => X"EAEAEAF3EB288888080808080808080808080808080808080808080808C1F3EA",
      INIT_11 => X"0808080808080808080808080808080808080888E2FAEAEAEAEAEAEAEAEAEAEA",
      INIT_12 => X"000000919900000049F2EAEBEAF2F2EBEAEBEAF2F3EAF2F2B290888808080808",
      INIT_13 => X"F26A6B6AEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA6B6AEA6B6BF3F2EAEAEAF24A",
      INIT_14 => X"EAEAEAEAEAEAEAEAEAEAEAEA6A6AEBE3F2E9EAEBEAEAEAEAEAEAEAEAEBF2EAEA",
      INIT_15 => X"11000000C9F2EAEBF2F2EAEBF2EBEAEAF3EAEAF2F26AEA6AEA6A62EAEAEAEAEA",
      INIT_16 => X"F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2EAEAF2EAF2EAF24900000088",
      INIT_17 => X"F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2EAEAEAEAEAEAEAEAEAEAEAEAF2F2F2F2",
      INIT_18 => X"D1F2F2EBEAF2EAF2EAEAEAEAEAEAEAEAF3EBEBEBEBF3F2F2F2F2F2F2F2F2F2F2",
      INIT_19 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAF3EAEBEAEAEAEAF2D20000008011000000",
      INIT_1A => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAF2F2F2F2F2F2EAEAEAEA",
      INIT_1B => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAF2F2EAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_1C => X"EBEBEBEBEBEBEBEBEAF2EAF2EAEAEAF2F2EAF2D20000008088000000D1F2F2EB",
      INIT_1D => X"EAEAEAEAEAEAEAEAEBEBEBEBEBEBEBEBEAEAEAEBEBEBEBEBEBEBEBEBEBEBEBEB",
      INIT_1E => X"EAEAEAEAEAEAEAEAEAEAEAF2EAEAEAEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEB",
      INIT_1F => X"F2F2F2F2EAEAEAEAF2F2F2F2F2EAF24A000000888800000052F2EAEBEAEAEAEA",
      INIT_20 => X"F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2",
      INIT_21 => X"EAEAEAEAEAF2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2",
      INIT_22 => X"EAEAEAEAEAEBF3EAF2F2F24A0000001111000000D2F2EAEBEAEAEBEAEAEAEAEA",
      INIT_23 => X"F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_24 => X"EBEBEAEAEAF2F2EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAF2F2F2F2F2F2F2F2",
      INIT_25 => X"EAEAEBF3EAF2F3C10000009911000000CAF3EAEBEAF2F3F2EAEAEAEAEAEAEAEA",
      INIT_26 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAF2F2F2F2",
      INIT_27 => X"EAEAF2EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_28 => X"EAEAF3B1000000AA9900000041F3F2EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAF3",
      INIT_29 => X"EBEBEBEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA6B6B6A6AF3F2EAF2",
      INIT_2A => X"F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3EBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEB",
      INIT_2B => X"0000003322000000B9F3F2EAEAEAEAEAEAEAEAEAEAEAEAEAF2F26AEBEBEBF3F2",
      INIT_2C => X"1010101010101010101010101010101010101010888890B06BF3EAEAF2EAF328",
      INIT_2D => X"9090909090909090909090909090909090909090909090909090909090909090",
      INIT_2E => X"AA000000B0F3F2EAF2F2EAEAEAEAEAEAEAEAEAEAF44A18909090901090909090",
      INIT_2F => X"00000000000000000000000000000000000000A0F3F2EAEBEAEAF291000000BB",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"19F2F2EAEAF3EAEAEAEAEAEAEAF2EAEAF3200000000000000000000000000000",
      INIT_32 => X"00000000008080008000000008080828EAF2F2EBEAF26A880000004CBB000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"EAEAEAEAEAEAEAEAEAF2EAF26208000080808080000000000000000000000000",
      INIT_35 => X"89098989110000005A6B6B6AF3EAEAEAEAF2620000000066CC000000086AF2EA",
      INIT_36 => X"8989898989898989898989898989898989898989898989898989898989898989",
      INIT_37 => X"EAEAEAEAEAEAEAF3D20000801192890989898989898989898989898989898989",
      INIT_38 => X"12000000E2F2F2F2EAEAF2F2EAF34A0000000076DD00000080E2F2EAEAEAF2EA",
      INIT_39 => X"8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A0A0A8A8A",
      INIT_3A => X"EAEAF2F3B90000810A0A0A898A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A",
      INIT_3B => X"E2F2EAEAEAEBEAEAEAF3B100000011FFEE00000000D2F3EAEAF2F2EAEAEAEAEA",
      INIT_3C => X"8A8A8A8A8A8A8A8A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A828A000000",
      INIT_3D => X"9800800A0A098A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A",
      INIT_3E => X"EAEAEAF2F2F318000000AAFFFF110000003AF3F2EAF3EAEAEAEAEAEAEAEAF2F2",
      INIT_3F => X"0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A09800010EAF2EAEA",
      INIT_40 => X"0A09120A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A",
      INIT_41 => X"F3E208000000CDFFFF22000000A1F3F2EAF2EAF2EAEAEAF2EAEAF2EA8800808A",
      INIT_42 => X"0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A090A0A1289000021F2F2EAF2F2F2EAEA",
      INIT_43 => X"0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A",
      INIT_44 => X"000077FFFFCC00000008E2F2EAEAEBEAEAEAEAF2EAF2F2620000008A8A09120A",
      INIT_45 => X"0A0A0A0A0A0A0A0A0A0A0A0A8A0A0A128100003AF2EAF3F3EAEAF2EBF2510000",
      INIT_46 => X"0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A",
      INIT_47 => X"FFEE00000000D1F2EBEAF3EAEAEAEAF2EAF2F2D90000008A8A8A0A8A0A0A0A0A",
      INIT_48 => X"0A0A0A0A0A0A0A0A0A0A0912000000D2F3EAF2F3F3EAF2EBF3A00000009AFFFF",
      INIT_49 => X"0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A",
      INIT_4A => X"000028F2F2EAF2EAEAF2EAEAEAF3F3D9000000120289110A0A0A0A0A0A0A0A0A",
      INIT_4B => X"0A0A0A0A0A0A8A09800098EBF2F2EAF3EAF2F2EAE388000000BCFFFFFFFF1100",
      INIT_4C => X"0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A",
      INIT_4D => X"EAF2EAF3EAF2EAF2EAF3F3D9000000128A09110A0A0A0A0A0A0A0A0A0A0A0A0A",
      INIT_4E => X"0A0A9280000039F3EAF2EAEBEAF2F2F3CA0000000066FFFFFFFFBB00000008EB",
      INIT_4F => X"0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A",
      INIT_50 => X"EAF2EAF2EAEBF3E2000000128A09890A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A",
      INIT_51 => X"0000E2F2EAEAEAEBF2F2EAF31800000099FFFFFFFFFF6600000000D2F2F2EAEA",
      INIT_52 => X"0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A8A8A80",
      INIT_53 => X"EAEAF3628800800A89098A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A",
      INIT_54 => X"EBEAEAEAEAEAF3D10000000054FFFFFFFFFFFF11000000A1F3F2EAEAEAF2EAF2",
      INIT_55 => X"0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A1201000018F2F2",
      INIT_56 => X"100080898A098A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A",
      INIT_57 => X"EAF2FCA0000000007FFFFFFFFFFFFFCC000000805AF2EAF2EAF2EAEAEAEAF2EA",
      INIT_58 => X"0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A8A800000D2F2F2EAEAEAEA",
      INIT_59 => X"0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A",
      INIT_5A => X"00000033FFFFFFFFFFFFFF770000000028FBEAEAEAEAEAEAEAEAF2F228000089",
      INIT_5B => X"0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A01000020F3EAEAEAF2EAF2F2F3D288",
      INIT_5C => X"0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A",
      INIT_5D => X"FFFFFFFFFFFFFFFFAA000000885AF2EAEAEAEAEAF2EAF2F24A0000800A0A0A0A",
      INIT_5E => X"0A0A0A0A0A0A0A0A0A0A0A0A0A0000004AFAEBEAF3EAEAEAF2F3A0000000006F",
      INIT_5F => X"0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A",
      INIT_60 => X"FFFFFFFFEE0000000028F2EAEAEAEAEAF2EAEAF263080000890A0A090A0A0A0A",
      INIT_61 => X"8A8912090992128A08800018F2F2EAF2EAEAF2EAF2D18000000033FFFFFFFFFF",
      INIT_62 => X"0A0A0A0A0A81010A0A0A8A81810A8A0A0A0A0A120A090A0A0A0A0A0A0A0A0A0A",
      INIT_63 => X"FFAA0000008052F2EAF3EAF2EAEBEBF1F2A00000098A890A120A8A0A0A8A0A0A",
      INIT_64 => X"12891289000000DAF3EAEAEAF2EAEBEAF31800000000EEFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"2334C54D4D4DC5B423128A810A0A0A810A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A",
      INIT_66 => X"0000A0EBEAF3F2EAF2EAF3EAF249000000910A0A8A120A0A0A0A0A0A0A0A0A12",
      INIT_67 => X"000029F3F3EAEAEAEAEAEAF33900000000BBFFFFFFFFFFFFFFFFFFFFFFDD0000",
      INIT_68 => X"E7E7E7E7E7563D2B8A8A0A0A0A0A0A890A0A0A0A0A0A0A0A0A0A010A0A0A1281",
      INIT_69 => X"F3EAF3EAF2EAEAEBEAF3180000098A8A0A890A0A0A0A0A818A23C5D6E7E7E7DE",
      INIT_6A => X"EAEAF2EAF2EAF2E38000000088FFFFFFFFFFFFFFFFFFFFFFFFFF3300000000C2",
      INIT_6B => X"E6E7E7E7C59B890A0A0A0A0A0A0A0A0A0A0A0A0A0A090A0A8A0A09000008E3EA",
      INIT_6C => X"EAF2EAEBEAFBD2000000890A0A920A0A8A818AA34DDEE7E7DEE6E7E6E6E6E6DE",
      INIT_6D => X"EAF272A000000000CCFFFFFFFFFFFFFFFFFFFFFFFFFF7708000000885AF3EAEA",
      INIT_6E => X"E7D6AC8A810A0A0A0A0A0A0A0A0A0A0A0A120A028A09800000C9F3F3EAEAF2EA",
      INIT_6F => X"EAEAF330000000920A090A0A8112BCDEE7E7E7E7DEE7DEDEE6E7E7E7DEE7E7E7",
      INIT_70 => X"000000AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4C00000000A0EBF2EAEAF2F2EA",
      INIT_71 => X"92890A0A0A0A0A0A0A0A0A0A0A8A8A0A09000000296AF2EBF2F2EAEBEBFA3900",
      INIT_72 => X"90008080920A0A09123CE7E7E7E7DEDEDEDFDFDFDEDEDEDEE7DFDEDEDEE7E73C",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF220000000039F3FBEAEAEAEAEAEAF26B",
      INIT_74 => X"0A0A0A0A0A0A0A0A0A0A0A9281000010E3F2F2E2F2F2EAEBF34A8000000010E6",
      INIT_75 => X"8092090AC5E7E6DEDEDEE7E7E7DEDEDEDEE7E7E7DEDEDEE7E75EE7E73C92818A",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFEE88000000884AF3EAEAEAF2EAEAF2F2D2080000",
      INIT_77 => X"0A0A0A0A8A8A0A81000088D4FAEAEAF2EAF2F2EBE1000000000055FFFFFFFFFF",
      INIT_78 => X"DEE7DEDFE7E7E7DEE7E7E7E6E7DEDEDEE7E7E7E6DEE75EE7E7B4818A0A0A0A0A",
      INIT_79 => X"FFFFFFFFFFFFFFFFFF540000000008E2F2EAEAEAEAEAEAEAFB4A000000800ABC",
      INIT_7A => X"891200000000CAF2F2EAEAEAEAF2EAE2110000000033FFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"DFDEDEE7E7DEDEDEDEDEE6E6E6E6E6E7E7E6E6DEE7DE23890A0A0A0A0A0A0A0A",
      INIT_7C => X"FFFFFFFFFFFF330000000098E3F2EAEAEAEAF3F2F2F2C18000000034E7DFDEE7",
      INIT_7D => X"00C9F3EAEBEAEAEAEAF26B900000000022FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"DEE7E7DFE7E7E6DEE6DEDEE6DEDEE7E7E7E745120A0A0A0A89090A8A92808000",
      INIT_7F => X"FFFFFF2200000000986BF3E9F2F2EAF2EAF3F3C1000000002BDEEFDEDEE7E7DE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => DOPADOP(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => POR_A,
      RSTRAMB => POR_A,
      RSTREGARSTREG => ram_rstreg_a,
      RSTREGB => ram_rstreg_a,
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  port (
    p_7_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    POR_A : in STD_LOGIC;
    ram_rstreg_a : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized2\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized2\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      INITP_00 => X"FF883FF81FFFFFF02FFE2FFFFFF850FF40FFFFFE87FFC1FFFFFF2107FA17FFFF",
      INITP_01 => X"FFFFF01FFA0FFFFFC3FFC0FFFFFFFC0FFF42FFFFF303FF03FFFFFFC17FF07FFF",
      INITP_02 => X"000001FF80FFFFFFFFF803FF9006E037FC01FFFFFFFF407FE002FF701FF02FFF",
      INITP_03 => X"FFFFFFFFF803FFFFC3FFFC01FFFFFFFFFF80BFFFB87AFFC01FFFFFFFFFF00FFF",
      INITP_04 => X"004BFFFDA00BFFFFFFFFFFFFC03BFFFFFF403FFFFFFFFFFFE007FFFFFFFF007F",
      INITP_05 => X"FFFFFFFFFFFFFFE8000000013FFFFFFFFFFFFFF0003B9D4002FFFFFFFFFFFFFC",
      INITP_06 => X"FFFFFF539CAFFFFFFFFFFFFFFFFFFF1000008FFFFFFFFFFFFFFFFFB0000000DF",
      INITP_07 => X"000000000000000000000000000000000000000000000000000000000000FFFF",
      INIT_00 => X"EBEBF2F2FAEB900000000011EEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"DEDEDEE7E7E7DEE6E7E6DEE7DEE7DF2B0A0A89090A0912898100000041FBEAEA",
      INIT_02 => X"0900000080986BF2EAEAF2F2EAEBF3F34A080000001145E7E7E75EE7E7DEDEE7",
      INIT_03 => X"62900000000088EEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE",
      INIT_04 => X"DEDEDEE7DEE75EE6DEE7E74D8A0A8A8A0A928900000000C1FBEAF2EAEBEAF2FA",
      INIT_05 => X"000098EBF3EAF2EAEAF2F2EAF3D298000000002BD6E7E7DFE7E7E7E7DEDEDEE7",
      INIT_06 => X"008866FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE6000000",
      INIT_07 => X"DEE7E6E7E7DEE6E61A090A928A01800000884AF3EAF3EBEAEAF2FBD310000000",
      INIT_08 => X"E3F3EAEAF2EAEAEAEAF36A28000000000934DEE7E7DEDEDFE7E6DEE7E6DEDEE7",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD000000000010",
      INIT_0A => X"DEE6E7EF2C0A098180000000185AF3F2EAEAF2EAFAF34A08000000008866FFFF",
      INIT_0B => X"EAEBF3EAEBEAF2F2C1100000008091B356EFE7DEE7E6DEDEE6E6E6DEE6DEE7E6",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF66000000000008D2F3F2",
      INIT_0D => X"33800000000008B063F3F2EAF3EAEAF373B1800000000088DDFFFFFFFFFFFFFF",
      INIT_0E => X"EAF3EAEAF3E2B100000000000022C45EE6E7E7E7E6E6DEDEE7DEE7E7E7EFE766",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD000000000080416BF3EBEAEA",
      INIT_10 => X"00A95BF3F2EAEBF2EAF2F36218000000000011E7FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"EAF3F3E2AA80000000000008922BC5D6DEE7E7E7E7E7DE5ED53C220100000000",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF66100000000000A0E2F2F2EAEBEAEAF2",
      INIT_13 => X"EAEAEAF2FA734188000000000022EEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"F26239980000000000000000881199199999118800000000000008B15AF3F3EA",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFEE22000000000088C2F3F2EAEAEAF2EAF2F3EA",
      INIT_16 => X"D220000000000000BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"5A391888000000000000000000000000000000881842E3FBF2F2EAEAF2F2F2F3",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFF7733000000000000A052F2F2EAEAEAEAEAF2F2F2F3EB",
      INIT_19 => X"00008855FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"D342299008808080880808902841DAEAF2F3F3F2F2F2EBEBF2FB5AA800000000",
      INIT_1B => X"FFFFFFFFFFFFFFFF4C880000000000802862FBF2F2F2EAEAEBEBEAF2F2F2EA6A",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"736AE2E2E9EA6AF2F3F3F3EAEAEAEAEAEBEBF3F2D22980000000000000AAEEFF",
      INIT_1E => X"FFFFFFFFFF66AA0000000000008828DAF3F2EAF2EAF2F2F2EAEAEAF2F2F2F2F3",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"F3F3F3EAEAEAEAEAEAEAF2F3F36A49280000000000000088CCFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFF4C0800000000000000A1D26BF2F2F2F2EAF2F2F2EAEAEAEAEAEAF2F2F3",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"EAF2F2F2F3F36A49A0080000000000000000BB77FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"773B00000000000000000829C9E2F3F3F2F2EAEAEBEBEAEAEAEAEAEAEBEBEAEA",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"B9A1080000000000000000882BE6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"00000000000000000008A03952E26AF3F3F3F2F2F2F2F2F2F2F2FAFAF26AE2D1",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF66AA",
      INIT_29 => X"00000000000833E6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"000000000000000000000898B03949CAD25252D2494139281808800000000000",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEAA0000",
      INIT_2C => X"CCEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000099",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF774499000000",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"00000000000000000000000000000000000000000000000099BB66FFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF66BB1100000000",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"00000000000000000000000000000000112244EEFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEECC221100000000",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"11888811119922AABBCCDDEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEDDCCBBAA229911",
      INIT_38 => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => addra(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 8),
      DOADO(7 downto 0) => p_7_out(7 downto 0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1),
      DOPADOP(0) => p_7_out(8),
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => ENA_I,
      ENBWREN => '0',
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => POR_A,
      RSTRAMB => POR_A,
      RSTREGARSTREG => ram_rstreg_a,
      RSTREGB => ram_rstreg_a,
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC;
    ENA_I : out STD_LOGIC;
    ENA_I_0 : out STD_LOGIC;
    ENA_I_1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    ENA_dly_reg_D : in STD_LOGIC;
    rsta : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized3\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized3\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  signal \^device_7series.no_bmm_info.sp.simple_prim36.ram_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ <= \^device_7series.no_bmm_info.sp.simple_prim36.ram_0\;
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABA"
    )
        port map (
      I0 => ENA_dly_reg_D,
      I1 => addra(12),
      I2 => addra(13),
      I3 => addra(11),
      O => ENA_I
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9500005AFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"00000000006FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE400000000001BFFFF",
      INIT_02 => X"FFFFFFFE000000000000000000BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF40000",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFD00000005AAAA500000007FFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FE400007FFFFFFFFFFFFFFFFFFFFFFFFFD000005BFFFFFFFFE5000007FFFFFFF",
      INIT_05 => X"6FFFFFFFFFFFFFFFF90000BFFFFFFFFFFFFFFFFFFFFFFFD00001BFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFF40006FFFFFFFFFFFFFFFFFF90001FFFFFFFFFFFFFFFFFFFFFFE0000",
      INIT_07 => X"007FFFFFFFFFFFFFFFFFFF80006FFFFFFFFFFFFFFFFFFFFD0002FFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFF8001FFFFFFFFFFFFFFFFFFD0006FFFFFFFFFFFFFFFFFFFFFF90",
      INIT_09 => X"01FFFFFFFFFFFFFFFFFFFFFFFFFF0003FFFFFFFFFFFFFFFFF4002FFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFF000BFFFFFFFFFFFFFFFFFFFFFFFFFFD000BFFFFFFFFFFFFFFFC0",
      INIT_0B => X"FFFFFFFE000BFFFFFFFFFFFFFC002FFFFFFFFFFFFFFFFFFFFFFFFFFFF8003FFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFD003FFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FF000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFC003FFFFFFFF",
      INIT_0E => X"FF001FFFFFFFFFFD003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD007FFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFF800BFFFFFFFFF400FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE003FFFFFFFFE003FFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFF401FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF401FFFFFFFFC00BFFFF",
      INIT_12 => X"FE000000BF003FFFFFFE003FFFFFFFE4001BFFFFFFFFFFFFFFFFF4001BFC00BF",
      INIT_13 => X"0BFFFFFFFFFFFFF80014002F801FFFFFFC00FFFFFFFE0000007FFFFFFFFFFFFF",
      INIT_14 => X"FFFFFF800BFFF401FFFFFFFFFFFFD007FFE00BC00FFFFFF402FFFFFFF4001500",
      INIT_15 => X"01F403FFFFD00BFFFFFF0007FFFF407FFFFFFFFFFF4002FFFD03E007FFFFF007",
      INIT_16 => X"FFFFFC00003FFFC0BC01FFFFC01FFFFFFC0001FFFFE01FFFFFFFFFFE0000FFFF",
      INIT_17 => X"00BFFFFE03FFFFFFFFF400003FFFE07D00FFFF403FFFFFF40000FFFFF80BFFFF",
      INIT_18 => X"FE00BFFFFFC00000BFFFFF02FFFFFFFFF000003FFFF02E00BFFF007FFFFFE000",
      INIT_19 => X"007FFFFC0F803FFC01FFFFFF800000BFFFFFC0FFFFFFFFD000003FFFF81F403F",
      INIT_1A => X"E07FFFFFFFC00000FFFFFD0FC02FFC02FFFFFF000000FFFFFFD0BFFFFFFFC000",
      INIT_1B => X"FE0B400BFFFFFFF03FFFFFFF81D007FFFFFE0BD01FF403FFFFFF010002FFFFFF",
      INIT_1C => X"07F00BF00BFFFFFD0BFABFFFFFFFF03FFFFFFF42FEAFFFFFFE07E00FF007FFFF",
      INIT_1D => X"FF43FFFFFFFFFF07F407E00FFFFFFD0FFFFFFFFFFFF42FFFFFFF43FFFFFFFFFF",
      INIT_1E => X"FFFFFFF82FFFFFFF03FFFFFFFFFF07F403D01FFFFFFC0FFFFFFFFFFFF42FFFFF",
      INIT_1F => X"2FFFFFFD0FFFFFFFFFFFF42FFFFFFF43FFFFFFFFFF07F803C01FFFFFFC0FFFFF",
      INIT_20 => X"FFFFFE0BFC02803FFFFFFD0FFFFFFFFFFFF42FFFFFFF43FFFFFFFFFF07FC03C0",
      INIT_21 => X"3FFFFFFF81FFFFFFFFFD0BFC02803FFFFFFD0BFFFFFFFFFFF43FFFFFFF42FFFF",
      INIT_22 => X"000000000000003FFFFFFF8000000000000FFD01407FFFFFFE0BFFFFFFFFFFF0",
      INIT_23 => X"FE0140BFFFFFFF00000000000000BFFFFFFFC000000000001FFD01407FFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFE0000BFFFFFFF40000000000000FFFFFFFFD000000000002F",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000BFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000BFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFE0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000BF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFE0000BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000BFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"0140BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0100BFFFFFFFFF",
      INIT_2B => X"0000000001FFFC01407FFFFFFFE400000000000000000000000000000001FFFD",
      INIT_2C => X"000000000000000000000001FFFC02407FFFFFFFD00000000000000000000000",
      INIT_2D => X"FFFF80565555555555555555555555555540FFFFFC03803FFFFFFFC000000000",
      INIT_2E => X"FFFFF403C02FFFFFFF41AAAAAAAAAAAAAAAAAAAAAAAAAAAA80FFFFF803803FFF",
      INIT_2F => X"AAAAAAAAAAAA40FFFFF407C02FFFFFFF01AA5555555555555555AAAAAAAAAA40",
      INIT_30 => X"AAAAAAAAAAAAAAAAAAAAAAAAAA41FFFFF00BD01FFFFFFF01AAAAAAAAAAAAAAAA",
      INIT_31 => X"F00BFFFFFF01A9AAAAAAAAAAAAAAAAAAAAAAAAAA02FFFFE00FE00FFFFFFF01AA",
      INIT_32 => X"AAA903FFFFC01FF007FFFFFF029AAAAAAAAAAAAAAAAAAAAAAAAAAA03FFFFD00F",
      INIT_33 => X"AAAAAAAAAAAAAAAAA80BFFFF803FF403FFFFFF02AAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_34 => X"FF02A6AAAAAAAAAAAAAAAAAAAAAAAAA40FFFFF403FFC02FFFFFF02A6AAAAAAAA",
      INIT_35 => X"FD00FFFE00FFFFFF01A6AAAAAAAAAAAAAAAAAAAAAAAAA41FFFFE00BFFC01FFFF",
      INIT_36 => X"AAAAAAAA907FFFF801FFFF007FFFFF41AAAAAAAAAAAAAAAAAAAAAAAAAA902FFF",
      INIT_37 => X"AAAAAAAAAAAAAAAAAAAAAA80BFFFF403FFFF403FFFFF80AAAAAAAAAAAAAAAAAA",
      INIT_38 => X"D00FFFFFD05AAA9AAA9AA56AAAAAAAAA9A9A01FFFFE007FFFFC01FFFFFC06AAA",
      INIT_39 => X"07FFFF801FFFFFE007FFFFE01A6AAAAABFFEA5A9AAAAAAAA9902FFFFD00FFFFF",
      INIT_3A => X"FFE6AAAAAAAAA40FFFFF003FFFFFF402FFFFF4169AA96FFFFFFE5AA9AAAAAAA8",
      INIT_3B => X"FD01AA6BFFFFFFFFF96AAAAAAA902FFFFD00BFFFFFFC00FFFFF806AA96FFFFFF",
      INIT_3C => X"FFFFFFFF402FFFFF006ABFFFFFFFFFFF5AAAAA96407FFFF801FFFFFFFE007FFF",
      INIT_3D => X"AA6802FFFFC00BFFFFFFFFC00BFFFF801AFFFFFFFFFFFFD6AAAAA900FFFFE003",
      INIT_3E => X"FFFFFFFFFFF9AAAAA00BFFFF001FFFFFFFFFE003FFFFE00BFFFFFFFFFFFFE6AA",
      INIT_3F => X"FD003FFFFE00BFFFFFFFFFFFFEAA6A402FFFFC007FFFFFFFFFF400FFFFF802FF",
      INIT_40 => X"C003FFFFFFFFFFFF000FFFFF801FFFFFFFFFFFFEA6A900BFFFF000FFFFFFFFFF",
      INIT_41 => X"FFFFAA500BFFFE000FFFFFFFFFFFFFC003FFFFE002FFFFFFFFFFFF6A9402FFFF",
      INIT_42 => X"FFFF8002FFFFFFFFFFE4007FFFF8003FFFFFFFFFFFFFE000FFFFFD006FFFFFFF",
      INIT_43 => X"FFFFFFFFFE000BFFFFF4001BFFFFFFFF8001FFFFD000BFFFFFFFFFFFFFFC002F",
      INIT_44 => X"FFF8001FFFFFFFFFFFFFFFFFC001FFFFFF40006BFFFFE4001FFFFF4003FFFFFF",
      INIT_45 => X"E4000000006FFFFF90007FFFFFFFFFFFFFFFFFF4002FFFFFF8000001000001FF",
      INIT_46 => X"FFFF80007FFFFFFFA400006BFFFFFD0002FFFFFFFFFFFFFFFFFFFD0007FFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFF40006FFFFFFFFFFFFFFFFFF90001FFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFE400007FFFFFFFFFFFFFFFFFFFFFFFE00006FFFFFFFFFFFFFFFF90000BFFF",
      INIT_49 => X"000006BFFFFFFFFE5000007FFFFFFFFFFFFFFFFFFFFFFFFFD00001BFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFD00000006ABEA940000007FFFFFFFFFFFFFFFFFFFFFFFFFFFD",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000BFFFFFFFFFFFFFFF",
      INIT_4C => X"000000001BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4000000000000001FFF",
      INIT_4D => X"FFFFFFFFFFFFE95000056BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE400",
      INIT_4E => X"00000000000000000000000000000000000000000000000000000000FFFFFFFF",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => addra(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 2),
      DOADO(1 downto 0) => douta(1 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => \SAFETY_CKT_GEN.POR_A_reg\,
      RSTRAMB => \SAFETY_CKT_GEN.POR_A_reg\,
      RSTREGARSTREG => \^device_7series.no_bmm_info.sp.simple_prim36.ram_0\,
      RSTREGB => \^device_7series.no_bmm_info.sp.simple_prim36.ram_0\,
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rsta,
      I1 => \SAFETY_CKT_GEN.POR_A_reg\,
      O => \^device_7series.no_bmm_info.sp.simple_prim36.ram_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => ENA_dly_reg_D,
      I1 => addra(13),
      I2 => addra(12),
      O => ENA_I_0
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => ENA_dly_reg_D,
      I1 => addra(12),
      I2 => addra(13),
      O => ENA_I_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_0_blk_mem_gen_prim_width is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    POR_A : in STD_LOGIC;
    ram_rstreg_a : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_0_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end blk_mem_gen_0_blk_mem_gen_prim_width;

architecture STRUCTURE of blk_mem_gen_0_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.blk_mem_gen_0_blk_mem_gen_prim_wrapper_init
     port map (
      POR_A => POR_A,
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(0) => douta(0),
      ram_rstreg_a => ram_rstreg_a
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0\ is
  port (
    \douta[8]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    POR_A : in STD_LOGIC;
    ram_rstreg_a : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      ENA_I => ENA_I,
      POR_A => POR_A,
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      \douta[8]\(7 downto 0) => \douta[8]\(7 downto 0),
      \douta[9]\(0) => \douta[9]\(0),
      ram_rstreg_a => ram_rstreg_a
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPADOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    POR_A : in STD_LOGIC;
    ram_rstreg_a : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOPADOP(0) => DOPADOP(0),
      ENA_I => ENA_I,
      POR_A => POR_A,
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ram_rstreg_a => ram_rstreg_a
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2\ is
  port (
    p_7_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    POR_A : in STD_LOGIC;
    ram_rstreg_a : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized2\
     port map (
      ENA_I => ENA_I,
      POR_A => POR_A,
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      p_7_out(8 downto 0) => p_7_out(8 downto 0),
      ram_rstreg_a => ram_rstreg_a
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized3\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 1 downto 0 );
    POR_A : out STD_LOGIC;
    ram_rstreg_a : out STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    ENA_I : out STD_LOGIC;
    ENA_I_0 : out STD_LOGIC;
    ENA_I_1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    rsta : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized3\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized3\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized3\ is
  signal ENA_dly_reg : STD_LOGIC;
  signal ENA_dly_reg_D : STD_LOGIC;
  signal \^por_a\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.POR_A_i_1_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\ : STD_LOGIC;
  signal \^ram_rstreg_a\ : STD_LOGIC;
  signal ram_rstreg_a_busy : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "U0/\inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg ";
  attribute srl_name : string;
  attribute srl_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "U0/\inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 ";
begin
  POR_A <= \^por_a\;
  ram_rstreg_a <= \^ram_rstreg_a\;
\SAFETY_CKT_GEN.ENA_WITH_REG.ENA_dly_reg_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => ENA_dly_reg,
      Q => ENA_dly_reg_D,
      R => '0'
    );
\SAFETY_CKT_GEN.ENA_WITH_REG.ENA_dly_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => \^ram_rstreg_a\,
      Q => ENA_dly_reg,
      R => '0'
    );
\SAFETY_CKT_GEN.POR_A_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      I1 => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\,
      O => \SAFETY_CKT_GEN.POR_A_i_1_n_0\
    );
\SAFETY_CKT_GEN.POR_A_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => \SAFETY_CKT_GEN.POR_A_i_1_n_0\,
      Q => \^por_a\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTA_BUSY_WITH_REG.RSTA_BUSY_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^por_a\,
      I1 => rsta,
      I2 => ENA_dly_reg,
      I3 => ENA_dly_reg_D,
      O => ram_rstreg_a_busy
    );
\SAFETY_CKT_GEN.RSTA_BUSY_WITH_REG.RSTA_BUSY_reg\: unisim.vcomponents.FDRE
     port map (
      C => clka,
      CE => '1',
      D => ram_rstreg_a_busy,
      Q => rsta_busy,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => '1',
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clka,
      D => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\,
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\,
      R => '0'
    );
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized3\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ => \^ram_rstreg_a\,
      ENA_I => ENA_I,
      ENA_I_0 => ENA_I_0,
      ENA_I_1 => ENA_I_1,
      ENA_dly_reg_D => ENA_dly_reg_D,
      \SAFETY_CKT_GEN.POR_A_reg\ => \^por_a\,
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(1 downto 0) => douta(1 downto 0),
      rsta => rsta
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_0_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    rsta_busy : out STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    rsta : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_0_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end blk_mem_gen_0_blk_mem_gen_generic_cstr;

architecture STRUCTURE of blk_mem_gen_0_blk_mem_gen_generic_cstr is
  signal ENA_I : STD_LOGIC;
  signal ENA_I_0 : STD_LOGIC;
  signal ENA_I_1 : STD_LOGIC;
  signal POR_A : STD_LOGIC;
  signal p_7_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal ram_rstreg_a : STD_LOGIC;
  signal \ramloop[1].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_8\ : STD_LOGIC;
begin
\has_mux_a.A\: entity work.blk_mem_gen_0_blk_mem_gen_mux
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[1].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[1].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[1].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[1].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[1].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[1].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[1].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[1].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[1].ram.r_n_8\,
      DOADO(7) => \ramloop[2].ram.r_n_0\,
      DOADO(6) => \ramloop[2].ram.r_n_1\,
      DOADO(5) => \ramloop[2].ram.r_n_2\,
      DOADO(4) => \ramloop[2].ram.r_n_3\,
      DOADO(3) => \ramloop[2].ram.r_n_4\,
      DOADO(2) => \ramloop[2].ram.r_n_5\,
      DOADO(1) => \ramloop[2].ram.r_n_6\,
      DOADO(0) => \ramloop[2].ram.r_n_7\,
      DOPADOP(0) => \ramloop[2].ram.r_n_8\,
      addra(2 downto 0) => addra(13 downto 11),
      clka => clka,
      douta(8 downto 0) => douta(9 downto 1),
      p_7_out(8 downto 0) => p_7_out(8 downto 0)
    );
\ramloop[0].ram.r\: entity work.blk_mem_gen_0_blk_mem_gen_prim_width
     port map (
      POR_A => POR_A,
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(0) => douta(0),
      ram_rstreg_a => ram_rstreg_a
    );
\ramloop[1].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0\
     port map (
      ENA_I => ENA_I_0,
      POR_A => POR_A,
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      \douta[8]\(7) => \ramloop[1].ram.r_n_0\,
      \douta[8]\(6) => \ramloop[1].ram.r_n_1\,
      \douta[8]\(5) => \ramloop[1].ram.r_n_2\,
      \douta[8]\(4) => \ramloop[1].ram.r_n_3\,
      \douta[8]\(3) => \ramloop[1].ram.r_n_4\,
      \douta[8]\(2) => \ramloop[1].ram.r_n_5\,
      \douta[8]\(1) => \ramloop[1].ram.r_n_6\,
      \douta[8]\(0) => \ramloop[1].ram.r_n_7\,
      \douta[9]\(0) => \ramloop[1].ram.r_n_8\,
      ram_rstreg_a => ram_rstreg_a
    );
\ramloop[2].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1\
     port map (
      DOADO(7) => \ramloop[2].ram.r_n_0\,
      DOADO(6) => \ramloop[2].ram.r_n_1\,
      DOADO(5) => \ramloop[2].ram.r_n_2\,
      DOADO(4) => \ramloop[2].ram.r_n_3\,
      DOADO(3) => \ramloop[2].ram.r_n_4\,
      DOADO(2) => \ramloop[2].ram.r_n_5\,
      DOADO(1) => \ramloop[2].ram.r_n_6\,
      DOADO(0) => \ramloop[2].ram.r_n_7\,
      DOPADOP(0) => \ramloop[2].ram.r_n_8\,
      ENA_I => ENA_I,
      POR_A => POR_A,
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ram_rstreg_a => ram_rstreg_a
    );
\ramloop[3].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2\
     port map (
      ENA_I => ENA_I_1,
      POR_A => POR_A,
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      p_7_out(8 downto 0) => p_7_out(8 downto 0),
      ram_rstreg_a => ram_rstreg_a
    );
\ramloop[4].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized3\
     port map (
      ENA_I => ENA_I_1,
      ENA_I_0 => ENA_I_0,
      ENA_I_1 => ENA_I,
      POR_A => POR_A,
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(1 downto 0) => douta(11 downto 10),
      ram_rstreg_a => ram_rstreg_a,
      rsta => rsta,
      rsta_busy => rsta_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_0_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    rsta_busy : out STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    rsta : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_0_blk_mem_gen_top : entity is "blk_mem_gen_top";
end blk_mem_gen_0_blk_mem_gen_top;

architecture STRUCTURE of blk_mem_gen_0_blk_mem_gen_top is
begin
\valid.cstr\: entity work.blk_mem_gen_0_blk_mem_gen_generic_cstr
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(11 downto 0) => douta(11 downto 0),
      rsta => rsta,
      rsta_busy => rsta_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_0_blk_mem_gen_v8_4_1_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    rsta_busy : out STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    rsta : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_0_blk_mem_gen_v8_4_1_synth : entity is "blk_mem_gen_v8_4_1_synth";
end blk_mem_gen_0_blk_mem_gen_v8_4_1_synth;

architecture STRUCTURE of blk_mem_gen_0_blk_mem_gen_v8_4_1_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.blk_mem_gen_0_blk_mem_gen_top
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(11 downto 0) => douta(11 downto 0),
      rsta => rsta,
      rsta_busy => rsta_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_0_blk_mem_gen_v8_4_1 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 11 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 11 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 13 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is 14;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is 14;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is "2";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is "3";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is "Estimated Power for IP     :     5.56159 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is "blk_mem_gen_0.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is "blk_mem_gen_0.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is 10000;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is 10000;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is 12;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is 12;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is 10000;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is 10000;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is 12;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is 12;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is "artix7";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is "blk_mem_gen_v8_4_1";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is "yes";
end blk_mem_gen_0_blk_mem_gen_v8_4_1;

architecture STRUCTURE of blk_mem_gen_0_blk_mem_gen_v8_4_1 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(13) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(13) <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.blk_mem_gen_0_blk_mem_gen_v8_4_1_synth
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(11 downto 0) => douta(11 downto 0),
      rsta => rsta,
      rsta_busy => rsta_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_0 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    rsta_busy : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of blk_mem_gen_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of blk_mem_gen_0 : entity is "blk_mem_gen_0,blk_mem_gen_v8_4_1,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of blk_mem_gen_0 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of blk_mem_gen_0 : entity is "blk_mem_gen_v8_4_1,Vivado 2018.2";
end blk_mem_gen_0;

architecture STRUCTURE of blk_mem_gen_0 is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 14;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 14;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "2";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "3";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 1;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     5.56159 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 1;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "blk_mem_gen_0.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "blk_mem_gen_0.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 10000;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 10000;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 12;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 12;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 10000;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 10000;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 12;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 12;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "artix7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_WRITE_MODE READ_WRITE";
  attribute x_interface_info of rsta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA RST";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
begin
U0: entity work.blk_mem_gen_0_blk_mem_gen_v8_4_1
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      addrb(13 downto 0) => B"00000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(11 downto 0) => B"000000000000",
      dinb(11 downto 0) => B"000000000000",
      douta(11 downto 0) => douta(11 downto 0),
      doutb(11 downto 0) => NLW_U0_doutb_UNCONNECTED(11 downto 0),
      eccpipece => '0',
      ena => '0',
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(13 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(13 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => rsta,
      rsta_busy => rsta_busy,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(13 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(13 downto 0),
      s_axi_rdata(11 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(11 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(11 downto 0) => B"000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
