{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1666902217271 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666902217272 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 27 16:23:37 2022 " "Processing started: Thu Oct 27 16:23:37 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666902217272 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666902217272 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_115 -c DE2_115 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_115 -c DE2_115" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666902217272 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1666902217505 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1666902217505 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 top.sv(24) " "Verilog HDL Declaration information at top.sv(24): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "top.sv" "" { Text "/acct/mmazeem/611/CSCE611/Lab3/lab_riu/top.sv" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1666902227592 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 top.sv(25) " "Verilog HDL Declaration information at top.sv(25): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "top.sv" "" { Text "/acct/mmazeem/611/CSCE611/Lab3/lab_riu/top.sv" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1666902227592 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 top.sv(26) " "Verilog HDL Declaration information at top.sv(26): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "top.sv" "" { Text "/acct/mmazeem/611/CSCE611/Lab3/lab_riu/top.sv" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1666902227592 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 top.sv(27) " "Verilog HDL Declaration information at top.sv(27): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "top.sv" "" { Text "/acct/mmazeem/611/CSCE611/Lab3/lab_riu/top.sv" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1666902227592 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 top.sv(28) " "Verilog HDL Declaration information at top.sv(28): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "top.sv" "" { Text "/acct/mmazeem/611/CSCE611/Lab3/lab_riu/top.sv" 28 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1666902227592 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 top.sv(29) " "Verilog HDL Declaration information at top.sv(29): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "top.sv" "" { Text "/acct/mmazeem/611/CSCE611/Lab3/lab_riu/top.sv" 29 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1666902227592 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX6 hex6 top.sv(30) " "Verilog HDL Declaration information at top.sv(30): object \"HEX6\" differs only in case from object \"hex6\" in the same scope" {  } { { "top.sv" "" { Text "/acct/mmazeem/611/CSCE611/Lab3/lab_riu/top.sv" 30 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1666902227592 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX7 hex7 top.sv(32) " "Verilog HDL Declaration information at top.sv(32): object \"HEX7\" differs only in case from object \"hex7\" in the same scope" {  } { { "top.sv" "" { Text "/acct/mmazeem/611/CSCE611/Lab3/lab_riu/top.sv" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1666902227592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "/acct/mmazeem/611/CSCE611/Lab3/lab_riu/top.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666902227593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666902227593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hexdriver " "Found entity 1: hexdriver" {  } { { "hexdriver.sv" "" { Text "/acct/mmazeem/611/CSCE611/Lab3/lab_riu/hexdriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666902227595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666902227595 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1666902227782 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 top.sv(45) " "Verilog HDL assignment warning at top.sv(45): truncated value with size 33 to match size of target (32)" {  } { { "top.sv" "" { Text "/acct/mmazeem/611/CSCE611/Lab3/lab_riu/top.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666902227783 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG top.sv(14) " "Output port \"LEDG\" at top.sv(14) has no driver" {  } { { "top.sv" "" { Text "/acct/mmazeem/611/CSCE611/Lab3/lab_riu/top.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1666902227784 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR top.sv(15) " "Output port \"LEDR\" at top.sv(15) has no driver" {  } { { "top.sv" "" { Text "/acct/mmazeem/611/CSCE611/Lab3/lab_riu/top.sv" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1666902227784 "|top"}
{ "Warning" "WSGN_SEARCH_FILE" "cpu.sv 1 1 " "Using design file cpu.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.sv" "" { Text "/acct/mmazeem/611/CSCE611/Lab3/lab_riu/cpu.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666902227799 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666902227799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:mcpu " "Elaborating entity \"cpu\" for hierarchy \"cpu:mcpu\"" {  } { { "top.sv" "mcpu" { Text "/acct/mmazeem/611/CSCE611/Lab3/lab_riu/top.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666902227801 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "imm12_extended_WB cpu.sv(139) " "Verilog HDL or VHDL warning at cpu.sv(139): object \"imm12_extended_WB\" assigned a value but never read" {  } { { "cpu.sv" "" { Text "/acct/mmazeem/611/CSCE611/Lab3/lab_riu/cpu.sv" 139 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1666902227823 "|top|cpu:mcpu"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "6 0 4191 cpu.sv(23) " "Verilog HDL warning at cpu.sv(23): number of words (6) in memory file does not match the number of elements in the address range \[0:4191\]" {  } { { "cpu.sv" "" { Text "/acct/mmazeem/611/CSCE611/Lab3/lab_riu/cpu.sv" 23 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1666902227830 "|top|cpu:mcpu"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inst_ram.data_a 0 cpu.sv(22) " "Net \"inst_ram.data_a\" at cpu.sv(22) has no driver or initial value, using a default initial value '0'" {  } { { "cpu.sv" "" { Text "/acct/mmazeem/611/CSCE611/Lab3/lab_riu/cpu.sv" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1666902228137 "|top|cpu:mcpu"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inst_ram.waddr_a 0 cpu.sv(22) " "Net \"inst_ram.waddr_a\" at cpu.sv(22) has no driver or initial value, using a default initial value '0'" {  } { { "cpu.sv" "" { Text "/acct/mmazeem/611/CSCE611/Lab3/lab_riu/cpu.sv" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1666902228138 "|top|cpu:mcpu"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inst_ram.we_a 0 cpu.sv(22) " "Net \"inst_ram.we_a\" at cpu.sv(22) has no driver or initial value, using a default initial value '0'" {  } { { "cpu.sv" "" { Text "/acct/mmazeem/611/CSCE611/Lab3/lab_riu/cpu.sv" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1666902228138 "|top|cpu:mcpu"}
{ "Warning" "WSGN_SEARCH_FILE" "control_fields.sv 1 1 " "Using design file control_fields.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 control_fields " "Found entity 1: control_fields" {  } { { "control_fields.sv" "" { Text "/acct/mmazeem/611/CSCE611/Lab3/lab_riu/control_fields.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666902228166 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666902228166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_fields cpu:mcpu\|control_fields:cf_ex " "Elaborating entity \"control_fields\" for hierarchy \"cpu:mcpu\|control_fields:cf_ex\"" {  } { { "cpu.sv" "cf_ex" { Text "/acct/mmazeem/611/CSCE611/Lab3/lab_riu/cpu.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666902228167 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control_fields.sv(62) " "Verilog HDL Case Statement warning at control_fields.sv(62): incomplete case statement has no default case item" {  } { { "control_fields.sv" "" { Text "/acct/mmazeem/611/CSCE611/Lab3/lab_riu/control_fields.sv" 62 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1666902228167 "|top|cpu:mcpu|control_fields:cf_ex"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control_fields.sv(70) " "Verilog HDL Case Statement warning at control_fields.sv(70): incomplete case statement has no default case item" {  } { { "control_fields.sv" "" { Text "/acct/mmazeem/611/CSCE611/Lab3/lab_riu/control_fields.sv" 70 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1666902228167 "|top|cpu:mcpu|control_fields:cf_ex"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control_fields.sv(47) " "Verilog HDL Case Statement warning at control_fields.sv(47): incomplete case statement has no default case item" {  } { { "control_fields.sv" "" { Text "/acct/mmazeem/611/CSCE611/Lab3/lab_riu/control_fields.sv" 47 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1666902228167 "|top|cpu:mcpu|control_fields:cf_ex"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control_fields.sv(96) " "Verilog HDL Case Statement warning at control_fields.sv(96): incomplete case statement has no default case item" {  } { { "control_fields.sv" "" { Text "/acct/mmazeem/611/CSCE611/Lab3/lab_riu/control_fields.sv" 96 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1666902228168 "|top|cpu:mcpu|control_fields:cf_ex"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control_fields.sv(87) " "Verilog HDL Case Statement warning at control_fields.sv(87): incomplete case statement has no default case item" {  } { { "control_fields.sv" "" { Text "/acct/mmazeem/611/CSCE611/Lab3/lab_riu/control_fields.sv" 87 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1666902228168 "|top|cpu:mcpu|control_fields:cf_ex"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regwrite control_fields.sv(15) " "Verilog HDL Always Construct warning at control_fields.sv(15): inferring latch(es) for variable \"regwrite\", which holds its previous value in one or more paths through the always construct" {  } { { "control_fields.sv" "" { Text "/acct/mmazeem/611/CSCE611/Lab3/lab_riu/control_fields.sv" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1666902228168 "|top|cpu:mcpu|control_fields:cf_ex"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "gpio_we control_fields.sv(15) " "Verilog HDL Always Construct warning at control_fields.sv(15): inferring latch(es) for variable \"gpio_we\", which holds its previous value in one or more paths through the always construct" {  } { { "control_fields.sv" "" { Text "/acct/mmazeem/611/CSCE611/Lab3/lab_riu/control_fields.sv" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1666902228168 "|top|cpu:mcpu|control_fields:cf_ex"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regsel control_fields.sv(15) " "Verilog HDL Always Construct warning at control_fields.sv(15): inferring latch(es) for variable \"regsel\", which holds its previous value in one or more paths through the always construct" {  } { { "control_fields.sv" "" { Text "/acct/mmazeem/611/CSCE611/Lab3/lab_riu/control_fields.sv" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1666902228168 "|top|cpu:mcpu|control_fields:cf_ex"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alusrc control_fields.sv(15) " "Verilog HDL Always Construct warning at control_fields.sv(15): inferring latch(es) for variable \"alusrc\", which holds its previous value in one or more paths through the always construct" {  } { { "control_fields.sv" "" { Text "/acct/mmazeem/611/CSCE611/Lab3/lab_riu/control_fields.sv" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1666902228168 "|top|cpu:mcpu|control_fields:cf_ex"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aluop control_fields.sv(15) " "Verilog HDL Always Construct warning at control_fields.sv(15): inferring latch(es) for variable \"aluop\", which holds its previous value in one or more paths through the always construct" {  } { { "control_fields.sv" "" { Text "/acct/mmazeem/611/CSCE611/Lab3/lab_riu/control_fields.sv" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1666902228168 "|top|cpu:mcpu|control_fields:cf_ex"}
{ "Error" "EVRFX_SV_NON_COMB_IN_ALWAYS_COMB" "control_fields.sv(15) " "SystemVerilog RTL Coding error at control_fields.sv(15): always_comb construct does not infer purely combinational logic." {  } { { "control_fields.sv" "" { Text "/acct/mmazeem/611/CSCE611/Lab3/lab_riu/control_fields.sv" 15 0 0 } }  } 0 10166 "SystemVerilog RTL Coding error at %1!s!: always_comb construct does not infer purely combinational logic." 0 0 "Analysis & Synthesis" 0 -1 1666902228168 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluop\[0\] control_fields.sv(32) " "Inferred latch for \"aluop\[0\]\" at control_fields.sv(32)" {  } { { "control_fields.sv" "" { Text "/acct/mmazeem/611/CSCE611/Lab3/lab_riu/control_fields.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666902228169 "|top|cpu:mcpu|control_fields:cf_ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluop\[1\] control_fields.sv(32) " "Inferred latch for \"aluop\[1\]\" at control_fields.sv(32)" {  } { { "control_fields.sv" "" { Text "/acct/mmazeem/611/CSCE611/Lab3/lab_riu/control_fields.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666902228169 "|top|cpu:mcpu|control_fields:cf_ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluop\[2\] control_fields.sv(32) " "Inferred latch for \"aluop\[2\]\" at control_fields.sv(32)" {  } { { "control_fields.sv" "" { Text "/acct/mmazeem/611/CSCE611/Lab3/lab_riu/control_fields.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666902228169 "|top|cpu:mcpu|control_fields:cf_ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluop\[3\] control_fields.sv(32) " "Inferred latch for \"aluop\[3\]\" at control_fields.sv(32)" {  } { { "control_fields.sv" "" { Text "/acct/mmazeem/611/CSCE611/Lab3/lab_riu/control_fields.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666902228169 "|top|cpu:mcpu|control_fields:cf_ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alusrc control_fields.sv(32) " "Inferred latch for \"alusrc\" at control_fields.sv(32)" {  } { { "control_fields.sv" "" { Text "/acct/mmazeem/611/CSCE611/Lab3/lab_riu/control_fields.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666902228169 "|top|cpu:mcpu|control_fields:cf_ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regsel\[0\] control_fields.sv(32) " "Inferred latch for \"regsel\[0\]\" at control_fields.sv(32)" {  } { { "control_fields.sv" "" { Text "/acct/mmazeem/611/CSCE611/Lab3/lab_riu/control_fields.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666902228169 "|top|cpu:mcpu|control_fields:cf_ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regsel\[1\] control_fields.sv(32) " "Inferred latch for \"regsel\[1\]\" at control_fields.sv(32)" {  } { { "control_fields.sv" "" { Text "/acct/mmazeem/611/CSCE611/Lab3/lab_riu/control_fields.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666902228170 "|top|cpu:mcpu|control_fields:cf_ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gpio_we control_fields.sv(32) " "Inferred latch for \"gpio_we\" at control_fields.sv(32)" {  } { { "control_fields.sv" "" { Text "/acct/mmazeem/611/CSCE611/Lab3/lab_riu/control_fields.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666902228170 "|top|cpu:mcpu|control_fields:cf_ex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regwrite control_fields.sv(32) " "Inferred latch for \"regwrite\" at control_fields.sv(32)" {  } { { "control_fields.sv" "" { Text "/acct/mmazeem/611/CSCE611/Lab3/lab_riu/control_fields.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666902228170 "|top|cpu:mcpu|control_fields:cf_ex"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "cpu:mcpu\|control_fields:cf_ex " "Can't elaborate user hierarchy \"cpu:mcpu\|control_fields:cf_ex\"" {  } { { "cpu.sv" "cf_ex" { Text "/acct/mmazeem/611/CSCE611/Lab3/lab_riu/cpu.sv" 93 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666902228171 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 21 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "887 " "Peak virtual memory: 887 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666902228234 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Oct 27 16:23:48 2022 " "Processing ended: Thu Oct 27 16:23:48 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666902228234 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666902228234 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666902228234 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1666902228234 ""}
