m255
K4
z2
13
cModel Technology
Z0 dF:/Git/verilog/assignment/work3-1
!s112 0.1
!i10d 8192
!i10e 25
!i10f 100
vDFlipFlop
Z1 V`JN@9S9cnhjKRR_L]QIcM3
r1
31
ICio01XY:zP1n<QP[D]8<?3
Z2 dF:/Git/verilog/assignment/work3-1
w1428671660
8F:/Git/verilog/assignment/work3-1/dflipflop.v
FF:/Git/verilog/assignment/work3-1/dflipflop.v
L0 1
Z3 OL;L;10.2c;57
Z4 o-work work3-1 -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF
n@d@flip@flop
!s85 0
!i10b 1
!s100 oZ9mSK=QR82LNHecIR8og2
!s108 1428672065.108000
!s107 F:/Git/verilog/assignment/work3-1/dflipflop.v|
!s90 -reportprogress|300|-work|work3-1|-vopt|F:/Git/verilog/assignment/work3-1/dflipflop.v|
!i111 0
vDFlipFlop_tb
R1
r1
!s85 0
31
I=86Yi4h3KNgKj[9PlXaBL0
R2
w1428672921
8F:/Git/verilog/assignment/work3-1/dflipflop_tb.v
FF:/Git/verilog/assignment/work3-1/dflipflop_tb.v
L0 1
R3
R4
n@d@flip@flop_tb
!i10b 1
!s100 ?>:`]3UAd_BLi]1V[n9BM0
!s108 1428672927.761000
!s107 F:/Git/verilog/assignment/work3-1/dflipflop_tb.v|
!s90 -reportprogress|300|-work|work3-1|-vopt|F:/Git/verilog/assignment/work3-1/dflipflop_tb.v|
!i111 0
