// Seed: 1412903416
module module_0 (
    output tri1 id_0,
    output wire id_1,
    output supply0 id_2
);
endmodule
module module_1 (
    output uwire id_0,
    input supply0 id_1,
    input wand id_2,
    output wire id_3,
    input supply0 id_4,
    output supply1 id_5,
    input tri0 id_6,
    input wor id_7,
    input wire id_8,
    input tri0 id_9,
    input wor id_10,
    output wire id_11,
    input supply0 id_12,
    input tri1 id_13,
    input uwire id_14,
    input tri1 id_15,
    output logic id_16,
    input wire id_17,
    input supply0 id_18,
    input tri id_19,
    output tri id_20,
    output tri0 id_21,
    output uwire id_22,
    input tri1 id_23,
    output tri1 id_24,
    input supply1 id_25,
    input wor id_26,
    output uwire id_27,
    input tri1 id_28,
    input tri id_29,
    input wor id_30,
    input tri1 id_31
);
  always id_16 <= id_18;
  module_0 modCall_1 (
      id_22,
      id_27,
      id_27
  );
endmodule
