INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day1/Day1.srcs/sim_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_1
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module test
