// This file is part of www.nand2tetris.org
// and the book "The Elements of Computing Systems"
// by Nisan and Schocken, MIT Press.
// File name: projects/03/b/RAM4K.hdl

/**
 * Memory of 4K registers, each 16 bit-wide. Out holds the value
 * stored at the memory location specified by address. If load==1, then 
 * the in value is loaded into the memory location specified by address 
 * (the loaded value will be emitted to out from the next time step onward).
 */

CHIP RAM4K {
    IN in[16], load, address[12];
    OUT out[16];

    PARTS:
    // Put your code here:
    DMux8Way(in = load , sel = address[0..2], a = a, b = b, c= c, d= d, e = e, f = f ,g =g ,h = h );
    RAM512(in = in , load = a, address = address[3..11], out = r1);
    RAM512(in = in , load = b, address = address[3..11], out = r2);
    RAM512(in = in , load = c, address = address[3..11], out = r3);
    RAM512(in = in , load = d, address = address[3..11], out = r4);
    RAM512(in = in , load = e, address = address[3..11], out = r5);
    RAM512(in = in , load = f, address = address[3..11], out = r6);
    RAM512(in = in , load = g, address = address[3..11], out = r7);
    RAM512(in = in , load = h, address = address[3..11], out = r8);
    Mux8Way16(a = r1, b= r2, c=r3,d=r4,e=r5,f=r6,g=r7,h=r8,sel = address[0..2], out = out);
}