

================================================================
== Vitis HLS Report for 'insert_sort_top_unsigned_int_unsigned_int_4_s'
================================================================
* Date:           Wed Jun  2 21:25:51 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        insert_sort.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.013 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- insert_loop  |        ?|        ?|         3|          1|          1|     ?|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 5 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.21>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 6 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%empty_11 = alloca i32 1"   --->   Operation 7 'alloca' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%in_temp_1 = alloca i32 1"   --->   Operation 8 'alloca' 'in_temp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%out_temp = alloca i32 1"   --->   Operation 9 'alloca' 'out_temp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%out_dtemp = alloca i32 1"   --->   Operation 10 'alloca' 'out_dtemp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%in_dtemp_1 = alloca i32 1"   --->   Operation 11 'alloca' 'in_dtemp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty_12 = alloca i32 1"   --->   Operation 12 'alloca' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty_13 = alloca i32 1"   --->   Operation 13 'alloca' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%empty_14 = alloca i32 1"   --->   Operation 14 'alloca' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%in_dtemp = alloca i32 1"   --->   Operation 15 'alloca' 'in_dtemp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%in_temp = alloca i32 1"   --->   Operation 16 'alloca' 'in_temp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %strm_out_end_V, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %kout_strm_V, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dout_strm_V, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %strm_in_end_V, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %kin_strm_V, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %din_strm_V, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sign_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %sign" [./insert_sort.hpp:31]   --->   Operation 23 'read' 'sign_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.21ns)   --->   "%tmp_2 = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %strm_in_end_V" [/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 24 'read' 'tmp_2' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_1 : Operation 25 [1/1] (0.12ns)   --->   "%lnot = xor i1 %sign_read, i1 1" [./insert_sort.hpp:31]   --->   Operation 25 'xor' 'lnot' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.38ns)   --->   "%br_ln58 = br void" [./insert_sort.hpp:58]   --->   Operation 26 'br' 'br_ln58' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.01>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%end_2 = phi i1 %tmp_2, void, i1 %end_1, void %._crit_edge8_ifconv"   --->   Operation 27 'phi' 'end_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%residual_count = phi i16 5, void, i16 %residual_count_1, void %._crit_edge8_ifconv"   --->   Operation 28 'phi' 'residual_count' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.67ns)   --->   "%icmp_ln58 = icmp_eq  i16 %residual_count, i16 0" [./insert_sort.hpp:58]   --->   Operation 29 'icmp' 'icmp_ln58' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.12ns)   --->   "%and_ln58 = and i1 %end_2, i1 %icmp_ln58" [./insert_sort.hpp:58]   --->   Operation 30 'and' 'and_ln58' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %and_ln58, void, void" [./insert_sort.hpp:58]   --->   Operation 31 'br' 'br_ln58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specpipeline_ln62 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty" [./insert_sort.hpp:62]   --->   Operation 32 'specpipeline' 'specpipeline_ln62' <Predicate = (!and_ln58)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln62 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [./insert_sort.hpp:62]   --->   Operation 33 'specloopname' 'specloopname_ln62' <Predicate = (!and_ln58)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.38ns)   --->   "%br_ln62 = br i1 %end_2, void, void %._crit_edge_ifconv" [./insert_sort.hpp:62]   --->   Operation 34 'br' 'br_ln62' <Predicate = (!and_ln58)> <Delay = 0.38>
ST_2 : Operation 35 [1/1] (1.21ns)   --->   "%tmp_5 = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %strm_in_end_V" [/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 35 'read' 'tmp_5' <Predicate = (!and_ln58 & !end_2)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_2 : Operation 36 [1/1] (0.38ns)   --->   "%br_ln66 = br void %._crit_edge_ifconv" [./insert_sort.hpp:66]   --->   Operation 36 'br' 'br_ln66' <Predicate = (!and_ln58 & !end_2)> <Delay = 0.38>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%end_1 = phi i1 %tmp_5, void, i1 1, void"   --->   Operation 37 'phi' 'end_1' <Predicate = (!and_ln58)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.82>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%array_full = phi i1 0, void, i1 %array_full_1, void %._crit_edge8_ifconv"   --->   Operation 38 'phi' 'array_full' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%inserting_id = phi i16 1, void, i16 %inserting_id_2, void %._crit_edge8_ifconv"   --->   Operation 39 'phi' 'inserting_id' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (1.21ns)   --->   "%tmp_3 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %kin_strm_V" [/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 40 'read' 'tmp_3' <Predicate = (!and_ln58 & !end_2)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 41 [1/1] (1.21ns)   --->   "%tmp_4 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %din_strm_V" [/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 41 'read' 'tmp_4' <Predicate = (!and_ln58 & !end_2)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%store_ln66 = store i32 %tmp_3, i32 %in_temp" [./insert_sort.hpp:66]   --->   Operation 42 'store' 'store_ln66' <Predicate = (!and_ln58 & !end_2)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%store_ln66 = store i32 %tmp_4, i32 %in_dtemp" [./insert_sort.hpp:66]   --->   Operation 43 'store' 'store_ln66' <Predicate = (!and_ln58 & !end_2)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%tmp = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %inserting_id, i32 1, i32 15" [./insert_sort.hpp:73]   --->   Operation 44 'partselect' 'tmp' <Predicate = (!and_ln58)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.66ns)   --->   "%icmp_ln73 = icmp_eq  i15 %tmp, i15 0" [./insert_sort.hpp:73]   --->   Operation 45 'icmp' 'icmp_ln73' <Predicate = (!and_ln58)> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.67ns)   --->   "%icmp_ln73_1 = icmp_ult  i16 %inserting_id, i16 3" [./insert_sort.hpp:73]   --->   Operation 46 'icmp' 'icmp_ln73_1' <Predicate = (!and_ln58)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %inserting_id, i32 2, i32 15" [./insert_sort.hpp:73]   --->   Operation 47 'partselect' 'tmp_1' <Predicate = (!and_ln58)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.65ns)   --->   "%icmp_ln73_2 = icmp_eq  i14 %tmp_1, i14 0" [./insert_sort.hpp:73]   --->   Operation 48 'icmp' 'icmp_ln73_2' <Predicate = (!and_ln58)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln111 = br i1 %array_full, void %._crit_edge8_ifconv, void" [./insert_sort.hpp:111]   --->   Operation 49 'br' 'br_ln111' <Predicate = (!and_ln58)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.78ns)   --->   "%residual_count_2 = add i16 %residual_count, i16 65535" [./insert_sort.hpp:121]   --->   Operation 50 'add' 'residual_count_2' <Predicate = (!and_ln58)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.67ns)   --->   "%icmp_ln124 = icmp_eq  i16 %inserting_id, i16 4" [./insert_sort.hpp:124]   --->   Operation 51 'icmp' 'icmp_ln124' <Predicate = (!and_ln58)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.78ns)   --->   "%inserting_id_1 = add i16 %inserting_id, i16 1" [./insert_sort.hpp:128]   --->   Operation 52 'add' 'inserting_id_1' <Predicate = (!and_ln58)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.12ns)   --->   "%empty_15 = or i1 %end_1, i1 %icmp_ln124" [/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 53 'or' 'empty_15' <Predicate = (!and_ln58)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.12ns)   --->   "%array_full_1 = or i1 %array_full, i1 %empty_15" [/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 54 'or' 'array_full_1' <Predicate = (!and_ln58)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.24ns)   --->   "%inserting_id_2 = select i1 %empty_15, i16 1, i16 %inserting_id_1" [/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 55 'select' 'inserting_id_2' <Predicate = (!and_ln58)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.24ns)   --->   "%residual_count_1 = select i1 %end_1, i16 %residual_count_2, i16 %residual_count" [/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 56 'select' 'residual_count_1' <Predicate = (!and_ln58)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln58 = br void" [./insert_sort.hpp:58]   --->   Operation 57 'br' 'br_ln58' <Predicate = (!and_ln58)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.94>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%p_load14 = load i32 %empty" [./insert_sort.hpp:97]   --->   Operation 58 'load' 'p_load14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%p_load13 = load i32 %empty_11" [./insert_sort.hpp:98]   --->   Operation 59 'load' 'p_load13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%in_temp_1_load = load i32 %in_temp_1" [./insert_sort.hpp:98]   --->   Operation 60 'load' 'in_temp_1_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%out_temp_load = load i32 %out_temp" [/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 61 'load' 'out_temp_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%out_dtemp_load = load i32 %out_dtemp" [/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 62 'load' 'out_dtemp_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%in_dtemp_1_load = load i32 %in_dtemp_1" [./insert_sort.hpp:98]   --->   Operation 63 'load' 'in_dtemp_1_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%p_load12 = load i32 %empty_12" [./insert_sort.hpp:98]   --->   Operation 64 'load' 'p_load12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%p_load11 = load i32 %empty_13" [./insert_sort.hpp:97]   --->   Operation 65 'load' 'p_load11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%p_load = load i32 %empty_14" [./insert_sort.hpp:97]   --->   Operation 66 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%in_dtemp_3 = load i32 %in_dtemp" [./insert_sort.hpp:97]   --->   Operation 67 'load' 'in_dtemp_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%in_temp_3 = load i32 %in_temp" [./insert_sort.hpp:97]   --->   Operation 68 'load' 'in_temp_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.85ns)   --->   "%icmp_ln74 = icmp_ult  i32 %p_load14, i32 %in_temp_3" [./insert_sort.hpp:74]   --->   Operation 69 'icmp' 'icmp_ln74' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node or_ln73)   --->   "%select_ln76 = select i1 %icmp_ln74, i1 %sign_read, i1 %lnot" [./insert_sort.hpp:76]   --->   Operation 70 'select' 'select_ln76' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln73 = or i1 %select_ln76, i1 %icmp_ln73" [./insert_sort.hpp:73]   --->   Operation 71 'or' 'or_ln73' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.85ns)   --->   "%icmp_ln74_1 = icmp_ult  i32 %p_load13, i32 %in_temp_3" [./insert_sort.hpp:74]   --->   Operation 72 'icmp' 'icmp_ln74_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_1)   --->   "%select_ln76_1 = select i1 %icmp_ln74_1, i1 %sign_read, i1 %lnot" [./insert_sort.hpp:76]   --->   Operation 73 'select' 'select_ln76_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln73_1 = or i1 %select_ln76_1, i1 %icmp_ln73_1" [./insert_sort.hpp:73]   --->   Operation 74 'or' 'or_ln73_1' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.85ns)   --->   "%icmp_ln74_2 = icmp_ult  i32 %in_temp_1_load, i32 %in_temp_3" [./insert_sort.hpp:74]   --->   Operation 75 'icmp' 'icmp_ln74_2' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_2)   --->   "%select_ln76_2 = select i1 %icmp_ln74_2, i1 %sign_read, i1 %lnot" [./insert_sort.hpp:76]   --->   Operation 76 'select' 'select_ln76_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln73_2 = or i1 %select_ln76_2, i1 %icmp_ln73_2" [./insert_sort.hpp:73]   --->   Operation 77 'or' 'or_ln73_2' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.22ns)   --->   "%select_ln87 = select i1 %or_ln73_2, i32 %out_dtemp_load, i32 %in_dtemp_3" [./insert_sort.hpp:87]   --->   Operation 78 'select' 'select_ln87' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.22ns)   --->   "%select_ln87_1 = select i1 %or_ln73_2, i32 %out_temp_load, i32 %in_temp_3" [./insert_sort.hpp:87]   --->   Operation 79 'select' 'select_ln87_1' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.12ns)   --->   "%or_ln97 = or i1 %or_ln73_1, i1 %or_ln73_2" [./insert_sort.hpp:97]   --->   Operation 80 'or' 'or_ln97' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln73)   --->   "%select_ln103 = select i1 %or_ln73_2, i32 %in_dtemp_1_load, i32 %in_dtemp_3" [./insert_sort.hpp:103]   --->   Operation 81 'select' 'select_ln103' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln73_1)   --->   "%select_ln103_1 = select i1 %or_ln73_2, i32 %in_temp_1_load, i32 %in_temp_3" [./insert_sort.hpp:103]   --->   Operation 82 'select' 'select_ln103_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node and_ln98)   --->   "%xor_ln98 = xor i1 %or_ln73_1, i1 1" [./insert_sort.hpp:98]   --->   Operation 83 'xor' 'xor_ln98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln98 = and i1 %or_ln73_2, i1 %xor_ln98" [./insert_sort.hpp:98]   --->   Operation 84 'and' 'and_ln98' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.22ns)   --->   "%in_dtemp_4 = select i1 %and_ln98, i32 %in_dtemp_3, i32 %in_dtemp_1_load" [./insert_sort.hpp:98]   --->   Operation 85 'select' 'in_dtemp_4' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln73 = select i1 %or_ln73_1, i32 %select_ln103, i32 %select_ln87" [./insert_sort.hpp:73]   --->   Operation 86 'select' 'select_ln73' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node select_ln98)   --->   "%select_ln97_5 = select i1 %or_ln97, i32 %select_ln73, i32 %select_ln87" [./insert_sort.hpp:97]   --->   Operation 87 'select' 'select_ln97_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln98 = select i1 %and_ln98, i32 %in_dtemp_1_load, i32 %select_ln97_5" [./insert_sort.hpp:98]   --->   Operation 88 'select' 'select_ln98' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln73_1 = select i1 %or_ln73_1, i32 %select_ln103_1, i32 %select_ln87_1" [./insert_sort.hpp:73]   --->   Operation 89 'select' 'select_ln73_1' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln98_1)   --->   "%select_ln97_6 = select i1 %or_ln97, i32 %select_ln73_1, i32 %select_ln87_1" [./insert_sort.hpp:97]   --->   Operation 90 'select' 'select_ln97_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln98_1 = select i1 %and_ln98, i32 %in_temp_1_load, i32 %select_ln97_6" [./insert_sort.hpp:98]   --->   Operation 91 'select' 'select_ln98_1' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.22ns)   --->   "%in_temp_4 = select i1 %and_ln98, i32 %in_temp_3, i32 %in_temp_1_load" [./insert_sort.hpp:98]   --->   Operation 92 'select' 'in_temp_4' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.12ns)   --->   "%or_ln97_1 = or i1 %or_ln73, i1 %or_ln73_1" [./insert_sort.hpp:97]   --->   Operation 93 'or' 'or_ln97_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln73_2)   --->   "%select_ln103_2 = select i1 %or_ln73_1, i32 %p_load12, i32 %in_dtemp_4" [./insert_sort.hpp:103]   --->   Operation 94 'select' 'select_ln103_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln73_3)   --->   "%select_ln103_3 = select i1 %or_ln73_1, i32 %p_load13, i32 %in_temp_4" [./insert_sort.hpp:103]   --->   Operation 95 'select' 'select_ln103_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node and_ln98_1)   --->   "%xor_ln98_1 = xor i1 %or_ln73, i1 1" [./insert_sort.hpp:98]   --->   Operation 96 'xor' 'xor_ln98_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln98_1 = and i1 %or_ln73_1, i1 %xor_ln98_1" [./insert_sort.hpp:98]   --->   Operation 97 'and' 'and_ln98_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln97_2)   --->   "%select_ln98_3 = select i1 %and_ln98_1, i32 %in_dtemp_3, i32 %p_load12" [./insert_sort.hpp:98]   --->   Operation 98 'select' 'select_ln98_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln73_2 = select i1 %or_ln73, i32 %select_ln103_2, i32 %in_dtemp_4" [./insert_sort.hpp:73]   --->   Operation 99 'select' 'select_ln73_2' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln98_4)   --->   "%select_ln97_7 = select i1 %or_ln97_1, i32 %select_ln73_2, i32 %in_dtemp_4" [./insert_sort.hpp:97]   --->   Operation 100 'select' 'select_ln97_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln98_4 = select i1 %and_ln98_1, i32 %p_load12, i32 %select_ln97_7" [./insert_sort.hpp:98]   --->   Operation 101 'select' 'select_ln98_4' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln73_3 = select i1 %or_ln73, i32 %select_ln103_3, i32 %in_temp_4" [./insert_sort.hpp:73]   --->   Operation 102 'select' 'select_ln73_3' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node select_ln98_5)   --->   "%select_ln97_8 = select i1 %or_ln97_1, i32 %select_ln73_3, i32 %in_temp_4" [./insert_sort.hpp:97]   --->   Operation 103 'select' 'select_ln97_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln98_5 = select i1 %and_ln98_1, i32 %p_load13, i32 %select_ln97_8" [./insert_sort.hpp:98]   --->   Operation 104 'select' 'select_ln98_5' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node select_ln97_3)   --->   "%select_ln98_6 = select i1 %and_ln98_1, i32 %in_temp_3, i32 %p_load13" [./insert_sort.hpp:98]   --->   Operation 105 'select' 'select_ln98_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.22ns)   --->   "%select_ln97 = select i1 %or_ln73, i32 %in_dtemp_3, i32 %p_load" [./insert_sort.hpp:97]   --->   Operation 106 'select' 'select_ln97' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.22ns)   --->   "%select_ln97_1 = select i1 %or_ln73, i32 %in_temp_3, i32 %p_load11" [./insert_sort.hpp:97]   --->   Operation 107 'select' 'select_ln97_1' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln97_2 = select i1 %or_ln73, i32 %p_load, i32 %select_ln98_3" [./insert_sort.hpp:97]   --->   Operation 108 'select' 'select_ln97_2' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln97_3 = select i1 %or_ln73, i32 %p_load11, i32 %select_ln98_6" [./insert_sort.hpp:97]   --->   Operation 109 'select' 'select_ln97_3' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.22ns)   --->   "%select_ln97_4 = select i1 %or_ln73, i32 %in_temp_3, i32 %p_load14" [./insert_sort.hpp:97]   --->   Operation 110 'select' 'select_ln97_4' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%store_ln111 = store i32 %select_ln97, i32 %empty_14" [./insert_sort.hpp:111]   --->   Operation 111 'store' 'store_ln111' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%store_ln111 = store i32 %select_ln97_1, i32 %empty_13" [./insert_sort.hpp:111]   --->   Operation 112 'store' 'store_ln111' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%store_ln111 = store i32 %select_ln97_2, i32 %empty_12" [./insert_sort.hpp:111]   --->   Operation 113 'store' 'store_ln111' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%store_ln111 = store i32 %select_ln98_4, i32 %in_dtemp_1" [./insert_sort.hpp:111]   --->   Operation 114 'store' 'store_ln111' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%store_ln111 = store i32 %select_ln98, i32 %out_dtemp" [./insert_sort.hpp:111]   --->   Operation 115 'store' 'store_ln111' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%store_ln111 = store i32 %select_ln98_1, i32 %out_temp" [./insert_sort.hpp:111]   --->   Operation 116 'store' 'store_ln111' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%store_ln111 = store i32 %select_ln98_5, i32 %in_temp_1" [./insert_sort.hpp:111]   --->   Operation 117 'store' 'store_ln111' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%store_ln111 = store i32 %select_ln97_3, i32 %empty_11" [./insert_sort.hpp:111]   --->   Operation 118 'store' 'store_ln111' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%store_ln111 = store i32 %select_ln97_4, i32 %empty" [./insert_sort.hpp:111]   --->   Operation 119 'store' 'store_ln111' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %kout_strm_V, i32 %out_temp_load" [/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 120 'write' 'write_ln174' <Predicate = (array_full)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_4 : Operation 121 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %dout_strm_V, i32 %out_dtemp_load" [/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 121 'write' 'write_ln174' <Predicate = (array_full)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_4 : Operation 122 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %strm_out_end_V, i1 0" [/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 122 'write' 'write_ln174' <Predicate = (array_full)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln115 = br void %._crit_edge8_ifconv" [./insert_sort.hpp:115]   --->   Operation 123 'br' 'br_ln115' <Predicate = (array_full)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 1.21>
ST_5 : Operation 124 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %strm_out_end_V, i1 1" [/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 124 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%ret_ln133 = ret" [./insert_sort.hpp:133]   --->   Operation 125 'ret' 'ret_ln133' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.899ns.

 <State 1>: 1.22ns
The critical path consists of the following:
	fifo read on port 'strm_in_end_V' (/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [26]  (1.22 ns)

 <State 2>: 2.01ns
The critical path consists of the following:
	fifo read on port 'strm_in_end_V' (/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [44]  (1.22 ns)
	multiplexor before 'phi' operation ('tmp') with incoming values : ('tmp', /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [49]  (0.387 ns)
	'phi' operation ('tmp') with incoming values : ('tmp', /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [49]  (0 ns)
	blocking operation 0.411 ns on control path)

 <State 3>: 1.83ns
The critical path consists of the following:
	'add' operation ('residual_count', ./insert_sort.hpp:121) [124]  (0.785 ns)
	'select' operation ('residual_count', /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [130]  (0.243 ns)
	'phi' operation ('residual_count') with incoming values : ('residual_count', /home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [33]  (0 ns)
	'icmp' operation ('icmp_ln58', ./insert_sort.hpp:58) [34]  (0.676 ns)
	'and' operation ('and_ln58', ./insert_sort.hpp:58) [35]  (0.122 ns)

 <State 4>: 1.94ns
The critical path consists of the following:
	'load' operation ('p_load13', ./insert_sort.hpp:98) on local variable 'empty_11' [51]  (0 ns)
	'icmp' operation ('icmp_ln74_1', ./insert_sort.hpp:74) [66]  (0.859 ns)
	'select' operation ('select_ln76_1', ./insert_sort.hpp:76) [67]  (0 ns)
	'or' operation ('or_ln73_1', ./insert_sort.hpp:73) [69]  (0.278 ns)
	'xor' operation ('xor_ln98', ./insert_sort.hpp:98) [80]  (0 ns)
	'and' operation ('and_ln98', ./insert_sort.hpp:98) [81]  (0.122 ns)
	'select' operation ('in_dtemp', ./insert_sort.hpp:98) [82]  (0.227 ns)
	'select' operation ('select_ln73_2', ./insert_sort.hpp:73) [96]  (0.227 ns)
	'select' operation ('select_ln97_7', ./insert_sort.hpp:97) [97]  (0 ns)
	'select' operation ('select_ln98_4', ./insert_sort.hpp:98) [98]  (0.227 ns)

 <State 5>: 1.22ns
The critical path consists of the following:
	fifo write on port 'strm_out_end_V' (/home/lduac/Software/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [133]  (1.22 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
