;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.3
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2019 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* SPIS */
SPIS_miso_s__0__DM__MASK EQU 0x38
SPIS_miso_s__0__DM__SHIFT EQU 3
SPIS_miso_s__0__DR EQU CYREG_PRT3_DR
SPIS_miso_s__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
SPIS_miso_s__0__HSIOM_GPIO EQU 0
SPIS_miso_s__0__HSIOM_I2C EQU 14
SPIS_miso_s__0__HSIOM_I2C_SDA EQU 14
SPIS_miso_s__0__HSIOM_MASK EQU 0x000000F0
SPIS_miso_s__0__HSIOM_SHIFT EQU 4
SPIS_miso_s__0__HSIOM_SPI EQU 15
SPIS_miso_s__0__HSIOM_SPI_MISO EQU 15
SPIS_miso_s__0__HSIOM_UART EQU 9
SPIS_miso_s__0__HSIOM_UART_TX EQU 9
SPIS_miso_s__0__INTCFG EQU CYREG_PRT3_INTCFG
SPIS_miso_s__0__INTSTAT EQU CYREG_PRT3_INTSTAT
SPIS_miso_s__0__MASK EQU 0x02
SPIS_miso_s__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
SPIS_miso_s__0__OUT_SEL_SHIFT EQU 2
SPIS_miso_s__0__OUT_SEL_VAL EQU -1
SPIS_miso_s__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
SPIS_miso_s__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
SPIS_miso_s__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
SPIS_miso_s__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
SPIS_miso_s__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
SPIS_miso_s__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
SPIS_miso_s__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
SPIS_miso_s__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
SPIS_miso_s__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
SPIS_miso_s__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
SPIS_miso_s__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
SPIS_miso_s__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
SPIS_miso_s__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
SPIS_miso_s__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
SPIS_miso_s__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
SPIS_miso_s__0__PC EQU CYREG_PRT3_PC
SPIS_miso_s__0__PC2 EQU CYREG_PRT3_PC2
SPIS_miso_s__0__PORT EQU 3
SPIS_miso_s__0__PS EQU CYREG_PRT3_PS
SPIS_miso_s__0__SHIFT EQU 1
SPIS_miso_s__DR EQU CYREG_PRT3_DR
SPIS_miso_s__INTCFG EQU CYREG_PRT3_INTCFG
SPIS_miso_s__INTSTAT EQU CYREG_PRT3_INTSTAT
SPIS_miso_s__MASK EQU 0x02
SPIS_miso_s__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
SPIS_miso_s__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
SPIS_miso_s__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
SPIS_miso_s__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
SPIS_miso_s__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
SPIS_miso_s__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
SPIS_miso_s__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
SPIS_miso_s__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
SPIS_miso_s__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
SPIS_miso_s__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
SPIS_miso_s__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
SPIS_miso_s__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
SPIS_miso_s__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
SPIS_miso_s__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
SPIS_miso_s__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
SPIS_miso_s__PC EQU CYREG_PRT3_PC
SPIS_miso_s__PC2 EQU CYREG_PRT3_PC2
SPIS_miso_s__PORT EQU 3
SPIS_miso_s__PS EQU CYREG_PRT3_PS
SPIS_miso_s__SHIFT EQU 1
SPIS_mosi_s__0__DM__MASK EQU 0x07
SPIS_mosi_s__0__DM__SHIFT EQU 0
SPIS_mosi_s__0__DR EQU CYREG_PRT3_DR
SPIS_mosi_s__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
SPIS_mosi_s__0__HSIOM_GPIO EQU 0
SPIS_mosi_s__0__HSIOM_I2C EQU 14
SPIS_mosi_s__0__HSIOM_I2C_SCL EQU 14
SPIS_mosi_s__0__HSIOM_MASK EQU 0x0000000F
SPIS_mosi_s__0__HSIOM_SHIFT EQU 0
SPIS_mosi_s__0__HSIOM_SPI EQU 15
SPIS_mosi_s__0__HSIOM_SPI_MOSI EQU 15
SPIS_mosi_s__0__HSIOM_UART EQU 9
SPIS_mosi_s__0__HSIOM_UART_RX EQU 9
SPIS_mosi_s__0__INTCFG EQU CYREG_PRT3_INTCFG
SPIS_mosi_s__0__INTSTAT EQU CYREG_PRT3_INTSTAT
SPIS_mosi_s__0__MASK EQU 0x01
SPIS_mosi_s__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
SPIS_mosi_s__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
SPIS_mosi_s__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
SPIS_mosi_s__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
SPIS_mosi_s__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
SPIS_mosi_s__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
SPIS_mosi_s__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
SPIS_mosi_s__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
SPIS_mosi_s__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
SPIS_mosi_s__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
SPIS_mosi_s__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
SPIS_mosi_s__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
SPIS_mosi_s__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
SPIS_mosi_s__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
SPIS_mosi_s__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
SPIS_mosi_s__0__PC EQU CYREG_PRT3_PC
SPIS_mosi_s__0__PC2 EQU CYREG_PRT3_PC2
SPIS_mosi_s__0__PORT EQU 3
SPIS_mosi_s__0__PS EQU CYREG_PRT3_PS
SPIS_mosi_s__0__SHIFT EQU 0
SPIS_mosi_s__DR EQU CYREG_PRT3_DR
SPIS_mosi_s__INTCFG EQU CYREG_PRT3_INTCFG
SPIS_mosi_s__INTSTAT EQU CYREG_PRT3_INTSTAT
SPIS_mosi_s__MASK EQU 0x01
SPIS_mosi_s__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
SPIS_mosi_s__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
SPIS_mosi_s__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
SPIS_mosi_s__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
SPIS_mosi_s__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
SPIS_mosi_s__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
SPIS_mosi_s__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
SPIS_mosi_s__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
SPIS_mosi_s__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
SPIS_mosi_s__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
SPIS_mosi_s__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
SPIS_mosi_s__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
SPIS_mosi_s__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
SPIS_mosi_s__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
SPIS_mosi_s__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
SPIS_mosi_s__PC EQU CYREG_PRT3_PC
SPIS_mosi_s__PC2 EQU CYREG_PRT3_PC2
SPIS_mosi_s__PORT EQU 3
SPIS_mosi_s__PS EQU CYREG_PRT3_PS
SPIS_mosi_s__SHIFT EQU 0
SPIS_SCB__BIST_CONTROL EQU CYREG_SCB1_BIST_CONTROL
SPIS_SCB__BIST_DATA EQU CYREG_SCB1_BIST_DATA
SPIS_SCB__CTRL EQU CYREG_SCB1_CTRL
SPIS_SCB__EZ_DATA00 EQU CYREG_SCB1_EZ_DATA00
SPIS_SCB__EZ_DATA01 EQU CYREG_SCB1_EZ_DATA01
SPIS_SCB__EZ_DATA02 EQU CYREG_SCB1_EZ_DATA02
SPIS_SCB__EZ_DATA03 EQU CYREG_SCB1_EZ_DATA03
SPIS_SCB__EZ_DATA04 EQU CYREG_SCB1_EZ_DATA04
SPIS_SCB__EZ_DATA05 EQU CYREG_SCB1_EZ_DATA05
SPIS_SCB__EZ_DATA06 EQU CYREG_SCB1_EZ_DATA06
SPIS_SCB__EZ_DATA07 EQU CYREG_SCB1_EZ_DATA07
SPIS_SCB__EZ_DATA08 EQU CYREG_SCB1_EZ_DATA08
SPIS_SCB__EZ_DATA09 EQU CYREG_SCB1_EZ_DATA09
SPIS_SCB__EZ_DATA10 EQU CYREG_SCB1_EZ_DATA10
SPIS_SCB__EZ_DATA11 EQU CYREG_SCB1_EZ_DATA11
SPIS_SCB__EZ_DATA12 EQU CYREG_SCB1_EZ_DATA12
SPIS_SCB__EZ_DATA13 EQU CYREG_SCB1_EZ_DATA13
SPIS_SCB__EZ_DATA14 EQU CYREG_SCB1_EZ_DATA14
SPIS_SCB__EZ_DATA15 EQU CYREG_SCB1_EZ_DATA15
SPIS_SCB__EZ_DATA16 EQU CYREG_SCB1_EZ_DATA16
SPIS_SCB__EZ_DATA17 EQU CYREG_SCB1_EZ_DATA17
SPIS_SCB__EZ_DATA18 EQU CYREG_SCB1_EZ_DATA18
SPIS_SCB__EZ_DATA19 EQU CYREG_SCB1_EZ_DATA19
SPIS_SCB__EZ_DATA20 EQU CYREG_SCB1_EZ_DATA20
SPIS_SCB__EZ_DATA21 EQU CYREG_SCB1_EZ_DATA21
SPIS_SCB__EZ_DATA22 EQU CYREG_SCB1_EZ_DATA22
SPIS_SCB__EZ_DATA23 EQU CYREG_SCB1_EZ_DATA23
SPIS_SCB__EZ_DATA24 EQU CYREG_SCB1_EZ_DATA24
SPIS_SCB__EZ_DATA25 EQU CYREG_SCB1_EZ_DATA25
SPIS_SCB__EZ_DATA26 EQU CYREG_SCB1_EZ_DATA26
SPIS_SCB__EZ_DATA27 EQU CYREG_SCB1_EZ_DATA27
SPIS_SCB__EZ_DATA28 EQU CYREG_SCB1_EZ_DATA28
SPIS_SCB__EZ_DATA29 EQU CYREG_SCB1_EZ_DATA29
SPIS_SCB__EZ_DATA30 EQU CYREG_SCB1_EZ_DATA30
SPIS_SCB__EZ_DATA31 EQU CYREG_SCB1_EZ_DATA31
SPIS_SCB__I2C_CFG EQU CYREG_SCB1_I2C_CFG
SPIS_SCB__I2C_CTRL EQU CYREG_SCB1_I2C_CTRL
SPIS_SCB__I2C_M_CMD EQU CYREG_SCB1_I2C_M_CMD
SPIS_SCB__I2C_S_CMD EQU CYREG_SCB1_I2C_S_CMD
SPIS_SCB__I2C_STATUS EQU CYREG_SCB1_I2C_STATUS
SPIS_SCB__INTR_CAUSE EQU CYREG_SCB1_INTR_CAUSE
SPIS_SCB__INTR_I2C_EC EQU CYREG_SCB1_INTR_I2C_EC
SPIS_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB1_INTR_I2C_EC_MASK
SPIS_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB1_INTR_I2C_EC_MASKED
SPIS_SCB__INTR_M EQU CYREG_SCB1_INTR_M
SPIS_SCB__INTR_M_MASK EQU CYREG_SCB1_INTR_M_MASK
SPIS_SCB__INTR_M_MASKED EQU CYREG_SCB1_INTR_M_MASKED
SPIS_SCB__INTR_M_SET EQU CYREG_SCB1_INTR_M_SET
SPIS_SCB__INTR_RX EQU CYREG_SCB1_INTR_RX
SPIS_SCB__INTR_RX_MASK EQU CYREG_SCB1_INTR_RX_MASK
SPIS_SCB__INTR_RX_MASKED EQU CYREG_SCB1_INTR_RX_MASKED
SPIS_SCB__INTR_RX_SET EQU CYREG_SCB1_INTR_RX_SET
SPIS_SCB__INTR_S EQU CYREG_SCB1_INTR_S
SPIS_SCB__INTR_S_MASK EQU CYREG_SCB1_INTR_S_MASK
SPIS_SCB__INTR_S_MASKED EQU CYREG_SCB1_INTR_S_MASKED
SPIS_SCB__INTR_S_SET EQU CYREG_SCB1_INTR_S_SET
SPIS_SCB__INTR_SPI_EC EQU CYREG_SCB1_INTR_SPI_EC
SPIS_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB1_INTR_SPI_EC_MASK
SPIS_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB1_INTR_SPI_EC_MASKED
SPIS_SCB__INTR_TX EQU CYREG_SCB1_INTR_TX
SPIS_SCB__INTR_TX_MASK EQU CYREG_SCB1_INTR_TX_MASK
SPIS_SCB__INTR_TX_MASKED EQU CYREG_SCB1_INTR_TX_MASKED
SPIS_SCB__INTR_TX_SET EQU CYREG_SCB1_INTR_TX_SET
SPIS_SCB__RX_CTRL EQU CYREG_SCB1_RX_CTRL
SPIS_SCB__RX_FIFO_CTRL EQU CYREG_SCB1_RX_FIFO_CTRL
SPIS_SCB__RX_FIFO_RD EQU CYREG_SCB1_RX_FIFO_RD
SPIS_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB1_RX_FIFO_RD_SILENT
SPIS_SCB__RX_FIFO_STATUS EQU CYREG_SCB1_RX_FIFO_STATUS
SPIS_SCB__RX_MATCH EQU CYREG_SCB1_RX_MATCH
SPIS_SCB__SPI_CTRL EQU CYREG_SCB1_SPI_CTRL
SPIS_SCB__SPI_STATUS EQU CYREG_SCB1_SPI_STATUS
SPIS_SCB__SS0_POSISTION EQU 0
SPIS_SCB__SS1_POSISTION EQU 1
SPIS_SCB__SS2_POSISTION EQU 2
SPIS_SCB__SS3_POSISTION EQU 3
SPIS_SCB__STATUS EQU CYREG_SCB1_STATUS
SPIS_SCB__TX_CTRL EQU CYREG_SCB1_TX_CTRL
SPIS_SCB__TX_FIFO_CTRL EQU CYREG_SCB1_TX_FIFO_CTRL
SPIS_SCB__TX_FIFO_STATUS EQU CYREG_SCB1_TX_FIFO_STATUS
SPIS_SCB__TX_FIFO_WR EQU CYREG_SCB1_TX_FIFO_WR
SPIS_SCB__UART_CTRL EQU CYREG_SCB1_UART_CTRL
SPIS_SCB__UART_RX_CTRL EQU CYREG_SCB1_UART_RX_CTRL
SPIS_SCB__UART_RX_STATUS EQU CYREG_SCB1_UART_RX_STATUS
SPIS_SCB__UART_TX_CTRL EQU CYREG_SCB1_UART_TX_CTRL
SPIS_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
SPIS_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
SPIS_SCB_IRQ__INTC_MASK EQU 0x800
SPIS_SCB_IRQ__INTC_NUMBER EQU 11
SPIS_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC0000000
SPIS_SCB_IRQ__INTC_PRIOR_NUM EQU 3
SPIS_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
SPIS_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
SPIS_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR
SPIS_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
SPIS_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_A00
SPIS_SCBCLK__ENABLE_MASK EQU 0x80000000
SPIS_SCBCLK__MASK EQU 0x80000000
SPIS_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_A00
SPIS_sclk_s__0__DM__MASK EQU 0x1C0
SPIS_sclk_s__0__DM__SHIFT EQU 6
SPIS_sclk_s__0__DR EQU CYREG_PRT3_DR
SPIS_sclk_s__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
SPIS_sclk_s__0__HSIOM_GPIO EQU 0
SPIS_sclk_s__0__HSIOM_MASK EQU 0x00000F00
SPIS_sclk_s__0__HSIOM_SHIFT EQU 8
SPIS_sclk_s__0__HSIOM_SPI EQU 15
SPIS_sclk_s__0__HSIOM_SPI_CLK EQU 15
SPIS_sclk_s__0__INTCFG EQU CYREG_PRT3_INTCFG
SPIS_sclk_s__0__INTSTAT EQU CYREG_PRT3_INTSTAT
SPIS_sclk_s__0__MASK EQU 0x04
SPIS_sclk_s__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
SPIS_sclk_s__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
SPIS_sclk_s__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
SPIS_sclk_s__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
SPIS_sclk_s__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
SPIS_sclk_s__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
SPIS_sclk_s__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
SPIS_sclk_s__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
SPIS_sclk_s__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
SPIS_sclk_s__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
SPIS_sclk_s__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
SPIS_sclk_s__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
SPIS_sclk_s__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
SPIS_sclk_s__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
SPIS_sclk_s__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
SPIS_sclk_s__0__PC EQU CYREG_PRT3_PC
SPIS_sclk_s__0__PC2 EQU CYREG_PRT3_PC2
SPIS_sclk_s__0__PORT EQU 3
SPIS_sclk_s__0__PS EQU CYREG_PRT3_PS
SPIS_sclk_s__0__SHIFT EQU 2
SPIS_sclk_s__DR EQU CYREG_PRT3_DR
SPIS_sclk_s__INTCFG EQU CYREG_PRT3_INTCFG
SPIS_sclk_s__INTSTAT EQU CYREG_PRT3_INTSTAT
SPIS_sclk_s__MASK EQU 0x04
SPIS_sclk_s__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
SPIS_sclk_s__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
SPIS_sclk_s__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
SPIS_sclk_s__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
SPIS_sclk_s__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
SPIS_sclk_s__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
SPIS_sclk_s__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
SPIS_sclk_s__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
SPIS_sclk_s__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
SPIS_sclk_s__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
SPIS_sclk_s__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
SPIS_sclk_s__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
SPIS_sclk_s__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
SPIS_sclk_s__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
SPIS_sclk_s__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
SPIS_sclk_s__PC EQU CYREG_PRT3_PC
SPIS_sclk_s__PC2 EQU CYREG_PRT3_PC2
SPIS_sclk_s__PORT EQU 3
SPIS_sclk_s__PS EQU CYREG_PRT3_PS
SPIS_sclk_s__SHIFT EQU 2
SPIS_ss_s__0__DM__MASK EQU 0xE00
SPIS_ss_s__0__DM__SHIFT EQU 9
SPIS_ss_s__0__DR EQU CYREG_PRT3_DR
SPIS_ss_s__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
SPIS_ss_s__0__HSIOM_GPIO EQU 0
SPIS_ss_s__0__HSIOM_MASK EQU 0x0000F000
SPIS_ss_s__0__HSIOM_SHIFT EQU 12
SPIS_ss_s__0__HSIOM_SPI EQU 15
SPIS_ss_s__0__HSIOM_SPI_SSEL0 EQU 15
SPIS_ss_s__0__INTCFG EQU CYREG_PRT3_INTCFG
SPIS_ss_s__0__INTSTAT EQU CYREG_PRT3_INTSTAT
SPIS_ss_s__0__MASK EQU 0x08
SPIS_ss_s__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
SPIS_ss_s__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
SPIS_ss_s__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
SPIS_ss_s__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
SPIS_ss_s__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
SPIS_ss_s__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
SPIS_ss_s__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
SPIS_ss_s__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
SPIS_ss_s__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
SPIS_ss_s__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
SPIS_ss_s__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
SPIS_ss_s__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
SPIS_ss_s__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
SPIS_ss_s__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
SPIS_ss_s__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
SPIS_ss_s__0__PC EQU CYREG_PRT3_PC
SPIS_ss_s__0__PC2 EQU CYREG_PRT3_PC2
SPIS_ss_s__0__PORT EQU 3
SPIS_ss_s__0__PS EQU CYREG_PRT3_PS
SPIS_ss_s__0__SHIFT EQU 3
SPIS_ss_s__DR EQU CYREG_PRT3_DR
SPIS_ss_s__INTCFG EQU CYREG_PRT3_INTCFG
SPIS_ss_s__INTSTAT EQU CYREG_PRT3_INTSTAT
SPIS_ss_s__MASK EQU 0x08
SPIS_ss_s__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
SPIS_ss_s__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
SPIS_ss_s__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
SPIS_ss_s__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
SPIS_ss_s__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
SPIS_ss_s__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
SPIS_ss_s__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
SPIS_ss_s__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
SPIS_ss_s__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
SPIS_ss_s__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
SPIS_ss_s__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
SPIS_ss_s__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
SPIS_ss_s__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
SPIS_ss_s__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
SPIS_ss_s__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
SPIS_ss_s__PC EQU CYREG_PRT3_PC
SPIS_ss_s__PC2 EQU CYREG_PRT3_PC2
SPIS_ss_s__PORT EQU 3
SPIS_ss_s__PS EQU CYREG_PRT3_PS
SPIS_ss_s__SHIFT EQU 3

/* I2C_M */
I2C_M_SCB__BIST_CONTROL EQU CYREG_SCB0_BIST_CONTROL
I2C_M_SCB__BIST_DATA EQU CYREG_SCB0_BIST_DATA
I2C_M_SCB__CTRL EQU CYREG_SCB0_CTRL
I2C_M_SCB__EZ_DATA00 EQU CYREG_SCB0_EZ_DATA00
I2C_M_SCB__EZ_DATA01 EQU CYREG_SCB0_EZ_DATA01
I2C_M_SCB__EZ_DATA02 EQU CYREG_SCB0_EZ_DATA02
I2C_M_SCB__EZ_DATA03 EQU CYREG_SCB0_EZ_DATA03
I2C_M_SCB__EZ_DATA04 EQU CYREG_SCB0_EZ_DATA04
I2C_M_SCB__EZ_DATA05 EQU CYREG_SCB0_EZ_DATA05
I2C_M_SCB__EZ_DATA06 EQU CYREG_SCB0_EZ_DATA06
I2C_M_SCB__EZ_DATA07 EQU CYREG_SCB0_EZ_DATA07
I2C_M_SCB__EZ_DATA08 EQU CYREG_SCB0_EZ_DATA08
I2C_M_SCB__EZ_DATA09 EQU CYREG_SCB0_EZ_DATA09
I2C_M_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
I2C_M_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
I2C_M_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
I2C_M_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
I2C_M_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
I2C_M_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
I2C_M_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
I2C_M_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
I2C_M_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
I2C_M_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
I2C_M_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
I2C_M_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
I2C_M_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
I2C_M_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
I2C_M_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
I2C_M_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
I2C_M_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
I2C_M_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
I2C_M_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
I2C_M_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
I2C_M_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
I2C_M_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
I2C_M_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
I2C_M_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
I2C_M_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
I2C_M_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
I2C_M_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
I2C_M_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
I2C_M_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
I2C_M_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
I2C_M_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
I2C_M_SCB__INTR_M EQU CYREG_SCB0_INTR_M
I2C_M_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
I2C_M_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
I2C_M_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
I2C_M_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
I2C_M_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
I2C_M_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
I2C_M_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
I2C_M_SCB__INTR_S EQU CYREG_SCB0_INTR_S
I2C_M_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
I2C_M_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
I2C_M_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
I2C_M_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
I2C_M_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
I2C_M_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
I2C_M_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
I2C_M_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
I2C_M_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
I2C_M_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
I2C_M_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
I2C_M_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
I2C_M_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
I2C_M_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
I2C_M_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
I2C_M_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
I2C_M_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
I2C_M_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
I2C_M_SCB__SS0_POSISTION EQU 0
I2C_M_SCB__SS1_POSISTION EQU 1
I2C_M_SCB__SS2_POSISTION EQU 2
I2C_M_SCB__SS3_POSISTION EQU 3
I2C_M_SCB__STATUS EQU CYREG_SCB0_STATUS
I2C_M_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
I2C_M_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
I2C_M_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
I2C_M_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
I2C_M_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
I2C_M_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
I2C_M_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
I2C_M_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL
I2C_M_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
I2C_M_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
I2C_M_SCB_IRQ__INTC_MASK EQU 0x400
I2C_M_SCB_IRQ__INTC_NUMBER EQU 10
I2C_M_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC00000
I2C_M_SCB_IRQ__INTC_PRIOR_NUM EQU 3
I2C_M_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
I2C_M_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
I2C_M_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR
I2C_M_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
I2C_M_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_C00
I2C_M_SCBCLK__ENABLE_MASK EQU 0x80000000
I2C_M_SCBCLK__MASK EQU 0x80000000
I2C_M_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_C00
I2C_M_scl__0__DM__MASK EQU 0x07
I2C_M_scl__0__DM__SHIFT EQU 0
I2C_M_scl__0__DR EQU CYREG_PRT4_DR
I2C_M_scl__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
I2C_M_scl__0__HSIOM_GPIO EQU 0
I2C_M_scl__0__HSIOM_I2C EQU 14
I2C_M_scl__0__HSIOM_I2C_SCL EQU 14
I2C_M_scl__0__HSIOM_MASK EQU 0x0000000F
I2C_M_scl__0__HSIOM_SHIFT EQU 0
I2C_M_scl__0__HSIOM_SPI EQU 15
I2C_M_scl__0__HSIOM_SPI_MOSI EQU 15
I2C_M_scl__0__HSIOM_UART EQU 9
I2C_M_scl__0__HSIOM_UART_RX EQU 9
I2C_M_scl__0__INTCFG EQU CYREG_PRT4_INTCFG
I2C_M_scl__0__INTSTAT EQU CYREG_PRT4_INTSTAT
I2C_M_scl__0__MASK EQU 0x01
I2C_M_scl__0__PC EQU CYREG_PRT4_PC
I2C_M_scl__0__PC2 EQU CYREG_PRT4_PC2
I2C_M_scl__0__PORT EQU 4
I2C_M_scl__0__PS EQU CYREG_PRT4_PS
I2C_M_scl__0__SHIFT EQU 0
I2C_M_scl__DR EQU CYREG_PRT4_DR
I2C_M_scl__INTCFG EQU CYREG_PRT4_INTCFG
I2C_M_scl__INTSTAT EQU CYREG_PRT4_INTSTAT
I2C_M_scl__MASK EQU 0x01
I2C_M_scl__PC EQU CYREG_PRT4_PC
I2C_M_scl__PC2 EQU CYREG_PRT4_PC2
I2C_M_scl__PORT EQU 4
I2C_M_scl__PS EQU CYREG_PRT4_PS
I2C_M_scl__SHIFT EQU 0
I2C_M_sda__0__DM__MASK EQU 0x38
I2C_M_sda__0__DM__SHIFT EQU 3
I2C_M_sda__0__DR EQU CYREG_PRT4_DR
I2C_M_sda__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
I2C_M_sda__0__HSIOM_GPIO EQU 0
I2C_M_sda__0__HSIOM_I2C EQU 14
I2C_M_sda__0__HSIOM_I2C_SDA EQU 14
I2C_M_sda__0__HSIOM_MASK EQU 0x000000F0
I2C_M_sda__0__HSIOM_SHIFT EQU 4
I2C_M_sda__0__HSIOM_SPI EQU 15
I2C_M_sda__0__HSIOM_SPI_MISO EQU 15
I2C_M_sda__0__HSIOM_UART EQU 9
I2C_M_sda__0__HSIOM_UART_TX EQU 9
I2C_M_sda__0__INTCFG EQU CYREG_PRT4_INTCFG
I2C_M_sda__0__INTSTAT EQU CYREG_PRT4_INTSTAT
I2C_M_sda__0__MASK EQU 0x02
I2C_M_sda__0__PC EQU CYREG_PRT4_PC
I2C_M_sda__0__PC2 EQU CYREG_PRT4_PC2
I2C_M_sda__0__PORT EQU 4
I2C_M_sda__0__PS EQU CYREG_PRT4_PS
I2C_M_sda__0__SHIFT EQU 1
I2C_M_sda__DR EQU CYREG_PRT4_DR
I2C_M_sda__INTCFG EQU CYREG_PRT4_INTCFG
I2C_M_sda__INTSTAT EQU CYREG_PRT4_INTSTAT
I2C_M_sda__MASK EQU 0x02
I2C_M_sda__PC EQU CYREG_PRT4_PC
I2C_M_sda__PC2 EQU CYREG_PRT4_PC2
I2C_M_sda__PORT EQU 4
I2C_M_sda__PS EQU CYREG_PRT4_PS
I2C_M_sda__SHIFT EQU 1

/* Opamp */
Opamp_cy_psoc4_abuf__COMP_STAT EQU CYREG_CTBM_COMP_STAT
Opamp_cy_psoc4_abuf__COMP_STAT_SHIFT EQU 0
Opamp_cy_psoc4_abuf__CTBM_CTB_CTRL EQU CYREG_CTBM_CTB_CTRL
Opamp_cy_psoc4_abuf__INTR EQU CYREG_CTBM_INTR
Opamp_cy_psoc4_abuf__INTR_MASK EQU CYREG_CTBM_INTR_MASK
Opamp_cy_psoc4_abuf__INTR_MASK_SHIFT EQU 0
Opamp_cy_psoc4_abuf__INTR_MASKED EQU CYREG_CTBM_INTR_MASKED
Opamp_cy_psoc4_abuf__INTR_MASKED_SHIFT EQU 0
Opamp_cy_psoc4_abuf__INTR_SET EQU CYREG_CTBM_INTR_SET
Opamp_cy_psoc4_abuf__INTR_SET_SHIFT EQU 0
Opamp_cy_psoc4_abuf__INTR_SHIFT EQU 0
Opamp_cy_psoc4_abuf__OA_COMP_TRIM EQU CYREG_CTBM_OA0_COMP_TRIM
Opamp_cy_psoc4_abuf__OA_NUMBER EQU 0
Opamp_cy_psoc4_abuf__OA_OFFSET_TRIM EQU CYREG_CTBM_OA0_OFFSET_TRIM
Opamp_cy_psoc4_abuf__OA_RES_CTRL EQU CYREG_CTBM_OA_RES0_CTRL
Opamp_cy_psoc4_abuf__OA_SLOPE_OFFSET_TRIM EQU CYREG_CTBM_OA0_SLOPE_OFFSET_TRIM
Opamp_cy_psoc4_abuf__OA_SW EQU CYREG_CTBM_OA0_SW
Opamp_cy_psoc4_abuf__OA_SW_CLEAR EQU CYREG_CTBM_OA0_SW_CLEAR

/* LED_OE */
LED_OE__0__DM__MASK EQU 0xE00
LED_OE__0__DM__SHIFT EQU 9
LED_OE__0__DR EQU CYREG_PRT0_DR
LED_OE__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LED_OE__0__HSIOM_MASK EQU 0x0000F000
LED_OE__0__HSIOM_SHIFT EQU 12
LED_OE__0__INTCFG EQU CYREG_PRT0_INTCFG
LED_OE__0__INTSTAT EQU CYREG_PRT0_INTSTAT
LED_OE__0__MASK EQU 0x08
LED_OE__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED_OE__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED_OE__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED_OE__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED_OE__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED_OE__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED_OE__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED_OE__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED_OE__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED_OE__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED_OE__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED_OE__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED_OE__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED_OE__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED_OE__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED_OE__0__PC EQU CYREG_PRT0_PC
LED_OE__0__PC2 EQU CYREG_PRT0_PC2
LED_OE__0__PORT EQU 0
LED_OE__0__PS EQU CYREG_PRT0_PS
LED_OE__0__SHIFT EQU 3
LED_OE__DR EQU CYREG_PRT0_DR
LED_OE__INTCFG EQU CYREG_PRT0_INTCFG
LED_OE__INTSTAT EQU CYREG_PRT0_INTSTAT
LED_OE__MASK EQU 0x08
LED_OE__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED_OE__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED_OE__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED_OE__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED_OE__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED_OE__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED_OE__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED_OE__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED_OE__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED_OE__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED_OE__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED_OE__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED_OE__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED_OE__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED_OE__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED_OE__PC EQU CYREG_PRT0_PC
LED_OE__PC2 EQU CYREG_PRT0_PC2
LED_OE__PORT EQU 0
LED_OE__PS EQU CYREG_PRT0_PS
LED_OE__SHIFT EQU 3

/* ADC_SAR */
ADC_SAR_cy_psoc4_sar__SAR_ANA_TRIM EQU CYREG_SAR_ANA_TRIM
ADC_SAR_cy_psoc4_sar__SAR_AVG_STAT EQU CYREG_SAR_AVG_STAT
ADC_SAR_cy_psoc4_sar__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG00
ADC_SAR_cy_psoc4_sar__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG01
ADC_SAR_cy_psoc4_sar__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG02
ADC_SAR_cy_psoc4_sar__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG03
ADC_SAR_cy_psoc4_sar__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG04
ADC_SAR_cy_psoc4_sar__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG05
ADC_SAR_cy_psoc4_sar__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG06
ADC_SAR_cy_psoc4_sar__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG07
ADC_SAR_cy_psoc4_sar__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
ADC_SAR_cy_psoc4_sar__SAR_CHAN_RESULT_VALID EQU CYREG_SAR_CHAN_RESULT_VALID
ADC_SAR_cy_psoc4_sar__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT00
ADC_SAR_cy_psoc4_sar__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT01
ADC_SAR_cy_psoc4_sar__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT02
ADC_SAR_cy_psoc4_sar__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT03
ADC_SAR_cy_psoc4_sar__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT04
ADC_SAR_cy_psoc4_sar__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT05
ADC_SAR_cy_psoc4_sar__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT06
ADC_SAR_cy_psoc4_sar__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT07
ADC_SAR_cy_psoc4_sar__SAR_CHAN_WORK_VALID EQU CYREG_SAR_CHAN_WORK_VALID
ADC_SAR_cy_psoc4_sar__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK00
ADC_SAR_cy_psoc4_sar__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK01
ADC_SAR_cy_psoc4_sar__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK02
ADC_SAR_cy_psoc4_sar__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK03
ADC_SAR_cy_psoc4_sar__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK04
ADC_SAR_cy_psoc4_sar__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK05
ADC_SAR_cy_psoc4_sar__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK06
ADC_SAR_cy_psoc4_sar__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK07
ADC_SAR_cy_psoc4_sar__SAR_CTRL EQU CYREG_SAR_CTRL
ADC_SAR_cy_psoc4_sar__SAR_DFT_CTRL EQU CYREG_SAR_DFT_CTRL
ADC_SAR_cy_psoc4_sar__SAR_INTR EQU CYREG_SAR_INTR
ADC_SAR_cy_psoc4_sar__SAR_INTR_CAUSE EQU CYREG_SAR_INTR_CAUSE
ADC_SAR_cy_psoc4_sar__SAR_INTR_MASK EQU CYREG_SAR_INTR_MASK
ADC_SAR_cy_psoc4_sar__SAR_INTR_MASKED EQU CYREG_SAR_INTR_MASKED
ADC_SAR_cy_psoc4_sar__SAR_INTR_SET EQU CYREG_SAR_INTR_SET
ADC_SAR_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR0 EQU CYREG_SAR_MUX_SWITCH_CLEAR0
ADC_SAR_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR1 EQU CYREG_SAR_MUX_SWITCH_CLEAR1
ADC_SAR_cy_psoc4_sar__SAR_MUX_SWITCH_HW_CTRL EQU CYREG_SAR_MUX_SWITCH_HW_CTRL
ADC_SAR_cy_psoc4_sar__SAR_MUX_SWITCH_STATUS EQU CYREG_SAR_MUX_SWITCH_STATUS
ADC_SAR_cy_psoc4_sar__SAR_MUX_SWITCH0 EQU CYREG_SAR_MUX_SWITCH0
ADC_SAR_cy_psoc4_sar__SAR_MUX_SWITCH1 EQU CYREG_SAR_MUX_SWITCH1
ADC_SAR_cy_psoc4_sar__SAR_NUMBER EQU 0
ADC_SAR_cy_psoc4_sar__SAR_PUMP_CTRL EQU CYREG_SAR_PUMP_CTRL
ADC_SAR_cy_psoc4_sar__SAR_RANGE_COND EQU CYREG_SAR_RANGE_COND
ADC_SAR_cy_psoc4_sar__SAR_RANGE_INTR EQU CYREG_SAR_RANGE_INTR
ADC_SAR_cy_psoc4_sar__SAR_RANGE_INTR_MASK EQU CYREG_SAR_RANGE_INTR_MASK
ADC_SAR_cy_psoc4_sar__SAR_RANGE_INTR_MASKED EQU CYREG_SAR_RANGE_INTR_MASKED
ADC_SAR_cy_psoc4_sar__SAR_RANGE_INTR_SET EQU CYREG_SAR_RANGE_INTR_SET
ADC_SAR_cy_psoc4_sar__SAR_RANGE_THRES EQU CYREG_SAR_RANGE_THRES
ADC_SAR_cy_psoc4_sar__SAR_SAMPLE_CTRL EQU CYREG_SAR_SAMPLE_CTRL
ADC_SAR_cy_psoc4_sar__SAR_SAMPLE_TIME01 EQU CYREG_SAR_SAMPLE_TIME01
ADC_SAR_cy_psoc4_sar__SAR_SAMPLE_TIME23 EQU CYREG_SAR_SAMPLE_TIME23
ADC_SAR_cy_psoc4_sar__SAR_SATURATE_INTR EQU CYREG_SAR_SATURATE_INTR
ADC_SAR_cy_psoc4_sar__SAR_SATURATE_INTR_MASK EQU CYREG_SAR_SATURATE_INTR_MASK
ADC_SAR_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED EQU CYREG_SAR_SATURATE_INTR_MASKED
ADC_SAR_cy_psoc4_sar__SAR_SATURATE_INTR_SET EQU CYREG_SAR_SATURATE_INTR_SET
ADC_SAR_cy_psoc4_sar__SAR_START_CTRL EQU CYREG_SAR_START_CTRL
ADC_SAR_cy_psoc4_sar__SAR_STATUS EQU CYREG_SAR_STATUS
ADC_SAR_cy_psoc4_sar__SAR_WOUNDING EQU CYREG_SAR_WOUNDING
ADC_SAR_intClock__DIVIDER_MASK EQU 0x0000FFFF
ADC_SAR_intClock__ENABLE EQU CYREG_CLK_DIVIDER_B00
ADC_SAR_intClock__ENABLE_MASK EQU 0x80000000
ADC_SAR_intClock__MASK EQU 0x80000000
ADC_SAR_intClock__REGISTER EQU CYREG_CLK_DIVIDER_B00
ADC_SAR_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ADC_SAR_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ADC_SAR_IRQ__INTC_MASK EQU 0x4000
ADC_SAR_IRQ__INTC_NUMBER EQU 14
ADC_SAR_IRQ__INTC_PRIOR_MASK EQU 0xC00000
ADC_SAR_IRQ__INTC_PRIOR_NUM EQU 3
ADC_SAR_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR3
ADC_SAR_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ADC_SAR_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* DCF_PDN */
DCF_PDN__0__DM__MASK EQU 0xE00
DCF_PDN__0__DM__SHIFT EQU 9
DCF_PDN__0__DR EQU CYREG_PRT4_DR
DCF_PDN__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
DCF_PDN__0__HSIOM_MASK EQU 0x0000F000
DCF_PDN__0__HSIOM_SHIFT EQU 12
DCF_PDN__0__INTCFG EQU CYREG_PRT4_INTCFG
DCF_PDN__0__INTSTAT EQU CYREG_PRT4_INTSTAT
DCF_PDN__0__MASK EQU 0x08
DCF_PDN__0__PC EQU CYREG_PRT4_PC
DCF_PDN__0__PC2 EQU CYREG_PRT4_PC2
DCF_PDN__0__PORT EQU 4
DCF_PDN__0__PS EQU CYREG_PRT4_PS
DCF_PDN__0__SHIFT EQU 3
DCF_PDN__DR EQU CYREG_PRT4_DR
DCF_PDN__INTCFG EQU CYREG_PRT4_INTCFG
DCF_PDN__INTSTAT EQU CYREG_PRT4_INTSTAT
DCF_PDN__MASK EQU 0x08
DCF_PDN__PC EQU CYREG_PRT4_PC
DCF_PDN__PC2 EQU CYREG_PRT4_PC2
DCF_PDN__PORT EQU 4
DCF_PDN__PS EQU CYREG_PRT4_PS
DCF_PDN__SHIFT EQU 3

/* DISP_A0 */
DISP_A0__0__DM__MASK EQU 0x7000
DISP_A0__0__DM__SHIFT EQU 12
DISP_A0__0__DR EQU CYREG_PRT2_DR
DISP_A0__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
DISP_A0__0__HSIOM_MASK EQU 0x000F0000
DISP_A0__0__HSIOM_SHIFT EQU 16
DISP_A0__0__INTCFG EQU CYREG_PRT2_INTCFG
DISP_A0__0__INTSTAT EQU CYREG_PRT2_INTSTAT
DISP_A0__0__MASK EQU 0x10
DISP_A0__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
DISP_A0__0__OUT_SEL_SHIFT EQU 8
DISP_A0__0__OUT_SEL_VAL EQU 1
DISP_A0__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
DISP_A0__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
DISP_A0__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
DISP_A0__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
DISP_A0__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
DISP_A0__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
DISP_A0__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
DISP_A0__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
DISP_A0__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
DISP_A0__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
DISP_A0__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
DISP_A0__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
DISP_A0__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
DISP_A0__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
DISP_A0__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
DISP_A0__0__PC EQU CYREG_PRT2_PC
DISP_A0__0__PC2 EQU CYREG_PRT2_PC2
DISP_A0__0__PORT EQU 2
DISP_A0__0__PS EQU CYREG_PRT2_PS
DISP_A0__0__SHIFT EQU 4
DISP_A0__DR EQU CYREG_PRT2_DR
DISP_A0__INTCFG EQU CYREG_PRT2_INTCFG
DISP_A0__INTSTAT EQU CYREG_PRT2_INTSTAT
DISP_A0__MASK EQU 0x10
DISP_A0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
DISP_A0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
DISP_A0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
DISP_A0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
DISP_A0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
DISP_A0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
DISP_A0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
DISP_A0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
DISP_A0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
DISP_A0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
DISP_A0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
DISP_A0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
DISP_A0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
DISP_A0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
DISP_A0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
DISP_A0__PC EQU CYREG_PRT2_PC
DISP_A0__PC2 EQU CYREG_PRT2_PC2
DISP_A0__PORT EQU 2
DISP_A0__PS EQU CYREG_PRT2_PS
DISP_A0__SHIFT EQU 4

/* DISP_A1 */
DISP_A1__0__DM__MASK EQU 0xE00
DISP_A1__0__DM__SHIFT EQU 9
DISP_A1__0__DR EQU CYREG_PRT2_DR
DISP_A1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
DISP_A1__0__HSIOM_MASK EQU 0x0000F000
DISP_A1__0__HSIOM_SHIFT EQU 12
DISP_A1__0__INTCFG EQU CYREG_PRT2_INTCFG
DISP_A1__0__INTSTAT EQU CYREG_PRT2_INTSTAT
DISP_A1__0__MASK EQU 0x08
DISP_A1__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
DISP_A1__0__OUT_SEL_SHIFT EQU 6
DISP_A1__0__OUT_SEL_VAL EQU 3
DISP_A1__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
DISP_A1__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
DISP_A1__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
DISP_A1__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
DISP_A1__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
DISP_A1__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
DISP_A1__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
DISP_A1__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
DISP_A1__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
DISP_A1__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
DISP_A1__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
DISP_A1__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
DISP_A1__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
DISP_A1__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
DISP_A1__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
DISP_A1__0__PC EQU CYREG_PRT2_PC
DISP_A1__0__PC2 EQU CYREG_PRT2_PC2
DISP_A1__0__PORT EQU 2
DISP_A1__0__PS EQU CYREG_PRT2_PS
DISP_A1__0__SHIFT EQU 3
DISP_A1__DR EQU CYREG_PRT2_DR
DISP_A1__INTCFG EQU CYREG_PRT2_INTCFG
DISP_A1__INTSTAT EQU CYREG_PRT2_INTSTAT
DISP_A1__MASK EQU 0x08
DISP_A1__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
DISP_A1__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
DISP_A1__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
DISP_A1__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
DISP_A1__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
DISP_A1__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
DISP_A1__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
DISP_A1__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
DISP_A1__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
DISP_A1__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
DISP_A1__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
DISP_A1__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
DISP_A1__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
DISP_A1__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
DISP_A1__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
DISP_A1__PC EQU CYREG_PRT2_PC
DISP_A1__PC2 EQU CYREG_PRT2_PC2
DISP_A1__PORT EQU 2
DISP_A1__PS EQU CYREG_PRT2_PS
DISP_A1__SHIFT EQU 3

/* DISP_A2 */
DISP_A2__0__DM__MASK EQU 0x1C0
DISP_A2__0__DM__SHIFT EQU 6
DISP_A2__0__DR EQU CYREG_PRT2_DR
DISP_A2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
DISP_A2__0__HSIOM_MASK EQU 0x00000F00
DISP_A2__0__HSIOM_SHIFT EQU 8
DISP_A2__0__INTCFG EQU CYREG_PRT2_INTCFG
DISP_A2__0__INTSTAT EQU CYREG_PRT2_INTSTAT
DISP_A2__0__MASK EQU 0x04
DISP_A2__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
DISP_A2__0__OUT_SEL_SHIFT EQU 4
DISP_A2__0__OUT_SEL_VAL EQU 1
DISP_A2__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
DISP_A2__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
DISP_A2__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
DISP_A2__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
DISP_A2__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
DISP_A2__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
DISP_A2__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
DISP_A2__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
DISP_A2__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
DISP_A2__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
DISP_A2__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
DISP_A2__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
DISP_A2__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
DISP_A2__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
DISP_A2__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
DISP_A2__0__PC EQU CYREG_PRT2_PC
DISP_A2__0__PC2 EQU CYREG_PRT2_PC2
DISP_A2__0__PORT EQU 2
DISP_A2__0__PS EQU CYREG_PRT2_PS
DISP_A2__0__SHIFT EQU 2
DISP_A2__DR EQU CYREG_PRT2_DR
DISP_A2__INTCFG EQU CYREG_PRT2_INTCFG
DISP_A2__INTSTAT EQU CYREG_PRT2_INTSTAT
DISP_A2__MASK EQU 0x04
DISP_A2__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
DISP_A2__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
DISP_A2__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
DISP_A2__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
DISP_A2__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
DISP_A2__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
DISP_A2__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
DISP_A2__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
DISP_A2__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
DISP_A2__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
DISP_A2__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
DISP_A2__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
DISP_A2__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
DISP_A2__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
DISP_A2__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
DISP_A2__PC EQU CYREG_PRT2_PC
DISP_A2__PC2 EQU CYREG_PRT2_PC2
DISP_A2__PORT EQU 2
DISP_A2__PS EQU CYREG_PRT2_PS
DISP_A2__SHIFT EQU 2

/* DISP_A3 */
DISP_A3__0__DM__MASK EQU 0x38
DISP_A3__0__DM__SHIFT EQU 3
DISP_A3__0__DR EQU CYREG_PRT2_DR
DISP_A3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
DISP_A3__0__HSIOM_MASK EQU 0x000000F0
DISP_A3__0__HSIOM_SHIFT EQU 4
DISP_A3__0__INTCFG EQU CYREG_PRT2_INTCFG
DISP_A3__0__INTSTAT EQU CYREG_PRT2_INTSTAT
DISP_A3__0__MASK EQU 0x02
DISP_A3__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
DISP_A3__0__OUT_SEL_SHIFT EQU 2
DISP_A3__0__OUT_SEL_VAL EQU 0
DISP_A3__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
DISP_A3__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
DISP_A3__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
DISP_A3__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
DISP_A3__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
DISP_A3__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
DISP_A3__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
DISP_A3__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
DISP_A3__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
DISP_A3__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
DISP_A3__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
DISP_A3__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
DISP_A3__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
DISP_A3__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
DISP_A3__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
DISP_A3__0__PC EQU CYREG_PRT2_PC
DISP_A3__0__PC2 EQU CYREG_PRT2_PC2
DISP_A3__0__PORT EQU 2
DISP_A3__0__PS EQU CYREG_PRT2_PS
DISP_A3__0__SHIFT EQU 1
DISP_A3__DR EQU CYREG_PRT2_DR
DISP_A3__INTCFG EQU CYREG_PRT2_INTCFG
DISP_A3__INTSTAT EQU CYREG_PRT2_INTSTAT
DISP_A3__MASK EQU 0x02
DISP_A3__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
DISP_A3__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
DISP_A3__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
DISP_A3__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
DISP_A3__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
DISP_A3__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
DISP_A3__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
DISP_A3__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
DISP_A3__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
DISP_A3__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
DISP_A3__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
DISP_A3__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
DISP_A3__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
DISP_A3__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
DISP_A3__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
DISP_A3__PC EQU CYREG_PRT2_PC
DISP_A3__PC2 EQU CYREG_PRT2_PC2
DISP_A3__PORT EQU 2
DISP_A3__PS EQU CYREG_PRT2_PS
DISP_A3__SHIFT EQU 1

/* DISP_A4 */
DISP_A4__0__DM__MASK EQU 0x07
DISP_A4__0__DM__SHIFT EQU 0
DISP_A4__0__DR EQU CYREG_PRT2_DR
DISP_A4__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
DISP_A4__0__HSIOM_MASK EQU 0x0000000F
DISP_A4__0__HSIOM_SHIFT EQU 0
DISP_A4__0__INTCFG EQU CYREG_PRT2_INTCFG
DISP_A4__0__INTSTAT EQU CYREG_PRT2_INTSTAT
DISP_A4__0__MASK EQU 0x01
DISP_A4__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
DISP_A4__0__OUT_SEL_SHIFT EQU 0
DISP_A4__0__OUT_SEL_VAL EQU 2
DISP_A4__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
DISP_A4__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
DISP_A4__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
DISP_A4__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
DISP_A4__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
DISP_A4__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
DISP_A4__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
DISP_A4__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
DISP_A4__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
DISP_A4__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
DISP_A4__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
DISP_A4__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
DISP_A4__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
DISP_A4__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
DISP_A4__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
DISP_A4__0__PC EQU CYREG_PRT2_PC
DISP_A4__0__PC2 EQU CYREG_PRT2_PC2
DISP_A4__0__PORT EQU 2
DISP_A4__0__PS EQU CYREG_PRT2_PS
DISP_A4__0__SHIFT EQU 0
DISP_A4__DR EQU CYREG_PRT2_DR
DISP_A4__INTCFG EQU CYREG_PRT2_INTCFG
DISP_A4__INTSTAT EQU CYREG_PRT2_INTSTAT
DISP_A4__MASK EQU 0x01
DISP_A4__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
DISP_A4__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
DISP_A4__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
DISP_A4__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
DISP_A4__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
DISP_A4__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
DISP_A4__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
DISP_A4__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
DISP_A4__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
DISP_A4__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
DISP_A4__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
DISP_A4__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
DISP_A4__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
DISP_A4__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
DISP_A4__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
DISP_A4__PC EQU CYREG_PRT2_PC
DISP_A4__PC2 EQU CYREG_PRT2_PC2
DISP_A4__PORT EQU 2
DISP_A4__PS EQU CYREG_PRT2_PS
DISP_A4__SHIFT EQU 0

/* DISP_D0 */
DISP_D0__0__DM__MASK EQU 0xE00000
DISP_D0__0__DM__SHIFT EQU 21
DISP_D0__0__DR EQU CYREG_PRT2_DR
DISP_D0__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
DISP_D0__0__HSIOM_MASK EQU 0xF0000000
DISP_D0__0__HSIOM_SHIFT EQU 28
DISP_D0__0__INTCFG EQU CYREG_PRT2_INTCFG
DISP_D0__0__INTSTAT EQU CYREG_PRT2_INTSTAT
DISP_D0__0__MASK EQU 0x80
DISP_D0__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
DISP_D0__0__OUT_SEL_SHIFT EQU 14
DISP_D0__0__OUT_SEL_VAL EQU 0
DISP_D0__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
DISP_D0__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
DISP_D0__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
DISP_D0__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
DISP_D0__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
DISP_D0__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
DISP_D0__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
DISP_D0__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
DISP_D0__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
DISP_D0__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
DISP_D0__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
DISP_D0__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
DISP_D0__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
DISP_D0__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
DISP_D0__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
DISP_D0__0__PC EQU CYREG_PRT2_PC
DISP_D0__0__PC2 EQU CYREG_PRT2_PC2
DISP_D0__0__PORT EQU 2
DISP_D0__0__PS EQU CYREG_PRT2_PS
DISP_D0__0__SHIFT EQU 7
DISP_D0__DR EQU CYREG_PRT2_DR
DISP_D0__INTCFG EQU CYREG_PRT2_INTCFG
DISP_D0__INTSTAT EQU CYREG_PRT2_INTSTAT
DISP_D0__MASK EQU 0x80
DISP_D0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
DISP_D0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
DISP_D0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
DISP_D0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
DISP_D0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
DISP_D0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
DISP_D0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
DISP_D0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
DISP_D0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
DISP_D0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
DISP_D0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
DISP_D0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
DISP_D0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
DISP_D0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
DISP_D0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
DISP_D0__PC EQU CYREG_PRT2_PC
DISP_D0__PC2 EQU CYREG_PRT2_PC2
DISP_D0__PORT EQU 2
DISP_D0__PS EQU CYREG_PRT2_PS
DISP_D0__SHIFT EQU 7

/* DISP_D1 */
DISP_D1__0__DM__MASK EQU 0x38
DISP_D1__0__DM__SHIFT EQU 3
DISP_D1__0__DR EQU CYREG_PRT1_DR
DISP_D1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
DISP_D1__0__HSIOM_MASK EQU 0x000000F0
DISP_D1__0__HSIOM_SHIFT EQU 4
DISP_D1__0__INTCFG EQU CYREG_PRT1_INTCFG
DISP_D1__0__INTSTAT EQU CYREG_PRT1_INTSTAT
DISP_D1__0__MASK EQU 0x02
DISP_D1__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
DISP_D1__0__OUT_SEL_SHIFT EQU 2
DISP_D1__0__OUT_SEL_VAL EQU 0
DISP_D1__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
DISP_D1__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
DISP_D1__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
DISP_D1__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
DISP_D1__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
DISP_D1__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
DISP_D1__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
DISP_D1__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
DISP_D1__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
DISP_D1__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
DISP_D1__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
DISP_D1__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
DISP_D1__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
DISP_D1__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
DISP_D1__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
DISP_D1__0__PC EQU CYREG_PRT1_PC
DISP_D1__0__PC2 EQU CYREG_PRT1_PC2
DISP_D1__0__PORT EQU 1
DISP_D1__0__PS EQU CYREG_PRT1_PS
DISP_D1__0__SHIFT EQU 1
DISP_D1__DR EQU CYREG_PRT1_DR
DISP_D1__INTCFG EQU CYREG_PRT1_INTCFG
DISP_D1__INTSTAT EQU CYREG_PRT1_INTSTAT
DISP_D1__MASK EQU 0x02
DISP_D1__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
DISP_D1__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
DISP_D1__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
DISP_D1__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
DISP_D1__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
DISP_D1__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
DISP_D1__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
DISP_D1__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
DISP_D1__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
DISP_D1__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
DISP_D1__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
DISP_D1__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
DISP_D1__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
DISP_D1__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
DISP_D1__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
DISP_D1__PC EQU CYREG_PRT1_PC
DISP_D1__PC2 EQU CYREG_PRT1_PC2
DISP_D1__PORT EQU 1
DISP_D1__PS EQU CYREG_PRT1_PS
DISP_D1__SHIFT EQU 1

/* DISP_D2 */
DISP_D2__0__DM__MASK EQU 0x1C0
DISP_D2__0__DM__SHIFT EQU 6
DISP_D2__0__DR EQU CYREG_PRT1_DR
DISP_D2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
DISP_D2__0__HSIOM_MASK EQU 0x00000F00
DISP_D2__0__HSIOM_SHIFT EQU 8
DISP_D2__0__INTCFG EQU CYREG_PRT1_INTCFG
DISP_D2__0__INTSTAT EQU CYREG_PRT1_INTSTAT
DISP_D2__0__MASK EQU 0x04
DISP_D2__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
DISP_D2__0__OUT_SEL_SHIFT EQU 4
DISP_D2__0__OUT_SEL_VAL EQU 1
DISP_D2__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
DISP_D2__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
DISP_D2__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
DISP_D2__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
DISP_D2__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
DISP_D2__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
DISP_D2__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
DISP_D2__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
DISP_D2__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
DISP_D2__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
DISP_D2__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
DISP_D2__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
DISP_D2__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
DISP_D2__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
DISP_D2__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
DISP_D2__0__PC EQU CYREG_PRT1_PC
DISP_D2__0__PC2 EQU CYREG_PRT1_PC2
DISP_D2__0__PORT EQU 1
DISP_D2__0__PS EQU CYREG_PRT1_PS
DISP_D2__0__SHIFT EQU 2
DISP_D2__DR EQU CYREG_PRT1_DR
DISP_D2__INTCFG EQU CYREG_PRT1_INTCFG
DISP_D2__INTSTAT EQU CYREG_PRT1_INTSTAT
DISP_D2__MASK EQU 0x04
DISP_D2__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
DISP_D2__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
DISP_D2__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
DISP_D2__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
DISP_D2__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
DISP_D2__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
DISP_D2__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
DISP_D2__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
DISP_D2__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
DISP_D2__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
DISP_D2__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
DISP_D2__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
DISP_D2__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
DISP_D2__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
DISP_D2__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
DISP_D2__PC EQU CYREG_PRT1_PC
DISP_D2__PC2 EQU CYREG_PRT1_PC2
DISP_D2__PORT EQU 1
DISP_D2__PS EQU CYREG_PRT1_PS
DISP_D2__SHIFT EQU 2

/* DISP_D3 */
DISP_D3__0__DM__MASK EQU 0xE00
DISP_D3__0__DM__SHIFT EQU 9
DISP_D3__0__DR EQU CYREG_PRT1_DR
DISP_D3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
DISP_D3__0__HSIOM_MASK EQU 0x0000F000
DISP_D3__0__HSIOM_SHIFT EQU 12
DISP_D3__0__INTCFG EQU CYREG_PRT1_INTCFG
DISP_D3__0__INTSTAT EQU CYREG_PRT1_INTSTAT
DISP_D3__0__MASK EQU 0x08
DISP_D3__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
DISP_D3__0__OUT_SEL_SHIFT EQU 6
DISP_D3__0__OUT_SEL_VAL EQU 2
DISP_D3__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
DISP_D3__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
DISP_D3__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
DISP_D3__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
DISP_D3__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
DISP_D3__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
DISP_D3__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
DISP_D3__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
DISP_D3__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
DISP_D3__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
DISP_D3__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
DISP_D3__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
DISP_D3__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
DISP_D3__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
DISP_D3__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
DISP_D3__0__PC EQU CYREG_PRT1_PC
DISP_D3__0__PC2 EQU CYREG_PRT1_PC2
DISP_D3__0__PORT EQU 1
DISP_D3__0__PS EQU CYREG_PRT1_PS
DISP_D3__0__SHIFT EQU 3
DISP_D3__DR EQU CYREG_PRT1_DR
DISP_D3__INTCFG EQU CYREG_PRT1_INTCFG
DISP_D3__INTSTAT EQU CYREG_PRT1_INTSTAT
DISP_D3__MASK EQU 0x08
DISP_D3__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
DISP_D3__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
DISP_D3__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
DISP_D3__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
DISP_D3__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
DISP_D3__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
DISP_D3__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
DISP_D3__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
DISP_D3__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
DISP_D3__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
DISP_D3__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
DISP_D3__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
DISP_D3__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
DISP_D3__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
DISP_D3__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
DISP_D3__PC EQU CYREG_PRT1_PC
DISP_D3__PC2 EQU CYREG_PRT1_PC2
DISP_D3__PORT EQU 1
DISP_D3__PS EQU CYREG_PRT1_PS
DISP_D3__SHIFT EQU 3

/* DISP_D4 */
DISP_D4__0__DM__MASK EQU 0x7000
DISP_D4__0__DM__SHIFT EQU 12
DISP_D4__0__DR EQU CYREG_PRT1_DR
DISP_D4__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
DISP_D4__0__HSIOM_MASK EQU 0x000F0000
DISP_D4__0__HSIOM_SHIFT EQU 16
DISP_D4__0__INTCFG EQU CYREG_PRT1_INTCFG
DISP_D4__0__INTSTAT EQU CYREG_PRT1_INTSTAT
DISP_D4__0__MASK EQU 0x10
DISP_D4__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
DISP_D4__0__OUT_SEL_SHIFT EQU 8
DISP_D4__0__OUT_SEL_VAL EQU 0
DISP_D4__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
DISP_D4__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
DISP_D4__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
DISP_D4__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
DISP_D4__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
DISP_D4__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
DISP_D4__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
DISP_D4__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
DISP_D4__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
DISP_D4__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
DISP_D4__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
DISP_D4__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
DISP_D4__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
DISP_D4__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
DISP_D4__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
DISP_D4__0__PC EQU CYREG_PRT1_PC
DISP_D4__0__PC2 EQU CYREG_PRT1_PC2
DISP_D4__0__PORT EQU 1
DISP_D4__0__PS EQU CYREG_PRT1_PS
DISP_D4__0__SHIFT EQU 4
DISP_D4__DR EQU CYREG_PRT1_DR
DISP_D4__INTCFG EQU CYREG_PRT1_INTCFG
DISP_D4__INTSTAT EQU CYREG_PRT1_INTSTAT
DISP_D4__MASK EQU 0x10
DISP_D4__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
DISP_D4__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
DISP_D4__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
DISP_D4__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
DISP_D4__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
DISP_D4__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
DISP_D4__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
DISP_D4__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
DISP_D4__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
DISP_D4__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
DISP_D4__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
DISP_D4__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
DISP_D4__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
DISP_D4__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
DISP_D4__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
DISP_D4__PC EQU CYREG_PRT1_PC
DISP_D4__PC2 EQU CYREG_PRT1_PC2
DISP_D4__PORT EQU 1
DISP_D4__PS EQU CYREG_PRT1_PS
DISP_D4__SHIFT EQU 4

/* DISP_D5 */
DISP_D5__0__DM__MASK EQU 0x38000
DISP_D5__0__DM__SHIFT EQU 15
DISP_D5__0__DR EQU CYREG_PRT1_DR
DISP_D5__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
DISP_D5__0__HSIOM_MASK EQU 0x00F00000
DISP_D5__0__HSIOM_SHIFT EQU 20
DISP_D5__0__INTCFG EQU CYREG_PRT1_INTCFG
DISP_D5__0__INTSTAT EQU CYREG_PRT1_INTSTAT
DISP_D5__0__MASK EQU 0x20
DISP_D5__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
DISP_D5__0__OUT_SEL_SHIFT EQU 10
DISP_D5__0__OUT_SEL_VAL EQU 3
DISP_D5__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
DISP_D5__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
DISP_D5__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
DISP_D5__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
DISP_D5__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
DISP_D5__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
DISP_D5__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
DISP_D5__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
DISP_D5__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
DISP_D5__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
DISP_D5__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
DISP_D5__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
DISP_D5__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
DISP_D5__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
DISP_D5__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
DISP_D5__0__PC EQU CYREG_PRT1_PC
DISP_D5__0__PC2 EQU CYREG_PRT1_PC2
DISP_D5__0__PORT EQU 1
DISP_D5__0__PS EQU CYREG_PRT1_PS
DISP_D5__0__SHIFT EQU 5
DISP_D5__DR EQU CYREG_PRT1_DR
DISP_D5__INTCFG EQU CYREG_PRT1_INTCFG
DISP_D5__INTSTAT EQU CYREG_PRT1_INTSTAT
DISP_D5__MASK EQU 0x20
DISP_D5__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
DISP_D5__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
DISP_D5__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
DISP_D5__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
DISP_D5__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
DISP_D5__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
DISP_D5__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
DISP_D5__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
DISP_D5__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
DISP_D5__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
DISP_D5__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
DISP_D5__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
DISP_D5__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
DISP_D5__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
DISP_D5__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
DISP_D5__PC EQU CYREG_PRT1_PC
DISP_D5__PC2 EQU CYREG_PRT1_PC2
DISP_D5__PORT EQU 1
DISP_D5__PS EQU CYREG_PRT1_PS
DISP_D5__SHIFT EQU 5

/* DISP_D6 */
DISP_D6__0__DM__MASK EQU 0x1C0000
DISP_D6__0__DM__SHIFT EQU 18
DISP_D6__0__DR EQU CYREG_PRT1_DR
DISP_D6__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
DISP_D6__0__HSIOM_MASK EQU 0x0F000000
DISP_D6__0__HSIOM_SHIFT EQU 24
DISP_D6__0__INTCFG EQU CYREG_PRT1_INTCFG
DISP_D6__0__INTSTAT EQU CYREG_PRT1_INTSTAT
DISP_D6__0__MASK EQU 0x40
DISP_D6__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
DISP_D6__0__OUT_SEL_SHIFT EQU 12
DISP_D6__0__OUT_SEL_VAL EQU 1
DISP_D6__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
DISP_D6__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
DISP_D6__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
DISP_D6__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
DISP_D6__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
DISP_D6__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
DISP_D6__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
DISP_D6__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
DISP_D6__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
DISP_D6__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
DISP_D6__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
DISP_D6__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
DISP_D6__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
DISP_D6__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
DISP_D6__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
DISP_D6__0__PC EQU CYREG_PRT1_PC
DISP_D6__0__PC2 EQU CYREG_PRT1_PC2
DISP_D6__0__PORT EQU 1
DISP_D6__0__PS EQU CYREG_PRT1_PS
DISP_D6__0__SHIFT EQU 6
DISP_D6__DR EQU CYREG_PRT1_DR
DISP_D6__INTCFG EQU CYREG_PRT1_INTCFG
DISP_D6__INTSTAT EQU CYREG_PRT1_INTSTAT
DISP_D6__MASK EQU 0x40
DISP_D6__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
DISP_D6__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
DISP_D6__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
DISP_D6__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
DISP_D6__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
DISP_D6__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
DISP_D6__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
DISP_D6__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
DISP_D6__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
DISP_D6__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
DISP_D6__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
DISP_D6__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
DISP_D6__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
DISP_D6__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
DISP_D6__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
DISP_D6__PC EQU CYREG_PRT1_PC
DISP_D6__PC2 EQU CYREG_PRT1_PC2
DISP_D6__PORT EQU 1
DISP_D6__PS EQU CYREG_PRT1_PS
DISP_D6__SHIFT EQU 6

/* DISP_D7 */
DISP_D7__0__DM__MASK EQU 0xE00000
DISP_D7__0__DM__SHIFT EQU 21
DISP_D7__0__DR EQU CYREG_PRT1_DR
DISP_D7__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
DISP_D7__0__HSIOM_MASK EQU 0xF0000000
DISP_D7__0__HSIOM_SHIFT EQU 28
DISP_D7__0__INTCFG EQU CYREG_PRT1_INTCFG
DISP_D7__0__INTSTAT EQU CYREG_PRT1_INTSTAT
DISP_D7__0__MASK EQU 0x80
DISP_D7__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
DISP_D7__0__OUT_SEL_SHIFT EQU 14
DISP_D7__0__OUT_SEL_VAL EQU 2
DISP_D7__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
DISP_D7__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
DISP_D7__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
DISP_D7__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
DISP_D7__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
DISP_D7__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
DISP_D7__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
DISP_D7__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
DISP_D7__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
DISP_D7__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
DISP_D7__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
DISP_D7__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
DISP_D7__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
DISP_D7__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
DISP_D7__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
DISP_D7__0__PC EQU CYREG_PRT1_PC
DISP_D7__0__PC2 EQU CYREG_PRT1_PC2
DISP_D7__0__PORT EQU 1
DISP_D7__0__PS EQU CYREG_PRT1_PS
DISP_D7__0__SHIFT EQU 7
DISP_D7__DR EQU CYREG_PRT1_DR
DISP_D7__INTCFG EQU CYREG_PRT1_INTCFG
DISP_D7__INTSTAT EQU CYREG_PRT1_INTSTAT
DISP_D7__MASK EQU 0x80
DISP_D7__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
DISP_D7__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
DISP_D7__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
DISP_D7__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
DISP_D7__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
DISP_D7__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
DISP_D7__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
DISP_D7__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
DISP_D7__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
DISP_D7__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
DISP_D7__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
DISP_D7__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
DISP_D7__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
DISP_D7__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
DISP_D7__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
DISP_D7__PC EQU CYREG_PRT1_PC
DISP_D7__PC2 EQU CYREG_PRT1_PC2
DISP_D7__PORT EQU 1
DISP_D7__PS EQU CYREG_PRT1_PS
DISP_D7__SHIFT EQU 7

/* DISP_RD */
DISP_RD__0__DM__MASK EQU 0xE00000
DISP_RD__0__DM__SHIFT EQU 21
DISP_RD__0__DR EQU CYREG_PRT0_DR
DISP_RD__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
DISP_RD__0__HSIOM_MASK EQU 0xF0000000
DISP_RD__0__HSIOM_SHIFT EQU 28
DISP_RD__0__INTCFG EQU CYREG_PRT0_INTCFG
DISP_RD__0__INTSTAT EQU CYREG_PRT0_INTSTAT
DISP_RD__0__MASK EQU 0x80
DISP_RD__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
DISP_RD__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
DISP_RD__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
DISP_RD__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
DISP_RD__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
DISP_RD__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
DISP_RD__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
DISP_RD__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
DISP_RD__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
DISP_RD__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
DISP_RD__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
DISP_RD__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
DISP_RD__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
DISP_RD__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
DISP_RD__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
DISP_RD__0__PC EQU CYREG_PRT0_PC
DISP_RD__0__PC2 EQU CYREG_PRT0_PC2
DISP_RD__0__PORT EQU 0
DISP_RD__0__PS EQU CYREG_PRT0_PS
DISP_RD__0__SHIFT EQU 7
DISP_RD__DR EQU CYREG_PRT0_DR
DISP_RD__INTCFG EQU CYREG_PRT0_INTCFG
DISP_RD__INTSTAT EQU CYREG_PRT0_INTSTAT
DISP_RD__MASK EQU 0x80
DISP_RD__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
DISP_RD__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
DISP_RD__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
DISP_RD__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
DISP_RD__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
DISP_RD__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
DISP_RD__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
DISP_RD__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
DISP_RD__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
DISP_RD__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
DISP_RD__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
DISP_RD__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
DISP_RD__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
DISP_RD__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
DISP_RD__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
DISP_RD__PC EQU CYREG_PRT0_PC
DISP_RD__PC2 EQU CYREG_PRT0_PC2
DISP_RD__PORT EQU 0
DISP_RD__PS EQU CYREG_PRT0_PS
DISP_RD__SHIFT EQU 7

/* DISP_WR */
DISP_WR__0__DM__MASK EQU 0x1C0000
DISP_WR__0__DM__SHIFT EQU 18
DISP_WR__0__DR EQU CYREG_PRT2_DR
DISP_WR__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
DISP_WR__0__HSIOM_MASK EQU 0x0F000000
DISP_WR__0__HSIOM_SHIFT EQU 24
DISP_WR__0__INTCFG EQU CYREG_PRT2_INTCFG
DISP_WR__0__INTSTAT EQU CYREG_PRT2_INTSTAT
DISP_WR__0__MASK EQU 0x40
DISP_WR__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
DISP_WR__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
DISP_WR__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
DISP_WR__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
DISP_WR__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
DISP_WR__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
DISP_WR__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
DISP_WR__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
DISP_WR__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
DISP_WR__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
DISP_WR__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
DISP_WR__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
DISP_WR__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
DISP_WR__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
DISP_WR__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
DISP_WR__0__PC EQU CYREG_PRT2_PC
DISP_WR__0__PC2 EQU CYREG_PRT2_PC2
DISP_WR__0__PORT EQU 2
DISP_WR__0__PS EQU CYREG_PRT2_PS
DISP_WR__0__SHIFT EQU 6
DISP_WR__DR EQU CYREG_PRT2_DR
DISP_WR__INTCFG EQU CYREG_PRT2_INTCFG
DISP_WR__INTSTAT EQU CYREG_PRT2_INTSTAT
DISP_WR__MASK EQU 0x40
DISP_WR__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
DISP_WR__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
DISP_WR__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
DISP_WR__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
DISP_WR__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
DISP_WR__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
DISP_WR__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
DISP_WR__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
DISP_WR__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
DISP_WR__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
DISP_WR__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
DISP_WR__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
DISP_WR__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
DISP_WR__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
DISP_WR__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
DISP_WR__PC EQU CYREG_PRT2_PC
DISP_WR__PC2 EQU CYREG_PRT2_PC2
DISP_WR__PORT EQU 2
DISP_WR__PS EQU CYREG_PRT2_PS
DISP_WR__SHIFT EQU 6

/* RTC_CLK */
RTC_CLK__0__DM__MASK EQU 0x38000
RTC_CLK__0__DM__SHIFT EQU 15
RTC_CLK__0__DR EQU CYREG_PRT3_DR
RTC_CLK__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
RTC_CLK__0__HSIOM_MASK EQU 0x00F00000
RTC_CLK__0__HSIOM_SHIFT EQU 20
RTC_CLK__0__INTCFG EQU CYREG_PRT3_INTCFG
RTC_CLK__0__INTSTAT EQU CYREG_PRT3_INTSTAT
RTC_CLK__0__MASK EQU 0x20
RTC_CLK__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
RTC_CLK__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
RTC_CLK__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
RTC_CLK__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
RTC_CLK__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
RTC_CLK__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
RTC_CLK__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
RTC_CLK__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
RTC_CLK__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
RTC_CLK__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
RTC_CLK__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
RTC_CLK__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
RTC_CLK__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
RTC_CLK__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
RTC_CLK__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
RTC_CLK__0__PC EQU CYREG_PRT3_PC
RTC_CLK__0__PC2 EQU CYREG_PRT3_PC2
RTC_CLK__0__PORT EQU 3
RTC_CLK__0__PS EQU CYREG_PRT3_PS
RTC_CLK__0__SHIFT EQU 5
RTC_CLK__DR EQU CYREG_PRT3_DR
RTC_CLK__INTCFG EQU CYREG_PRT3_INTCFG
RTC_CLK__INTSTAT EQU CYREG_PRT3_INTSTAT
RTC_CLK__MASK EQU 0x20
RTC_CLK__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
RTC_CLK__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
RTC_CLK__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
RTC_CLK__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
RTC_CLK__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
RTC_CLK__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
RTC_CLK__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
RTC_CLK__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
RTC_CLK__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
RTC_CLK__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
RTC_CLK__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
RTC_CLK__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
RTC_CLK__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
RTC_CLK__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
RTC_CLK__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
RTC_CLK__PC EQU CYREG_PRT3_PC
RTC_CLK__PC2 EQU CYREG_PRT3_PC2
RTC_CLK__PORT EQU 3
RTC_CLK__PS EQU CYREG_PRT3_PS
RTC_CLK__SHIFT EQU 5

/* SwClock */
SwClock__DIVIDER_MASK EQU 0x0000FFFF
SwClock__ENABLE EQU CYREG_CLK_DIVIDER_C01
SwClock__ENABLE_MASK EQU 0x80000000
SwClock__MASK EQU 0x80000000
SwClock__REGISTER EQU CYREG_CLK_DIVIDER_C01

/* DCF_DATA */
DCF_DATA__0__DM__MASK EQU 0x1C0000
DCF_DATA__0__DM__SHIFT EQU 18
DCF_DATA__0__DR EQU CYREG_PRT3_DR
DCF_DATA__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
DCF_DATA__0__HSIOM_MASK EQU 0x0F000000
DCF_DATA__0__HSIOM_SHIFT EQU 24
DCF_DATA__0__INTCFG EQU CYREG_PRT3_INTCFG
DCF_DATA__0__INTSTAT EQU CYREG_PRT3_INTSTAT
DCF_DATA__0__MASK EQU 0x40
DCF_DATA__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
DCF_DATA__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
DCF_DATA__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
DCF_DATA__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
DCF_DATA__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
DCF_DATA__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
DCF_DATA__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
DCF_DATA__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
DCF_DATA__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
DCF_DATA__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
DCF_DATA__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
DCF_DATA__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
DCF_DATA__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
DCF_DATA__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
DCF_DATA__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
DCF_DATA__0__PC EQU CYREG_PRT3_PC
DCF_DATA__0__PC2 EQU CYREG_PRT3_PC2
DCF_DATA__0__PORT EQU 3
DCF_DATA__0__PS EQU CYREG_PRT3_PS
DCF_DATA__0__SHIFT EQU 6
DCF_DATA__DR EQU CYREG_PRT3_DR
DCF_DATA__INTCFG EQU CYREG_PRT3_INTCFG
DCF_DATA__INTSTAT EQU CYREG_PRT3_INTSTAT
DCF_DATA__MASK EQU 0x40
DCF_DATA__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
DCF_DATA__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
DCF_DATA__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
DCF_DATA__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
DCF_DATA__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
DCF_DATA__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
DCF_DATA__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
DCF_DATA__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
DCF_DATA__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
DCF_DATA__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
DCF_DATA__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
DCF_DATA__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
DCF_DATA__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
DCF_DATA__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
DCF_DATA__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
DCF_DATA__PC EQU CYREG_PRT3_PC
DCF_DATA__PC2 EQU CYREG_PRT3_PC2
DCF_DATA__PORT EQU 3
DCF_DATA__PS EQU CYREG_PRT3_PS
DCF_DATA__SHIFT EQU 6
DCF_DATA__SNAP EQU CYREG_PRT3_INTSTAT

/* DISP_AFL */
DISP_AFL__0__DM__MASK EQU 0x38000
DISP_AFL__0__DM__SHIFT EQU 15
DISP_AFL__0__DR EQU CYREG_PRT2_DR
DISP_AFL__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
DISP_AFL__0__HSIOM_MASK EQU 0x00F00000
DISP_AFL__0__HSIOM_SHIFT EQU 20
DISP_AFL__0__INTCFG EQU CYREG_PRT2_INTCFG
DISP_AFL__0__INTSTAT EQU CYREG_PRT2_INTSTAT
DISP_AFL__0__MASK EQU 0x20
DISP_AFL__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
DISP_AFL__0__OUT_SEL_SHIFT EQU 10
DISP_AFL__0__OUT_SEL_VAL EQU 2
DISP_AFL__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
DISP_AFL__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
DISP_AFL__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
DISP_AFL__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
DISP_AFL__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
DISP_AFL__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
DISP_AFL__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
DISP_AFL__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
DISP_AFL__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
DISP_AFL__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
DISP_AFL__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
DISP_AFL__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
DISP_AFL__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
DISP_AFL__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
DISP_AFL__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
DISP_AFL__0__PC EQU CYREG_PRT2_PC
DISP_AFL__0__PC2 EQU CYREG_PRT2_PC2
DISP_AFL__0__PORT EQU 2
DISP_AFL__0__PS EQU CYREG_PRT2_PS
DISP_AFL__0__SHIFT EQU 5
DISP_AFL__DR EQU CYREG_PRT2_DR
DISP_AFL__INTCFG EQU CYREG_PRT2_INTCFG
DISP_AFL__INTSTAT EQU CYREG_PRT2_INTSTAT
DISP_AFL__MASK EQU 0x20
DISP_AFL__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
DISP_AFL__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
DISP_AFL__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
DISP_AFL__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
DISP_AFL__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
DISP_AFL__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
DISP_AFL__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
DISP_AFL__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
DISP_AFL__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
DISP_AFL__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
DISP_AFL__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
DISP_AFL__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
DISP_AFL__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
DISP_AFL__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
DISP_AFL__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
DISP_AFL__PC EQU CYREG_PRT2_PC
DISP_AFL__PC2 EQU CYREG_PRT2_PC2
DISP_AFL__PORT EQU 2
DISP_AFL__PS EQU CYREG_PRT2_PS
DISP_AFL__SHIFT EQU 5

/* DISP_CE1 */
DISP_CE1__0__DM__MASK EQU 0x07
DISP_CE1__0__DM__SHIFT EQU 0
DISP_CE1__0__DR EQU CYREG_PRT0_DR
DISP_CE1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
DISP_CE1__0__HSIOM_MASK EQU 0x0000000F
DISP_CE1__0__HSIOM_SHIFT EQU 0
DISP_CE1__0__INTCFG EQU CYREG_PRT0_INTCFG
DISP_CE1__0__INTSTAT EQU CYREG_PRT0_INTSTAT
DISP_CE1__0__MASK EQU 0x01
DISP_CE1__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
DISP_CE1__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
DISP_CE1__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
DISP_CE1__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
DISP_CE1__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
DISP_CE1__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
DISP_CE1__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
DISP_CE1__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
DISP_CE1__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
DISP_CE1__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
DISP_CE1__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
DISP_CE1__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
DISP_CE1__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
DISP_CE1__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
DISP_CE1__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
DISP_CE1__0__PC EQU CYREG_PRT0_PC
DISP_CE1__0__PC2 EQU CYREG_PRT0_PC2
DISP_CE1__0__PORT EQU 0
DISP_CE1__0__PS EQU CYREG_PRT0_PS
DISP_CE1__0__SHIFT EQU 0
DISP_CE1__DR EQU CYREG_PRT0_DR
DISP_CE1__INTCFG EQU CYREG_PRT0_INTCFG
DISP_CE1__INTSTAT EQU CYREG_PRT0_INTSTAT
DISP_CE1__MASK EQU 0x01
DISP_CE1__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
DISP_CE1__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
DISP_CE1__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
DISP_CE1__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
DISP_CE1__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
DISP_CE1__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
DISP_CE1__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
DISP_CE1__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
DISP_CE1__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
DISP_CE1__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
DISP_CE1__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
DISP_CE1__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
DISP_CE1__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
DISP_CE1__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
DISP_CE1__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
DISP_CE1__PC EQU CYREG_PRT0_PC
DISP_CE1__PC2 EQU CYREG_PRT0_PC2
DISP_CE1__PORT EQU 0
DISP_CE1__PS EQU CYREG_PRT0_PS
DISP_CE1__SHIFT EQU 0

/* DISP_CE2 */
DISP_CE2__0__DM__MASK EQU 0x38
DISP_CE2__0__DM__SHIFT EQU 3
DISP_CE2__0__DR EQU CYREG_PRT0_DR
DISP_CE2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
DISP_CE2__0__HSIOM_MASK EQU 0x000000F0
DISP_CE2__0__HSIOM_SHIFT EQU 4
DISP_CE2__0__INTCFG EQU CYREG_PRT0_INTCFG
DISP_CE2__0__INTSTAT EQU CYREG_PRT0_INTSTAT
DISP_CE2__0__MASK EQU 0x02
DISP_CE2__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
DISP_CE2__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
DISP_CE2__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
DISP_CE2__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
DISP_CE2__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
DISP_CE2__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
DISP_CE2__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
DISP_CE2__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
DISP_CE2__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
DISP_CE2__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
DISP_CE2__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
DISP_CE2__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
DISP_CE2__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
DISP_CE2__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
DISP_CE2__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
DISP_CE2__0__PC EQU CYREG_PRT0_PC
DISP_CE2__0__PC2 EQU CYREG_PRT0_PC2
DISP_CE2__0__PORT EQU 0
DISP_CE2__0__PS EQU CYREG_PRT0_PS
DISP_CE2__0__SHIFT EQU 1
DISP_CE2__DR EQU CYREG_PRT0_DR
DISP_CE2__INTCFG EQU CYREG_PRT0_INTCFG
DISP_CE2__INTSTAT EQU CYREG_PRT0_INTSTAT
DISP_CE2__MASK EQU 0x02
DISP_CE2__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
DISP_CE2__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
DISP_CE2__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
DISP_CE2__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
DISP_CE2__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
DISP_CE2__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
DISP_CE2__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
DISP_CE2__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
DISP_CE2__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
DISP_CE2__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
DISP_CE2__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
DISP_CE2__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
DISP_CE2__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
DISP_CE2__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
DISP_CE2__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
DISP_CE2__PC EQU CYREG_PRT0_PC
DISP_CE2__PC2 EQU CYREG_PRT0_PC2
DISP_CE2__PORT EQU 0
DISP_CE2__PS EQU CYREG_PRT0_PS
DISP_CE2__SHIFT EQU 1

/* DISP_CE3 */
DISP_CE3__0__DM__MASK EQU 0x1C0
DISP_CE3__0__DM__SHIFT EQU 6
DISP_CE3__0__DR EQU CYREG_PRT0_DR
DISP_CE3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
DISP_CE3__0__HSIOM_MASK EQU 0x00000F00
DISP_CE3__0__HSIOM_SHIFT EQU 8
DISP_CE3__0__INTCFG EQU CYREG_PRT0_INTCFG
DISP_CE3__0__INTSTAT EQU CYREG_PRT0_INTSTAT
DISP_CE3__0__MASK EQU 0x04
DISP_CE3__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
DISP_CE3__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
DISP_CE3__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
DISP_CE3__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
DISP_CE3__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
DISP_CE3__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
DISP_CE3__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
DISP_CE3__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
DISP_CE3__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
DISP_CE3__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
DISP_CE3__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
DISP_CE3__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
DISP_CE3__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
DISP_CE3__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
DISP_CE3__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
DISP_CE3__0__PC EQU CYREG_PRT0_PC
DISP_CE3__0__PC2 EQU CYREG_PRT0_PC2
DISP_CE3__0__PORT EQU 0
DISP_CE3__0__PS EQU CYREG_PRT0_PS
DISP_CE3__0__SHIFT EQU 2
DISP_CE3__DR EQU CYREG_PRT0_DR
DISP_CE3__INTCFG EQU CYREG_PRT0_INTCFG
DISP_CE3__INTSTAT EQU CYREG_PRT0_INTSTAT
DISP_CE3__MASK EQU 0x04
DISP_CE3__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
DISP_CE3__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
DISP_CE3__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
DISP_CE3__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
DISP_CE3__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
DISP_CE3__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
DISP_CE3__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
DISP_CE3__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
DISP_CE3__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
DISP_CE3__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
DISP_CE3__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
DISP_CE3__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
DISP_CE3__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
DISP_CE3__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
DISP_CE3__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
DISP_CE3__PC EQU CYREG_PRT0_PC
DISP_CE3__PC2 EQU CYREG_PRT0_PC2
DISP_CE3__PORT EQU 0
DISP_CE3__PS EQU CYREG_PRT0_PS
DISP_CE3__SHIFT EQU 2

/* DISP_CLK */
DISP_CLK__0__DM__MASK EQU 0xE00000
DISP_CLK__0__DM__SHIFT EQU 21
DISP_CLK__0__DR EQU CYREG_PRT3_DR
DISP_CLK__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
DISP_CLK__0__HSIOM_MASK EQU 0xF0000000
DISP_CLK__0__HSIOM_SHIFT EQU 28
DISP_CLK__0__INTCFG EQU CYREG_PRT3_INTCFG
DISP_CLK__0__INTSTAT EQU CYREG_PRT3_INTSTAT
DISP_CLK__0__MASK EQU 0x80
DISP_CLK__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
DISP_CLK__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
DISP_CLK__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
DISP_CLK__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
DISP_CLK__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
DISP_CLK__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
DISP_CLK__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
DISP_CLK__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
DISP_CLK__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
DISP_CLK__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
DISP_CLK__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
DISP_CLK__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
DISP_CLK__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
DISP_CLK__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
DISP_CLK__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
DISP_CLK__0__PC EQU CYREG_PRT3_PC
DISP_CLK__0__PC2 EQU CYREG_PRT3_PC2
DISP_CLK__0__PORT EQU 3
DISP_CLK__0__PS EQU CYREG_PRT3_PS
DISP_CLK__0__SHIFT EQU 7
DISP_CLK__DR EQU CYREG_PRT3_DR
DISP_CLK__INTCFG EQU CYREG_PRT3_INTCFG
DISP_CLK__INTSTAT EQU CYREG_PRT3_INTSTAT
DISP_CLK__MASK EQU 0x80
DISP_CLK__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
DISP_CLK__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
DISP_CLK__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
DISP_CLK__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
DISP_CLK__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
DISP_CLK__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
DISP_CLK__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
DISP_CLK__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
DISP_CLK__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
DISP_CLK__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
DISP_CLK__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
DISP_CLK__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
DISP_CLK__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
DISP_CLK__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
DISP_CLK__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
DISP_CLK__PC EQU CYREG_PRT3_PC
DISP_CLK__PC2 EQU CYREG_PRT3_PC2
DISP_CLK__PORT EQU 3
DISP_CLK__PS EQU CYREG_PRT3_PS
DISP_CLK__SHIFT EQU 7

/* DISP_RST */
DISP_RST__0__DM__MASK EQU 0x1C0
DISP_RST__0__DM__SHIFT EQU 6
DISP_RST__0__DR EQU CYREG_PRT4_DR
DISP_RST__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
DISP_RST__0__HSIOM_MASK EQU 0x00000F00
DISP_RST__0__HSIOM_SHIFT EQU 8
DISP_RST__0__INTCFG EQU CYREG_PRT4_INTCFG
DISP_RST__0__INTSTAT EQU CYREG_PRT4_INTSTAT
DISP_RST__0__MASK EQU 0x04
DISP_RST__0__PC EQU CYREG_PRT4_PC
DISP_RST__0__PC2 EQU CYREG_PRT4_PC2
DISP_RST__0__PORT EQU 4
DISP_RST__0__PS EQU CYREG_PRT4_PS
DISP_RST__0__SHIFT EQU 2
DISP_RST__DR EQU CYREG_PRT4_DR
DISP_RST__INTCFG EQU CYREG_PRT4_INTCFG
DISP_RST__INTSTAT EQU CYREG_PRT4_INTSTAT
DISP_RST__MASK EQU 0x04
DISP_RST__PC EQU CYREG_PRT4_PC
DISP_RST__PC2 EQU CYREG_PRT4_PC2
DISP_RST__PORT EQU 4
DISP_RST__PS EQU CYREG_PRT4_PS
DISP_RST__SHIFT EQU 2

/* RTC_DATA */
RTC_DATA__0__DM__MASK EQU 0x7000
RTC_DATA__0__DM__SHIFT EQU 12
RTC_DATA__0__DR EQU CYREG_PRT3_DR
RTC_DATA__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
RTC_DATA__0__HSIOM_MASK EQU 0x000F0000
RTC_DATA__0__HSIOM_SHIFT EQU 16
RTC_DATA__0__INTCFG EQU CYREG_PRT3_INTCFG
RTC_DATA__0__INTSTAT EQU CYREG_PRT3_INTSTAT
RTC_DATA__0__MASK EQU 0x10
RTC_DATA__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
RTC_DATA__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
RTC_DATA__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
RTC_DATA__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
RTC_DATA__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
RTC_DATA__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
RTC_DATA__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
RTC_DATA__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
RTC_DATA__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
RTC_DATA__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
RTC_DATA__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
RTC_DATA__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
RTC_DATA__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
RTC_DATA__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
RTC_DATA__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
RTC_DATA__0__PC EQU CYREG_PRT3_PC
RTC_DATA__0__PC2 EQU CYREG_PRT3_PC2
RTC_DATA__0__PORT EQU 3
RTC_DATA__0__PS EQU CYREG_PRT3_PS
RTC_DATA__0__SHIFT EQU 4
RTC_DATA__DR EQU CYREG_PRT3_DR
RTC_DATA__INTCFG EQU CYREG_PRT3_INTCFG
RTC_DATA__INTSTAT EQU CYREG_PRT3_INTSTAT
RTC_DATA__MASK EQU 0x10
RTC_DATA__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
RTC_DATA__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
RTC_DATA__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
RTC_DATA__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
RTC_DATA__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
RTC_DATA__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
RTC_DATA__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
RTC_DATA__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
RTC_DATA__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
RTC_DATA__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
RTC_DATA__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
RTC_DATA__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
RTC_DATA__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
RTC_DATA__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
RTC_DATA__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
RTC_DATA__PC EQU CYREG_PRT3_PC
RTC_DATA__PC2 EQU CYREG_PRT3_PC2
RTC_DATA__PORT EQU 3
RTC_DATA__PS EQU CYREG_PRT3_PS
RTC_DATA__SHIFT EQU 4

/* DCF_Timer */
DCF_Timer_Clock__DIVIDER_MASK EQU 0x0000FFFF
DCF_Timer_Clock__ENABLE EQU CYREG_CLK_DIVIDER_A01
DCF_Timer_Clock__ENABLE_MASK EQU 0x80000000
DCF_Timer_Clock__MASK EQU 0x80000000
DCF_Timer_Clock__REGISTER EQU CYREG_CLK_DIVIDER_A01
DCF_Timer_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
DCF_Timer_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
DCF_Timer_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
DCF_Timer_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
DCF_Timer_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
DCF_Timer_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
DCF_Timer_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
DCF_Timer_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
DCF_Timer_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
DCF_Timer_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
DCF_Timer_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
DCF_Timer_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
DCF_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
DCF_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
DCF_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
DCF_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
DCF_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
DCF_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
DCF_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
DCF_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
DCF_Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
DCF_Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
DCF_Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
DCF_Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
DCF_Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
DCF_Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
DCF_Timer_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
DCF_Timer_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
DCF_Timer_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
DCF_Timer_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

/* OP_amp_in */
OP_amp_in__0__DM__MASK EQU 0x07
OP_amp_in__0__DM__SHIFT EQU 0
OP_amp_in__0__DR EQU CYREG_PRT1_DR
OP_amp_in__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
OP_amp_in__0__HSIOM_MASK EQU 0x0000000F
OP_amp_in__0__HSIOM_SHIFT EQU 0
OP_amp_in__0__INTCFG EQU CYREG_PRT1_INTCFG
OP_amp_in__0__INTSTAT EQU CYREG_PRT1_INTSTAT
OP_amp_in__0__MASK EQU 0x01
OP_amp_in__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
OP_amp_in__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
OP_amp_in__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
OP_amp_in__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
OP_amp_in__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
OP_amp_in__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
OP_amp_in__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
OP_amp_in__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
OP_amp_in__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
OP_amp_in__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
OP_amp_in__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
OP_amp_in__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
OP_amp_in__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
OP_amp_in__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
OP_amp_in__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
OP_amp_in__0__PC EQU CYREG_PRT1_PC
OP_amp_in__0__PC2 EQU CYREG_PRT1_PC2
OP_amp_in__0__PORT EQU 1
OP_amp_in__0__PS EQU CYREG_PRT1_PS
OP_amp_in__0__SHIFT EQU 0
OP_amp_in__DR EQU CYREG_PRT1_DR
OP_amp_in__INTCFG EQU CYREG_PRT1_INTCFG
OP_amp_in__INTSTAT EQU CYREG_PRT1_INTSTAT
OP_amp_in__MASK EQU 0x01
OP_amp_in__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
OP_amp_in__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
OP_amp_in__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
OP_amp_in__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
OP_amp_in__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
OP_amp_in__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
OP_amp_in__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
OP_amp_in__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
OP_amp_in__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
OP_amp_in__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
OP_amp_in__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
OP_amp_in__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
OP_amp_in__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
OP_amp_in__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
OP_amp_in__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
OP_amp_in__PC EQU CYREG_PRT1_PC
OP_amp_in__PC2 EQU CYREG_PRT1_PC2
OP_amp_in__PORT EQU 1
OP_amp_in__PS EQU CYREG_PRT1_PS
OP_amp_in__SHIFT EQU 0

/* Timer_INT */
Timer_INT__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
Timer_INT__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
Timer_INT__INTC_MASK EQU 0x01
Timer_INT__INTC_NUMBER EQU 0
Timer_INT__INTC_PRIOR_MASK EQU 0xC0
Timer_INT__INTC_PRIOR_NUM EQU 3
Timer_INT__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
Timer_INT__INTC_SET_EN_REG EQU CYREG_CM0_ISER
Timer_INT__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* RTC_RST_CS */
RTC_RST_CS__0__DM__MASK EQU 0x1C0000
RTC_RST_CS__0__DM__SHIFT EQU 18
RTC_RST_CS__0__DR EQU CYREG_PRT0_DR
RTC_RST_CS__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
RTC_RST_CS__0__HSIOM_MASK EQU 0x0F000000
RTC_RST_CS__0__HSIOM_SHIFT EQU 24
RTC_RST_CS__0__INTCFG EQU CYREG_PRT0_INTCFG
RTC_RST_CS__0__INTSTAT EQU CYREG_PRT0_INTSTAT
RTC_RST_CS__0__MASK EQU 0x40
RTC_RST_CS__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
RTC_RST_CS__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
RTC_RST_CS__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
RTC_RST_CS__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
RTC_RST_CS__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
RTC_RST_CS__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
RTC_RST_CS__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
RTC_RST_CS__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
RTC_RST_CS__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
RTC_RST_CS__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
RTC_RST_CS__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
RTC_RST_CS__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
RTC_RST_CS__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
RTC_RST_CS__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
RTC_RST_CS__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
RTC_RST_CS__0__PC EQU CYREG_PRT0_PC
RTC_RST_CS__0__PC2 EQU CYREG_PRT0_PC2
RTC_RST_CS__0__PORT EQU 0
RTC_RST_CS__0__PS EQU CYREG_PRT0_PS
RTC_RST_CS__0__SHIFT EQU 6
RTC_RST_CS__DR EQU CYREG_PRT0_DR
RTC_RST_CS__INTCFG EQU CYREG_PRT0_INTCFG
RTC_RST_CS__INTSTAT EQU CYREG_PRT0_INTSTAT
RTC_RST_CS__MASK EQU 0x40
RTC_RST_CS__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
RTC_RST_CS__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
RTC_RST_CS__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
RTC_RST_CS__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
RTC_RST_CS__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
RTC_RST_CS__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
RTC_RST_CS__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
RTC_RST_CS__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
RTC_RST_CS__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
RTC_RST_CS__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
RTC_RST_CS__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
RTC_RST_CS__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
RTC_RST_CS__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
RTC_RST_CS__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
RTC_RST_CS__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
RTC_RST_CS__PC EQU CYREG_PRT0_PC
RTC_RST_CS__PC2 EQU CYREG_PRT0_PC2
RTC_RST_CS__PORT EQU 0
RTC_RST_CS__PS EQU CYREG_PRT0_PS
RTC_RST_CS__SHIFT EQU 6

/* Display_ADR */
Display_ADR_Sync_ctrl_reg__0__MASK EQU 0x01
Display_ADR_Sync_ctrl_reg__0__POS EQU 0
Display_ADR_Sync_ctrl_reg__1__MASK EQU 0x02
Display_ADR_Sync_ctrl_reg__1__POS EQU 1
Display_ADR_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_00
Display_ADR_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL_00
Display_ADR_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL_00
Display_ADR_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL_00
Display_ADR_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL_00
Display_ADR_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK_00
Display_ADR_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK_00
Display_ADR_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK_00
Display_ADR_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK_00
Display_ADR_Sync_ctrl_reg__2__MASK EQU 0x04
Display_ADR_Sync_ctrl_reg__2__POS EQU 2
Display_ADR_Sync_ctrl_reg__3__MASK EQU 0x08
Display_ADR_Sync_ctrl_reg__3__POS EQU 3
Display_ADR_Sync_ctrl_reg__32BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL_00
Display_ADR_Sync_ctrl_reg__32BIT_CONTROL_REG EQU CYREG_UDB_W32_CTL_00
Display_ADR_Sync_ctrl_reg__32BIT_COUNT_REG EQU CYREG_UDB_W32_CTL_00
Display_ADR_Sync_ctrl_reg__32BIT_PERIOD_REG EQU CYREG_UDB_W32_MSK_00
Display_ADR_Sync_ctrl_reg__4__MASK EQU 0x10
Display_ADR_Sync_ctrl_reg__4__POS EQU 4
Display_ADR_Sync_ctrl_reg__5__MASK EQU 0x20
Display_ADR_Sync_ctrl_reg__5__POS EQU 5
Display_ADR_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_00
Display_ADR_Sync_ctrl_reg__CONTROL_REG EQU CYREG_UDB_W8_CTL_00
Display_ADR_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_00
Display_ADR_Sync_ctrl_reg__COUNT_REG EQU CYREG_UDB_W8_CTL_00
Display_ADR_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_00
Display_ADR_Sync_ctrl_reg__MASK EQU 0x3F
Display_ADR_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
Display_ADR_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
Display_ADR_Sync_ctrl_reg__PERIOD_REG EQU CYREG_UDB_W8_MSK_00

/* P0_4_UNUSED */
P0_4_UNUSED__0__DM__MASK EQU 0x7000
P0_4_UNUSED__0__DM__SHIFT EQU 12
P0_4_UNUSED__0__DR EQU CYREG_PRT0_DR
P0_4_UNUSED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
P0_4_UNUSED__0__HSIOM_MASK EQU 0x000F0000
P0_4_UNUSED__0__HSIOM_SHIFT EQU 16
P0_4_UNUSED__0__INTCFG EQU CYREG_PRT0_INTCFG
P0_4_UNUSED__0__INTSTAT EQU CYREG_PRT0_INTSTAT
P0_4_UNUSED__0__MASK EQU 0x10
P0_4_UNUSED__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
P0_4_UNUSED__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
P0_4_UNUSED__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
P0_4_UNUSED__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
P0_4_UNUSED__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
P0_4_UNUSED__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
P0_4_UNUSED__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
P0_4_UNUSED__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
P0_4_UNUSED__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
P0_4_UNUSED__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
P0_4_UNUSED__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
P0_4_UNUSED__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
P0_4_UNUSED__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
P0_4_UNUSED__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
P0_4_UNUSED__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
P0_4_UNUSED__0__PC EQU CYREG_PRT0_PC
P0_4_UNUSED__0__PC2 EQU CYREG_PRT0_PC2
P0_4_UNUSED__0__PORT EQU 0
P0_4_UNUSED__0__PS EQU CYREG_PRT0_PS
P0_4_UNUSED__0__SHIFT EQU 4
P0_4_UNUSED__DR EQU CYREG_PRT0_DR
P0_4_UNUSED__INTCFG EQU CYREG_PRT0_INTCFG
P0_4_UNUSED__INTSTAT EQU CYREG_PRT0_INTSTAT
P0_4_UNUSED__MASK EQU 0x10
P0_4_UNUSED__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
P0_4_UNUSED__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
P0_4_UNUSED__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
P0_4_UNUSED__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
P0_4_UNUSED__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
P0_4_UNUSED__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
P0_4_UNUSED__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
P0_4_UNUSED__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
P0_4_UNUSED__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
P0_4_UNUSED__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
P0_4_UNUSED__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
P0_4_UNUSED__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
P0_4_UNUSED__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
P0_4_UNUSED__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
P0_4_UNUSED__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
P0_4_UNUSED__PC EQU CYREG_PRT0_PC
P0_4_UNUSED__PC2 EQU CYREG_PRT0_PC2
P0_4_UNUSED__PORT EQU 0
P0_4_UNUSED__PS EQU CYREG_PRT0_PS
P0_4_UNUSED__SHIFT EQU 4

/* P0_5_UNUSED */
P0_5_UNUSED__0__DM__MASK EQU 0x38000
P0_5_UNUSED__0__DM__SHIFT EQU 15
P0_5_UNUSED__0__DR EQU CYREG_PRT0_DR
P0_5_UNUSED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
P0_5_UNUSED__0__HSIOM_MASK EQU 0x00F00000
P0_5_UNUSED__0__HSIOM_SHIFT EQU 20
P0_5_UNUSED__0__INTCFG EQU CYREG_PRT0_INTCFG
P0_5_UNUSED__0__INTSTAT EQU CYREG_PRT0_INTSTAT
P0_5_UNUSED__0__MASK EQU 0x20
P0_5_UNUSED__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
P0_5_UNUSED__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
P0_5_UNUSED__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
P0_5_UNUSED__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
P0_5_UNUSED__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
P0_5_UNUSED__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
P0_5_UNUSED__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
P0_5_UNUSED__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
P0_5_UNUSED__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
P0_5_UNUSED__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
P0_5_UNUSED__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
P0_5_UNUSED__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
P0_5_UNUSED__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
P0_5_UNUSED__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
P0_5_UNUSED__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
P0_5_UNUSED__0__PC EQU CYREG_PRT0_PC
P0_5_UNUSED__0__PC2 EQU CYREG_PRT0_PC2
P0_5_UNUSED__0__PORT EQU 0
P0_5_UNUSED__0__PS EQU CYREG_PRT0_PS
P0_5_UNUSED__0__SHIFT EQU 5
P0_5_UNUSED__DR EQU CYREG_PRT0_DR
P0_5_UNUSED__INTCFG EQU CYREG_PRT0_INTCFG
P0_5_UNUSED__INTSTAT EQU CYREG_PRT0_INTSTAT
P0_5_UNUSED__MASK EQU 0x20
P0_5_UNUSED__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
P0_5_UNUSED__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
P0_5_UNUSED__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
P0_5_UNUSED__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
P0_5_UNUSED__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
P0_5_UNUSED__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
P0_5_UNUSED__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
P0_5_UNUSED__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
P0_5_UNUSED__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
P0_5_UNUSED__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
P0_5_UNUSED__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
P0_5_UNUSED__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
P0_5_UNUSED__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
P0_5_UNUSED__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
P0_5_UNUSED__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
P0_5_UNUSED__PC EQU CYREG_PRT0_PC
P0_5_UNUSED__PC2 EQU CYREG_PRT0_PC2
P0_5_UNUSED__PORT EQU 0
P0_5_UNUSED__PS EQU CYREG_PRT0_PS
P0_5_UNUSED__SHIFT EQU 5

/* DCF_PIN_INTR */
DCF_PIN_INTR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
DCF_PIN_INTR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
DCF_PIN_INTR__INTC_MASK EQU 0x08
DCF_PIN_INTR__INTC_NUMBER EQU 3
DCF_PIN_INTR__INTC_PRIOR_MASK EQU 0xC0000000
DCF_PIN_INTR__INTC_PRIOR_NUM EQU 3
DCF_PIN_INTR__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
DCF_PIN_INTR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
DCF_PIN_INTR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* Display_DATA */
Display_DATA_Sync_ctrl_reg__0__MASK EQU 0x01
Display_DATA_Sync_ctrl_reg__0__POS EQU 0
Display_DATA_Sync_ctrl_reg__1__MASK EQU 0x02
Display_DATA_Sync_ctrl_reg__1__POS EQU 1
Display_DATA_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
Display_DATA_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL_02
Display_DATA_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL_02
Display_DATA_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL_02
Display_DATA_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL_02
Display_DATA_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK_02
Display_DATA_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK_02
Display_DATA_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK_02
Display_DATA_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK_02
Display_DATA_Sync_ctrl_reg__2__MASK EQU 0x04
Display_DATA_Sync_ctrl_reg__2__POS EQU 2
Display_DATA_Sync_ctrl_reg__3__MASK EQU 0x08
Display_DATA_Sync_ctrl_reg__3__POS EQU 3
Display_DATA_Sync_ctrl_reg__4__MASK EQU 0x10
Display_DATA_Sync_ctrl_reg__4__POS EQU 4
Display_DATA_Sync_ctrl_reg__5__MASK EQU 0x20
Display_DATA_Sync_ctrl_reg__5__POS EQU 5
Display_DATA_Sync_ctrl_reg__6__MASK EQU 0x40
Display_DATA_Sync_ctrl_reg__6__POS EQU 6
Display_DATA_Sync_ctrl_reg__7__MASK EQU 0x80
Display_DATA_Sync_ctrl_reg__7__POS EQU 7
Display_DATA_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
Display_DATA_Sync_ctrl_reg__CONTROL_REG EQU CYREG_UDB_W8_CTL_02
Display_DATA_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_02
Display_DATA_Sync_ctrl_reg__COUNT_REG EQU CYREG_UDB_W8_CTL_02
Display_DATA_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_02
Display_DATA_Sync_ctrl_reg__MASK EQU 0xFF
Display_DATA_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
Display_DATA_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
Display_DATA_Sync_ctrl_reg__PERIOD_REG EQU CYREG_UDB_W8_MSK_02

/* DCF_TIMER_INTR */
DCF_TIMER_INTR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
DCF_TIMER_INTR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
DCF_TIMER_INTR__INTC_MASK EQU 0x10000
DCF_TIMER_INTR__INTC_NUMBER EQU 16
DCF_TIMER_INTR__INTC_PRIOR_MASK EQU 0xC0
DCF_TIMER_INTR__INTC_PRIOR_NUM EQU 3
DCF_TIMER_INTR__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
DCF_TIMER_INTR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
DCF_TIMER_INTR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* Periodic_Timer */
Periodic_Timer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Periodic_Timer_TimerUDB_rstSts_stsreg__0__POS EQU 0
Periodic_Timer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Periodic_Timer_TimerUDB_rstSts_stsreg__2__POS EQU 2
Periodic_Timer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Periodic_Timer_TimerUDB_rstSts_stsreg__3__POS EQU 3
Periodic_Timer_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
Periodic_Timer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_UDB_W8_MSK_03
Periodic_Timer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
Periodic_Timer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
Periodic_Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
Periodic_Timer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST_03
Periodic_Timer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST_03
Periodic_Timer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_UDB_W8_ST_03
Periodic_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Periodic_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Periodic_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
Periodic_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_UDB_W8_CTL_03
Periodic_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_03
Periodic_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_UDB_W8_CTL_03
Periodic_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_03
Periodic_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Periodic_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
Periodic_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
Periodic_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_UDB_W8_MSK_03
Periodic_Timer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A0_02
Periodic_Timer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A1_02
Periodic_Timer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D0_02
Periodic_Timer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D1_02
Periodic_Timer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
Periodic_Timer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F0_02
Periodic_Timer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F1_02
Periodic_Timer_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_02
Periodic_Timer_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_UDB_W8_A0_02
Periodic_Timer_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_UDB_W8_A1_02
Periodic_Timer_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_02
Periodic_Timer_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_UDB_W8_D0_02
Periodic_Timer_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_UDB_W8_D1_02
Periodic_Timer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
Periodic_Timer_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_02
Periodic_Timer_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_UDB_W8_F0_02
Periodic_Timer_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_UDB_W8_F1_02
Periodic_Timer_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
Periodic_Timer_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
Periodic_Timer_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_UDB_CAT16_A_03
Periodic_Timer_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_UDB_W8_A0_03
Periodic_Timer_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_UDB_W8_A1_03
Periodic_Timer_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_UDB_CAT16_D_03
Periodic_Timer_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_UDB_W8_D0_03
Periodic_Timer_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_UDB_W8_D1_03
Periodic_Timer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
Periodic_Timer_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_UDB_CAT16_F_03
Periodic_Timer_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_UDB_W8_F0_03
Periodic_Timer_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_UDB_W8_F1_03
Periodic_Timer_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
Periodic_Timer_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 24
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04C81193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 24
CYDEV_CHIP_MEMBER_4AA EQU 23
CYDEV_CHIP_MEMBER_4AB EQU 28
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4D EQU 18
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 25
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 22
CYDEV_CHIP_MEMBER_4I EQU 30
CYDEV_CHIP_MEMBER_4J EQU 19
CYDEV_CHIP_MEMBER_4K EQU 20
CYDEV_CHIP_MEMBER_4L EQU 29
CYDEV_CHIP_MEMBER_4M EQU 27
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 26
CYDEV_CHIP_MEMBER_4Q EQU 15
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 21
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 16
CYDEV_CHIP_MEMBER_4Z EQU 17
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 31
CYDEV_CHIP_MEMBER_FM3 EQU 35
CYDEV_CHIP_MEMBER_FM4 EQU 36
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 32
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 33
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 34
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_Disable
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_ENABLE EQU 0
CYDEV_DFT_SELECT_CLK0 EQU 1
CYDEV_DFT_SELECT_CLK1 EQU 2
CYDEV_HEAP_SIZE EQU 0x0100
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 2
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_WDT_GENERATE_ISR EQU 0
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
