Simulator report for sapr2
Fri Mar 31 20:59:43 2023
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 103 nodes    ;
; Simulation Coverage         ;      10.68 % ;
; Total Number of Transitions ; 624          ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Stratix II   ;
+-----------------------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                         ;
+--------------------------------------------------------------------------------------------+---------------+---------------+
; Option                                                                                     ; Setting       ; Default Value ;
+--------------------------------------------------------------------------------------------+---------------+---------------+
; Simulation mode                                                                            ; Functional    ; Timing        ;
; Start time                                                                                 ; 0 ns          ; 0 ns          ;
; Simulation results format                                                                  ; CVWF          ;               ;
; Vector input source                                                                        ; Waveform1.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On            ; On            ;
; Check outputs                                                                              ; Off           ; Off           ;
; Report simulation coverage                                                                 ; On            ; On            ;
; Display complete 1/0 value coverage report                                                 ; On            ; On            ;
; Display missing 1-value coverage report                                                    ; On            ; On            ;
; Display missing 0-value coverage report                                                    ; On            ; On            ;
; Detect setup and hold time violations                                                      ; Off           ; Off           ;
; Detect glitches                                                                            ; Off           ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off           ; Off           ;
; Generate Signal Activity File                                                              ; Off           ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; On            ; Off           ;
; VCD File for PowerPlay Power Analyzer output destination                                   ; sapr2.vcd     ;               ;
; Group bus channels in simulation results                                                   ; Off           ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On            ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE    ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off           ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off           ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto          ; Auto          ;
+--------------------------------------------------------------------------------------------+---------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      10.68 % ;
; Total nodes checked                                 ; 103          ;
; Total output ports checked                          ; 103          ;
; Total output ports with complete 1/0-value coverage ; 11           ;
; Total output ports with no 1/0-value coverage       ; 91           ;
; Total output ports with no 1-value coverage         ; 92           ;
; Total output ports with no 0-value coverage         ; 91           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+--------------------------------------------------------+
; Complete 1/0-Value Coverage                            ;
+------------------+------------------+------------------+
; Node Name        ; Output Port Name ; Output Port Type ;
+------------------+------------------+------------------+
; |sapr2|clk       ; |sapr2|clk       ; out              ;
; |sapr2|action[1] ; |sapr2|action[1] ; out              ;
; |sapr2|action[0] ; |sapr2|action[0] ; out              ;
; |sapr2|x[7]      ; |sapr2|x[7]      ; out              ;
; |sapr2|x[4]      ; |sapr2|x[4]      ; out              ;
; |sapr2|x[2]      ; |sapr2|x[2]      ; out              ;
; |sapr2|x[1]      ; |sapr2|x[1]      ; out              ;
; |sapr2|inst31    ; |sapr2|inst31    ; out0             ;
; |sapr2|inst25    ; |sapr2|inst25    ; out0             ;
; |sapr2|LED_BLUE  ; |sapr2|LED_BLUE  ; pin_out          ;
; |sapr2|inst37    ; |sapr2|inst37    ; out0             ;
+------------------+------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------+
; Node Name                                                                            ; Output Port Name                                                                     ; Output Port Type ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------+
; |sapr2|LED_RED                                                                       ; |sapr2|LED_RED                                                                       ; pin_out          ;
; |sapr2|inst38                                                                        ; |sapr2|inst38                                                                        ; out0             ;
; |sapr2|inst27                                                                        ; |sapr2|inst27                                                                        ; out0             ;
; |sapr2|x[6]                                                                          ; |sapr2|x[6]                                                                          ; out              ;
; |sapr2|x[5]                                                                          ; |sapr2|x[5]                                                                          ; out              ;
; |sapr2|x[3]                                                                          ; |sapr2|x[3]                                                                          ; out              ;
; |sapr2|x[0]                                                                          ; |sapr2|x[0]                                                                          ; out              ;
; |sapr2|LED_GREEN                                                                     ; |sapr2|LED_GREEN                                                                     ; pin_out          ;
; |sapr2|inst34                                                                        ; |sapr2|inst34                                                                        ; out0             ;
; |sapr2|inst36                                                                        ; |sapr2|inst36                                                                        ; out0             ;
; |sapr2|reg:inst29|lpm_ff:lpm_ff_component|dffs[7]                                    ; |sapr2|reg:inst29|lpm_ff:lpm_ff_component|dffs[7]                                    ; regout           ;
; |sapr2|reg:inst29|lpm_ff:lpm_ff_component|dffs[6]                                    ; |sapr2|reg:inst29|lpm_ff:lpm_ff_component|dffs[6]                                    ; regout           ;
; |sapr2|reg:inst29|lpm_ff:lpm_ff_component|dffs[5]                                    ; |sapr2|reg:inst29|lpm_ff:lpm_ff_component|dffs[5]                                    ; regout           ;
; |sapr2|reg:inst29|lpm_ff:lpm_ff_component|dffs[4]                                    ; |sapr2|reg:inst29|lpm_ff:lpm_ff_component|dffs[4]                                    ; regout           ;
; |sapr2|reg:inst29|lpm_ff:lpm_ff_component|dffs[3]                                    ; |sapr2|reg:inst29|lpm_ff:lpm_ff_component|dffs[3]                                    ; regout           ;
; |sapr2|reg:inst29|lpm_ff:lpm_ff_component|dffs[2]                                    ; |sapr2|reg:inst29|lpm_ff:lpm_ff_component|dffs[2]                                    ; regout           ;
; |sapr2|reg:inst29|lpm_ff:lpm_ff_component|dffs[1]                                    ; |sapr2|reg:inst29|lpm_ff:lpm_ff_component|dffs[1]                                    ; regout           ;
; |sapr2|reg:inst29|lpm_ff:lpm_ff_component|dffs[0]                                    ; |sapr2|reg:inst29|lpm_ff:lpm_ff_component|dffs[0]                                    ; regout           ;
; |sapr2|reg:inst33|lpm_ff:lpm_ff_component|dffs[7]                                    ; |sapr2|reg:inst33|lpm_ff:lpm_ff_component|dffs[7]                                    ; regout           ;
; |sapr2|reg:inst33|lpm_ff:lpm_ff_component|dffs[6]                                    ; |sapr2|reg:inst33|lpm_ff:lpm_ff_component|dffs[6]                                    ; regout           ;
; |sapr2|reg:inst33|lpm_ff:lpm_ff_component|dffs[5]                                    ; |sapr2|reg:inst33|lpm_ff:lpm_ff_component|dffs[5]                                    ; regout           ;
; |sapr2|reg:inst33|lpm_ff:lpm_ff_component|dffs[4]                                    ; |sapr2|reg:inst33|lpm_ff:lpm_ff_component|dffs[4]                                    ; regout           ;
; |sapr2|reg:inst33|lpm_ff:lpm_ff_component|dffs[3]                                    ; |sapr2|reg:inst33|lpm_ff:lpm_ff_component|dffs[3]                                    ; regout           ;
; |sapr2|reg:inst33|lpm_ff:lpm_ff_component|dffs[2]                                    ; |sapr2|reg:inst33|lpm_ff:lpm_ff_component|dffs[2]                                    ; regout           ;
; |sapr2|reg:inst33|lpm_ff:lpm_ff_component|dffs[1]                                    ; |sapr2|reg:inst33|lpm_ff:lpm_ff_component|dffs[1]                                    ; regout           ;
; |sapr2|reg:inst33|lpm_ff:lpm_ff_component|dffs[0]                                    ; |sapr2|reg:inst33|lpm_ff:lpm_ff_component|dffs[0]                                    ; regout           ;
; |sapr2|reg:inst30|lpm_ff:lpm_ff_component|dffs[7]                                    ; |sapr2|reg:inst30|lpm_ff:lpm_ff_component|dffs[7]                                    ; regout           ;
; |sapr2|reg:inst30|lpm_ff:lpm_ff_component|dffs[6]                                    ; |sapr2|reg:inst30|lpm_ff:lpm_ff_component|dffs[6]                                    ; regout           ;
; |sapr2|reg:inst30|lpm_ff:lpm_ff_component|dffs[5]                                    ; |sapr2|reg:inst30|lpm_ff:lpm_ff_component|dffs[5]                                    ; regout           ;
; |sapr2|reg:inst30|lpm_ff:lpm_ff_component|dffs[4]                                    ; |sapr2|reg:inst30|lpm_ff:lpm_ff_component|dffs[4]                                    ; regout           ;
; |sapr2|reg:inst30|lpm_ff:lpm_ff_component|dffs[3]                                    ; |sapr2|reg:inst30|lpm_ff:lpm_ff_component|dffs[3]                                    ; regout           ;
; |sapr2|reg:inst30|lpm_ff:lpm_ff_component|dffs[2]                                    ; |sapr2|reg:inst30|lpm_ff:lpm_ff_component|dffs[2]                                    ; regout           ;
; |sapr2|reg:inst30|lpm_ff:lpm_ff_component|dffs[1]                                    ; |sapr2|reg:inst30|lpm_ff:lpm_ff_component|dffs[1]                                    ; regout           ;
; |sapr2|reg:inst30|lpm_ff:lpm_ff_component|dffs[0]                                    ; |sapr2|reg:inst30|lpm_ff:lpm_ff_component|dffs[0]                                    ; regout           ;
; |sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~0    ; |sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~0    ; out0             ;
; |sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~1    ; |sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~1    ; out0             ;
; |sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~2    ; |sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~2    ; out0             ;
; |sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~3    ; |sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~3    ; out0             ;
; |sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~4    ; |sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~4    ; out0             ;
; |sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~5    ; |sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~5    ; out0             ;
; |sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~6    ; |sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~6    ; out0             ;
; |sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~7    ; |sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~7    ; out0             ;
; |sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~8    ; |sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~8    ; out0             ;
; |sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~9    ; |sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~9    ; out0             ;
; |sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~10   ; |sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~10   ; out0             ;
; |sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~11   ; |sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~11   ; out0             ;
; |sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~12   ; |sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~12   ; out0             ;
; |sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~13   ; |sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~13   ; out0             ;
; |sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~14   ; |sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~14   ; out0             ;
; |sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~15   ; |sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~15   ; out0             ;
; |sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~16   ; |sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~16   ; out0             ;
; |sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~17   ; |sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~17   ; out0             ;
; |sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~18   ; |sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~18   ; out0             ;
; |sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~19   ; |sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~19   ; out0             ;
; |sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~20   ; |sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~20   ; out0             ;
; |sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~21   ; |sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~21   ; out0             ;
; |sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~22   ; |sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~22   ; out0             ;
; |sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~23   ; |sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~23   ; out0             ;
; |sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~24   ; |sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~24   ; out0             ;
; |sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~25   ; |sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~25   ; out0             ;
; |sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~26   ; |sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~26   ; out0             ;
; |sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~27   ; |sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~27   ; out0             ;
; |sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~28   ; |sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~28   ; out0             ;
; |sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~0  ; |sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~0  ; out0             ;
; |sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~1  ; |sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~1  ; out0             ;
; |sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~2  ; |sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~2  ; out0             ;
; |sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~3  ; |sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~3  ; out0             ;
; |sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~4  ; |sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~4  ; out0             ;
; |sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~5  ; |sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~5  ; out0             ;
; |sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~6  ; |sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~6  ; out0             ;
; |sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~7  ; |sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~7  ; out0             ;
; |sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~8  ; |sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~8  ; out0             ;
; |sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~9  ; |sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~9  ; out0             ;
; |sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~10 ; |sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~10 ; out0             ;
; |sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~11 ; |sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~11 ; out0             ;
; |sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~12 ; |sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~12 ; out0             ;
; |sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~13 ; |sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~13 ; out0             ;
; |sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~14 ; |sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~14 ; out0             ;
; |sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~15 ; |sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~15 ; out0             ;
; |sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~16 ; |sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~16 ; out0             ;
; |sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~17 ; |sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~17 ; out0             ;
; |sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~18 ; |sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~18 ; out0             ;
; |sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~19 ; |sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~19 ; out0             ;
; |sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~20 ; |sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~20 ; out0             ;
; |sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~21 ; |sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~21 ; out0             ;
; |sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~22 ; |sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~22 ; out0             ;
; |sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~23 ; |sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~23 ; out0             ;
; |sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~24 ; |sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~24 ; out0             ;
; |sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~25 ; |sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~25 ; out0             ;
; |sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~26 ; |sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~26 ; out0             ;
; |sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~27 ; |sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~27 ; out0             ;
; |sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~28 ; |sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~28 ; out0             ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------+
; Node Name                                                                            ; Output Port Name                                                                     ; Output Port Type ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------+
; |sapr2|LED_RED                                                                       ; |sapr2|LED_RED                                                                       ; pin_out          ;
; |sapr2|inst38                                                                        ; |sapr2|inst38                                                                        ; out0             ;
; |sapr2|inst27                                                                        ; |sapr2|inst27                                                                        ; out0             ;
; |sapr2|x[6]                                                                          ; |sapr2|x[6]                                                                          ; out              ;
; |sapr2|x[3]                                                                          ; |sapr2|x[3]                                                                          ; out              ;
; |sapr2|x[0]                                                                          ; |sapr2|x[0]                                                                          ; out              ;
; |sapr2|LED_GREEN                                                                     ; |sapr2|LED_GREEN                                                                     ; pin_out          ;
; |sapr2|inst34                                                                        ; |sapr2|inst34                                                                        ; out0             ;
; |sapr2|inst36                                                                        ; |sapr2|inst36                                                                        ; out0             ;
; |sapr2|reg:inst29|lpm_ff:lpm_ff_component|dffs[7]                                    ; |sapr2|reg:inst29|lpm_ff:lpm_ff_component|dffs[7]                                    ; regout           ;
; |sapr2|reg:inst29|lpm_ff:lpm_ff_component|dffs[6]                                    ; |sapr2|reg:inst29|lpm_ff:lpm_ff_component|dffs[6]                                    ; regout           ;
; |sapr2|reg:inst29|lpm_ff:lpm_ff_component|dffs[5]                                    ; |sapr2|reg:inst29|lpm_ff:lpm_ff_component|dffs[5]                                    ; regout           ;
; |sapr2|reg:inst29|lpm_ff:lpm_ff_component|dffs[4]                                    ; |sapr2|reg:inst29|lpm_ff:lpm_ff_component|dffs[4]                                    ; regout           ;
; |sapr2|reg:inst29|lpm_ff:lpm_ff_component|dffs[3]                                    ; |sapr2|reg:inst29|lpm_ff:lpm_ff_component|dffs[3]                                    ; regout           ;
; |sapr2|reg:inst29|lpm_ff:lpm_ff_component|dffs[2]                                    ; |sapr2|reg:inst29|lpm_ff:lpm_ff_component|dffs[2]                                    ; regout           ;
; |sapr2|reg:inst29|lpm_ff:lpm_ff_component|dffs[1]                                    ; |sapr2|reg:inst29|lpm_ff:lpm_ff_component|dffs[1]                                    ; regout           ;
; |sapr2|reg:inst29|lpm_ff:lpm_ff_component|dffs[0]                                    ; |sapr2|reg:inst29|lpm_ff:lpm_ff_component|dffs[0]                                    ; regout           ;
; |sapr2|reg:inst33|lpm_ff:lpm_ff_component|dffs[7]                                    ; |sapr2|reg:inst33|lpm_ff:lpm_ff_component|dffs[7]                                    ; regout           ;
; |sapr2|reg:inst33|lpm_ff:lpm_ff_component|dffs[6]                                    ; |sapr2|reg:inst33|lpm_ff:lpm_ff_component|dffs[6]                                    ; regout           ;
; |sapr2|reg:inst33|lpm_ff:lpm_ff_component|dffs[5]                                    ; |sapr2|reg:inst33|lpm_ff:lpm_ff_component|dffs[5]                                    ; regout           ;
; |sapr2|reg:inst33|lpm_ff:lpm_ff_component|dffs[4]                                    ; |sapr2|reg:inst33|lpm_ff:lpm_ff_component|dffs[4]                                    ; regout           ;
; |sapr2|reg:inst33|lpm_ff:lpm_ff_component|dffs[3]                                    ; |sapr2|reg:inst33|lpm_ff:lpm_ff_component|dffs[3]                                    ; regout           ;
; |sapr2|reg:inst33|lpm_ff:lpm_ff_component|dffs[2]                                    ; |sapr2|reg:inst33|lpm_ff:lpm_ff_component|dffs[2]                                    ; regout           ;
; |sapr2|reg:inst33|lpm_ff:lpm_ff_component|dffs[1]                                    ; |sapr2|reg:inst33|lpm_ff:lpm_ff_component|dffs[1]                                    ; regout           ;
; |sapr2|reg:inst33|lpm_ff:lpm_ff_component|dffs[0]                                    ; |sapr2|reg:inst33|lpm_ff:lpm_ff_component|dffs[0]                                    ; regout           ;
; |sapr2|reg:inst30|lpm_ff:lpm_ff_component|dffs[7]                                    ; |sapr2|reg:inst30|lpm_ff:lpm_ff_component|dffs[7]                                    ; regout           ;
; |sapr2|reg:inst30|lpm_ff:lpm_ff_component|dffs[6]                                    ; |sapr2|reg:inst30|lpm_ff:lpm_ff_component|dffs[6]                                    ; regout           ;
; |sapr2|reg:inst30|lpm_ff:lpm_ff_component|dffs[5]                                    ; |sapr2|reg:inst30|lpm_ff:lpm_ff_component|dffs[5]                                    ; regout           ;
; |sapr2|reg:inst30|lpm_ff:lpm_ff_component|dffs[4]                                    ; |sapr2|reg:inst30|lpm_ff:lpm_ff_component|dffs[4]                                    ; regout           ;
; |sapr2|reg:inst30|lpm_ff:lpm_ff_component|dffs[3]                                    ; |sapr2|reg:inst30|lpm_ff:lpm_ff_component|dffs[3]                                    ; regout           ;
; |sapr2|reg:inst30|lpm_ff:lpm_ff_component|dffs[2]                                    ; |sapr2|reg:inst30|lpm_ff:lpm_ff_component|dffs[2]                                    ; regout           ;
; |sapr2|reg:inst30|lpm_ff:lpm_ff_component|dffs[1]                                    ; |sapr2|reg:inst30|lpm_ff:lpm_ff_component|dffs[1]                                    ; regout           ;
; |sapr2|reg:inst30|lpm_ff:lpm_ff_component|dffs[0]                                    ; |sapr2|reg:inst30|lpm_ff:lpm_ff_component|dffs[0]                                    ; regout           ;
; |sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~0    ; |sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~0    ; out0             ;
; |sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~1    ; |sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~1    ; out0             ;
; |sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~2    ; |sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~2    ; out0             ;
; |sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~3    ; |sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~3    ; out0             ;
; |sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~4    ; |sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~4    ; out0             ;
; |sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~5    ; |sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~5    ; out0             ;
; |sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~6    ; |sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~6    ; out0             ;
; |sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~7    ; |sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~7    ; out0             ;
; |sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~8    ; |sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~8    ; out0             ;
; |sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~9    ; |sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~9    ; out0             ;
; |sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~10   ; |sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~10   ; out0             ;
; |sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~11   ; |sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~11   ; out0             ;
; |sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~12   ; |sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~12   ; out0             ;
; |sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~13   ; |sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~13   ; out0             ;
; |sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~14   ; |sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~14   ; out0             ;
; |sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~15   ; |sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~15   ; out0             ;
; |sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~16   ; |sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~16   ; out0             ;
; |sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~17   ; |sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~17   ; out0             ;
; |sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~18   ; |sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~18   ; out0             ;
; |sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~19   ; |sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~19   ; out0             ;
; |sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~20   ; |sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~20   ; out0             ;
; |sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~21   ; |sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~21   ; out0             ;
; |sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~22   ; |sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~22   ; out0             ;
; |sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~23   ; |sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~23   ; out0             ;
; |sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~24   ; |sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~24   ; out0             ;
; |sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~25   ; |sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~25   ; out0             ;
; |sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~26   ; |sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~26   ; out0             ;
; |sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~27   ; |sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~27   ; out0             ;
; |sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~28   ; |sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~28   ; out0             ;
; |sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~0  ; |sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~0  ; out0             ;
; |sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~1  ; |sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~1  ; out0             ;
; |sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~2  ; |sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~2  ; out0             ;
; |sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~3  ; |sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~3  ; out0             ;
; |sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~4  ; |sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~4  ; out0             ;
; |sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~5  ; |sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~5  ; out0             ;
; |sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~6  ; |sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~6  ; out0             ;
; |sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~7  ; |sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~7  ; out0             ;
; |sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~8  ; |sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~8  ; out0             ;
; |sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~9  ; |sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~9  ; out0             ;
; |sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~10 ; |sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~10 ; out0             ;
; |sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~11 ; |sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~11 ; out0             ;
; |sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~12 ; |sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~12 ; out0             ;
; |sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~13 ; |sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~13 ; out0             ;
; |sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~14 ; |sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~14 ; out0             ;
; |sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~15 ; |sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~15 ; out0             ;
; |sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~16 ; |sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~16 ; out0             ;
; |sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~17 ; |sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~17 ; out0             ;
; |sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~18 ; |sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~18 ; out0             ;
; |sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~19 ; |sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~19 ; out0             ;
; |sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~20 ; |sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~20 ; out0             ;
; |sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~21 ; |sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~21 ; out0             ;
; |sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~22 ; |sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~22 ; out0             ;
; |sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~23 ; |sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~23 ; out0             ;
; |sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~24 ; |sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~24 ; out0             ;
; |sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~25 ; |sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~25 ; out0             ;
; |sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~26 ; |sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~26 ; out0             ;
; |sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~27 ; |sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~27 ; out0             ;
; |sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~28 ; |sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~28 ; out0             ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Mar 31 20:59:42 2023
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off sapr2 -c sapr2
Info: Using vector source file "C:/Users/user/OneDrive/Рабочий стол/Altera project/Waveform1.vwf"
Warning: Cannot find channels in vector source file for the following output ports - channels are required for VCD file generation for PowerPlay Power Analyzer
    Warning: Output port: "|sapr2|inst38"
    Warning: Output port: "|sapr2|inst27"
    Warning: Output port: "|sapr2|inst31"
    Warning: Output port: "|sapr2|inst34"
    Warning: Output port: "|sapr2|inst25"
    Warning: Output port: "|sapr2|inst37"
    Warning: Output port: "|sapr2|inst36"
    Warning: Output port: "|sapr2|reg:inst29|lpm_ff:lpm_ff_component|dffs[7]"
    Warning: Output port: "|sapr2|reg:inst29|lpm_ff:lpm_ff_component|dffs[6]"
    Warning: Output port: "|sapr2|reg:inst29|lpm_ff:lpm_ff_component|dffs[5]"
    Warning: Output port: "|sapr2|reg:inst29|lpm_ff:lpm_ff_component|dffs[4]"
    Warning: Output port: "|sapr2|reg:inst29|lpm_ff:lpm_ff_component|dffs[3]"
    Warning: Output port: "|sapr2|reg:inst29|lpm_ff:lpm_ff_component|dffs[2]"
    Warning: Output port: "|sapr2|reg:inst29|lpm_ff:lpm_ff_component|dffs[1]"
    Warning: Output port: "|sapr2|reg:inst29|lpm_ff:lpm_ff_component|dffs[0]"
    Warning: Output port: "|sapr2|reg:inst33|lpm_ff:lpm_ff_component|dffs[7]"
    Warning: Output port: "|sapr2|reg:inst33|lpm_ff:lpm_ff_component|dffs[6]"
    Warning: Output port: "|sapr2|reg:inst33|lpm_ff:lpm_ff_component|dffs[5]"
    Warning: Output port: "|sapr2|reg:inst33|lpm_ff:lpm_ff_component|dffs[4]"
    Warning: Output port: "|sapr2|reg:inst33|lpm_ff:lpm_ff_component|dffs[3]"
    Warning: Output port: "|sapr2|reg:inst33|lpm_ff:lpm_ff_component|dffs[2]"
    Warning: Output port: "|sapr2|reg:inst33|lpm_ff:lpm_ff_component|dffs[1]"
    Warning: Output port: "|sapr2|reg:inst33|lpm_ff:lpm_ff_component|dffs[0]"
    Warning: Output port: "|sapr2|reg:inst30|lpm_ff:lpm_ff_component|dffs[7]"
    Warning: Output port: "|sapr2|reg:inst30|lpm_ff:lpm_ff_component|dffs[6]"
    Warning: Output port: "|sapr2|reg:inst30|lpm_ff:lpm_ff_component|dffs[5]"
    Warning: Output port: "|sapr2|reg:inst30|lpm_ff:lpm_ff_component|dffs[4]"
    Warning: Output port: "|sapr2|reg:inst30|lpm_ff:lpm_ff_component|dffs[3]"
    Warning: Output port: "|sapr2|reg:inst30|lpm_ff:lpm_ff_component|dffs[2]"
    Warning: Output port: "|sapr2|reg:inst30|lpm_ff:lpm_ff_component|dffs[1]"
    Warning: Output port: "|sapr2|reg:inst30|lpm_ff:lpm_ff_component|dffs[0]"
    Warning: Output port: "|sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~0"
    Warning: Output port: "|sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~1"
    Warning: Output port: "|sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~2"
    Warning: Output port: "|sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~3"
    Warning: Output port: "|sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~4"
    Warning: Output port: "|sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~5"
    Warning: Output port: "|sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~6"
    Warning: Output port: "|sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~7"
    Warning: Output port: "|sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~8"
    Warning: Output port: "|sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~9"
    Warning: Output port: "|sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~10"
    Warning: Output port: "|sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~11"
    Warning: Output port: "|sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~12"
    Warning: Output port: "|sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~13"
    Warning: Output port: "|sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~14"
    Warning: Output port: "|sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~15"
    Warning: Output port: "|sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~16"
    Warning: Output port: "|sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~17"
    Warning: Output port: "|sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~18"
    Warning: Output port: "|sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~19"
    Warning: Output port: "|sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~20"
    Warning: Output port: "|sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~21"
    Warning: Output port: "|sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~22"
    Warning: Output port: "|sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~23"
    Warning: Output port: "|sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~24"
    Warning: Output port: "|sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~25"
    Warning: Output port: "|sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~26"
    Warning: Output port: "|sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~27"
    Warning: Output port: "|sapr2|comp:inst|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~28"
    Warning: Output port: "|sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~0"
    Warning: Output port: "|sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~1"
    Warning: Output port: "|sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~2"
    Warning: Output port: "|sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~3"
    Warning: Output port: "|sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~4"
    Warning: Output port: "|sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~5"
    Warning: Output port: "|sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~6"
    Warning: Output port: "|sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~7"
    Warning: Output port: "|sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~8"
    Warning: Output port: "|sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~9"
    Warning: Output port: "|sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~10"
    Warning: Output port: "|sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~11"
    Warning: Output port: "|sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~12"
    Warning: Output port: "|sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~13"
    Warning: Output port: "|sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~14"
    Warning: Output port: "|sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~15"
    Warning: Output port: "|sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~16"
    Warning: Output port: "|sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~17"
    Warning: Output port: "|sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~18"
    Warning: Output port: "|sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~19"
    Warning: Output port: "|sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~20"
    Warning: Output port: "|sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~21"
    Warning: Output port: "|sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~22"
    Warning: Output port: "|sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~23"
    Warning: Output port: "|sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~24"
    Warning: Output port: "|sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~25"
    Warning: Output port: "|sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~26"
    Warning: Output port: "|sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~27"
    Warning: Output port: "|sapr2|comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~28"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      10.68 %
Info: Number of transitions in simulation is 624
Info: Created VCD File C:/Users/user/OneDrive/Рабочий стол/Altera project/sapr2.vcd
Info: Quartus II Simulator was successful. 0 errors, 90 warnings
    Info: Peak virtual memory: 152 megabytes
    Info: Processing ended: Fri Mar 31 20:59:43 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


