$date
	Wed Oct  3 19:14:02 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 5 ! morse [4:0] $end
$var wire 5 " displayTraco [4:0] $end
$var wire 5 # displayPonto [4:0] $end
$var reg 4 $ num [3:0] $end
$var reg 1 % rdy $end
$var reg 1 & rst $end
$scope module codificador $end
$var wire 4 ' num [3:0] $end
$var wire 1 % ready $end
$var wire 1 & reset $end
$var reg 5 ( morse [4:0] $end
$upscope $end
$scope module demuxDisplay0 $end
$var wire 1 ) controle $end
$var wire 1 * ponto $end
$var wire 1 + traco $end
$upscope $end
$scope module demuxDisplay1 $end
$var wire 1 , controle $end
$var wire 1 - ponto $end
$var wire 1 . traco $end
$upscope $end
$scope module demuxDisplay2 $end
$var wire 1 / controle $end
$var wire 1 0 ponto $end
$var wire 1 1 traco $end
$upscope $end
$scope module demuxDisplay3 $end
$var wire 1 2 controle $end
$var wire 1 3 ponto $end
$var wire 1 4 traco $end
$upscope $end
$scope module demuxDisplay4 $end
$var wire 1 5 controle $end
$var wire 1 6 ponto $end
$var wire 1 7 traco $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
17
06
05
14
03
02
11
00
0/
1.
0-
0,
1+
0*
0)
b0 (
bx '
1&
x%
bx $
b0 #
b11111 "
b0 !
$end
#1
0&
#2
b1111 "
07
b10000 #
16
15
b10000 !
b10000 (
b1 $
b1 '
1%
#3
b111 "
04
b11000 #
13
12
b11000 !
b11000 (
b10 $
b10 '
1%
#4
b11 "
01
b11100 #
10
1/
b11100 !
b11100 (
b11 $
b11 '
1%
#5
b1 "
0.
b11110 #
1-
1,
b11110 !
b11110 (
b100 $
b100 '
1%
#6
b0 "
0+
b11111 #
1*
1)
b11111 !
b11111 (
b101 $
b101 '
1%
#7
b10000 "
17
b1111 #
06
05
b1111 !
b1111 (
b110 $
b110 '
1%
#8
b11000 "
14
b111 #
03
02
b111 !
b111 (
b111 $
b111 '
1%
#9
b11100 "
11
b11 #
00
0/
b11 !
b11 (
b1000 $
b1000 '
1%
#10
b11110 "
1.
b1 #
0-
0,
b1 !
b1 (
b1001 $
b1001 '
1%
#11
b11111 "
1+
b0 #
0*
0)
b0 !
b0 (
b0 $
b0 '
1%
#12
