<profile>
    <ReportVersion>
        <Version>2022.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xczu7ev-ffvc1156-2-i</Part>
        <TopModelName>seq_align_multiple</TopModelName>
        <TargetClockPeriod>4.00</TargetClockPeriod>
        <ClockUncertainty>1.08</ClockUncertainty>
        <FlowTarget>vitis</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>5.248</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>33</BRAM_18K>
            <FF>16726</FF>
            <LUT>44686</LUT>
            <URAM>0</URAM>
            <DSP>0</DSP>
        </Resources>
        <AvailableResources>
            <BRAM_18K>624</BRAM_18K>
            <DSP>1728</DSP>
            <FF>460800</FF>
            <LUT>230400</LUT>
            <URAM>96</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>5</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>5</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>seq_align_multiple</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>seq_align_multiple</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>seq_align_multiple</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WSTRB</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>query_string_comp_0_TDATA</name>
            <Object>query_string_comp_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>query_string_comp_0_TVALID</name>
            <Object>query_string_comp_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>query_string_comp_0_TREADY</name>
            <Object>query_string_comp_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>query_string_comp_1_TDATA</name>
            <Object>query_string_comp_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>query_string_comp_1_TVALID</name>
            <Object>query_string_comp_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>query_string_comp_1_TREADY</name>
            <Object>query_string_comp_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>query_string_comp_2_TDATA</name>
            <Object>query_string_comp_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>query_string_comp_2_TVALID</name>
            <Object>query_string_comp_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>query_string_comp_2_TREADY</name>
            <Object>query_string_comp_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>query_string_comp_3_TDATA</name>
            <Object>query_string_comp_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>query_string_comp_3_TVALID</name>
            <Object>query_string_comp_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>query_string_comp_3_TREADY</name>
            <Object>query_string_comp_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>query_string_comp_4_TDATA</name>
            <Object>query_string_comp_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>query_string_comp_4_TVALID</name>
            <Object>query_string_comp_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>query_string_comp_4_TREADY</name>
            <Object>query_string_comp_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>query_string_comp_5_TDATA</name>
            <Object>query_string_comp_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>query_string_comp_5_TVALID</name>
            <Object>query_string_comp_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>query_string_comp_5_TREADY</name>
            <Object>query_string_comp_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>query_string_comp_6_TDATA</name>
            <Object>query_string_comp_6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>query_string_comp_6_TVALID</name>
            <Object>query_string_comp_6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>query_string_comp_6_TREADY</name>
            <Object>query_string_comp_6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>query_string_comp_7_TDATA</name>
            <Object>query_string_comp_7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>query_string_comp_7_TVALID</name>
            <Object>query_string_comp_7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>query_string_comp_7_TREADY</name>
            <Object>query_string_comp_7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>reference_string_comp_0_TDATA</name>
            <Object>reference_string_comp_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>reference_string_comp_0_TVALID</name>
            <Object>reference_string_comp_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>reference_string_comp_0_TREADY</name>
            <Object>reference_string_comp_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>reference_string_comp_1_TDATA</name>
            <Object>reference_string_comp_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>reference_string_comp_1_TVALID</name>
            <Object>reference_string_comp_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>reference_string_comp_1_TREADY</name>
            <Object>reference_string_comp_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>reference_string_comp_2_TDATA</name>
            <Object>reference_string_comp_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>reference_string_comp_2_TVALID</name>
            <Object>reference_string_comp_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>reference_string_comp_2_TREADY</name>
            <Object>reference_string_comp_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>reference_string_comp_3_TDATA</name>
            <Object>reference_string_comp_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>reference_string_comp_3_TVALID</name>
            <Object>reference_string_comp_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>reference_string_comp_3_TREADY</name>
            <Object>reference_string_comp_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>reference_string_comp_4_TDATA</name>
            <Object>reference_string_comp_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>reference_string_comp_4_TVALID</name>
            <Object>reference_string_comp_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>reference_string_comp_4_TREADY</name>
            <Object>reference_string_comp_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>reference_string_comp_5_TDATA</name>
            <Object>reference_string_comp_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>reference_string_comp_5_TVALID</name>
            <Object>reference_string_comp_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>reference_string_comp_5_TREADY</name>
            <Object>reference_string_comp_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>reference_string_comp_6_TDATA</name>
            <Object>reference_string_comp_6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>reference_string_comp_6_TVALID</name>
            <Object>reference_string_comp_6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>reference_string_comp_6_TREADY</name>
            <Object>reference_string_comp_6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>reference_string_comp_7_TDATA</name>
            <Object>reference_string_comp_7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>reference_string_comp_7_TVALID</name>
            <Object>reference_string_comp_7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>reference_string_comp_7_TREADY</name>
            <Object>reference_string_comp_7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>seq_align_multiple</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_seq_align_global_fu_118</InstName>
                    <ModuleName>seq_align_global</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>118</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_seq_align_global_Pipeline_local_dpmem_loop_VITIS_LOOP_767_1_fu_1043</InstName>
                            <ModuleName>seq_align_global_Pipeline_local_dpmem_loop_VITIS_LOOP_767_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1043</ID>
                            <BindInstances>add_ln765_1_fu_640_p2 add_ln765_fu_652_p2 add_ln767_fu_1062_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_seq_align_global_Pipeline_VITIS_LOOP_773_2_fu_1110</InstName>
                            <ModuleName>seq_align_global_Pipeline_VITIS_LOOP_773_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1110</ID>
                            <BindInstances>add_ln776_fu_65_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_seq_align_global_Pipeline_VITIS_LOOP_786_4_VITIS_LOOP_788_5_fu_1116</InstName>
                            <ModuleName>seq_align_global_Pipeline_VITIS_LOOP_786_4_VITIS_LOOP_788_5</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1116</ID>
                            <BindInstances>add_ln786_1_fu_656_p2 add_ln786_fu_668_p2 add_ln791_fu_722_p2 add_ln788_fu_728_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_seq_align_global_Pipeline_VITIS_LOOP_795_6_fu_1184</InstName>
                            <ModuleName>seq_align_global_Pipeline_VITIS_LOOP_795_6</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1184</ID>
                            <BindInstances>add_ln795_fu_642_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_seq_align_global_Pipeline_VITIS_LOOP_828_9_fu_1222</InstName>
                            <ModuleName>seq_align_global_Pipeline_VITIS_LOOP_828_9</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1222</ID>
                            <BindInstances>i_2_fu_1005_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_seq_align_global_Pipeline_traceback_logic_fu_1291</InstName>
                            <ModuleName>seq_align_global_Pipeline_traceback_logic</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1291</ID>
                            <BindInstances>add_ln925_fu_578_p2 ultimate_row_value_3_fu_708_p2 ultimate_col_value_3_fu_716_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_seq_align_global_Pipeline_kernel1_fu_1327</InstName>
                            <ModuleName>seq_align_global_Pipeline_kernel1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1327</ID>
                            <BindInstances>add_ln836_fu_11132_p2 add_ln864_fu_11147_p2 a1_32_fu_14148_p2 empty_63_fu_11247_p2 add_ln878_fu_22877_p2 p_cast_fu_11252_p2 a3_fu_11264_p2 match_fu_14236_p2 add_ln859_fu_11276_p2 add_ln878_1_fu_18587_p2 add_ln859_30_fu_11282_p2 a1_fu_14366_p2 match_1_fu_14385_p2 add_ln859_1_fu_11356_p2 add_ln878_2_fu_18686_p2 add_ln859_31_fu_11362_p2 a1_2_fu_14542_p2 grp_fu_10588_p2 match_2_fu_14561_p2 grp_fu_10588_p2 add_ln859_2_fu_11436_p2 add_ln878_3_fu_18787_p2 add_ln859_32_fu_11442_p2 a1_3_fu_14718_p2 grp_fu_10593_p2 match_3_fu_14737_p2 grp_fu_10593_p2 add_ln859_3_fu_11516_p2 add_ln878_4_fu_18888_p2 add_ln859_33_fu_11522_p2 a1_4_fu_14894_p2 grp_fu_10598_p2 match_4_fu_14913_p2 grp_fu_10598_p2 add_ln859_4_fu_11596_p2 add_ln878_5_fu_18989_p2 add_ln859_34_fu_11602_p2 a1_5_fu_15070_p2 grp_fu_10603_p2 match_5_fu_15089_p2 grp_fu_10603_p2 add_ln859_5_fu_11676_p2 add_ln878_6_fu_19090_p2 add_ln859_35_fu_11682_p2 a1_6_fu_15246_p2 grp_fu_10608_p2 match_6_fu_15265_p2 grp_fu_10608_p2 add_ln859_6_fu_11756_p2 add_ln878_7_fu_19191_p2 add_ln859_36_fu_11762_p2 a1_7_fu_15422_p2 grp_fu_10613_p2 match_7_fu_15441_p2 grp_fu_10613_p2 add_ln859_7_fu_11836_p2 add_ln878_8_fu_19292_p2 add_ln859_37_fu_11842_p2 a1_8_fu_15598_p2 grp_fu_10618_p2 match_8_fu_15617_p2 grp_fu_10618_p2 add_ln859_8_fu_11916_p2 add_ln878_9_fu_19393_p2 add_ln859_38_fu_11922_p2 a1_9_fu_15774_p2 grp_fu_10623_p2 match_9_fu_15793_p2 grp_fu_10623_p2 add_ln859_9_fu_11996_p2 add_ln878_10_fu_19494_p2 add_ln859_39_fu_12002_p2 a1_10_fu_15950_p2 grp_fu_10628_p2 match_10_fu_15969_p2 grp_fu_10628_p2 add_ln859_10_fu_12076_p2 add_ln878_11_fu_19595_p2 add_ln859_40_fu_12082_p2 a1_11_fu_16126_p2 grp_fu_10633_p2 match_11_fu_16145_p2 grp_fu_10633_p2 add_ln859_11_fu_12156_p2 add_ln878_12_fu_19696_p2 add_ln859_41_fu_12162_p2 a1_12_fu_16302_p2 grp_fu_10638_p2 match_12_fu_16321_p2 grp_fu_10638_p2 add_ln859_12_fu_12236_p2 add_ln878_13_fu_19797_p2 add_ln859_42_fu_12242_p2 a1_13_fu_16478_p2 grp_fu_10643_p2 match_13_fu_16497_p2 grp_fu_10643_p2 add_ln859_13_fu_12316_p2 add_ln878_14_fu_19898_p2 add_ln859_43_fu_12322_p2 a1_14_fu_16654_p2 grp_fu_10648_p2 match_14_fu_16673_p2 grp_fu_10648_p2 add_ln859_14_fu_12396_p2 add_ln878_15_fu_19999_p2 add_ln859_44_fu_12402_p2 a1_15_fu_16830_p2 grp_fu_10653_p2 match_15_fu_16849_p2 grp_fu_10653_p2 add_ln859_15_fu_12476_p2 add_ln878_16_fu_20100_p2 add_ln859_45_fu_12482_p2 a1_16_fu_17006_p2 grp_fu_10658_p2 match_16_fu_17025_p2 grp_fu_10658_p2 add_ln859_16_fu_12556_p2 add_ln878_17_fu_20201_p2 add_ln859_46_fu_12562_p2 a1_17_fu_17182_p2 grp_fu_10663_p2 match_17_fu_17201_p2 grp_fu_10663_p2 add_ln859_17_fu_12636_p2 add_ln878_18_fu_20887_p2 add_ln859_47_fu_12642_p2 a1_18_fu_20311_p2 grp_fu_10668_p2 match_18_fu_20324_p2 grp_fu_10668_p2 add_ln859_18_fu_12716_p2 add_ln878_19_fu_20971_p2 add_ln859_48_fu_12722_p2 a1_19_fu_20421_p2 grp_fu_10673_p2 match_19_fu_20434_p2 grp_fu_10673_p2 add_ln859_19_fu_12796_p2 add_ln878_20_fu_21072_p2 add_ln859_49_fu_12802_p2 a1_20_fu_20522_p2 grp_fu_10678_p2 match_20_fu_20535_p2 grp_fu_10678_p2 add_ln859_20_fu_12876_p2 add_ln878_21_fu_21173_p2 add_ln859_50_fu_12882_p2 a1_21_fu_20623_p2 grp_fu_10683_p2 match_21_fu_20636_p2 grp_fu_10683_p2 add_ln859_21_fu_12956_p2 add_ln878_22_fu_21274_p2 add_ln859_51_fu_12962_p2 a1_22_fu_20724_p2 grp_fu_10688_p2 match_22_fu_20737_p2 grp_fu_10688_p2 add_ln859_22_fu_13036_p2 add_ln878_23_fu_21564_p2 add_ln859_52_fu_13042_p2 a1_23_fu_21384_p2 grp_fu_10693_p2 match_23_fu_20820_p2 grp_fu_10693_p2 add_ln859_23_fu_13116_p2 add_ln878_24_fu_22074_p2 add_ln859_53_fu_13122_p2 a1_24_fu_21657_p2 grp_fu_10698_p2 match_24_fu_21475_p2 grp_fu_10698_p2 add_ln859_24_fu_13196_p2 add_ln878_25_fu_22158_p2 add_ln859_54_fu_13202_p2 a1_25_fu_21753_p2 grp_fu_10703_p2 match_25_fu_21766_p2 grp_fu_10703_p2 add_ln859_25_fu_13276_p2 add_ln878_26_fu_22259_p2 add_ln859_55_fu_13282_p2 a1_26_fu_21854_p2 grp_fu_10708_p2 match_26_fu_21867_p2 grp_fu_10708_p2 add_ln859_26_fu_13356_p2 add_ln878_27_fu_22890_p2 add_ln859_56_fu_13362_p2 a1_27_fu_22369_p2 grp_fu_10713_p2 match_27_fu_21950_p2 grp_fu_10713_p2 add_ln859_27_fu_13436_p2 add_ln878_28_fu_22974_p2 add_ln859_57_fu_13442_p2 a1_28_fu_22465_p2 grp_fu_10718_p2 match_28_fu_22478_p2 grp_fu_10718_p2 add_ln859_28_fu_13516_p2 add_ln878_29_fu_23075_p2 add_ln859_58_fu_13522_p2 a1_29_fu_22566_p2 grp_fu_10723_p2 match_29_fu_22579_p2 grp_fu_10723_p2 add_ln859_29_fu_13596_p2 add_ln878_30_fu_23176_p2 add_ln859_59_fu_13602_p2 a1_30_fu_22667_p2 grp_fu_10728_p2 match_30_fu_22680_p2 grp_fu_10728_p2 add_ln101_fu_22760_p2 grp_fu_10733_p2 match_31_fu_22780_p2 grp_fu_10733_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>traceback_V_U traceback_V_1_U traceback_V_2_U traceback_V_3_U traceback_V_4_U traceback_V_5_U traceback_V_6_U traceback_V_7_U traceback_V_8_U traceback_V_9_U traceback_V_10_U traceback_V_11_U traceback_V_12_U traceback_V_13_U traceback_V_14_U traceback_V_15_U traceback_V_16_U traceback_V_17_U traceback_V_18_U traceback_V_19_U traceback_V_20_U traceback_V_21_U traceback_V_22_U traceback_V_23_U traceback_V_24_U traceback_V_25_U traceback_V_26_U traceback_V_27_U traceback_V_28_U traceback_V_29_U traceback_V_30_U traceback_V_31_U last_pe_score_U local_reference_U local_reference_1_U local_reference_2_U local_reference_3_U local_reference_4_U local_reference_5_U local_reference_6_U local_reference_7_U local_reference_8_U local_reference_9_U local_reference_10_U local_reference_11_U local_reference_12_U local_reference_13_U local_reference_14_U local_reference_15_U local_reference_16_U local_reference_17_U local_reference_18_U local_reference_19_U local_reference_20_U local_reference_21_U local_reference_22_U local_reference_23_U local_reference_24_U local_reference_25_U local_reference_26_U local_reference_27_U local_reference_28_U local_reference_29_U local_reference_30_U local_reference_31_U add_ln807_fu_1617_p2 diag_prev_assign_fu_1878_p2 mul148_fu_1900_p2 sub_ln802_fu_1906_p2 a1_1_fu_2245_p2 a1_2_fu_2251_p2 a1_4_fu_2257_p2 a1_6_fu_2263_p2 a1_8_fu_2269_p2 a1_10_fu_2275_p2 a1_12_fu_2281_p2 a1_14_fu_2287_p2 a1_16_fu_2293_p2 a1_18_fu_2299_p2 a1_20_fu_2305_p2 a1_22_fu_2311_p2 a1_24_fu_2317_p2 a1_26_fu_2323_p2 a1_28_fu_2329_p2 a1_30_fu_2335_p2 a1_32_fu_2341_p2 a1_34_fu_2347_p2 a1_36_fu_2353_p2 a1_38_fu_2359_p2 a1_40_fu_2365_p2 a1_42_fu_2371_p2 a1_44_fu_2377_p2 a1_46_fu_2383_p2 a1_48_fu_2389_p2 a1_50_fu_2395_p2 a1_52_fu_2401_p2 a1_54_fu_2407_p2 a1_56_fu_2413_p2 a1_58_fu_2419_p2 fix_1_fu_1912_p2 a1_60_fu_2425_p2 match_1_fu_2457_p2 match_3_fu_2476_p2 match_5_fu_2495_p2 match_7_fu_2514_p2 match_9_fu_2533_p2 match_11_fu_2552_p2 match_13_fu_2571_p2 match_15_fu_2590_p2 match_17_fu_2609_p2 match_19_fu_2628_p2 match_21_fu_2647_p2 match_23_fu_2666_p2 match_25_fu_2685_p2 match_27_fu_2704_p2 match_29_fu_2723_p2 match_31_fu_2742_p2 match_33_fu_2761_p2 match_35_fu_2780_p2 match_37_fu_2799_p2 match_39_fu_2818_p2 match_41_fu_2837_p2 match_43_fu_2856_p2 match_45_fu_2875_p2 match_47_fu_2894_p2 match_49_fu_2913_p2 match_51_fu_2932_p2 match_53_fu_2951_p2 match_55_fu_2970_p2 match_57_fu_2989_p2 match_59_fu_3008_p2 match_61_fu_3021_p2</BindInstances>
                </Instance>
            </InstancesList>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>seq_align_global_Pipeline_local_dpmem_loop_VITIS_LOOP_767_1</Name>
            <Loops>
                <local_dpmem_loop_VITIS_LOOP_767_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.377</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>98</Best-caseLatency>
                    <Average-caseLatency>98</Average-caseLatency>
                    <Worst-caseLatency>98</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.392 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.392 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.392 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>98</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <local_dpmem_loop_VITIS_LOOP_767_1>
                        <Name>local_dpmem_loop_VITIS_LOOP_767_1</Name>
                        <TripCount>96</TripCount>
                        <Latency>96</Latency>
                        <AbsoluteTimeLatency>0.384 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </local_dpmem_loop_VITIS_LOOP_767_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>17</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>127</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="local_dpmem_loop_VITIS_LOOP_767_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln765_1_fu_640_p2" SOURCE="seq_align_multiple.cpp:765" URAM="0" VARIABLE="add_ln765_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="local_dpmem_loop_VITIS_LOOP_767_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln765_fu_652_p2" SOURCE="seq_align_multiple.cpp:765" URAM="0" VARIABLE="add_ln765"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="local_dpmem_loop_VITIS_LOOP_767_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln767_fu_1062_p2" SOURCE="seq_align_multiple.cpp:767" URAM="0" VARIABLE="add_ln767"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>seq_align_global_Pipeline_VITIS_LOOP_773_2</Name>
            <Loops>
                <VITIS_LOOP_773_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.151</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>258</Best-caseLatency>
                    <Average-caseLatency>258</Average-caseLatency>
                    <Worst-caseLatency>258</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.032 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.032 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.032 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>258</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_773_2>
                        <Name>VITIS_LOOP_773_2</Name>
                        <TripCount>256</TripCount>
                        <Latency>256</Latency>
                        <AbsoluteTimeLatency>1.024 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_773_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>11</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>88</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_773_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln776_fu_65_p2" SOURCE="seq_align_multiple.cpp:776" URAM="0" VARIABLE="add_ln776"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>seq_align_global_Pipeline_VITIS_LOOP_786_4_VITIS_LOOP_788_5</Name>
            <Loops>
                <VITIS_LOOP_786_4_VITIS_LOOP_788_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.482</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>65538</Best-caseLatency>
                    <Average-caseLatency>65538</Average-caseLatency>
                    <Worst-caseLatency>65538</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.262 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.262 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.262 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65538</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_786_4_VITIS_LOOP_788_5>
                        <Name>VITIS_LOOP_786_4_VITIS_LOOP_788_5</Name>
                        <TripCount>65536</TripCount>
                        <Latency>65536</Latency>
                        <AbsoluteTimeLatency>0.262 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_786_4_VITIS_LOOP_788_5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>55</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>172</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_786_4_VITIS_LOOP_788_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln786_1_fu_656_p2" SOURCE="seq_align_multiple.cpp:786" URAM="0" VARIABLE="add_ln786_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_786_4_VITIS_LOOP_788_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln786_fu_668_p2" SOURCE="seq_align_multiple.cpp:786" URAM="0" VARIABLE="add_ln786"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_786_4_VITIS_LOOP_788_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln791_fu_722_p2" SOURCE="seq_align_multiple.cpp:791" URAM="0" VARIABLE="add_ln791"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_786_4_VITIS_LOOP_788_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln788_fu_728_p2" SOURCE="seq_align_multiple.cpp:788" URAM="0" VARIABLE="add_ln788"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>seq_align_global_Pipeline_VITIS_LOOP_795_6</Name>
            <Loops>
                <VITIS_LOOP_795_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>1.558</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>258</Best-caseLatency>
                    <Average-caseLatency>258</Average-caseLatency>
                    <Worst-caseLatency>258</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.032 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.032 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.032 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>258</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_795_6>
                        <Name>VITIS_LOOP_795_6</Name>
                        <TripCount>256</TripCount>
                        <Latency>256</Latency>
                        <AbsoluteTimeLatency>1.024 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_795_6>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>11</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>67</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_795_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln795_fu_642_p2" SOURCE="seq_align_multiple.cpp:795" URAM="0" VARIABLE="add_ln795"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>seq_align_global_Pipeline_VITIS_LOOP_828_9</Name>
            <Loops>
                <VITIS_LOOP_828_9/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>1.212</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>34</Best-caseLatency>
                    <Average-caseLatency>34</Average-caseLatency>
                    <Worst-caseLatency>34</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.136 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.136 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.136 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>34</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_828_9>
                        <Name>VITIS_LOOP_828_9</Name>
                        <TripCount>32</TripCount>
                        <Latency>32</Latency>
                        <AbsoluteTimeLatency>0.128 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_828_9>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>265</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>344</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_828_9" OPTYPE="add" PRAGMA="" RTLNAME="i_2_fu_1005_p2" SOURCE="seq_align_multiple.cpp:828" URAM="0" VARIABLE="i_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>seq_align_global_Pipeline_kernel1</Name>
            <Loops>
                <kernel1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>5.248</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>295</Best-caseLatency>
                    <Average-caseLatency>295</Average-caseLatency>
                    <Worst-caseLatency>295</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.548 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.548 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.548 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>295</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <kernel1>
                        <Name>kernel1</Name>
                        <TripCount>287</TripCount>
                        <Latency>293</Latency>
                        <AbsoluteTimeLatency>1.538 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>8</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </kernel1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>11898</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>35324</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>15</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln836_fu_11132_p2" SOURCE="seq_align_multiple.cpp:836" URAM="0" VARIABLE="add_ln836"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln864_fu_11147_p2" SOURCE="seq_align_multiple.cpp:864" URAM="0" VARIABLE="add_ln864"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="a1_32_fu_14148_p2" SOURCE="seq_align_multiple.cpp:851" URAM="0" VARIABLE="a1_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="empty_63_fu_11247_p2" SOURCE="seq_align_multiple.cpp:859" URAM="0" VARIABLE="empty_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln878_fu_22877_p2" SOURCE="seq_align_multiple.cpp:878" URAM="0" VARIABLE="add_ln878"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="p_cast_fu_11252_p2" SOURCE="seq_align_multiple.cpp:836" URAM="0" VARIABLE="p_cast"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="a3_fu_11264_p2" SOURCE="seq_align_multiple.cpp:102" URAM="0" VARIABLE="a3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="match_fu_14236_p2" SOURCE="seq_align_multiple.cpp:104" URAM="0" VARIABLE="match"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_fu_11276_p2" SOURCE="seq_align_multiple.cpp:859" URAM="0" VARIABLE="add_ln859"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln878_1_fu_18587_p2" SOURCE="seq_align_multiple.cpp:878" URAM="0" VARIABLE="add_ln878_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_30_fu_11282_p2" SOURCE="seq_align_multiple.cpp:859" URAM="0" VARIABLE="add_ln859_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="a1_fu_14366_p2" SOURCE="seq_align_multiple.cpp:101" URAM="0" VARIABLE="a1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="match_1_fu_14385_p2" SOURCE="seq_align_multiple.cpp:104" URAM="0" VARIABLE="match_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_1_fu_11356_p2" SOURCE="seq_align_multiple.cpp:859" URAM="0" VARIABLE="add_ln859_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln878_2_fu_18686_p2" SOURCE="seq_align_multiple.cpp:878" URAM="0" VARIABLE="add_ln878_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_31_fu_11362_p2" SOURCE="seq_align_multiple.cpp:859" URAM="0" VARIABLE="add_ln859_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="a1_2_fu_14542_p2" SOURCE="seq_align_multiple.cpp:101" URAM="0" VARIABLE="a1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10588_p2" SOURCE="seq_align_multiple.cpp:102" URAM="0" VARIABLE="a3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="match_2_fu_14561_p2" SOURCE="seq_align_multiple.cpp:104" URAM="0" VARIABLE="match_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10588_p2" SOURCE="seq_align_multiple.cpp:102" URAM="0" VARIABLE="a3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_2_fu_11436_p2" SOURCE="seq_align_multiple.cpp:859" URAM="0" VARIABLE="add_ln859_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln878_3_fu_18787_p2" SOURCE="seq_align_multiple.cpp:878" URAM="0" VARIABLE="add_ln878_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_32_fu_11442_p2" SOURCE="seq_align_multiple.cpp:859" URAM="0" VARIABLE="add_ln859_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="a1_3_fu_14718_p2" SOURCE="seq_align_multiple.cpp:101" URAM="0" VARIABLE="a1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10593_p2" SOURCE="seq_align_multiple.cpp:102" URAM="0" VARIABLE="a3_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="match_3_fu_14737_p2" SOURCE="seq_align_multiple.cpp:104" URAM="0" VARIABLE="match_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10593_p2" SOURCE="seq_align_multiple.cpp:102" URAM="0" VARIABLE="a3_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_3_fu_11516_p2" SOURCE="seq_align_multiple.cpp:859" URAM="0" VARIABLE="add_ln859_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln878_4_fu_18888_p2" SOURCE="seq_align_multiple.cpp:878" URAM="0" VARIABLE="add_ln878_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_33_fu_11522_p2" SOURCE="seq_align_multiple.cpp:859" URAM="0" VARIABLE="add_ln859_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="a1_4_fu_14894_p2" SOURCE="seq_align_multiple.cpp:101" URAM="0" VARIABLE="a1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10598_p2" SOURCE="seq_align_multiple.cpp:102" URAM="0" VARIABLE="a3_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="match_4_fu_14913_p2" SOURCE="seq_align_multiple.cpp:104" URAM="0" VARIABLE="match_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10598_p2" SOURCE="seq_align_multiple.cpp:102" URAM="0" VARIABLE="a3_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_4_fu_11596_p2" SOURCE="seq_align_multiple.cpp:859" URAM="0" VARIABLE="add_ln859_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln878_5_fu_18989_p2" SOURCE="seq_align_multiple.cpp:878" URAM="0" VARIABLE="add_ln878_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_34_fu_11602_p2" SOURCE="seq_align_multiple.cpp:859" URAM="0" VARIABLE="add_ln859_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="a1_5_fu_15070_p2" SOURCE="seq_align_multiple.cpp:101" URAM="0" VARIABLE="a1_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10603_p2" SOURCE="seq_align_multiple.cpp:102" URAM="0" VARIABLE="a3_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="match_5_fu_15089_p2" SOURCE="seq_align_multiple.cpp:104" URAM="0" VARIABLE="match_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10603_p2" SOURCE="seq_align_multiple.cpp:102" URAM="0" VARIABLE="a3_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_5_fu_11676_p2" SOURCE="seq_align_multiple.cpp:859" URAM="0" VARIABLE="add_ln859_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln878_6_fu_19090_p2" SOURCE="seq_align_multiple.cpp:878" URAM="0" VARIABLE="add_ln878_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_35_fu_11682_p2" SOURCE="seq_align_multiple.cpp:859" URAM="0" VARIABLE="add_ln859_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="a1_6_fu_15246_p2" SOURCE="seq_align_multiple.cpp:101" URAM="0" VARIABLE="a1_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10608_p2" SOURCE="seq_align_multiple.cpp:102" URAM="0" VARIABLE="a3_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="match_6_fu_15265_p2" SOURCE="seq_align_multiple.cpp:104" URAM="0" VARIABLE="match_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10608_p2" SOURCE="seq_align_multiple.cpp:102" URAM="0" VARIABLE="a3_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_6_fu_11756_p2" SOURCE="seq_align_multiple.cpp:859" URAM="0" VARIABLE="add_ln859_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln878_7_fu_19191_p2" SOURCE="seq_align_multiple.cpp:878" URAM="0" VARIABLE="add_ln878_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_36_fu_11762_p2" SOURCE="seq_align_multiple.cpp:859" URAM="0" VARIABLE="add_ln859_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="a1_7_fu_15422_p2" SOURCE="seq_align_multiple.cpp:101" URAM="0" VARIABLE="a1_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10613_p2" SOURCE="seq_align_multiple.cpp:102" URAM="0" VARIABLE="a3_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="match_7_fu_15441_p2" SOURCE="seq_align_multiple.cpp:104" URAM="0" VARIABLE="match_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10613_p2" SOURCE="seq_align_multiple.cpp:102" URAM="0" VARIABLE="a3_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_7_fu_11836_p2" SOURCE="seq_align_multiple.cpp:859" URAM="0" VARIABLE="add_ln859_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln878_8_fu_19292_p2" SOURCE="seq_align_multiple.cpp:878" URAM="0" VARIABLE="add_ln878_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_37_fu_11842_p2" SOURCE="seq_align_multiple.cpp:859" URAM="0" VARIABLE="add_ln859_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="a1_8_fu_15598_p2" SOURCE="seq_align_multiple.cpp:101" URAM="0" VARIABLE="a1_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10618_p2" SOURCE="seq_align_multiple.cpp:102" URAM="0" VARIABLE="a3_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="match_8_fu_15617_p2" SOURCE="seq_align_multiple.cpp:104" URAM="0" VARIABLE="match_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10618_p2" SOURCE="seq_align_multiple.cpp:102" URAM="0" VARIABLE="a3_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_8_fu_11916_p2" SOURCE="seq_align_multiple.cpp:859" URAM="0" VARIABLE="add_ln859_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln878_9_fu_19393_p2" SOURCE="seq_align_multiple.cpp:878" URAM="0" VARIABLE="add_ln878_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_38_fu_11922_p2" SOURCE="seq_align_multiple.cpp:859" URAM="0" VARIABLE="add_ln859_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="a1_9_fu_15774_p2" SOURCE="seq_align_multiple.cpp:101" URAM="0" VARIABLE="a1_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10623_p2" SOURCE="seq_align_multiple.cpp:102" URAM="0" VARIABLE="a3_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="match_9_fu_15793_p2" SOURCE="seq_align_multiple.cpp:104" URAM="0" VARIABLE="match_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10623_p2" SOURCE="seq_align_multiple.cpp:102" URAM="0" VARIABLE="a3_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_9_fu_11996_p2" SOURCE="seq_align_multiple.cpp:859" URAM="0" VARIABLE="add_ln859_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln878_10_fu_19494_p2" SOURCE="seq_align_multiple.cpp:878" URAM="0" VARIABLE="add_ln878_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_39_fu_12002_p2" SOURCE="seq_align_multiple.cpp:859" URAM="0" VARIABLE="add_ln859_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="a1_10_fu_15950_p2" SOURCE="seq_align_multiple.cpp:101" URAM="0" VARIABLE="a1_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10628_p2" SOURCE="seq_align_multiple.cpp:102" URAM="0" VARIABLE="a3_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="match_10_fu_15969_p2" SOURCE="seq_align_multiple.cpp:104" URAM="0" VARIABLE="match_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10628_p2" SOURCE="seq_align_multiple.cpp:102" URAM="0" VARIABLE="a3_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_10_fu_12076_p2" SOURCE="seq_align_multiple.cpp:859" URAM="0" VARIABLE="add_ln859_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln878_11_fu_19595_p2" SOURCE="seq_align_multiple.cpp:878" URAM="0" VARIABLE="add_ln878_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_40_fu_12082_p2" SOURCE="seq_align_multiple.cpp:859" URAM="0" VARIABLE="add_ln859_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="a1_11_fu_16126_p2" SOURCE="seq_align_multiple.cpp:101" URAM="0" VARIABLE="a1_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10633_p2" SOURCE="seq_align_multiple.cpp:102" URAM="0" VARIABLE="a3_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="match_11_fu_16145_p2" SOURCE="seq_align_multiple.cpp:104" URAM="0" VARIABLE="match_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10633_p2" SOURCE="seq_align_multiple.cpp:102" URAM="0" VARIABLE="a3_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_11_fu_12156_p2" SOURCE="seq_align_multiple.cpp:859" URAM="0" VARIABLE="add_ln859_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln878_12_fu_19696_p2" SOURCE="seq_align_multiple.cpp:878" URAM="0" VARIABLE="add_ln878_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_41_fu_12162_p2" SOURCE="seq_align_multiple.cpp:859" URAM="0" VARIABLE="add_ln859_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="a1_12_fu_16302_p2" SOURCE="seq_align_multiple.cpp:101" URAM="0" VARIABLE="a1_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10638_p2" SOURCE="seq_align_multiple.cpp:102" URAM="0" VARIABLE="a3_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="match_12_fu_16321_p2" SOURCE="seq_align_multiple.cpp:104" URAM="0" VARIABLE="match_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10638_p2" SOURCE="seq_align_multiple.cpp:102" URAM="0" VARIABLE="a3_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_12_fu_12236_p2" SOURCE="seq_align_multiple.cpp:859" URAM="0" VARIABLE="add_ln859_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln878_13_fu_19797_p2" SOURCE="seq_align_multiple.cpp:878" URAM="0" VARIABLE="add_ln878_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_42_fu_12242_p2" SOURCE="seq_align_multiple.cpp:859" URAM="0" VARIABLE="add_ln859_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="a1_13_fu_16478_p2" SOURCE="seq_align_multiple.cpp:101" URAM="0" VARIABLE="a1_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10643_p2" SOURCE="seq_align_multiple.cpp:102" URAM="0" VARIABLE="a3_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="match_13_fu_16497_p2" SOURCE="seq_align_multiple.cpp:104" URAM="0" VARIABLE="match_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10643_p2" SOURCE="seq_align_multiple.cpp:102" URAM="0" VARIABLE="a3_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_13_fu_12316_p2" SOURCE="seq_align_multiple.cpp:859" URAM="0" VARIABLE="add_ln859_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln878_14_fu_19898_p2" SOURCE="seq_align_multiple.cpp:878" URAM="0" VARIABLE="add_ln878_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_43_fu_12322_p2" SOURCE="seq_align_multiple.cpp:859" URAM="0" VARIABLE="add_ln859_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="a1_14_fu_16654_p2" SOURCE="seq_align_multiple.cpp:101" URAM="0" VARIABLE="a1_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10648_p2" SOURCE="seq_align_multiple.cpp:102" URAM="0" VARIABLE="a3_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="match_14_fu_16673_p2" SOURCE="seq_align_multiple.cpp:104" URAM="0" VARIABLE="match_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10648_p2" SOURCE="seq_align_multiple.cpp:102" URAM="0" VARIABLE="a3_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_14_fu_12396_p2" SOURCE="seq_align_multiple.cpp:859" URAM="0" VARIABLE="add_ln859_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln878_15_fu_19999_p2" SOURCE="seq_align_multiple.cpp:878" URAM="0" VARIABLE="add_ln878_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_44_fu_12402_p2" SOURCE="seq_align_multiple.cpp:859" URAM="0" VARIABLE="add_ln859_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="a1_15_fu_16830_p2" SOURCE="seq_align_multiple.cpp:101" URAM="0" VARIABLE="a1_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10653_p2" SOURCE="seq_align_multiple.cpp:102" URAM="0" VARIABLE="a3_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="match_15_fu_16849_p2" SOURCE="seq_align_multiple.cpp:104" URAM="0" VARIABLE="match_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10653_p2" SOURCE="seq_align_multiple.cpp:102" URAM="0" VARIABLE="a3_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_15_fu_12476_p2" SOURCE="seq_align_multiple.cpp:859" URAM="0" VARIABLE="add_ln859_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln878_16_fu_20100_p2" SOURCE="seq_align_multiple.cpp:878" URAM="0" VARIABLE="add_ln878_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_45_fu_12482_p2" SOURCE="seq_align_multiple.cpp:859" URAM="0" VARIABLE="add_ln859_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="a1_16_fu_17006_p2" SOURCE="seq_align_multiple.cpp:101" URAM="0" VARIABLE="a1_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10658_p2" SOURCE="seq_align_multiple.cpp:102" URAM="0" VARIABLE="a3_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="match_16_fu_17025_p2" SOURCE="seq_align_multiple.cpp:104" URAM="0" VARIABLE="match_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10658_p2" SOURCE="seq_align_multiple.cpp:102" URAM="0" VARIABLE="a3_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_16_fu_12556_p2" SOURCE="seq_align_multiple.cpp:859" URAM="0" VARIABLE="add_ln859_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln878_17_fu_20201_p2" SOURCE="seq_align_multiple.cpp:878" URAM="0" VARIABLE="add_ln878_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_46_fu_12562_p2" SOURCE="seq_align_multiple.cpp:859" URAM="0" VARIABLE="add_ln859_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="a1_17_fu_17182_p2" SOURCE="seq_align_multiple.cpp:101" URAM="0" VARIABLE="a1_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10663_p2" SOURCE="seq_align_multiple.cpp:102" URAM="0" VARIABLE="a3_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="match_17_fu_17201_p2" SOURCE="seq_align_multiple.cpp:104" URAM="0" VARIABLE="match_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10663_p2" SOURCE="seq_align_multiple.cpp:102" URAM="0" VARIABLE="a3_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_17_fu_12636_p2" SOURCE="seq_align_multiple.cpp:859" URAM="0" VARIABLE="add_ln859_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln878_18_fu_20887_p2" SOURCE="seq_align_multiple.cpp:878" URAM="0" VARIABLE="add_ln878_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_47_fu_12642_p2" SOURCE="seq_align_multiple.cpp:859" URAM="0" VARIABLE="add_ln859_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="a1_18_fu_20311_p2" SOURCE="seq_align_multiple.cpp:101" URAM="0" VARIABLE="a1_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10668_p2" SOURCE="seq_align_multiple.cpp:102" URAM="0" VARIABLE="a3_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="match_18_fu_20324_p2" SOURCE="seq_align_multiple.cpp:104" URAM="0" VARIABLE="match_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10668_p2" SOURCE="seq_align_multiple.cpp:102" URAM="0" VARIABLE="a3_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_18_fu_12716_p2" SOURCE="seq_align_multiple.cpp:859" URAM="0" VARIABLE="add_ln859_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln878_19_fu_20971_p2" SOURCE="seq_align_multiple.cpp:878" URAM="0" VARIABLE="add_ln878_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_48_fu_12722_p2" SOURCE="seq_align_multiple.cpp:859" URAM="0" VARIABLE="add_ln859_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="a1_19_fu_20421_p2" SOURCE="seq_align_multiple.cpp:101" URAM="0" VARIABLE="a1_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10673_p2" SOURCE="seq_align_multiple.cpp:102" URAM="0" VARIABLE="a3_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="match_19_fu_20434_p2" SOURCE="seq_align_multiple.cpp:104" URAM="0" VARIABLE="match_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10673_p2" SOURCE="seq_align_multiple.cpp:102" URAM="0" VARIABLE="a3_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_19_fu_12796_p2" SOURCE="seq_align_multiple.cpp:859" URAM="0" VARIABLE="add_ln859_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln878_20_fu_21072_p2" SOURCE="seq_align_multiple.cpp:878" URAM="0" VARIABLE="add_ln878_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_49_fu_12802_p2" SOURCE="seq_align_multiple.cpp:859" URAM="0" VARIABLE="add_ln859_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="a1_20_fu_20522_p2" SOURCE="seq_align_multiple.cpp:101" URAM="0" VARIABLE="a1_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10678_p2" SOURCE="seq_align_multiple.cpp:102" URAM="0" VARIABLE="a3_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="match_20_fu_20535_p2" SOURCE="seq_align_multiple.cpp:104" URAM="0" VARIABLE="match_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10678_p2" SOURCE="seq_align_multiple.cpp:102" URAM="0" VARIABLE="a3_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_20_fu_12876_p2" SOURCE="seq_align_multiple.cpp:859" URAM="0" VARIABLE="add_ln859_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln878_21_fu_21173_p2" SOURCE="seq_align_multiple.cpp:878" URAM="0" VARIABLE="add_ln878_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_50_fu_12882_p2" SOURCE="seq_align_multiple.cpp:859" URAM="0" VARIABLE="add_ln859_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="a1_21_fu_20623_p2" SOURCE="seq_align_multiple.cpp:101" URAM="0" VARIABLE="a1_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10683_p2" SOURCE="seq_align_multiple.cpp:102" URAM="0" VARIABLE="a3_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="match_21_fu_20636_p2" SOURCE="seq_align_multiple.cpp:104" URAM="0" VARIABLE="match_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10683_p2" SOURCE="seq_align_multiple.cpp:102" URAM="0" VARIABLE="a3_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_21_fu_12956_p2" SOURCE="seq_align_multiple.cpp:859" URAM="0" VARIABLE="add_ln859_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln878_22_fu_21274_p2" SOURCE="seq_align_multiple.cpp:878" URAM="0" VARIABLE="add_ln878_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_51_fu_12962_p2" SOURCE="seq_align_multiple.cpp:859" URAM="0" VARIABLE="add_ln859_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="a1_22_fu_20724_p2" SOURCE="seq_align_multiple.cpp:101" URAM="0" VARIABLE="a1_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10688_p2" SOURCE="seq_align_multiple.cpp:102" URAM="0" VARIABLE="a3_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="match_22_fu_20737_p2" SOURCE="seq_align_multiple.cpp:104" URAM="0" VARIABLE="match_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10688_p2" SOURCE="seq_align_multiple.cpp:102" URAM="0" VARIABLE="a3_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_22_fu_13036_p2" SOURCE="seq_align_multiple.cpp:859" URAM="0" VARIABLE="add_ln859_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln878_23_fu_21564_p2" SOURCE="seq_align_multiple.cpp:878" URAM="0" VARIABLE="add_ln878_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_52_fu_13042_p2" SOURCE="seq_align_multiple.cpp:859" URAM="0" VARIABLE="add_ln859_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="a1_23_fu_21384_p2" SOURCE="seq_align_multiple.cpp:101" URAM="0" VARIABLE="a1_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10693_p2" SOURCE="seq_align_multiple.cpp:102" URAM="0" VARIABLE="a3_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="match_23_fu_20820_p2" SOURCE="seq_align_multiple.cpp:104" URAM="0" VARIABLE="match_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10693_p2" SOURCE="seq_align_multiple.cpp:102" URAM="0" VARIABLE="a3_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_23_fu_13116_p2" SOURCE="seq_align_multiple.cpp:859" URAM="0" VARIABLE="add_ln859_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln878_24_fu_22074_p2" SOURCE="seq_align_multiple.cpp:878" URAM="0" VARIABLE="add_ln878_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_53_fu_13122_p2" SOURCE="seq_align_multiple.cpp:859" URAM="0" VARIABLE="add_ln859_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="a1_24_fu_21657_p2" SOURCE="seq_align_multiple.cpp:101" URAM="0" VARIABLE="a1_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10698_p2" SOURCE="seq_align_multiple.cpp:102" URAM="0" VARIABLE="a3_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="match_24_fu_21475_p2" SOURCE="seq_align_multiple.cpp:104" URAM="0" VARIABLE="match_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10698_p2" SOURCE="seq_align_multiple.cpp:102" URAM="0" VARIABLE="a3_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_24_fu_13196_p2" SOURCE="seq_align_multiple.cpp:859" URAM="0" VARIABLE="add_ln859_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln878_25_fu_22158_p2" SOURCE="seq_align_multiple.cpp:878" URAM="0" VARIABLE="add_ln878_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_54_fu_13202_p2" SOURCE="seq_align_multiple.cpp:859" URAM="0" VARIABLE="add_ln859_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="a1_25_fu_21753_p2" SOURCE="seq_align_multiple.cpp:101" URAM="0" VARIABLE="a1_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10703_p2" SOURCE="seq_align_multiple.cpp:102" URAM="0" VARIABLE="a3_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="match_25_fu_21766_p2" SOURCE="seq_align_multiple.cpp:104" URAM="0" VARIABLE="match_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10703_p2" SOURCE="seq_align_multiple.cpp:102" URAM="0" VARIABLE="a3_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_25_fu_13276_p2" SOURCE="seq_align_multiple.cpp:859" URAM="0" VARIABLE="add_ln859_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln878_26_fu_22259_p2" SOURCE="seq_align_multiple.cpp:878" URAM="0" VARIABLE="add_ln878_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_55_fu_13282_p2" SOURCE="seq_align_multiple.cpp:859" URAM="0" VARIABLE="add_ln859_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="a1_26_fu_21854_p2" SOURCE="seq_align_multiple.cpp:101" URAM="0" VARIABLE="a1_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10708_p2" SOURCE="seq_align_multiple.cpp:102" URAM="0" VARIABLE="a3_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="match_26_fu_21867_p2" SOURCE="seq_align_multiple.cpp:104" URAM="0" VARIABLE="match_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10708_p2" SOURCE="seq_align_multiple.cpp:102" URAM="0" VARIABLE="a3_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_26_fu_13356_p2" SOURCE="seq_align_multiple.cpp:859" URAM="0" VARIABLE="add_ln859_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln878_27_fu_22890_p2" SOURCE="seq_align_multiple.cpp:878" URAM="0" VARIABLE="add_ln878_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_56_fu_13362_p2" SOURCE="seq_align_multiple.cpp:859" URAM="0" VARIABLE="add_ln859_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="a1_27_fu_22369_p2" SOURCE="seq_align_multiple.cpp:101" URAM="0" VARIABLE="a1_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10713_p2" SOURCE="seq_align_multiple.cpp:102" URAM="0" VARIABLE="a3_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="match_27_fu_21950_p2" SOURCE="seq_align_multiple.cpp:104" URAM="0" VARIABLE="match_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10713_p2" SOURCE="seq_align_multiple.cpp:102" URAM="0" VARIABLE="a3_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_27_fu_13436_p2" SOURCE="seq_align_multiple.cpp:859" URAM="0" VARIABLE="add_ln859_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln878_28_fu_22974_p2" SOURCE="seq_align_multiple.cpp:878" URAM="0" VARIABLE="add_ln878_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_57_fu_13442_p2" SOURCE="seq_align_multiple.cpp:859" URAM="0" VARIABLE="add_ln859_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="a1_28_fu_22465_p2" SOURCE="seq_align_multiple.cpp:101" URAM="0" VARIABLE="a1_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10718_p2" SOURCE="seq_align_multiple.cpp:102" URAM="0" VARIABLE="a3_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="match_28_fu_22478_p2" SOURCE="seq_align_multiple.cpp:104" URAM="0" VARIABLE="match_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10718_p2" SOURCE="seq_align_multiple.cpp:102" URAM="0" VARIABLE="a3_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_28_fu_13516_p2" SOURCE="seq_align_multiple.cpp:859" URAM="0" VARIABLE="add_ln859_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln878_29_fu_23075_p2" SOURCE="seq_align_multiple.cpp:878" URAM="0" VARIABLE="add_ln878_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_58_fu_13522_p2" SOURCE="seq_align_multiple.cpp:859" URAM="0" VARIABLE="add_ln859_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="a1_29_fu_22566_p2" SOURCE="seq_align_multiple.cpp:101" URAM="0" VARIABLE="a1_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10723_p2" SOURCE="seq_align_multiple.cpp:102" URAM="0" VARIABLE="a3_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="match_29_fu_22579_p2" SOURCE="seq_align_multiple.cpp:104" URAM="0" VARIABLE="match_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10723_p2" SOURCE="seq_align_multiple.cpp:102" URAM="0" VARIABLE="a3_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_29_fu_13596_p2" SOURCE="seq_align_multiple.cpp:859" URAM="0" VARIABLE="add_ln859_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln878_30_fu_23176_p2" SOURCE="seq_align_multiple.cpp:878" URAM="0" VARIABLE="add_ln878_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_59_fu_13602_p2" SOURCE="seq_align_multiple.cpp:859" URAM="0" VARIABLE="add_ln859_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="a1_30_fu_22667_p2" SOURCE="seq_align_multiple.cpp:101" URAM="0" VARIABLE="a1_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10728_p2" SOURCE="seq_align_multiple.cpp:102" URAM="0" VARIABLE="a3_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="match_30_fu_22680_p2" SOURCE="seq_align_multiple.cpp:104" URAM="0" VARIABLE="match_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10728_p2" SOURCE="seq_align_multiple.cpp:102" URAM="0" VARIABLE="a3_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_fu_22760_p2" SOURCE="seq_align_multiple.cpp:101" URAM="0" VARIABLE="add_ln101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10733_p2" SOURCE="seq_align_multiple.cpp:102" URAM="0" VARIABLE="a3_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="match_31_fu_22780_p2" SOURCE="seq_align_multiple.cpp:104" URAM="0" VARIABLE="match_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel1" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_10733_p2" SOURCE="seq_align_multiple.cpp:102" URAM="0" VARIABLE="a3_60"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>seq_align_global_Pipeline_traceback_logic</Name>
            <Loops>
                <traceback_logic/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.721</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <traceback_logic>
                        <Name>traceback_logic</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </traceback_logic>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>137</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>412</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="traceback_logic" OPTYPE="add" PRAGMA="" RTLNAME="add_ln925_fu_578_p2" SOURCE="seq_align_multiple.cpp:925" URAM="0" VARIABLE="add_ln925"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="traceback_logic" OPTYPE="sub" PRAGMA="" RTLNAME="ultimate_row_value_3_fu_708_p2" SOURCE="seq_align_multiple.cpp:928" URAM="0" VARIABLE="ultimate_row_value_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="traceback_logic" OPTYPE="sub" PRAGMA="" RTLNAME="ultimate_col_value_3_fu_716_p2" SOURCE="seq_align_multiple.cpp:929" URAM="0" VARIABLE="ultimate_col_value_3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>seq_align_global</Name>
            <Loops>
                <kernel/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>5.248</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <kernel>
                        <Name>kernel</Name>
                        <TripCount>8</TripCount>
                        <Latency>2672</Latency>
                        <AbsoluteTimeLatency>14.023 us</AbsoluteTimeLatency>
                        <IterationLatency>334</IterationLatency>
                        <PipelineDepth>334</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_seq_align_global_Pipeline_VITIS_LOOP_828_9_fu_1222</Instance>
                            <Instance>grp_seq_align_global_Pipeline_kernel1_fu_1327</Instance>
                        </InstanceList>
                    </kernel>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>33</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>5</UTIL_BRAM>
                    <FF>15770</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>42822</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>18</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="traceback_V_U" SOURCE="seq_align_multiple.cpp:745" URAM="0" VARIABLE="traceback_V"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="traceback_V_1_U" SOURCE="seq_align_multiple.cpp:745" URAM="0" VARIABLE="traceback_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="traceback_V_2_U" SOURCE="seq_align_multiple.cpp:745" URAM="0" VARIABLE="traceback_V_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="traceback_V_3_U" SOURCE="seq_align_multiple.cpp:745" URAM="0" VARIABLE="traceback_V_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="traceback_V_4_U" SOURCE="seq_align_multiple.cpp:745" URAM="0" VARIABLE="traceback_V_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="traceback_V_5_U" SOURCE="seq_align_multiple.cpp:745" URAM="0" VARIABLE="traceback_V_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="traceback_V_6_U" SOURCE="seq_align_multiple.cpp:745" URAM="0" VARIABLE="traceback_V_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="traceback_V_7_U" SOURCE="seq_align_multiple.cpp:745" URAM="0" VARIABLE="traceback_V_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="traceback_V_8_U" SOURCE="seq_align_multiple.cpp:745" URAM="0" VARIABLE="traceback_V_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="traceback_V_9_U" SOURCE="seq_align_multiple.cpp:745" URAM="0" VARIABLE="traceback_V_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="traceback_V_10_U" SOURCE="seq_align_multiple.cpp:745" URAM="0" VARIABLE="traceback_V_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="traceback_V_11_U" SOURCE="seq_align_multiple.cpp:745" URAM="0" VARIABLE="traceback_V_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="traceback_V_12_U" SOURCE="seq_align_multiple.cpp:745" URAM="0" VARIABLE="traceback_V_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="traceback_V_13_U" SOURCE="seq_align_multiple.cpp:745" URAM="0" VARIABLE="traceback_V_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="traceback_V_14_U" SOURCE="seq_align_multiple.cpp:745" URAM="0" VARIABLE="traceback_V_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="traceback_V_15_U" SOURCE="seq_align_multiple.cpp:745" URAM="0" VARIABLE="traceback_V_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="traceback_V_16_U" SOURCE="seq_align_multiple.cpp:745" URAM="0" VARIABLE="traceback_V_16"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="traceback_V_17_U" SOURCE="seq_align_multiple.cpp:745" URAM="0" VARIABLE="traceback_V_17"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="traceback_V_18_U" SOURCE="seq_align_multiple.cpp:745" URAM="0" VARIABLE="traceback_V_18"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="traceback_V_19_U" SOURCE="seq_align_multiple.cpp:745" URAM="0" VARIABLE="traceback_V_19"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="traceback_V_20_U" SOURCE="seq_align_multiple.cpp:745" URAM="0" VARIABLE="traceback_V_20"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="traceback_V_21_U" SOURCE="seq_align_multiple.cpp:745" URAM="0" VARIABLE="traceback_V_21"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="traceback_V_22_U" SOURCE="seq_align_multiple.cpp:745" URAM="0" VARIABLE="traceback_V_22"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="traceback_V_23_U" SOURCE="seq_align_multiple.cpp:745" URAM="0" VARIABLE="traceback_V_23"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="traceback_V_24_U" SOURCE="seq_align_multiple.cpp:745" URAM="0" VARIABLE="traceback_V_24"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="traceback_V_25_U" SOURCE="seq_align_multiple.cpp:745" URAM="0" VARIABLE="traceback_V_25"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="traceback_V_26_U" SOURCE="seq_align_multiple.cpp:745" URAM="0" VARIABLE="traceback_V_26"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="traceback_V_27_U" SOURCE="seq_align_multiple.cpp:745" URAM="0" VARIABLE="traceback_V_27"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="traceback_V_28_U" SOURCE="seq_align_multiple.cpp:745" URAM="0" VARIABLE="traceback_V_28"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="traceback_V_29_U" SOURCE="seq_align_multiple.cpp:745" URAM="0" VARIABLE="traceback_V_29"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="traceback_V_30_U" SOURCE="seq_align_multiple.cpp:745" URAM="0" VARIABLE="traceback_V_30"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="traceback_V_31_U" SOURCE="seq_align_multiple.cpp:745" URAM="0" VARIABLE="traceback_V_31"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="last_pe_score_U" SOURCE="seq_align_multiple.cpp:747" URAM="0" VARIABLE="last_pe_score"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_reference_U" SOURCE="seq_align_multiple.cpp:757" URAM="0" VARIABLE="local_reference"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_reference_1_U" SOURCE="seq_align_multiple.cpp:757" URAM="0" VARIABLE="local_reference_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_reference_2_U" SOURCE="seq_align_multiple.cpp:757" URAM="0" VARIABLE="local_reference_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_reference_3_U" SOURCE="seq_align_multiple.cpp:757" URAM="0" VARIABLE="local_reference_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_reference_4_U" SOURCE="seq_align_multiple.cpp:757" URAM="0" VARIABLE="local_reference_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_reference_5_U" SOURCE="seq_align_multiple.cpp:757" URAM="0" VARIABLE="local_reference_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_reference_6_U" SOURCE="seq_align_multiple.cpp:757" URAM="0" VARIABLE="local_reference_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_reference_7_U" SOURCE="seq_align_multiple.cpp:757" URAM="0" VARIABLE="local_reference_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_reference_8_U" SOURCE="seq_align_multiple.cpp:757" URAM="0" VARIABLE="local_reference_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_reference_9_U" SOURCE="seq_align_multiple.cpp:757" URAM="0" VARIABLE="local_reference_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_reference_10_U" SOURCE="seq_align_multiple.cpp:757" URAM="0" VARIABLE="local_reference_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_reference_11_U" SOURCE="seq_align_multiple.cpp:757" URAM="0" VARIABLE="local_reference_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_reference_12_U" SOURCE="seq_align_multiple.cpp:757" URAM="0" VARIABLE="local_reference_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_reference_13_U" SOURCE="seq_align_multiple.cpp:757" URAM="0" VARIABLE="local_reference_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_reference_14_U" SOURCE="seq_align_multiple.cpp:757" URAM="0" VARIABLE="local_reference_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_reference_15_U" SOURCE="seq_align_multiple.cpp:757" URAM="0" VARIABLE="local_reference_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_reference_16_U" SOURCE="seq_align_multiple.cpp:757" URAM="0" VARIABLE="local_reference_16"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_reference_17_U" SOURCE="seq_align_multiple.cpp:757" URAM="0" VARIABLE="local_reference_17"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_reference_18_U" SOURCE="seq_align_multiple.cpp:757" URAM="0" VARIABLE="local_reference_18"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_reference_19_U" SOURCE="seq_align_multiple.cpp:757" URAM="0" VARIABLE="local_reference_19"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_reference_20_U" SOURCE="seq_align_multiple.cpp:757" URAM="0" VARIABLE="local_reference_20"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_reference_21_U" SOURCE="seq_align_multiple.cpp:757" URAM="0" VARIABLE="local_reference_21"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_reference_22_U" SOURCE="seq_align_multiple.cpp:757" URAM="0" VARIABLE="local_reference_22"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_reference_23_U" SOURCE="seq_align_multiple.cpp:757" URAM="0" VARIABLE="local_reference_23"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_reference_24_U" SOURCE="seq_align_multiple.cpp:757" URAM="0" VARIABLE="local_reference_24"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_reference_25_U" SOURCE="seq_align_multiple.cpp:757" URAM="0" VARIABLE="local_reference_25"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_reference_26_U" SOURCE="seq_align_multiple.cpp:757" URAM="0" VARIABLE="local_reference_26"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_reference_27_U" SOURCE="seq_align_multiple.cpp:757" URAM="0" VARIABLE="local_reference_27"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_reference_28_U" SOURCE="seq_align_multiple.cpp:757" URAM="0" VARIABLE="local_reference_28"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_reference_29_U" SOURCE="seq_align_multiple.cpp:757" URAM="0" VARIABLE="local_reference_29"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_reference_30_U" SOURCE="seq_align_multiple.cpp:757" URAM="0" VARIABLE="local_reference_30"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_reference_31_U" SOURCE="seq_align_multiple.cpp:757" URAM="0" VARIABLE="local_reference_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel" OPTYPE="add" PRAGMA="" RTLNAME="add_ln807_fu_1617_p2" SOURCE="seq_align_multiple.cpp:807" URAM="0" VARIABLE="add_ln807"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel" OPTYPE="sub" PRAGMA="" RTLNAME="diag_prev_assign_fu_1878_p2" SOURCE="seq_align_multiple.cpp:807" URAM="0" VARIABLE="diag_prev_assign"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel" OPTYPE="sub" PRAGMA="" RTLNAME="mul148_fu_1900_p2" SOURCE="seq_align_multiple.cpp:807" URAM="0" VARIABLE="mul148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln802_fu_1906_p2" SOURCE="seq_align_multiple.cpp:802" URAM="0" VARIABLE="sub_ln802"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel" OPTYPE="add" PRAGMA="" RTLNAME="a1_1_fu_2245_p2" SOURCE="seq_align_multiple.cpp:802" URAM="0" VARIABLE="a1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel" OPTYPE="add" PRAGMA="" RTLNAME="a1_2_fu_2251_p2" SOURCE="seq_align_multiple.cpp:802" URAM="0" VARIABLE="a1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel" OPTYPE="add" PRAGMA="" RTLNAME="a1_4_fu_2257_p2" SOURCE="seq_align_multiple.cpp:802" URAM="0" VARIABLE="a1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel" OPTYPE="add" PRAGMA="" RTLNAME="a1_6_fu_2263_p2" SOURCE="seq_align_multiple.cpp:802" URAM="0" VARIABLE="a1_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel" OPTYPE="add" PRAGMA="" RTLNAME="a1_8_fu_2269_p2" SOURCE="seq_align_multiple.cpp:802" URAM="0" VARIABLE="a1_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel" OPTYPE="add" PRAGMA="" RTLNAME="a1_10_fu_2275_p2" SOURCE="seq_align_multiple.cpp:802" URAM="0" VARIABLE="a1_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel" OPTYPE="add" PRAGMA="" RTLNAME="a1_12_fu_2281_p2" SOURCE="seq_align_multiple.cpp:802" URAM="0" VARIABLE="a1_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel" OPTYPE="add" PRAGMA="" RTLNAME="a1_14_fu_2287_p2" SOURCE="seq_align_multiple.cpp:802" URAM="0" VARIABLE="a1_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel" OPTYPE="add" PRAGMA="" RTLNAME="a1_16_fu_2293_p2" SOURCE="seq_align_multiple.cpp:802" URAM="0" VARIABLE="a1_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel" OPTYPE="add" PRAGMA="" RTLNAME="a1_18_fu_2299_p2" SOURCE="seq_align_multiple.cpp:802" URAM="0" VARIABLE="a1_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel" OPTYPE="add" PRAGMA="" RTLNAME="a1_20_fu_2305_p2" SOURCE="seq_align_multiple.cpp:802" URAM="0" VARIABLE="a1_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel" OPTYPE="add" PRAGMA="" RTLNAME="a1_22_fu_2311_p2" SOURCE="seq_align_multiple.cpp:802" URAM="0" VARIABLE="a1_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel" OPTYPE="add" PRAGMA="" RTLNAME="a1_24_fu_2317_p2" SOURCE="seq_align_multiple.cpp:802" URAM="0" VARIABLE="a1_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel" OPTYPE="add" PRAGMA="" RTLNAME="a1_26_fu_2323_p2" SOURCE="seq_align_multiple.cpp:802" URAM="0" VARIABLE="a1_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel" OPTYPE="add" PRAGMA="" RTLNAME="a1_28_fu_2329_p2" SOURCE="seq_align_multiple.cpp:802" URAM="0" VARIABLE="a1_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel" OPTYPE="add" PRAGMA="" RTLNAME="a1_30_fu_2335_p2" SOURCE="seq_align_multiple.cpp:802" URAM="0" VARIABLE="a1_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel" OPTYPE="add" PRAGMA="" RTLNAME="a1_32_fu_2341_p2" SOURCE="seq_align_multiple.cpp:802" URAM="0" VARIABLE="a1_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel" OPTYPE="add" PRAGMA="" RTLNAME="a1_34_fu_2347_p2" SOURCE="seq_align_multiple.cpp:802" URAM="0" VARIABLE="a1_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel" OPTYPE="add" PRAGMA="" RTLNAME="a1_36_fu_2353_p2" SOURCE="seq_align_multiple.cpp:802" URAM="0" VARIABLE="a1_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel" OPTYPE="add" PRAGMA="" RTLNAME="a1_38_fu_2359_p2" SOURCE="seq_align_multiple.cpp:802" URAM="0" VARIABLE="a1_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel" OPTYPE="add" PRAGMA="" RTLNAME="a1_40_fu_2365_p2" SOURCE="seq_align_multiple.cpp:802" URAM="0" VARIABLE="a1_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel" OPTYPE="add" PRAGMA="" RTLNAME="a1_42_fu_2371_p2" SOURCE="seq_align_multiple.cpp:802" URAM="0" VARIABLE="a1_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel" OPTYPE="add" PRAGMA="" RTLNAME="a1_44_fu_2377_p2" SOURCE="seq_align_multiple.cpp:802" URAM="0" VARIABLE="a1_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel" OPTYPE="add" PRAGMA="" RTLNAME="a1_46_fu_2383_p2" SOURCE="seq_align_multiple.cpp:802" URAM="0" VARIABLE="a1_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel" OPTYPE="add" PRAGMA="" RTLNAME="a1_48_fu_2389_p2" SOURCE="seq_align_multiple.cpp:802" URAM="0" VARIABLE="a1_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel" OPTYPE="add" PRAGMA="" RTLNAME="a1_50_fu_2395_p2" SOURCE="seq_align_multiple.cpp:802" URAM="0" VARIABLE="a1_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel" OPTYPE="add" PRAGMA="" RTLNAME="a1_52_fu_2401_p2" SOURCE="seq_align_multiple.cpp:802" URAM="0" VARIABLE="a1_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel" OPTYPE="add" PRAGMA="" RTLNAME="a1_54_fu_2407_p2" SOURCE="seq_align_multiple.cpp:802" URAM="0" VARIABLE="a1_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel" OPTYPE="add" PRAGMA="" RTLNAME="a1_56_fu_2413_p2" SOURCE="seq_align_multiple.cpp:802" URAM="0" VARIABLE="a1_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel" OPTYPE="add" PRAGMA="" RTLNAME="a1_58_fu_2419_p2" SOURCE="seq_align_multiple.cpp:802" URAM="0" VARIABLE="a1_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel" OPTYPE="add" PRAGMA="" RTLNAME="fix_1_fu_1912_p2" SOURCE="seq_align_multiple.cpp:807" URAM="0" VARIABLE="fix_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel" OPTYPE="add" PRAGMA="" RTLNAME="a1_60_fu_2425_p2" SOURCE="seq_align_multiple.cpp:802" URAM="0" VARIABLE="a1_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel" OPTYPE="add" PRAGMA="" RTLNAME="match_1_fu_2457_p2" SOURCE="seq_align_multiple.cpp:762" URAM="0" VARIABLE="match_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel" OPTYPE="add" PRAGMA="" RTLNAME="match_3_fu_2476_p2" SOURCE="seq_align_multiple.cpp:762" URAM="0" VARIABLE="match_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel" OPTYPE="add" PRAGMA="" RTLNAME="match_5_fu_2495_p2" SOURCE="seq_align_multiple.cpp:762" URAM="0" VARIABLE="match_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel" OPTYPE="add" PRAGMA="" RTLNAME="match_7_fu_2514_p2" SOURCE="seq_align_multiple.cpp:762" URAM="0" VARIABLE="match_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel" OPTYPE="add" PRAGMA="" RTLNAME="match_9_fu_2533_p2" SOURCE="seq_align_multiple.cpp:762" URAM="0" VARIABLE="match_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel" OPTYPE="add" PRAGMA="" RTLNAME="match_11_fu_2552_p2" SOURCE="seq_align_multiple.cpp:762" URAM="0" VARIABLE="match_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel" OPTYPE="add" PRAGMA="" RTLNAME="match_13_fu_2571_p2" SOURCE="seq_align_multiple.cpp:762" URAM="0" VARIABLE="match_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel" OPTYPE="add" PRAGMA="" RTLNAME="match_15_fu_2590_p2" SOURCE="seq_align_multiple.cpp:762" URAM="0" VARIABLE="match_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel" OPTYPE="add" PRAGMA="" RTLNAME="match_17_fu_2609_p2" SOURCE="seq_align_multiple.cpp:762" URAM="0" VARIABLE="match_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel" OPTYPE="add" PRAGMA="" RTLNAME="match_19_fu_2628_p2" SOURCE="seq_align_multiple.cpp:762" URAM="0" VARIABLE="match_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel" OPTYPE="add" PRAGMA="" RTLNAME="match_21_fu_2647_p2" SOURCE="seq_align_multiple.cpp:762" URAM="0" VARIABLE="match_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel" OPTYPE="add" PRAGMA="" RTLNAME="match_23_fu_2666_p2" SOURCE="seq_align_multiple.cpp:762" URAM="0" VARIABLE="match_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel" OPTYPE="add" PRAGMA="" RTLNAME="match_25_fu_2685_p2" SOURCE="seq_align_multiple.cpp:762" URAM="0" VARIABLE="match_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel" OPTYPE="add" PRAGMA="" RTLNAME="match_27_fu_2704_p2" SOURCE="seq_align_multiple.cpp:762" URAM="0" VARIABLE="match_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel" OPTYPE="add" PRAGMA="" RTLNAME="match_29_fu_2723_p2" SOURCE="seq_align_multiple.cpp:762" URAM="0" VARIABLE="match_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel" OPTYPE="add" PRAGMA="" RTLNAME="match_31_fu_2742_p2" SOURCE="seq_align_multiple.cpp:762" URAM="0" VARIABLE="match_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel" OPTYPE="add" PRAGMA="" RTLNAME="match_33_fu_2761_p2" SOURCE="seq_align_multiple.cpp:762" URAM="0" VARIABLE="match_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel" OPTYPE="add" PRAGMA="" RTLNAME="match_35_fu_2780_p2" SOURCE="seq_align_multiple.cpp:762" URAM="0" VARIABLE="match_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel" OPTYPE="add" PRAGMA="" RTLNAME="match_37_fu_2799_p2" SOURCE="seq_align_multiple.cpp:762" URAM="0" VARIABLE="match_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel" OPTYPE="add" PRAGMA="" RTLNAME="match_39_fu_2818_p2" SOURCE="seq_align_multiple.cpp:762" URAM="0" VARIABLE="match_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel" OPTYPE="add" PRAGMA="" RTLNAME="match_41_fu_2837_p2" SOURCE="seq_align_multiple.cpp:762" URAM="0" VARIABLE="match_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel" OPTYPE="add" PRAGMA="" RTLNAME="match_43_fu_2856_p2" SOURCE="seq_align_multiple.cpp:762" URAM="0" VARIABLE="match_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel" OPTYPE="add" PRAGMA="" RTLNAME="match_45_fu_2875_p2" SOURCE="seq_align_multiple.cpp:762" URAM="0" VARIABLE="match_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel" OPTYPE="add" PRAGMA="" RTLNAME="match_47_fu_2894_p2" SOURCE="seq_align_multiple.cpp:762" URAM="0" VARIABLE="match_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel" OPTYPE="add" PRAGMA="" RTLNAME="match_49_fu_2913_p2" SOURCE="seq_align_multiple.cpp:762" URAM="0" VARIABLE="match_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel" OPTYPE="add" PRAGMA="" RTLNAME="match_51_fu_2932_p2" SOURCE="seq_align_multiple.cpp:762" URAM="0" VARIABLE="match_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel" OPTYPE="add" PRAGMA="" RTLNAME="match_53_fu_2951_p2" SOURCE="seq_align_multiple.cpp:762" URAM="0" VARIABLE="match_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel" OPTYPE="add" PRAGMA="" RTLNAME="match_55_fu_2970_p2" SOURCE="seq_align_multiple.cpp:762" URAM="0" VARIABLE="match_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel" OPTYPE="add" PRAGMA="" RTLNAME="match_57_fu_2989_p2" SOURCE="seq_align_multiple.cpp:762" URAM="0" VARIABLE="match_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel" OPTYPE="add" PRAGMA="" RTLNAME="match_59_fu_3008_p2" SOURCE="seq_align_multiple.cpp:762" URAM="0" VARIABLE="match_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="kernel" OPTYPE="add" PRAGMA="" RTLNAME="match_61_fu_3021_p2" SOURCE="seq_align_multiple.cpp:762" URAM="0" VARIABLE="match_61"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>seq_align_multiple</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>5.248</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>33</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>5</UTIL_BRAM>
                    <FF>16726</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>44686</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>19</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_op>
            <ENTRY impl="all mul" latency="-1 mul" op="mul" precision="mul standard"/>
            <ENTRY impl="all add" latency="-1 add" op="add" precision="add standard"/>
            <ENTRY impl="all sub" latency="-1 sub" op="sub" precision="sub standard"/>
            <ENTRY impl="all fadd" latency="-1 fadd" op="fadd" precision="fadd standard"/>
            <ENTRY impl="all fsub" latency="-1 fsub" op="fsub" precision="fsub standard"/>
            <ENTRY impl="all fdiv" latency="-1 fdiv" op="fdiv" precision="fdiv standard"/>
            <ENTRY impl="all fexp" latency="-1 fexp" op="fexp" precision="fexp standard"/>
            <ENTRY impl="all flog" latency="-1 flog" op="flog" precision="flog standard"/>
            <ENTRY impl="all fmul" latency="-1 fmul" op="fmul" precision="fmul standard"/>
            <ENTRY impl="all frsqrt" latency="-1 frsqrt" op="frsqrt" precision="frsqrt standard"/>
            <ENTRY impl="all frecip" latency="-1 frecip" op="frecip" precision="frecip standard"/>
            <ENTRY impl="all fsqrt" latency="-1 fsqrt" op="fsqrt" precision="fsqrt standard"/>
            <ENTRY impl="all dadd" latency="-1 dadd" op="dadd" precision="dadd standard"/>
            <ENTRY impl="all dsub" latency="-1 dsub" op="dsub" precision="dsub standard"/>
            <ENTRY impl="all ddiv" latency="-1 ddiv" op="ddiv" precision="ddiv standard"/>
            <ENTRY impl="all dexp" latency="-1 dexp" op="dexp" precision="dexp standard"/>
            <ENTRY impl="all dlog" latency="-1 dlog" op="dlog" precision="dlog standard"/>
            <ENTRY impl="all dmul" latency="-1 dmul" op="dmul" precision="dmul standard"/>
            <ENTRY impl="all drsqrt" latency="-1 drsqrt" op="drsqrt" precision="drsqrt standard"/>
            <ENTRY impl="all drecip" latency="-1 drecip" op="drecip" precision="drecip standard"/>
            <ENTRY impl="all dsqrt" latency="-1 dsqrt" op="dsqrt" precision="dsqrt standard"/>
            <ENTRY impl="all hadd" latency="-1 hadd" op="hadd" precision="hadd standard"/>
            <ENTRY impl="all hsub" latency="-1 hsub" op="hsub" precision="hsub standard"/>
            <ENTRY impl="all hdiv" latency="-1 hdiv" op="hdiv" precision="hdiv standard"/>
            <ENTRY impl="all hmul" latency="-1 hmul" op="hmul" precision="hmul standard"/>
            <ENTRY impl="all hsqrt" latency="-1 hsqrt" op="hsqrt" precision="hsqrt standard"/>
            <ENTRY impl="all facc" latency="-1 facc" op="facc" precision="facc standard"/>
            <ENTRY impl="all fmacc" latency="-1 fmacc" op="fmacc" precision="fmacc standard"/>
            <ENTRY impl="all fmadd" latency="-1 fmadd" op="fmadd" precision="fmadd standard"/>
        </config_op>
        <config_storage>
            <ENTRY auto_srl_max_bits="1024 fifo" auto_srl_max_depth="2 fifo" impl="autosrl fifo" type="fifo"/>
        </config_storage>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="query_string_comp" index="0" direction="in" srcType="stream&lt;char, 256&gt;&amp;" srcSize="8">
            <hwRefs>
                <hwRef type="interface" interface="query_string_comp_0" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="query_string_comp_1" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="query_string_comp_2" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="query_string_comp_3" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="query_string_comp_4" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="query_string_comp_5" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="query_string_comp_6" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="query_string_comp_7" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="reference_string_comp" index="1" direction="in" srcType="stream&lt;char, 256&gt;&amp;" srcSize="8">
            <hwRefs>
                <hwRef type="interface" interface="reference_string_comp_0" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="reference_string_comp_1" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="reference_string_comp_2" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="reference_string_comp_3" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="reference_string_comp_4" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="reference_string_comp_5" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="reference_string_comp_6" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="reference_string_comp_7" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dummies" index="2" direction="out" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="dummies_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="dummies_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="5" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="1" name="AP_CONTINUE" access="R" description="Control signal Register for 'ap_continue'."/>
                        <field offset="5" width="2" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="R" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="R" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="dummies_1" access="W" description="Data signal of dummies" range="32">
                    <fields>
                        <field offset="0" width="32" name="dummies" access="W" description="Bit 31 to 0 of dummies"/>
                    </fields>
                </register>
                <register offset="0x14" name="dummies_2" access="W" description="Data signal of dummies" range="32">
                    <fields>
                        <field offset="0" width="32" name="dummies" access="W" description="Bit 63 to 32 of dummies"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="dummies"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_gmem:query_string_comp_0:query_string_comp_1:query_string_comp_2:query_string_comp_3:query_string_comp_4:query_string_comp_5:query_string_comp_6:query_string_comp_7:reference_string_comp_0:reference_string_comp_1:reference_string_comp_2:reference_string_comp_3:reference_string_comp_4:reference_string_comp_5:reference_string_comp_6:reference_string_comp_7</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem_" paramPrefix="C_M_AXI_GMEM_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">WRITE_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_ARADDR</port>
                <port>m_axi_gmem_ARBURST</port>
                <port>m_axi_gmem_ARCACHE</port>
                <port>m_axi_gmem_ARID</port>
                <port>m_axi_gmem_ARLEN</port>
                <port>m_axi_gmem_ARLOCK</port>
                <port>m_axi_gmem_ARPROT</port>
                <port>m_axi_gmem_ARQOS</port>
                <port>m_axi_gmem_ARREADY</port>
                <port>m_axi_gmem_ARREGION</port>
                <port>m_axi_gmem_ARSIZE</port>
                <port>m_axi_gmem_ARUSER</port>
                <port>m_axi_gmem_ARVALID</port>
                <port>m_axi_gmem_AWADDR</port>
                <port>m_axi_gmem_AWBURST</port>
                <port>m_axi_gmem_AWCACHE</port>
                <port>m_axi_gmem_AWID</port>
                <port>m_axi_gmem_AWLEN</port>
                <port>m_axi_gmem_AWLOCK</port>
                <port>m_axi_gmem_AWPROT</port>
                <port>m_axi_gmem_AWQOS</port>
                <port>m_axi_gmem_AWREADY</port>
                <port>m_axi_gmem_AWREGION</port>
                <port>m_axi_gmem_AWSIZE</port>
                <port>m_axi_gmem_AWUSER</port>
                <port>m_axi_gmem_AWVALID</port>
                <port>m_axi_gmem_BID</port>
                <port>m_axi_gmem_BREADY</port>
                <port>m_axi_gmem_BRESP</port>
                <port>m_axi_gmem_BUSER</port>
                <port>m_axi_gmem_BVALID</port>
                <port>m_axi_gmem_RDATA</port>
                <port>m_axi_gmem_RID</port>
                <port>m_axi_gmem_RLAST</port>
                <port>m_axi_gmem_RREADY</port>
                <port>m_axi_gmem_RRESP</port>
                <port>m_axi_gmem_RUSER</port>
                <port>m_axi_gmem_RVALID</port>
                <port>m_axi_gmem_WDATA</port>
                <port>m_axi_gmem_WID</port>
                <port>m_axi_gmem_WLAST</port>
                <port>m_axi_gmem_WREADY</port>
                <port>m_axi_gmem_WSTRB</port>
                <port>m_axi_gmem_WUSER</port>
                <port>m_axi_gmem_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="dummies"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="dummies"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="query_string_comp_0" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="8" portPrefix="query_string_comp_0_">
            <ports>
                <port>query_string_comp_0_TDATA</port>
                <port>query_string_comp_0_TREADY</port>
                <port>query_string_comp_0_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="query_string_comp"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="query_string_comp_1" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="8" portPrefix="query_string_comp_1_">
            <ports>
                <port>query_string_comp_1_TDATA</port>
                <port>query_string_comp_1_TREADY</port>
                <port>query_string_comp_1_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="query_string_comp"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="query_string_comp_2" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="8" portPrefix="query_string_comp_2_">
            <ports>
                <port>query_string_comp_2_TDATA</port>
                <port>query_string_comp_2_TREADY</port>
                <port>query_string_comp_2_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="query_string_comp"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="query_string_comp_3" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="8" portPrefix="query_string_comp_3_">
            <ports>
                <port>query_string_comp_3_TDATA</port>
                <port>query_string_comp_3_TREADY</port>
                <port>query_string_comp_3_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="query_string_comp"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="query_string_comp_4" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="8" portPrefix="query_string_comp_4_">
            <ports>
                <port>query_string_comp_4_TDATA</port>
                <port>query_string_comp_4_TREADY</port>
                <port>query_string_comp_4_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="query_string_comp"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="query_string_comp_5" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="8" portPrefix="query_string_comp_5_">
            <ports>
                <port>query_string_comp_5_TDATA</port>
                <port>query_string_comp_5_TREADY</port>
                <port>query_string_comp_5_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="query_string_comp"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="query_string_comp_6" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="8" portPrefix="query_string_comp_6_">
            <ports>
                <port>query_string_comp_6_TDATA</port>
                <port>query_string_comp_6_TREADY</port>
                <port>query_string_comp_6_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="query_string_comp"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="query_string_comp_7" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="8" portPrefix="query_string_comp_7_">
            <ports>
                <port>query_string_comp_7_TDATA</port>
                <port>query_string_comp_7_TREADY</port>
                <port>query_string_comp_7_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="query_string_comp"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="reference_string_comp_0" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="8" portPrefix="reference_string_comp_0_">
            <ports>
                <port>reference_string_comp_0_TDATA</port>
                <port>reference_string_comp_0_TREADY</port>
                <port>reference_string_comp_0_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="reference_string_comp"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="reference_string_comp_1" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="8" portPrefix="reference_string_comp_1_">
            <ports>
                <port>reference_string_comp_1_TDATA</port>
                <port>reference_string_comp_1_TREADY</port>
                <port>reference_string_comp_1_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="reference_string_comp"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="reference_string_comp_2" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="8" portPrefix="reference_string_comp_2_">
            <ports>
                <port>reference_string_comp_2_TDATA</port>
                <port>reference_string_comp_2_TREADY</port>
                <port>reference_string_comp_2_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="reference_string_comp"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="reference_string_comp_3" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="8" portPrefix="reference_string_comp_3_">
            <ports>
                <port>reference_string_comp_3_TDATA</port>
                <port>reference_string_comp_3_TREADY</port>
                <port>reference_string_comp_3_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="reference_string_comp"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="reference_string_comp_4" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="8" portPrefix="reference_string_comp_4_">
            <ports>
                <port>reference_string_comp_4_TDATA</port>
                <port>reference_string_comp_4_TREADY</port>
                <port>reference_string_comp_4_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="reference_string_comp"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="reference_string_comp_5" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="8" portPrefix="reference_string_comp_5_">
            <ports>
                <port>reference_string_comp_5_TDATA</port>
                <port>reference_string_comp_5_TREADY</port>
                <port>reference_string_comp_5_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="reference_string_comp"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="reference_string_comp_6" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="8" portPrefix="reference_string_comp_6_">
            <ports>
                <port>reference_string_comp_6_TDATA</port>
                <port>reference_string_comp_6_TREADY</port>
                <port>reference_string_comp_6_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="reference_string_comp"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="reference_string_comp_7" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="8" portPrefix="reference_string_comp_7_">
            <ports>
                <port>reference_string_comp_7_TDATA</port>
                <port>reference_string_comp_7_TREADY</port>
                <port>reference_string_comp_7_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="reference_string_comp"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table isCollapsed="0">
                    <keys size="11">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding</keys>
                    <column name="m_axi_gmem">32 -&gt; 32, 64, 64, slave, 0, 512, 16, 16, 16, 16, , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table isCollapsed="0">
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 5, 16, 0, , , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table isCollapsed="0">
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">dummies_1, 0x10, 32, W, Data signal of dummies, </column>
                    <column name="s_axi_control">dummies_2, 0x14, 32, W, Data signal of dummies, </column>
                </table>
            </item>
            <item name="AXIS">
                <table isCollapsed="0">
                    <keys size="5">Interface, Register Mode, TDATA, TREADY, TVALID</keys>
                    <column name="query_string_comp_0">both, 8, 1, 1, , , , , , , </column>
                    <column name="query_string_comp_1">both, 8, 1, 1, , , , , , , </column>
                    <column name="query_string_comp_2">both, 8, 1, 1, , , , , , , </column>
                    <column name="query_string_comp_3">both, 8, 1, 1, , , , , , , </column>
                    <column name="query_string_comp_4">both, 8, 1, 1, , , , , , , </column>
                    <column name="query_string_comp_5">both, 8, 1, 1, , , , , , , </column>
                    <column name="query_string_comp_6">both, 8, 1, 1, , , , , , , </column>
                    <column name="query_string_comp_7">both, 8, 1, 1, , , , , , , </column>
                    <column name="reference_string_comp_0">both, 8, 1, 1, , , , , , , </column>
                    <column name="reference_string_comp_1">both, 8, 1, 1, , , , , , , </column>
                    <column name="reference_string_comp_2">both, 8, 1, 1, , , , , , , </column>
                    <column name="reference_string_comp_3">both, 8, 1, 1, , , , , , , </column>
                    <column name="reference_string_comp_4">both, 8, 1, 1, , , , , , , </column>
                    <column name="reference_string_comp_5">both, 8, 1, 1, , , , , , , </column>
                    <column name="reference_string_comp_6">both, 8, 1, 1, , , , , , , </column>
                    <column name="reference_string_comp_7">both, 8, 1, 1, , , , , , , </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst_n">reset, ap_rst_n, </column>
                    <column name="interrupt">interrupt, interrupt, </column>
                    <column name="ap_ctrl">ap_ctrl_chain, , </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="query_string_comp">in, stream&lt;char 256&gt;&amp;</column>
                    <column name="reference_string_comp">in, stream&lt;char 256&gt;&amp;</column>
                    <column name="dummies">out, int*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="query_string_comp">query_string_comp_0, interface, , </column>
                    <column name="query_string_comp">query_string_comp_1, interface, , </column>
                    <column name="query_string_comp">query_string_comp_2, interface, , </column>
                    <column name="query_string_comp">query_string_comp_3, interface, , </column>
                    <column name="query_string_comp">query_string_comp_4, interface, , </column>
                    <column name="query_string_comp">query_string_comp_5, interface, , </column>
                    <column name="query_string_comp">query_string_comp_6, interface, , </column>
                    <column name="query_string_comp">query_string_comp_7, interface, , </column>
                    <column name="reference_string_comp">reference_string_comp_0, interface, , </column>
                    <column name="reference_string_comp">reference_string_comp_1, interface, , </column>
                    <column name="reference_string_comp">reference_string_comp_2, interface, , </column>
                    <column name="reference_string_comp">reference_string_comp_3, interface, , </column>
                    <column name="reference_string_comp">reference_string_comp_4, interface, , </column>
                    <column name="reference_string_comp">reference_string_comp_5, interface, , </column>
                    <column name="reference_string_comp">reference_string_comp_6, interface, , </column>
                    <column name="reference_string_comp">reference_string_comp_7, interface, , </column>
                    <column name="dummies">m_axi_gmem, interface, , </column>
                    <column name="dummies">s_axi_control, register, offset, name=dummies_1 offset=0x10 range=32</column>
                    <column name="dummies">s_axi_control, register, offset, name=dummies_2 offset=0x14 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings."/>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="array_partition" location="./shift_reg.h:7" status="valid" parentFunction="shiftregister&lt;t, len&gt;" variable="data" isDirective="0" options="variable=data dim=0 complete"/>
        <Pragma type="unroll" location="./shift_reg.h:16" status="valid" parentFunction="shift" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="seq_align_multiple.cpp:23" status="valid" parentFunction="shift" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="seq_align_multiple.cpp:95" status="valid" parentFunction="pe" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="seq_align_multiple.cpp:760" status="valid" parentFunction="seq_align_global" variable="" isDirective="0" options="variable = dp_mem dim = 0 complete"/>
        <Pragma type="array_partition" location="seq_align_multiple.cpp:761" status="valid" parentFunction="seq_align_global" variable="" isDirective="0" options="variable = traceback dim = 1 cyclic factor = 32"/>
        <Pragma type="array_partition" location="seq_align_multiple.cpp:762" status="valid" parentFunction="seq_align_global" variable="" isDirective="0" options="variable = local_reference cyclic dim = 1 factor = 32"/>
        <Pragma type="pipeline" location="seq_align_multiple.cpp:816" status="valid" parentFunction="seq_align_global" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="seq_align_multiple.cpp:822" status="valid" parentFunction="seq_align_global" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="seq_align_multiple.cpp:830" status="valid" parentFunction="seq_align_global" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="seq_align_multiple.cpp:839" status="valid" parentFunction="seq_align_global" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="unroll" location="seq_align_multiple.cpp:844" status="valid" parentFunction="seq_align_global" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="seq_align_multiple.cpp:857" status="valid" parentFunction="seq_align_global" variable="" isDirective="0" options=""/>
        <Pragma type="interface" location="seq_align_multiple.cpp:2191" status="valid" parentFunction="seq_align_multiple" variable="" isDirective="0" options="mode = axis port = query_string_comp"/>
        <Pragma type="interface" location="seq_align_multiple.cpp:2192" status="valid" parentFunction="seq_align_multiple" variable="" isDirective="0" options="mode = axis port = reference_string_comp"/>
        <Pragma type="array_partition" location="seq_align_multiple.cpp:2193" status="valid" parentFunction="seq_align_multiple" variable="" isDirective="0" options="variable = query_string_comp type = block dim = 1 factor = 8"/>
        <Pragma type="array_partition" location="seq_align_multiple.cpp:2194" status="valid" parentFunction="seq_align_multiple" variable="" isDirective="0" options="variable = reference_string_comp type = block dim = 1 factor = 8"/>
        <Pragma type="array_partition" location="seq_align_multiple.cpp:2195" status="warning" parentFunction="seq_align_multiple" variable="" isDirective="0" options="variable = dummies type = complete">
            <Msg msg_id="214-253" msg_severity="WARNING" msg_body="Ignored unsupported array_partition pragma on variable 'dummies'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension."/>
        </Pragma>
        <Pragma type="array_partition" location="seq_align_multiple.cpp:2199" status="valid" parentFunction="seq_align_multiple" variable="" isDirective="0" options="variable = dummies_inner type = complete"/>
        <Pragma type="unroll" location="seq_align_multiple.cpp:2218" status="valid" parentFunction="seq_align_multiple" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="seq_align_multiple.cpp:2251" status="valid" parentFunction="seq_align_multiple" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

