library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity entity_name is

  port   (
    -- Input ports
    dataIN  :  in  std_logic;
	 habilita:  in std_logic;
    -- Output ports
    dataOUT :  out  std_logic
  );
end entity;


architecture arch_name of entity_name is

begin


    dataOUT <= dataIN when habilita='1' else (others => 'Z');

end architecture;