// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        sext_ln69,
        dir_V_1_068_cast,
        dir_V_21_069_cast,
        P2_V_0_address0,
        P2_V_0_ce0,
        P2_V_0_q0,
        P1_V_0_address0,
        P1_V_0_ce0,
        P1_V_0_q0,
        P2_V_1_address0,
        P2_V_1_ce0,
        P2_V_1_q0,
        P1_V_1_address0,
        P1_V_1_ce0,
        P1_V_1_q0,
        P2_V_2_address0,
        P2_V_2_ce0,
        P2_V_2_q0,
        P1_V_2_address0,
        P1_V_2_ce0,
        P1_V_2_q0,
        P3_V_0_address0,
        P3_V_0_ce0,
        P3_V_0_q0,
        P3_V_1_address0,
        P3_V_1_ce0,
        P3_V_1_q0,
        P3_V_2_address0,
        P3_V_2_ce0,
        P3_V_2_q0,
        intersectIndex_BRAM_out,
        intersectIndex_BRAM_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] sext_ln69;
input  [31:0] dir_V_1_068_cast;
input  [31:0] dir_V_21_069_cast;
output  [12:0] P2_V_0_address0;
output   P2_V_0_ce0;
input  [31:0] P2_V_0_q0;
output  [12:0] P1_V_0_address0;
output   P1_V_0_ce0;
input  [31:0] P1_V_0_q0;
output  [12:0] P2_V_1_address0;
output   P2_V_1_ce0;
input  [31:0] P2_V_1_q0;
output  [12:0] P1_V_1_address0;
output   P1_V_1_ce0;
input  [31:0] P1_V_1_q0;
output  [12:0] P2_V_2_address0;
output   P2_V_2_ce0;
input  [31:0] P2_V_2_q0;
output  [12:0] P1_V_2_address0;
output   P1_V_2_ce0;
input  [31:0] P1_V_2_q0;
output  [12:0] P3_V_0_address0;
output   P3_V_0_ce0;
input  [31:0] P3_V_0_q0;
output  [12:0] P3_V_1_address0;
output   P3_V_1_ce0;
input  [31:0] P3_V_1_q0;
output  [12:0] P3_V_2_address0;
output   P3_V_2_ce0;
input  [31:0] P3_V_2_q0;
output  [31:0] intersectIndex_BRAM_out;
output   intersectIndex_BRAM_out_ap_vld;

reg ap_idle;
reg P2_V_0_ce0;
reg P1_V_0_ce0;
reg P2_V_1_ce0;
reg P1_V_1_ce0;
reg P2_V_2_ce0;
reg P1_V_2_ce0;
reg P3_V_0_ce0;
reg P3_V_1_ce0;
reg P3_V_2_ce0;
reg intersectIndex_BRAM_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_enable_reg_pp0_iter26;
reg    ap_enable_reg_pp0_iter27;
reg    ap_enable_reg_pp0_iter28;
reg    ap_enable_reg_pp0_iter29;
reg    ap_enable_reg_pp0_iter30;
reg    ap_enable_reg_pp0_iter31;
reg    ap_enable_reg_pp0_iter32;
reg    ap_enable_reg_pp0_iter33;
reg    ap_enable_reg_pp0_iter34;
reg    ap_enable_reg_pp0_iter35;
reg    ap_enable_reg_pp0_iter36;
reg    ap_enable_reg_pp0_iter37;
reg    ap_enable_reg_pp0_iter38;
reg    ap_enable_reg_pp0_iter39;
reg    ap_enable_reg_pp0_iter40;
reg    ap_enable_reg_pp0_iter41;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
wire    ap_block_state15_pp0_stage0_iter14;
wire    ap_block_state16_pp0_stage0_iter15;
wire    ap_block_state17_pp0_stage0_iter16;
wire    ap_block_state18_pp0_stage0_iter17;
wire    ap_block_state19_pp0_stage0_iter18;
wire    ap_block_state20_pp0_stage0_iter19;
wire    ap_block_state21_pp0_stage0_iter20;
wire    ap_block_state22_pp0_stage0_iter21;
wire    ap_block_state23_pp0_stage0_iter22;
wire    ap_block_state24_pp0_stage0_iter23;
wire    ap_block_state25_pp0_stage0_iter24;
wire    ap_block_state26_pp0_stage0_iter25;
wire    ap_block_state27_pp0_stage0_iter26;
wire    ap_block_state28_pp0_stage0_iter27;
wire    ap_block_state29_pp0_stage0_iter28;
wire    ap_block_state30_pp0_stage0_iter29;
wire    ap_block_state31_pp0_stage0_iter30;
wire    ap_block_state32_pp0_stage0_iter31;
wire    ap_block_state33_pp0_stage0_iter32;
wire    ap_block_state34_pp0_stage0_iter33;
wire    ap_block_state35_pp0_stage0_iter34;
wire    ap_block_state36_pp0_stage0_iter35;
wire    ap_block_state37_pp0_stage0_iter36;
wire    ap_block_state38_pp0_stage0_iter37;
wire    ap_block_state39_pp0_stage0_iter38;
wire    ap_block_state40_pp0_stage0_iter39;
wire    ap_block_state41_pp0_stage0_iter40;
wire    ap_block_state42_pp0_stage0_iter41;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln69_fu_285_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
wire  signed [47:0] dir_V_21_069_cast_cast_fu_255_p1;
reg  signed [47:0] dir_V_21_069_cast_cast_reg_1125;
wire  signed [47:0] dir_V_1_068_cast_cast_fu_259_p1;
reg  signed [47:0] dir_V_1_068_cast_cast_reg_1132;
wire  signed [47:0] sext_ln69_cast_fu_263_p1;
reg  signed [47:0] sext_ln69_cast_reg_1139;
reg   [12:0] i_2_reg_1146;
reg   [12:0] i_2_reg_1146_pp0_iter1_reg;
reg   [12:0] i_2_reg_1146_pp0_iter2_reg;
reg   [12:0] i_2_reg_1146_pp0_iter3_reg;
reg   [12:0] i_2_reg_1146_pp0_iter4_reg;
reg   [12:0] i_2_reg_1146_pp0_iter5_reg;
reg   [12:0] i_2_reg_1146_pp0_iter6_reg;
reg   [12:0] i_2_reg_1146_pp0_iter7_reg;
reg   [12:0] i_2_reg_1146_pp0_iter8_reg;
reg   [12:0] i_2_reg_1146_pp0_iter9_reg;
reg   [12:0] i_2_reg_1146_pp0_iter10_reg;
reg   [12:0] i_2_reg_1146_pp0_iter11_reg;
reg   [12:0] i_2_reg_1146_pp0_iter12_reg;
reg   [12:0] i_2_reg_1146_pp0_iter13_reg;
reg   [12:0] i_2_reg_1146_pp0_iter14_reg;
reg   [12:0] i_2_reg_1146_pp0_iter15_reg;
reg   [12:0] i_2_reg_1146_pp0_iter16_reg;
reg   [12:0] i_2_reg_1146_pp0_iter17_reg;
reg   [12:0] i_2_reg_1146_pp0_iter18_reg;
reg   [12:0] i_2_reg_1146_pp0_iter19_reg;
reg   [12:0] i_2_reg_1146_pp0_iter20_reg;
reg   [12:0] i_2_reg_1146_pp0_iter21_reg;
reg   [12:0] i_2_reg_1146_pp0_iter22_reg;
reg   [12:0] i_2_reg_1146_pp0_iter23_reg;
reg   [12:0] i_2_reg_1146_pp0_iter24_reg;
reg   [12:0] i_2_reg_1146_pp0_iter25_reg;
reg   [12:0] i_2_reg_1146_pp0_iter26_reg;
reg   [12:0] i_2_reg_1146_pp0_iter27_reg;
reg   [12:0] i_2_reg_1146_pp0_iter28_reg;
reg   [12:0] i_2_reg_1146_pp0_iter29_reg;
reg   [12:0] i_2_reg_1146_pp0_iter30_reg;
reg   [12:0] i_2_reg_1146_pp0_iter31_reg;
reg   [12:0] i_2_reg_1146_pp0_iter32_reg;
reg   [12:0] i_2_reg_1146_pp0_iter33_reg;
reg   [12:0] i_2_reg_1146_pp0_iter34_reg;
reg   [12:0] i_2_reg_1146_pp0_iter35_reg;
reg   [12:0] i_2_reg_1146_pp0_iter36_reg;
reg   [12:0] i_2_reg_1146_pp0_iter37_reg;
reg   [12:0] i_2_reg_1146_pp0_iter38_reg;
reg   [12:0] i_2_reg_1146_pp0_iter39_reg;
reg   [12:0] i_2_reg_1146_pp0_iter40_reg;
reg   [0:0] icmp_ln69_reg_1151;
reg   [0:0] icmp_ln69_reg_1151_pp0_iter1_reg;
reg   [0:0] icmp_ln69_reg_1151_pp0_iter2_reg;
reg   [0:0] icmp_ln69_reg_1151_pp0_iter3_reg;
reg   [0:0] icmp_ln69_reg_1151_pp0_iter4_reg;
reg   [0:0] icmp_ln69_reg_1151_pp0_iter5_reg;
reg   [0:0] icmp_ln69_reg_1151_pp0_iter6_reg;
reg   [0:0] icmp_ln69_reg_1151_pp0_iter7_reg;
reg   [0:0] icmp_ln69_reg_1151_pp0_iter8_reg;
reg   [0:0] icmp_ln69_reg_1151_pp0_iter9_reg;
reg   [0:0] icmp_ln69_reg_1151_pp0_iter10_reg;
reg   [0:0] icmp_ln69_reg_1151_pp0_iter11_reg;
reg   [0:0] icmp_ln69_reg_1151_pp0_iter12_reg;
reg   [0:0] icmp_ln69_reg_1151_pp0_iter13_reg;
reg   [0:0] icmp_ln69_reg_1151_pp0_iter14_reg;
reg   [0:0] icmp_ln69_reg_1151_pp0_iter15_reg;
reg   [0:0] icmp_ln69_reg_1151_pp0_iter16_reg;
reg   [0:0] icmp_ln69_reg_1151_pp0_iter17_reg;
reg   [0:0] icmp_ln69_reg_1151_pp0_iter18_reg;
reg   [0:0] icmp_ln69_reg_1151_pp0_iter19_reg;
reg   [0:0] icmp_ln69_reg_1151_pp0_iter20_reg;
reg   [0:0] icmp_ln69_reg_1151_pp0_iter21_reg;
reg   [0:0] icmp_ln69_reg_1151_pp0_iter22_reg;
reg   [0:0] icmp_ln69_reg_1151_pp0_iter23_reg;
reg   [0:0] icmp_ln69_reg_1151_pp0_iter24_reg;
reg   [0:0] icmp_ln69_reg_1151_pp0_iter25_reg;
reg   [0:0] icmp_ln69_reg_1151_pp0_iter26_reg;
reg   [0:0] icmp_ln69_reg_1151_pp0_iter27_reg;
reg   [0:0] icmp_ln69_reg_1151_pp0_iter28_reg;
reg   [0:0] icmp_ln69_reg_1151_pp0_iter29_reg;
reg   [0:0] icmp_ln69_reg_1151_pp0_iter30_reg;
reg   [0:0] icmp_ln69_reg_1151_pp0_iter31_reg;
reg   [0:0] icmp_ln69_reg_1151_pp0_iter32_reg;
reg   [0:0] icmp_ln69_reg_1151_pp0_iter33_reg;
reg   [0:0] icmp_ln69_reg_1151_pp0_iter34_reg;
reg   [0:0] icmp_ln69_reg_1151_pp0_iter35_reg;
reg   [0:0] icmp_ln69_reg_1151_pp0_iter36_reg;
reg   [0:0] icmp_ln69_reg_1151_pp0_iter37_reg;
reg   [0:0] icmp_ln69_reg_1151_pp0_iter38_reg;
reg   [0:0] icmp_ln69_reg_1151_pp0_iter39_reg;
wire   [63:0] zext_ln69_fu_297_p1;
reg   [63:0] zext_ln69_reg_1155;
reg   [31:0] P1_V_0_load_reg_1197;
reg   [31:0] P1_V_1_load_reg_1208;
reg   [31:0] P1_V_2_load_reg_1219;
reg   [31:0] P1_V_2_load_reg_1219_pp0_iter2_reg;
wire  signed [47:0] sext_ln1171_fu_330_p1;
reg  signed [47:0] sext_ln1171_reg_1225;
reg  signed [47:0] sext_ln1171_reg_1225_pp0_iter2_reg;
reg  signed [47:0] sext_ln1171_reg_1225_pp0_iter3_reg;
wire   [47:0] r_V_fu_334_p2;
reg   [47:0] r_V_reg_1230;
wire  signed [47:0] sext_ln1171_1_fu_339_p1;
reg  signed [47:0] sext_ln1171_1_reg_1235;
reg  signed [47:0] sext_ln1171_1_reg_1235_pp0_iter2_reg;
reg  signed [47:0] sext_ln1171_1_reg_1235_pp0_iter3_reg;
wire   [47:0] r_V_1_fu_343_p2;
reg   [47:0] r_V_1_reg_1241;
wire  signed [47:0] sext_ln1171_2_fu_348_p1;
reg  signed [47:0] sext_ln1171_2_reg_1246;
reg  signed [47:0] sext_ln1171_2_reg_1246_pp0_iter2_reg;
reg  signed [47:0] sext_ln1171_2_reg_1246_pp0_iter3_reg;
wire   [47:0] r_V_2_fu_352_p2;
reg   [47:0] r_V_2_reg_1252;
wire   [47:0] r_V_3_fu_357_p2;
reg   [47:0] r_V_3_reg_1257;
wire   [31:0] r_V_10_fu_372_p2;
reg   [31:0] r_V_10_reg_1262;
reg   [31:0] trunc_ln717_2_reg_1267;
wire  signed [47:0] sext_ln1168_fu_429_p1;
reg  signed [47:0] sext_ln1168_reg_1272;
wire  signed [47:0] sext_ln1168_1_fu_443_p1;
reg  signed [47:0] sext_ln1168_1_reg_1278;
wire   [47:0] r_V_9_fu_451_p2;
reg   [47:0] r_V_9_reg_1284;
reg   [31:0] tmp_reg_1289;
wire  signed [47:0] sext_ln1168_3_fu_477_p1;
reg  signed [47:0] sext_ln1168_3_reg_1294;
wire  signed [47:0] sext_ln1168_4_fu_487_p1;
reg  signed [47:0] sext_ln1168_4_reg_1300;
reg   [31:0] tmp_3_reg_1306;
wire   [0:0] icmp_ln1552_fu_611_p2;
reg   [0:0] icmp_ln1552_reg_1311;
reg   [0:0] icmp_ln1552_reg_1311_pp0_iter4_reg;
reg   [0:0] icmp_ln1552_reg_1311_pp0_iter5_reg;
reg   [0:0] icmp_ln1552_reg_1311_pp0_iter6_reg;
reg   [0:0] icmp_ln1552_reg_1311_pp0_iter7_reg;
reg   [0:0] icmp_ln1552_reg_1311_pp0_iter8_reg;
reg   [0:0] icmp_ln1552_reg_1311_pp0_iter9_reg;
reg   [0:0] icmp_ln1552_reg_1311_pp0_iter10_reg;
reg   [0:0] icmp_ln1552_reg_1311_pp0_iter11_reg;
reg   [0:0] icmp_ln1552_reg_1311_pp0_iter12_reg;
reg   [0:0] icmp_ln1552_reg_1311_pp0_iter13_reg;
reg   [0:0] icmp_ln1552_reg_1311_pp0_iter14_reg;
reg   [0:0] icmp_ln1552_reg_1311_pp0_iter15_reg;
reg   [0:0] icmp_ln1552_reg_1311_pp0_iter16_reg;
reg   [0:0] icmp_ln1552_reg_1311_pp0_iter17_reg;
reg   [0:0] icmp_ln1552_reg_1311_pp0_iter18_reg;
reg   [0:0] icmp_ln1552_reg_1311_pp0_iter19_reg;
reg   [0:0] icmp_ln1552_reg_1311_pp0_iter20_reg;
reg   [0:0] icmp_ln1552_reg_1311_pp0_iter21_reg;
reg   [0:0] icmp_ln1552_reg_1311_pp0_iter22_reg;
reg   [0:0] icmp_ln1552_reg_1311_pp0_iter23_reg;
reg   [0:0] icmp_ln1552_reg_1311_pp0_iter24_reg;
reg   [0:0] icmp_ln1552_reg_1311_pp0_iter25_reg;
reg   [0:0] icmp_ln1552_reg_1311_pp0_iter26_reg;
reg   [0:0] icmp_ln1552_reg_1311_pp0_iter27_reg;
reg   [0:0] icmp_ln1552_reg_1311_pp0_iter28_reg;
reg   [0:0] icmp_ln1552_reg_1311_pp0_iter29_reg;
reg   [0:0] icmp_ln1552_reg_1311_pp0_iter30_reg;
reg   [0:0] icmp_ln1552_reg_1311_pp0_iter31_reg;
reg   [0:0] icmp_ln1552_reg_1311_pp0_iter32_reg;
reg   [0:0] icmp_ln1552_reg_1311_pp0_iter33_reg;
reg   [0:0] icmp_ln1552_reg_1311_pp0_iter34_reg;
reg   [0:0] icmp_ln1552_reg_1311_pp0_iter35_reg;
reg   [0:0] icmp_ln1552_reg_1311_pp0_iter36_reg;
reg   [0:0] icmp_ln1552_reg_1311_pp0_iter37_reg;
reg   [0:0] icmp_ln1552_reg_1311_pp0_iter38_reg;
reg   [0:0] icmp_ln1552_reg_1311_pp0_iter39_reg;
reg   [31:0] temp_val_V_reg_1320;
reg   [31:0] temp_val_V_reg_1320_pp0_iter4_reg;
reg   [31:0] temp_val_V_reg_1320_pp0_iter5_reg;
reg   [31:0] temp_val_V_reg_1320_pp0_iter6_reg;
reg   [31:0] temp_val_V_reg_1320_pp0_iter7_reg;
reg   [31:0] temp_val_V_reg_1320_pp0_iter8_reg;
reg   [31:0] temp_val_V_reg_1320_pp0_iter9_reg;
reg   [31:0] temp_val_V_reg_1320_pp0_iter10_reg;
reg   [31:0] temp_val_V_reg_1320_pp0_iter11_reg;
reg   [31:0] temp_val_V_reg_1320_pp0_iter12_reg;
reg   [31:0] temp_val_V_reg_1320_pp0_iter13_reg;
reg   [31:0] temp_val_V_reg_1320_pp0_iter14_reg;
reg   [31:0] temp_val_V_reg_1320_pp0_iter15_reg;
reg   [31:0] temp_val_V_reg_1320_pp0_iter16_reg;
reg   [31:0] temp_val_V_reg_1320_pp0_iter17_reg;
reg   [31:0] temp_val_V_reg_1320_pp0_iter18_reg;
reg   [31:0] temp_val_V_reg_1320_pp0_iter19_reg;
reg   [31:0] temp_val_V_reg_1320_pp0_iter20_reg;
reg   [31:0] temp_val_V_reg_1320_pp0_iter21_reg;
reg   [31:0] temp_val_V_reg_1320_pp0_iter22_reg;
reg   [31:0] temp_val_V_reg_1320_pp0_iter23_reg;
reg   [31:0] temp_val_V_reg_1320_pp0_iter24_reg;
reg   [31:0] temp_val_V_reg_1320_pp0_iter25_reg;
reg   [31:0] temp_val_V_reg_1320_pp0_iter26_reg;
reg   [31:0] temp_val_V_reg_1320_pp0_iter27_reg;
reg   [31:0] temp_val_V_reg_1320_pp0_iter28_reg;
reg   [31:0] temp_val_V_reg_1320_pp0_iter29_reg;
reg   [31:0] temp_val_V_reg_1320_pp0_iter30_reg;
reg   [31:0] temp_val_V_reg_1320_pp0_iter31_reg;
reg   [31:0] temp_val_V_reg_1320_pp0_iter32_reg;
reg   [31:0] temp_val_V_reg_1320_pp0_iter33_reg;
reg   [31:0] temp_val_V_reg_1320_pp0_iter34_reg;
reg   [31:0] temp_val_V_reg_1320_pp0_iter35_reg;
reg   [31:0] temp_val_V_reg_1320_pp0_iter36_reg;
reg   [31:0] temp_val_V_reg_1320_pp0_iter37_reg;
reg   [31:0] temp_val_V_reg_1320_pp0_iter38_reg;
reg  signed [31:0] temp_val_V_reg_1320_pp0_iter39_reg;
reg   [31:0] trunc_ln717_s_reg_1325;
reg   [31:0] trunc_ln717_3_reg_1330;
reg   [31:0] trunc_ln717_4_reg_1335;
reg   [30:0] tmp_9_reg_1340;
reg   [31:0] temp_val_V_1_reg_1345;
reg   [31:0] temp_val_V_1_reg_1345_pp0_iter5_reg;
reg   [31:0] temp_val_V_1_reg_1345_pp0_iter6_reg;
reg   [31:0] temp_val_V_1_reg_1345_pp0_iter7_reg;
reg   [31:0] temp_val_V_1_reg_1345_pp0_iter8_reg;
reg   [31:0] temp_val_V_1_reg_1345_pp0_iter9_reg;
reg   [31:0] temp_val_V_1_reg_1345_pp0_iter10_reg;
reg   [31:0] temp_val_V_1_reg_1345_pp0_iter11_reg;
reg   [31:0] temp_val_V_1_reg_1345_pp0_iter12_reg;
reg   [31:0] temp_val_V_1_reg_1345_pp0_iter13_reg;
reg   [31:0] temp_val_V_1_reg_1345_pp0_iter14_reg;
reg   [31:0] temp_val_V_1_reg_1345_pp0_iter15_reg;
reg   [31:0] temp_val_V_1_reg_1345_pp0_iter16_reg;
reg   [31:0] temp_val_V_1_reg_1345_pp0_iter17_reg;
reg   [31:0] temp_val_V_1_reg_1345_pp0_iter18_reg;
reg   [31:0] temp_val_V_1_reg_1345_pp0_iter19_reg;
reg   [31:0] temp_val_V_1_reg_1345_pp0_iter20_reg;
reg   [31:0] temp_val_V_1_reg_1345_pp0_iter21_reg;
reg   [31:0] temp_val_V_1_reg_1345_pp0_iter22_reg;
reg   [31:0] temp_val_V_1_reg_1345_pp0_iter23_reg;
reg   [31:0] temp_val_V_1_reg_1345_pp0_iter24_reg;
reg   [31:0] temp_val_V_1_reg_1345_pp0_iter25_reg;
reg   [31:0] temp_val_V_1_reg_1345_pp0_iter26_reg;
reg   [31:0] temp_val_V_1_reg_1345_pp0_iter27_reg;
reg   [31:0] temp_val_V_1_reg_1345_pp0_iter28_reg;
reg   [31:0] temp_val_V_1_reg_1345_pp0_iter29_reg;
reg   [31:0] temp_val_V_1_reg_1345_pp0_iter30_reg;
reg   [31:0] temp_val_V_1_reg_1345_pp0_iter31_reg;
reg   [31:0] temp_val_V_1_reg_1345_pp0_iter32_reg;
reg   [31:0] temp_val_V_1_reg_1345_pp0_iter33_reg;
reg   [31:0] temp_val_V_1_reg_1345_pp0_iter34_reg;
reg   [31:0] temp_val_V_1_reg_1345_pp0_iter35_reg;
reg   [31:0] temp_val_V_1_reg_1345_pp0_iter36_reg;
reg   [31:0] temp_val_V_1_reg_1345_pp0_iter37_reg;
reg   [31:0] temp_val_V_1_reg_1345_pp0_iter38_reg;
reg  signed [31:0] temp_val_V_1_reg_1345_pp0_iter39_reg;
reg   [31:0] temp_val_V_2_reg_1350;
reg   [31:0] temp_val_V_2_reg_1350_pp0_iter5_reg;
reg   [31:0] temp_val_V_2_reg_1350_pp0_iter6_reg;
reg   [31:0] temp_val_V_2_reg_1350_pp0_iter7_reg;
reg   [31:0] temp_val_V_2_reg_1350_pp0_iter8_reg;
reg   [31:0] temp_val_V_2_reg_1350_pp0_iter9_reg;
reg   [31:0] temp_val_V_2_reg_1350_pp0_iter10_reg;
reg   [31:0] temp_val_V_2_reg_1350_pp0_iter11_reg;
reg   [31:0] temp_val_V_2_reg_1350_pp0_iter12_reg;
reg   [31:0] temp_val_V_2_reg_1350_pp0_iter13_reg;
reg   [31:0] temp_val_V_2_reg_1350_pp0_iter14_reg;
reg   [31:0] temp_val_V_2_reg_1350_pp0_iter15_reg;
reg   [31:0] temp_val_V_2_reg_1350_pp0_iter16_reg;
reg   [31:0] temp_val_V_2_reg_1350_pp0_iter17_reg;
reg   [31:0] temp_val_V_2_reg_1350_pp0_iter18_reg;
reg   [31:0] temp_val_V_2_reg_1350_pp0_iter19_reg;
reg   [31:0] temp_val_V_2_reg_1350_pp0_iter20_reg;
reg   [31:0] temp_val_V_2_reg_1350_pp0_iter21_reg;
reg   [31:0] temp_val_V_2_reg_1350_pp0_iter22_reg;
reg   [31:0] temp_val_V_2_reg_1350_pp0_iter23_reg;
reg   [31:0] temp_val_V_2_reg_1350_pp0_iter24_reg;
reg   [31:0] temp_val_V_2_reg_1350_pp0_iter25_reg;
reg   [31:0] temp_val_V_2_reg_1350_pp0_iter26_reg;
reg   [31:0] temp_val_V_2_reg_1350_pp0_iter27_reg;
reg   [31:0] temp_val_V_2_reg_1350_pp0_iter28_reg;
reg   [31:0] temp_val_V_2_reg_1350_pp0_iter29_reg;
reg   [31:0] temp_val_V_2_reg_1350_pp0_iter30_reg;
reg   [31:0] temp_val_V_2_reg_1350_pp0_iter31_reg;
reg   [31:0] temp_val_V_2_reg_1350_pp0_iter32_reg;
reg   [31:0] temp_val_V_2_reg_1350_pp0_iter33_reg;
reg   [31:0] temp_val_V_2_reg_1350_pp0_iter34_reg;
reg   [31:0] temp_val_V_2_reg_1350_pp0_iter35_reg;
reg   [31:0] temp_val_V_2_reg_1350_pp0_iter36_reg;
reg   [31:0] temp_val_V_2_reg_1350_pp0_iter37_reg;
reg   [31:0] temp_val_V_2_reg_1350_pp0_iter38_reg;
reg  signed [31:0] temp_val_V_2_reg_1350_pp0_iter39_reg;
wire   [0:0] flag1_fu_906_p2;
reg   [0:0] flag1_reg_1355;
reg   [0:0] flag1_reg_1355_pp0_iter5_reg;
reg   [0:0] flag1_reg_1355_pp0_iter6_reg;
reg   [0:0] flag1_reg_1355_pp0_iter7_reg;
reg   [0:0] flag1_reg_1355_pp0_iter8_reg;
reg   [0:0] flag1_reg_1355_pp0_iter9_reg;
reg   [0:0] flag1_reg_1355_pp0_iter10_reg;
reg   [0:0] flag1_reg_1355_pp0_iter11_reg;
reg   [0:0] flag1_reg_1355_pp0_iter12_reg;
reg   [0:0] flag1_reg_1355_pp0_iter13_reg;
reg   [0:0] flag1_reg_1355_pp0_iter14_reg;
reg   [0:0] flag1_reg_1355_pp0_iter15_reg;
reg   [0:0] flag1_reg_1355_pp0_iter16_reg;
reg   [0:0] flag1_reg_1355_pp0_iter17_reg;
reg   [0:0] flag1_reg_1355_pp0_iter18_reg;
reg   [0:0] flag1_reg_1355_pp0_iter19_reg;
reg   [0:0] flag1_reg_1355_pp0_iter20_reg;
reg   [0:0] flag1_reg_1355_pp0_iter21_reg;
reg   [0:0] flag1_reg_1355_pp0_iter22_reg;
reg   [0:0] flag1_reg_1355_pp0_iter23_reg;
reg   [0:0] flag1_reg_1355_pp0_iter24_reg;
reg   [0:0] flag1_reg_1355_pp0_iter25_reg;
reg   [0:0] flag1_reg_1355_pp0_iter26_reg;
reg   [0:0] flag1_reg_1355_pp0_iter27_reg;
reg   [0:0] flag1_reg_1355_pp0_iter28_reg;
reg   [0:0] flag1_reg_1355_pp0_iter29_reg;
reg   [0:0] flag1_reg_1355_pp0_iter30_reg;
reg   [0:0] flag1_reg_1355_pp0_iter31_reg;
reg   [0:0] flag1_reg_1355_pp0_iter32_reg;
reg   [0:0] flag1_reg_1355_pp0_iter33_reg;
reg   [0:0] flag1_reg_1355_pp0_iter34_reg;
reg   [0:0] flag1_reg_1355_pp0_iter35_reg;
reg   [0:0] flag1_reg_1355_pp0_iter36_reg;
reg   [0:0] flag1_reg_1355_pp0_iter37_reg;
reg   [0:0] flag1_reg_1355_pp0_iter38_reg;
reg   [0:0] flag1_reg_1355_pp0_iter39_reg;
reg   [0:0] flag1_reg_1355_pp0_iter40_reg;
wire   [47:0] r_V_19_fu_923_p2;
reg   [47:0] r_V_19_reg_1360;
wire   [47:0] r_V_30_fu_942_p2;
reg   [47:0] r_V_30_reg_1365;
reg   [31:0] local_t_V_reg_1370;
wire   [0:0] icmp_ln1547_fu_977_p2;
reg   [0:0] icmp_ln1547_reg_1376;
wire   [32:0] ret_V_14_fu_991_p2;
reg   [32:0] ret_V_14_reg_1381;
reg   [31:0] ap_phi_mux_invDet_V_1_phi_fu_248_p4;
wire   [31:0] invDet_V_fu_911_p1;
reg   [31:0] ap_phi_reg_pp0_iter40_invDet_V_1_reg_244;
wire   [31:0] ap_phi_reg_pp0_iter0_invDet_V_1_reg_244;
reg   [31:0] ap_phi_reg_pp0_iter1_invDet_V_1_reg_244;
reg   [31:0] ap_phi_reg_pp0_iter2_invDet_V_1_reg_244;
reg   [31:0] ap_phi_reg_pp0_iter3_invDet_V_1_reg_244;
reg   [31:0] ap_phi_reg_pp0_iter4_invDet_V_1_reg_244;
reg   [31:0] ap_phi_reg_pp0_iter5_invDet_V_1_reg_244;
reg   [31:0] ap_phi_reg_pp0_iter6_invDet_V_1_reg_244;
reg   [31:0] ap_phi_reg_pp0_iter7_invDet_V_1_reg_244;
reg   [31:0] ap_phi_reg_pp0_iter8_invDet_V_1_reg_244;
reg   [31:0] ap_phi_reg_pp0_iter9_invDet_V_1_reg_244;
reg   [31:0] ap_phi_reg_pp0_iter10_invDet_V_1_reg_244;
reg   [31:0] ap_phi_reg_pp0_iter11_invDet_V_1_reg_244;
reg   [31:0] ap_phi_reg_pp0_iter12_invDet_V_1_reg_244;
reg   [31:0] ap_phi_reg_pp0_iter13_invDet_V_1_reg_244;
reg   [31:0] ap_phi_reg_pp0_iter14_invDet_V_1_reg_244;
reg   [31:0] ap_phi_reg_pp0_iter15_invDet_V_1_reg_244;
reg   [31:0] ap_phi_reg_pp0_iter16_invDet_V_1_reg_244;
reg   [31:0] ap_phi_reg_pp0_iter17_invDet_V_1_reg_244;
reg   [31:0] ap_phi_reg_pp0_iter18_invDet_V_1_reg_244;
reg   [31:0] ap_phi_reg_pp0_iter19_invDet_V_1_reg_244;
reg   [31:0] ap_phi_reg_pp0_iter20_invDet_V_1_reg_244;
reg   [31:0] ap_phi_reg_pp0_iter21_invDet_V_1_reg_244;
reg   [31:0] ap_phi_reg_pp0_iter22_invDet_V_1_reg_244;
reg   [31:0] ap_phi_reg_pp0_iter23_invDet_V_1_reg_244;
reg   [31:0] ap_phi_reg_pp0_iter24_invDet_V_1_reg_244;
reg   [31:0] ap_phi_reg_pp0_iter25_invDet_V_1_reg_244;
reg   [31:0] ap_phi_reg_pp0_iter26_invDet_V_1_reg_244;
reg   [31:0] ap_phi_reg_pp0_iter27_invDet_V_1_reg_244;
reg   [31:0] ap_phi_reg_pp0_iter28_invDet_V_1_reg_244;
reg   [31:0] ap_phi_reg_pp0_iter29_invDet_V_1_reg_244;
reg   [31:0] ap_phi_reg_pp0_iter30_invDet_V_1_reg_244;
reg   [31:0] ap_phi_reg_pp0_iter31_invDet_V_1_reg_244;
reg   [31:0] ap_phi_reg_pp0_iter32_invDet_V_1_reg_244;
reg   [31:0] ap_phi_reg_pp0_iter33_invDet_V_1_reg_244;
reg   [31:0] ap_phi_reg_pp0_iter34_invDet_V_1_reg_244;
reg   [31:0] ap_phi_reg_pp0_iter35_invDet_V_1_reg_244;
reg   [31:0] ap_phi_reg_pp0_iter36_invDet_V_1_reg_244;
reg   [31:0] ap_phi_reg_pp0_iter37_invDet_V_1_reg_244;
reg   [31:0] ap_phi_reg_pp0_iter38_invDet_V_1_reg_244;
reg   [31:0] ap_phi_reg_pp0_iter39_invDet_V_1_reg_244;
wire    ap_block_pp0_stage0;
reg   [31:0] t_V_fu_90;
wire   [31:0] t_V_1_fu_1073_p3;
wire    ap_loop_init;
reg   [31:0] intersectIndex_BRAM_fu_94;
wire   [31:0] intersectIndex_BRAM_1_fu_1081_p3;
reg   [12:0] i_fu_98;
reg   [12:0] ap_sig_allocacmp_i_2;
wire   [12:0] add_ln69_fu_291_p2;
wire    ap_block_pp0_stage0_01001;
wire   [31:0] r_V_35_fu_324_p2;
wire  signed [31:0] r_V_fu_334_p0;
wire  signed [31:0] r_V_fu_334_p1;
wire  signed [31:0] r_V_33_fu_318_p2;
wire  signed [31:0] r_V_1_fu_343_p1;
wire  signed [31:0] r_V_31_fu_312_p2;
wire  signed [31:0] r_V_2_fu_352_p1;
wire  signed [31:0] r_V_3_fu_357_p0;
wire  signed [31:0] r_V_3_fu_357_p1;
wire   [47:0] ret_V_fu_377_p2;
wire   [47:0] ret_V_1_fu_391_p2;
wire  signed [31:0] r_V_4_fu_405_p0;
wire  signed [31:0] r_V_4_fu_405_p1;
wire  signed [31:0] r_V_5_fu_409_p0;
wire  signed [31:0] r_V_5_fu_409_p1;
wire   [47:0] r_V_4_fu_405_p2;
wire   [47:0] r_V_5_fu_409_p2;
wire   [47:0] ret_V_2_fu_413_p2;
wire  signed [31:0] r_V_6_fu_362_p2;
wire   [31:0] trunc_ln2_fu_381_p4;
wire  signed [31:0] r_V_7_fu_437_p0;
wire  signed [47:0] sext_ln1171_3_fu_433_p1;
wire  signed [31:0] r_V_8_fu_367_p2;
wire   [31:0] trunc_ln717_1_fu_395_p4;
wire  signed [31:0] r_V_9_fu_451_p0;
wire  signed [47:0] sext_ln1171_4_fu_447_p1;
wire   [47:0] r_V_7_fu_437_p2;
wire  signed [31:0] r_V_12_fu_467_p2;
wire  signed [31:0] r_V_13_fu_481_p0;
wire  signed [31:0] r_V_14_fu_472_p2;
wire  signed [31:0] r_V_15_fu_491_p0;
wire   [47:0] r_V_13_fu_481_p2;
wire   [31:0] tmp_2_fu_497_p4;
wire   [47:0] lhs_2_fu_507_p3;
wire   [47:0] r_V_15_fu_491_p2;
wire   [47:0] ret_V_5_fu_515_p2;
wire   [47:0] lhs_fu_531_p3;
wire  signed [31:0] r_V_11_fu_549_p0;
wire  signed [47:0] sext_ln1171_5_fu_546_p1;
wire  signed [31:0] r_V_11_fu_549_p1;
wire  signed [47:0] sext_ln1168_2_fu_543_p1;
wire   [47:0] ret_V_3_fu_538_p2;
wire   [31:0] tmp_1_fu_555_p4;
wire   [47:0] lhs_1_fu_565_p3;
wire   [47:0] r_V_11_fu_549_p2;
wire   [47:0] ret_V_4_fu_573_p2;
wire  signed [31:0] temp_val_V_3_fu_579_p4;
wire   [0:0] tmp_8_fu_589_p3;
wire   [31:0] detTest_V_1_fu_597_p2;
wire   [31:0] r_V_16_fu_627_p2;
wire  signed [31:0] r_V_17_fu_636_p0;
wire  signed [31:0] r_V_17_fu_636_p1;
wire  signed [47:0] sext_ln1168_5_fu_632_p1;
wire   [47:0] lhs_3_fu_642_p3;
wire   [47:0] r_V_17_fu_636_p2;
wire   [47:0] ret_V_6_fu_649_p2;
wire  signed [31:0] r_V_20_fu_665_p0;
wire  signed [31:0] r_V_20_fu_665_p1;
wire  signed [31:0] r_V_21_fu_670_p0;
wire  signed [31:0] r_V_21_fu_670_p1;
wire   [47:0] r_V_20_fu_665_p2;
wire   [47:0] r_V_21_fu_670_p2;
wire   [47:0] ret_V_7_fu_675_p2;
wire  signed [31:0] r_V_22_fu_691_p0;
wire  signed [31:0] r_V_22_fu_691_p1;
wire  signed [31:0] r_V_23_fu_696_p0;
wire  signed [31:0] r_V_23_fu_696_p1;
wire   [47:0] r_V_22_fu_691_p2;
wire   [47:0] r_V_23_fu_696_p2;
wire   [47:0] ret_V_8_fu_701_p2;
wire  signed [31:0] r_V_24_fu_717_p0;
wire  signed [31:0] r_V_24_fu_717_p1;
wire  signed [31:0] r_V_25_fu_721_p0;
wire  signed [31:0] r_V_25_fu_721_p1;
wire   [47:0] r_V_24_fu_717_p2;
wire   [47:0] r_V_25_fu_721_p2;
wire   [47:0] ret_V_9_fu_725_p2;
wire   [31:0] detTest_V_2_fu_603_p3;
wire  signed [31:0] r_V_26_fu_754_p0;
wire  signed [47:0] sext_ln1171_7_fu_751_p1;
wire  signed [31:0] r_V_26_fu_754_p1;
wire  signed [31:0] r_V_27_fu_762_p0;
wire  signed [47:0] sext_ln1171_8_fu_759_p1;
wire  signed [31:0] r_V_27_fu_762_p1;
wire   [47:0] r_V_26_fu_754_p2;
wire   [31:0] tmp_4_fu_767_p4;
wire   [47:0] lhs_4_fu_777_p3;
wire   [47:0] r_V_27_fu_762_p2;
wire  signed [31:0] r_V_28_fu_794_p0;
wire  signed [47:0] sext_ln1171_9_fu_791_p1;
wire  signed [31:0] r_V_28_fu_794_p1;
wire   [47:0] ret_V_10_fu_785_p2;
wire   [31:0] tmp_5_fu_799_p4;
wire   [47:0] lhs_5_fu_809_p3;
wire   [47:0] r_V_28_fu_794_p2;
wire   [47:0] ret_V_11_fu_817_p2;
wire  signed [31:0] r_V_32_fu_833_p0;
wire  signed [31:0] r_V_32_fu_833_p1;
wire  signed [31:0] r_V_34_fu_838_p0;
wire  signed [31:0] r_V_34_fu_838_p1;
wire   [47:0] r_V_32_fu_833_p2;
wire   [31:0] tmp_6_fu_843_p4;
wire   [47:0] lhs_6_fu_853_p3;
wire   [47:0] r_V_34_fu_838_p2;
wire  signed [31:0] r_V_36_fu_867_p0;
wire  signed [31:0] r_V_36_fu_867_p1;
wire   [47:0] ret_V_12_fu_861_p2;
wire   [31:0] tmp_7_fu_872_p4;
wire   [47:0] lhs_7_fu_882_p3;
wire   [47:0] r_V_36_fu_867_p2;
wire   [47:0] ret_V_13_fu_890_p2;
wire   [31:0] grp_fu_621_p2;
wire  signed [31:0] r_V_19_fu_923_p0;
wire  signed [47:0] sext_ln1171_6_fu_919_p1;
wire  signed [31:0] r_V_30_fu_942_p0;
wire  signed [31:0] r_V_38_fu_961_p0;
wire   [47:0] r_V_38_fu_961_p2;
wire  signed [31:0] u_V_fu_929_p4;
wire   [31:0] v_V_fu_948_p4;
wire  signed [32:0] sext_ln712_fu_983_p1;
wire   [32:0] zext_ln712_fu_987_p1;
wire   [0:0] tmp_11_fu_1015_p3;
wire   [0:0] or_ln124_1_fu_1028_p2;
wire   [0:0] tmp_10_fu_1003_p3;
wire   [0:0] icmp_ln1548_fu_1038_p2;
wire   [0:0] xor_ln1548_fu_1022_p2;
wire   [0:0] and_ln133_1_fu_1043_p2;
wire   [0:0] icmp_ln123_fu_1010_p2;
wire   [0:0] and_ln133_fu_1049_p2;
wire   [31:0] zext_ln133_fu_1062_p1;
wire   [0:0] or_ln124_fu_1032_p2;
wire   [31:0] select_ln133_fu_1055_p3;
wire   [31:0] select_ln133_1_fu_1065_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg    ap_loop_exit_ready_pp0_iter16_reg;
reg    ap_loop_exit_ready_pp0_iter17_reg;
reg    ap_loop_exit_ready_pp0_iter18_reg;
reg    ap_loop_exit_ready_pp0_iter19_reg;
reg    ap_loop_exit_ready_pp0_iter20_reg;
reg    ap_loop_exit_ready_pp0_iter21_reg;
reg    ap_loop_exit_ready_pp0_iter22_reg;
reg    ap_loop_exit_ready_pp0_iter23_reg;
reg    ap_loop_exit_ready_pp0_iter24_reg;
reg    ap_loop_exit_ready_pp0_iter25_reg;
reg    ap_loop_exit_ready_pp0_iter26_reg;
reg    ap_loop_exit_ready_pp0_iter27_reg;
reg    ap_loop_exit_ready_pp0_iter28_reg;
reg    ap_loop_exit_ready_pp0_iter29_reg;
reg    ap_loop_exit_ready_pp0_iter30_reg;
reg    ap_loop_exit_ready_pp0_iter31_reg;
reg    ap_loop_exit_ready_pp0_iter32_reg;
reg    ap_loop_exit_ready_pp0_iter33_reg;
reg    ap_loop_exit_ready_pp0_iter34_reg;
reg    ap_loop_exit_ready_pp0_iter35_reg;
reg    ap_loop_exit_ready_pp0_iter36_reg;
reg    ap_loop_exit_ready_pp0_iter37_reg;
reg    ap_loop_exit_ready_pp0_iter38_reg;
reg    ap_loop_exit_ready_pp0_iter39_reg;
reg    ap_loop_exit_ready_pp0_iter40_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 ap_enable_reg_pp0_iter27 = 1'b0;
#0 ap_enable_reg_pp0_iter28 = 1'b0;
#0 ap_enable_reg_pp0_iter29 = 1'b0;
#0 ap_enable_reg_pp0_iter30 = 1'b0;
#0 ap_enable_reg_pp0_iter31 = 1'b0;
#0 ap_enable_reg_pp0_iter32 = 1'b0;
#0 ap_enable_reg_pp0_iter33 = 1'b0;
#0 ap_enable_reg_pp0_iter34 = 1'b0;
#0 ap_enable_reg_pp0_iter35 = 1'b0;
#0 ap_enable_reg_pp0_iter36 = 1'b0;
#0 ap_enable_reg_pp0_iter37 = 1'b0;
#0 ap_enable_reg_pp0_iter38 = 1'b0;
#0 ap_enable_reg_pp0_iter39 = 1'b0;
#0 ap_enable_reg_pp0_iter40 = 1'b0;
#0 ap_enable_reg_pp0_iter41 = 1'b0;
#0 ap_done_reg = 1'b0;
end

rayTriangleIntersect_mul_32s_32s_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32s_32s_48_1_1_U21(
    .din0(r_V_fu_334_p0),
    .din1(r_V_fu_334_p1),
    .dout(r_V_fu_334_p2)
);

rayTriangleIntersect_mul_32s_32s_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32s_32s_48_1_1_U22(
    .din0(r_V_33_fu_318_p2),
    .din1(r_V_1_fu_343_p1),
    .dout(r_V_1_fu_343_p2)
);

rayTriangleIntersect_mul_32s_32s_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32s_32s_48_1_1_U23(
    .din0(r_V_31_fu_312_p2),
    .din1(r_V_2_fu_352_p1),
    .dout(r_V_2_fu_352_p2)
);

rayTriangleIntersect_mul_32s_32s_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32s_32s_48_1_1_U24(
    .din0(r_V_3_fu_357_p0),
    .din1(r_V_3_fu_357_p1),
    .dout(r_V_3_fu_357_p2)
);

rayTriangleIntersect_mul_32s_32s_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32s_32s_48_1_1_U25(
    .din0(r_V_4_fu_405_p0),
    .din1(r_V_4_fu_405_p1),
    .dout(r_V_4_fu_405_p2)
);

rayTriangleIntersect_mul_32s_32s_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32s_32s_48_1_1_U26(
    .din0(r_V_5_fu_409_p0),
    .din1(r_V_5_fu_409_p1),
    .dout(r_V_5_fu_409_p2)
);

rayTriangleIntersect_mul_32s_32s_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32s_32s_48_1_1_U27(
    .din0(r_V_7_fu_437_p0),
    .din1(r_V_6_fu_362_p2),
    .dout(r_V_7_fu_437_p2)
);

rayTriangleIntersect_mul_32s_32s_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32s_32s_48_1_1_U28(
    .din0(r_V_9_fu_451_p0),
    .din1(r_V_8_fu_367_p2),
    .dout(r_V_9_fu_451_p2)
);

rayTriangleIntersect_mul_32s_32s_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32s_32s_48_1_1_U29(
    .din0(r_V_13_fu_481_p0),
    .din1(r_V_12_fu_467_p2),
    .dout(r_V_13_fu_481_p2)
);

rayTriangleIntersect_mul_32s_32s_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32s_32s_48_1_1_U30(
    .din0(r_V_15_fu_491_p0),
    .din1(r_V_14_fu_472_p2),
    .dout(r_V_15_fu_491_p2)
);

rayTriangleIntersect_mul_32s_32s_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32s_32s_48_1_1_U31(
    .din0(r_V_11_fu_549_p0),
    .din1(r_V_11_fu_549_p1),
    .dout(r_V_11_fu_549_p2)
);

rayTriangleIntersect_sdiv_34ns_32s_32_38_1 #(
    .ID( 1 ),
    .NUM_STAGE( 38 ),
    .din0_WIDTH( 34 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
sdiv_34ns_32s_32_38_1_U32(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(34'd4294967296),
    .din1(temp_val_V_3_fu_579_p4),
    .ce(1'b1),
    .dout(grp_fu_621_p2)
);

rayTriangleIntersect_mul_32s_32s_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32s_32s_48_1_1_U33(
    .din0(r_V_17_fu_636_p0),
    .din1(r_V_17_fu_636_p1),
    .dout(r_V_17_fu_636_p2)
);

rayTriangleIntersect_mul_32s_32s_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32s_32s_48_1_1_U34(
    .din0(r_V_20_fu_665_p0),
    .din1(r_V_20_fu_665_p1),
    .dout(r_V_20_fu_665_p2)
);

rayTriangleIntersect_mul_32s_32s_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32s_32s_48_1_1_U35(
    .din0(r_V_21_fu_670_p0),
    .din1(r_V_21_fu_670_p1),
    .dout(r_V_21_fu_670_p2)
);

rayTriangleIntersect_mul_32s_32s_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32s_32s_48_1_1_U36(
    .din0(r_V_22_fu_691_p0),
    .din1(r_V_22_fu_691_p1),
    .dout(r_V_22_fu_691_p2)
);

rayTriangleIntersect_mul_32s_32s_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32s_32s_48_1_1_U37(
    .din0(r_V_23_fu_696_p0),
    .din1(r_V_23_fu_696_p1),
    .dout(r_V_23_fu_696_p2)
);

rayTriangleIntersect_mul_32s_32s_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32s_32s_48_1_1_U38(
    .din0(r_V_24_fu_717_p0),
    .din1(r_V_24_fu_717_p1),
    .dout(r_V_24_fu_717_p2)
);

rayTriangleIntersect_mul_32s_32s_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32s_32s_48_1_1_U39(
    .din0(r_V_25_fu_721_p0),
    .din1(r_V_25_fu_721_p1),
    .dout(r_V_25_fu_721_p2)
);

rayTriangleIntersect_mul_32s_32s_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32s_32s_48_1_1_U40(
    .din0(r_V_26_fu_754_p0),
    .din1(r_V_26_fu_754_p1),
    .dout(r_V_26_fu_754_p2)
);

rayTriangleIntersect_mul_32s_32s_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32s_32s_48_1_1_U41(
    .din0(r_V_27_fu_762_p0),
    .din1(r_V_27_fu_762_p1),
    .dout(r_V_27_fu_762_p2)
);

rayTriangleIntersect_mul_32s_32s_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32s_32s_48_1_1_U42(
    .din0(r_V_28_fu_794_p0),
    .din1(r_V_28_fu_794_p1),
    .dout(r_V_28_fu_794_p2)
);

rayTriangleIntersect_mul_32s_32s_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32s_32s_48_1_1_U43(
    .din0(r_V_32_fu_833_p0),
    .din1(r_V_32_fu_833_p1),
    .dout(r_V_32_fu_833_p2)
);

rayTriangleIntersect_mul_32s_32s_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32s_32s_48_1_1_U44(
    .din0(r_V_34_fu_838_p0),
    .din1(r_V_34_fu_838_p1),
    .dout(r_V_34_fu_838_p2)
);

rayTriangleIntersect_mul_32s_32s_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32s_32s_48_1_1_U45(
    .din0(r_V_36_fu_867_p0),
    .din1(r_V_36_fu_867_p1),
    .dout(r_V_36_fu_867_p2)
);

rayTriangleIntersect_mul_32s_32s_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32s_32s_48_1_1_U46(
    .din0(r_V_19_fu_923_p0),
    .din1(temp_val_V_reg_1320_pp0_iter39_reg),
    .dout(r_V_19_fu_923_p2)
);

rayTriangleIntersect_mul_32s_32s_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32s_32s_48_1_1_U47(
    .din0(r_V_30_fu_942_p0),
    .din1(temp_val_V_1_reg_1345_pp0_iter39_reg),
    .dout(r_V_30_fu_942_p2)
);

rayTriangleIntersect_mul_32s_32s_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32s_32s_48_1_1_U48(
    .din0(r_V_38_fu_961_p0),
    .din1(temp_val_V_2_reg_1350_pp0_iter39_reg),
    .dout(r_V_38_fu_961_p2)
);

rayTriangleIntersect_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter40_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter27 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter28 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter29 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter30 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter31 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter32 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter32 <= ap_enable_reg_pp0_iter31;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter33 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter33 <= ap_enable_reg_pp0_iter32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter34 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter34 <= ap_enable_reg_pp0_iter33;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter35 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter35 <= ap_enable_reg_pp0_iter34;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter36 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter36 <= ap_enable_reg_pp0_iter35;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter37 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter37 <= ap_enable_reg_pp0_iter36;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter38 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter38 <= ap_enable_reg_pp0_iter37;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter39 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter39 <= ap_enable_reg_pp0_iter38;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter40 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter40 <= ap_enable_reg_pp0_iter39;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter41 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter41 <= ap_enable_reg_pp0_iter40;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln1552_fu_611_p2 == 1'd1) & (icmp_ln69_reg_1151_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_invDet_V_1_reg_244 <= 32'd1073741824;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_invDet_V_1_reg_244 <= ap_phi_reg_pp0_iter3_invDet_V_1_reg_244;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln69_fu_285_p2 == 1'd0))) begin
            i_fu_98 <= add_ln69_fu_291_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_98 <= 13'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            intersectIndex_BRAM_fu_94 <= 32'd4294967295;
        end else if ((ap_enable_reg_pp0_iter41 == 1'b1)) begin
            intersectIndex_BRAM_fu_94 <= intersectIndex_BRAM_1_fu_1081_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            t_V_fu_90 <= 32'd1073741824;
        end else if ((ap_enable_reg_pp0_iter41 == 1'b1)) begin
            t_V_fu_90 <= t_V_1_fu_1073_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln69_reg_1151 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        P1_V_0_load_reg_1197 <= P1_V_0_q0;
        P1_V_1_load_reg_1208 <= P1_V_1_q0;
        P1_V_2_load_reg_1219 <= P1_V_2_q0;
        r_V_1_reg_1241 <= r_V_1_fu_343_p2;
        r_V_2_reg_1252 <= r_V_2_fu_352_p2;
        r_V_3_reg_1257 <= r_V_3_fu_357_p2;
        r_V_reg_1230 <= r_V_fu_334_p2;
        sext_ln1171_1_reg_1235 <= sext_ln1171_1_fu_339_p1;
        sext_ln1171_2_reg_1246 <= sext_ln1171_2_fu_348_p1;
        sext_ln1171_reg_1225 <= sext_ln1171_fu_330_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        P1_V_2_load_reg_1219_pp0_iter2_reg <= P1_V_2_load_reg_1219;
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
        ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
        ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
        ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
        ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
        ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
        ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
        ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
        ap_loop_exit_ready_pp0_iter23_reg <= ap_loop_exit_ready_pp0_iter22_reg;
        ap_loop_exit_ready_pp0_iter24_reg <= ap_loop_exit_ready_pp0_iter23_reg;
        ap_loop_exit_ready_pp0_iter25_reg <= ap_loop_exit_ready_pp0_iter24_reg;
        ap_loop_exit_ready_pp0_iter26_reg <= ap_loop_exit_ready_pp0_iter25_reg;
        ap_loop_exit_ready_pp0_iter27_reg <= ap_loop_exit_ready_pp0_iter26_reg;
        ap_loop_exit_ready_pp0_iter28_reg <= ap_loop_exit_ready_pp0_iter27_reg;
        ap_loop_exit_ready_pp0_iter29_reg <= ap_loop_exit_ready_pp0_iter28_reg;
        ap_loop_exit_ready_pp0_iter30_reg <= ap_loop_exit_ready_pp0_iter29_reg;
        ap_loop_exit_ready_pp0_iter31_reg <= ap_loop_exit_ready_pp0_iter30_reg;
        ap_loop_exit_ready_pp0_iter32_reg <= ap_loop_exit_ready_pp0_iter31_reg;
        ap_loop_exit_ready_pp0_iter33_reg <= ap_loop_exit_ready_pp0_iter32_reg;
        ap_loop_exit_ready_pp0_iter34_reg <= ap_loop_exit_ready_pp0_iter33_reg;
        ap_loop_exit_ready_pp0_iter35_reg <= ap_loop_exit_ready_pp0_iter34_reg;
        ap_loop_exit_ready_pp0_iter36_reg <= ap_loop_exit_ready_pp0_iter35_reg;
        ap_loop_exit_ready_pp0_iter37_reg <= ap_loop_exit_ready_pp0_iter36_reg;
        ap_loop_exit_ready_pp0_iter38_reg <= ap_loop_exit_ready_pp0_iter37_reg;
        ap_loop_exit_ready_pp0_iter39_reg <= ap_loop_exit_ready_pp0_iter38_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter40_reg <= ap_loop_exit_ready_pp0_iter39_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        flag1_reg_1355 <= flag1_fu_906_p2;
        flag1_reg_1355_pp0_iter10_reg <= flag1_reg_1355_pp0_iter9_reg;
        flag1_reg_1355_pp0_iter11_reg <= flag1_reg_1355_pp0_iter10_reg;
        flag1_reg_1355_pp0_iter12_reg <= flag1_reg_1355_pp0_iter11_reg;
        flag1_reg_1355_pp0_iter13_reg <= flag1_reg_1355_pp0_iter12_reg;
        flag1_reg_1355_pp0_iter14_reg <= flag1_reg_1355_pp0_iter13_reg;
        flag1_reg_1355_pp0_iter15_reg <= flag1_reg_1355_pp0_iter14_reg;
        flag1_reg_1355_pp0_iter16_reg <= flag1_reg_1355_pp0_iter15_reg;
        flag1_reg_1355_pp0_iter17_reg <= flag1_reg_1355_pp0_iter16_reg;
        flag1_reg_1355_pp0_iter18_reg <= flag1_reg_1355_pp0_iter17_reg;
        flag1_reg_1355_pp0_iter19_reg <= flag1_reg_1355_pp0_iter18_reg;
        flag1_reg_1355_pp0_iter20_reg <= flag1_reg_1355_pp0_iter19_reg;
        flag1_reg_1355_pp0_iter21_reg <= flag1_reg_1355_pp0_iter20_reg;
        flag1_reg_1355_pp0_iter22_reg <= flag1_reg_1355_pp0_iter21_reg;
        flag1_reg_1355_pp0_iter23_reg <= flag1_reg_1355_pp0_iter22_reg;
        flag1_reg_1355_pp0_iter24_reg <= flag1_reg_1355_pp0_iter23_reg;
        flag1_reg_1355_pp0_iter25_reg <= flag1_reg_1355_pp0_iter24_reg;
        flag1_reg_1355_pp0_iter26_reg <= flag1_reg_1355_pp0_iter25_reg;
        flag1_reg_1355_pp0_iter27_reg <= flag1_reg_1355_pp0_iter26_reg;
        flag1_reg_1355_pp0_iter28_reg <= flag1_reg_1355_pp0_iter27_reg;
        flag1_reg_1355_pp0_iter29_reg <= flag1_reg_1355_pp0_iter28_reg;
        flag1_reg_1355_pp0_iter30_reg <= flag1_reg_1355_pp0_iter29_reg;
        flag1_reg_1355_pp0_iter31_reg <= flag1_reg_1355_pp0_iter30_reg;
        flag1_reg_1355_pp0_iter32_reg <= flag1_reg_1355_pp0_iter31_reg;
        flag1_reg_1355_pp0_iter33_reg <= flag1_reg_1355_pp0_iter32_reg;
        flag1_reg_1355_pp0_iter34_reg <= flag1_reg_1355_pp0_iter33_reg;
        flag1_reg_1355_pp0_iter35_reg <= flag1_reg_1355_pp0_iter34_reg;
        flag1_reg_1355_pp0_iter36_reg <= flag1_reg_1355_pp0_iter35_reg;
        flag1_reg_1355_pp0_iter37_reg <= flag1_reg_1355_pp0_iter36_reg;
        flag1_reg_1355_pp0_iter38_reg <= flag1_reg_1355_pp0_iter37_reg;
        flag1_reg_1355_pp0_iter39_reg <= flag1_reg_1355_pp0_iter38_reg;
        flag1_reg_1355_pp0_iter40_reg <= flag1_reg_1355_pp0_iter39_reg;
        flag1_reg_1355_pp0_iter5_reg <= flag1_reg_1355;
        flag1_reg_1355_pp0_iter6_reg <= flag1_reg_1355_pp0_iter5_reg;
        flag1_reg_1355_pp0_iter7_reg <= flag1_reg_1355_pp0_iter6_reg;
        flag1_reg_1355_pp0_iter8_reg <= flag1_reg_1355_pp0_iter7_reg;
        flag1_reg_1355_pp0_iter9_reg <= flag1_reg_1355_pp0_iter8_reg;
        i_2_reg_1146_pp0_iter10_reg <= i_2_reg_1146_pp0_iter9_reg;
        i_2_reg_1146_pp0_iter11_reg <= i_2_reg_1146_pp0_iter10_reg;
        i_2_reg_1146_pp0_iter12_reg <= i_2_reg_1146_pp0_iter11_reg;
        i_2_reg_1146_pp0_iter13_reg <= i_2_reg_1146_pp0_iter12_reg;
        i_2_reg_1146_pp0_iter14_reg <= i_2_reg_1146_pp0_iter13_reg;
        i_2_reg_1146_pp0_iter15_reg <= i_2_reg_1146_pp0_iter14_reg;
        i_2_reg_1146_pp0_iter16_reg <= i_2_reg_1146_pp0_iter15_reg;
        i_2_reg_1146_pp0_iter17_reg <= i_2_reg_1146_pp0_iter16_reg;
        i_2_reg_1146_pp0_iter18_reg <= i_2_reg_1146_pp0_iter17_reg;
        i_2_reg_1146_pp0_iter19_reg <= i_2_reg_1146_pp0_iter18_reg;
        i_2_reg_1146_pp0_iter20_reg <= i_2_reg_1146_pp0_iter19_reg;
        i_2_reg_1146_pp0_iter21_reg <= i_2_reg_1146_pp0_iter20_reg;
        i_2_reg_1146_pp0_iter22_reg <= i_2_reg_1146_pp0_iter21_reg;
        i_2_reg_1146_pp0_iter23_reg <= i_2_reg_1146_pp0_iter22_reg;
        i_2_reg_1146_pp0_iter24_reg <= i_2_reg_1146_pp0_iter23_reg;
        i_2_reg_1146_pp0_iter25_reg <= i_2_reg_1146_pp0_iter24_reg;
        i_2_reg_1146_pp0_iter26_reg <= i_2_reg_1146_pp0_iter25_reg;
        i_2_reg_1146_pp0_iter27_reg <= i_2_reg_1146_pp0_iter26_reg;
        i_2_reg_1146_pp0_iter28_reg <= i_2_reg_1146_pp0_iter27_reg;
        i_2_reg_1146_pp0_iter29_reg <= i_2_reg_1146_pp0_iter28_reg;
        i_2_reg_1146_pp0_iter2_reg <= i_2_reg_1146_pp0_iter1_reg;
        i_2_reg_1146_pp0_iter30_reg <= i_2_reg_1146_pp0_iter29_reg;
        i_2_reg_1146_pp0_iter31_reg <= i_2_reg_1146_pp0_iter30_reg;
        i_2_reg_1146_pp0_iter32_reg <= i_2_reg_1146_pp0_iter31_reg;
        i_2_reg_1146_pp0_iter33_reg <= i_2_reg_1146_pp0_iter32_reg;
        i_2_reg_1146_pp0_iter34_reg <= i_2_reg_1146_pp0_iter33_reg;
        i_2_reg_1146_pp0_iter35_reg <= i_2_reg_1146_pp0_iter34_reg;
        i_2_reg_1146_pp0_iter36_reg <= i_2_reg_1146_pp0_iter35_reg;
        i_2_reg_1146_pp0_iter37_reg <= i_2_reg_1146_pp0_iter36_reg;
        i_2_reg_1146_pp0_iter38_reg <= i_2_reg_1146_pp0_iter37_reg;
        i_2_reg_1146_pp0_iter39_reg <= i_2_reg_1146_pp0_iter38_reg;
        i_2_reg_1146_pp0_iter3_reg <= i_2_reg_1146_pp0_iter2_reg;
        i_2_reg_1146_pp0_iter40_reg <= i_2_reg_1146_pp0_iter39_reg;
        i_2_reg_1146_pp0_iter4_reg <= i_2_reg_1146_pp0_iter3_reg;
        i_2_reg_1146_pp0_iter5_reg <= i_2_reg_1146_pp0_iter4_reg;
        i_2_reg_1146_pp0_iter6_reg <= i_2_reg_1146_pp0_iter5_reg;
        i_2_reg_1146_pp0_iter7_reg <= i_2_reg_1146_pp0_iter6_reg;
        i_2_reg_1146_pp0_iter8_reg <= i_2_reg_1146_pp0_iter7_reg;
        i_2_reg_1146_pp0_iter9_reg <= i_2_reg_1146_pp0_iter8_reg;
        icmp_ln1547_reg_1376 <= icmp_ln1547_fu_977_p2;
        icmp_ln1552_reg_1311_pp0_iter10_reg <= icmp_ln1552_reg_1311_pp0_iter9_reg;
        icmp_ln1552_reg_1311_pp0_iter11_reg <= icmp_ln1552_reg_1311_pp0_iter10_reg;
        icmp_ln1552_reg_1311_pp0_iter12_reg <= icmp_ln1552_reg_1311_pp0_iter11_reg;
        icmp_ln1552_reg_1311_pp0_iter13_reg <= icmp_ln1552_reg_1311_pp0_iter12_reg;
        icmp_ln1552_reg_1311_pp0_iter14_reg <= icmp_ln1552_reg_1311_pp0_iter13_reg;
        icmp_ln1552_reg_1311_pp0_iter15_reg <= icmp_ln1552_reg_1311_pp0_iter14_reg;
        icmp_ln1552_reg_1311_pp0_iter16_reg <= icmp_ln1552_reg_1311_pp0_iter15_reg;
        icmp_ln1552_reg_1311_pp0_iter17_reg <= icmp_ln1552_reg_1311_pp0_iter16_reg;
        icmp_ln1552_reg_1311_pp0_iter18_reg <= icmp_ln1552_reg_1311_pp0_iter17_reg;
        icmp_ln1552_reg_1311_pp0_iter19_reg <= icmp_ln1552_reg_1311_pp0_iter18_reg;
        icmp_ln1552_reg_1311_pp0_iter20_reg <= icmp_ln1552_reg_1311_pp0_iter19_reg;
        icmp_ln1552_reg_1311_pp0_iter21_reg <= icmp_ln1552_reg_1311_pp0_iter20_reg;
        icmp_ln1552_reg_1311_pp0_iter22_reg <= icmp_ln1552_reg_1311_pp0_iter21_reg;
        icmp_ln1552_reg_1311_pp0_iter23_reg <= icmp_ln1552_reg_1311_pp0_iter22_reg;
        icmp_ln1552_reg_1311_pp0_iter24_reg <= icmp_ln1552_reg_1311_pp0_iter23_reg;
        icmp_ln1552_reg_1311_pp0_iter25_reg <= icmp_ln1552_reg_1311_pp0_iter24_reg;
        icmp_ln1552_reg_1311_pp0_iter26_reg <= icmp_ln1552_reg_1311_pp0_iter25_reg;
        icmp_ln1552_reg_1311_pp0_iter27_reg <= icmp_ln1552_reg_1311_pp0_iter26_reg;
        icmp_ln1552_reg_1311_pp0_iter28_reg <= icmp_ln1552_reg_1311_pp0_iter27_reg;
        icmp_ln1552_reg_1311_pp0_iter29_reg <= icmp_ln1552_reg_1311_pp0_iter28_reg;
        icmp_ln1552_reg_1311_pp0_iter30_reg <= icmp_ln1552_reg_1311_pp0_iter29_reg;
        icmp_ln1552_reg_1311_pp0_iter31_reg <= icmp_ln1552_reg_1311_pp0_iter30_reg;
        icmp_ln1552_reg_1311_pp0_iter32_reg <= icmp_ln1552_reg_1311_pp0_iter31_reg;
        icmp_ln1552_reg_1311_pp0_iter33_reg <= icmp_ln1552_reg_1311_pp0_iter32_reg;
        icmp_ln1552_reg_1311_pp0_iter34_reg <= icmp_ln1552_reg_1311_pp0_iter33_reg;
        icmp_ln1552_reg_1311_pp0_iter35_reg <= icmp_ln1552_reg_1311_pp0_iter34_reg;
        icmp_ln1552_reg_1311_pp0_iter36_reg <= icmp_ln1552_reg_1311_pp0_iter35_reg;
        icmp_ln1552_reg_1311_pp0_iter37_reg <= icmp_ln1552_reg_1311_pp0_iter36_reg;
        icmp_ln1552_reg_1311_pp0_iter38_reg <= icmp_ln1552_reg_1311_pp0_iter37_reg;
        icmp_ln1552_reg_1311_pp0_iter39_reg <= icmp_ln1552_reg_1311_pp0_iter38_reg;
        icmp_ln1552_reg_1311_pp0_iter4_reg <= icmp_ln1552_reg_1311;
        icmp_ln1552_reg_1311_pp0_iter5_reg <= icmp_ln1552_reg_1311_pp0_iter4_reg;
        icmp_ln1552_reg_1311_pp0_iter6_reg <= icmp_ln1552_reg_1311_pp0_iter5_reg;
        icmp_ln1552_reg_1311_pp0_iter7_reg <= icmp_ln1552_reg_1311_pp0_iter6_reg;
        icmp_ln1552_reg_1311_pp0_iter8_reg <= icmp_ln1552_reg_1311_pp0_iter7_reg;
        icmp_ln1552_reg_1311_pp0_iter9_reg <= icmp_ln1552_reg_1311_pp0_iter8_reg;
        icmp_ln69_reg_1151_pp0_iter10_reg <= icmp_ln69_reg_1151_pp0_iter9_reg;
        icmp_ln69_reg_1151_pp0_iter11_reg <= icmp_ln69_reg_1151_pp0_iter10_reg;
        icmp_ln69_reg_1151_pp0_iter12_reg <= icmp_ln69_reg_1151_pp0_iter11_reg;
        icmp_ln69_reg_1151_pp0_iter13_reg <= icmp_ln69_reg_1151_pp0_iter12_reg;
        icmp_ln69_reg_1151_pp0_iter14_reg <= icmp_ln69_reg_1151_pp0_iter13_reg;
        icmp_ln69_reg_1151_pp0_iter15_reg <= icmp_ln69_reg_1151_pp0_iter14_reg;
        icmp_ln69_reg_1151_pp0_iter16_reg <= icmp_ln69_reg_1151_pp0_iter15_reg;
        icmp_ln69_reg_1151_pp0_iter17_reg <= icmp_ln69_reg_1151_pp0_iter16_reg;
        icmp_ln69_reg_1151_pp0_iter18_reg <= icmp_ln69_reg_1151_pp0_iter17_reg;
        icmp_ln69_reg_1151_pp0_iter19_reg <= icmp_ln69_reg_1151_pp0_iter18_reg;
        icmp_ln69_reg_1151_pp0_iter20_reg <= icmp_ln69_reg_1151_pp0_iter19_reg;
        icmp_ln69_reg_1151_pp0_iter21_reg <= icmp_ln69_reg_1151_pp0_iter20_reg;
        icmp_ln69_reg_1151_pp0_iter22_reg <= icmp_ln69_reg_1151_pp0_iter21_reg;
        icmp_ln69_reg_1151_pp0_iter23_reg <= icmp_ln69_reg_1151_pp0_iter22_reg;
        icmp_ln69_reg_1151_pp0_iter24_reg <= icmp_ln69_reg_1151_pp0_iter23_reg;
        icmp_ln69_reg_1151_pp0_iter25_reg <= icmp_ln69_reg_1151_pp0_iter24_reg;
        icmp_ln69_reg_1151_pp0_iter26_reg <= icmp_ln69_reg_1151_pp0_iter25_reg;
        icmp_ln69_reg_1151_pp0_iter27_reg <= icmp_ln69_reg_1151_pp0_iter26_reg;
        icmp_ln69_reg_1151_pp0_iter28_reg <= icmp_ln69_reg_1151_pp0_iter27_reg;
        icmp_ln69_reg_1151_pp0_iter29_reg <= icmp_ln69_reg_1151_pp0_iter28_reg;
        icmp_ln69_reg_1151_pp0_iter2_reg <= icmp_ln69_reg_1151_pp0_iter1_reg;
        icmp_ln69_reg_1151_pp0_iter30_reg <= icmp_ln69_reg_1151_pp0_iter29_reg;
        icmp_ln69_reg_1151_pp0_iter31_reg <= icmp_ln69_reg_1151_pp0_iter30_reg;
        icmp_ln69_reg_1151_pp0_iter32_reg <= icmp_ln69_reg_1151_pp0_iter31_reg;
        icmp_ln69_reg_1151_pp0_iter33_reg <= icmp_ln69_reg_1151_pp0_iter32_reg;
        icmp_ln69_reg_1151_pp0_iter34_reg <= icmp_ln69_reg_1151_pp0_iter33_reg;
        icmp_ln69_reg_1151_pp0_iter35_reg <= icmp_ln69_reg_1151_pp0_iter34_reg;
        icmp_ln69_reg_1151_pp0_iter36_reg <= icmp_ln69_reg_1151_pp0_iter35_reg;
        icmp_ln69_reg_1151_pp0_iter37_reg <= icmp_ln69_reg_1151_pp0_iter36_reg;
        icmp_ln69_reg_1151_pp0_iter38_reg <= icmp_ln69_reg_1151_pp0_iter37_reg;
        icmp_ln69_reg_1151_pp0_iter39_reg <= icmp_ln69_reg_1151_pp0_iter38_reg;
        icmp_ln69_reg_1151_pp0_iter3_reg <= icmp_ln69_reg_1151_pp0_iter2_reg;
        icmp_ln69_reg_1151_pp0_iter4_reg <= icmp_ln69_reg_1151_pp0_iter3_reg;
        icmp_ln69_reg_1151_pp0_iter5_reg <= icmp_ln69_reg_1151_pp0_iter4_reg;
        icmp_ln69_reg_1151_pp0_iter6_reg <= icmp_ln69_reg_1151_pp0_iter5_reg;
        icmp_ln69_reg_1151_pp0_iter7_reg <= icmp_ln69_reg_1151_pp0_iter6_reg;
        icmp_ln69_reg_1151_pp0_iter8_reg <= icmp_ln69_reg_1151_pp0_iter7_reg;
        icmp_ln69_reg_1151_pp0_iter9_reg <= icmp_ln69_reg_1151_pp0_iter8_reg;
        local_t_V_reg_1370 <= {{r_V_38_fu_961_p2[47:16]}};
        r_V_19_reg_1360 <= r_V_19_fu_923_p2;
        r_V_30_reg_1365 <= r_V_30_fu_942_p2;
        ret_V_14_reg_1381 <= ret_V_14_fu_991_p2;
        sext_ln1168_3_reg_1294 <= sext_ln1168_3_fu_477_p1;
        sext_ln1168_4_reg_1300 <= sext_ln1168_4_fu_487_p1;
        sext_ln1171_1_reg_1235_pp0_iter2_reg <= sext_ln1171_1_reg_1235;
        sext_ln1171_1_reg_1235_pp0_iter3_reg <= sext_ln1171_1_reg_1235_pp0_iter2_reg;
        sext_ln1171_2_reg_1246_pp0_iter2_reg <= sext_ln1171_2_reg_1246;
        sext_ln1171_2_reg_1246_pp0_iter3_reg <= sext_ln1171_2_reg_1246_pp0_iter2_reg;
        sext_ln1171_reg_1225_pp0_iter2_reg <= sext_ln1171_reg_1225;
        sext_ln1171_reg_1225_pp0_iter3_reg <= sext_ln1171_reg_1225_pp0_iter2_reg;
        temp_val_V_1_reg_1345 <= {{ret_V_11_fu_817_p2[47:16]}};
        temp_val_V_1_reg_1345_pp0_iter10_reg <= temp_val_V_1_reg_1345_pp0_iter9_reg;
        temp_val_V_1_reg_1345_pp0_iter11_reg <= temp_val_V_1_reg_1345_pp0_iter10_reg;
        temp_val_V_1_reg_1345_pp0_iter12_reg <= temp_val_V_1_reg_1345_pp0_iter11_reg;
        temp_val_V_1_reg_1345_pp0_iter13_reg <= temp_val_V_1_reg_1345_pp0_iter12_reg;
        temp_val_V_1_reg_1345_pp0_iter14_reg <= temp_val_V_1_reg_1345_pp0_iter13_reg;
        temp_val_V_1_reg_1345_pp0_iter15_reg <= temp_val_V_1_reg_1345_pp0_iter14_reg;
        temp_val_V_1_reg_1345_pp0_iter16_reg <= temp_val_V_1_reg_1345_pp0_iter15_reg;
        temp_val_V_1_reg_1345_pp0_iter17_reg <= temp_val_V_1_reg_1345_pp0_iter16_reg;
        temp_val_V_1_reg_1345_pp0_iter18_reg <= temp_val_V_1_reg_1345_pp0_iter17_reg;
        temp_val_V_1_reg_1345_pp0_iter19_reg <= temp_val_V_1_reg_1345_pp0_iter18_reg;
        temp_val_V_1_reg_1345_pp0_iter20_reg <= temp_val_V_1_reg_1345_pp0_iter19_reg;
        temp_val_V_1_reg_1345_pp0_iter21_reg <= temp_val_V_1_reg_1345_pp0_iter20_reg;
        temp_val_V_1_reg_1345_pp0_iter22_reg <= temp_val_V_1_reg_1345_pp0_iter21_reg;
        temp_val_V_1_reg_1345_pp0_iter23_reg <= temp_val_V_1_reg_1345_pp0_iter22_reg;
        temp_val_V_1_reg_1345_pp0_iter24_reg <= temp_val_V_1_reg_1345_pp0_iter23_reg;
        temp_val_V_1_reg_1345_pp0_iter25_reg <= temp_val_V_1_reg_1345_pp0_iter24_reg;
        temp_val_V_1_reg_1345_pp0_iter26_reg <= temp_val_V_1_reg_1345_pp0_iter25_reg;
        temp_val_V_1_reg_1345_pp0_iter27_reg <= temp_val_V_1_reg_1345_pp0_iter26_reg;
        temp_val_V_1_reg_1345_pp0_iter28_reg <= temp_val_V_1_reg_1345_pp0_iter27_reg;
        temp_val_V_1_reg_1345_pp0_iter29_reg <= temp_val_V_1_reg_1345_pp0_iter28_reg;
        temp_val_V_1_reg_1345_pp0_iter30_reg <= temp_val_V_1_reg_1345_pp0_iter29_reg;
        temp_val_V_1_reg_1345_pp0_iter31_reg <= temp_val_V_1_reg_1345_pp0_iter30_reg;
        temp_val_V_1_reg_1345_pp0_iter32_reg <= temp_val_V_1_reg_1345_pp0_iter31_reg;
        temp_val_V_1_reg_1345_pp0_iter33_reg <= temp_val_V_1_reg_1345_pp0_iter32_reg;
        temp_val_V_1_reg_1345_pp0_iter34_reg <= temp_val_V_1_reg_1345_pp0_iter33_reg;
        temp_val_V_1_reg_1345_pp0_iter35_reg <= temp_val_V_1_reg_1345_pp0_iter34_reg;
        temp_val_V_1_reg_1345_pp0_iter36_reg <= temp_val_V_1_reg_1345_pp0_iter35_reg;
        temp_val_V_1_reg_1345_pp0_iter37_reg <= temp_val_V_1_reg_1345_pp0_iter36_reg;
        temp_val_V_1_reg_1345_pp0_iter38_reg <= temp_val_V_1_reg_1345_pp0_iter37_reg;
        temp_val_V_1_reg_1345_pp0_iter39_reg <= temp_val_V_1_reg_1345_pp0_iter38_reg;
        temp_val_V_1_reg_1345_pp0_iter5_reg <= temp_val_V_1_reg_1345;
        temp_val_V_1_reg_1345_pp0_iter6_reg <= temp_val_V_1_reg_1345_pp0_iter5_reg;
        temp_val_V_1_reg_1345_pp0_iter7_reg <= temp_val_V_1_reg_1345_pp0_iter6_reg;
        temp_val_V_1_reg_1345_pp0_iter8_reg <= temp_val_V_1_reg_1345_pp0_iter7_reg;
        temp_val_V_1_reg_1345_pp0_iter9_reg <= temp_val_V_1_reg_1345_pp0_iter8_reg;
        temp_val_V_2_reg_1350 <= {{ret_V_13_fu_890_p2[47:16]}};
        temp_val_V_2_reg_1350_pp0_iter10_reg <= temp_val_V_2_reg_1350_pp0_iter9_reg;
        temp_val_V_2_reg_1350_pp0_iter11_reg <= temp_val_V_2_reg_1350_pp0_iter10_reg;
        temp_val_V_2_reg_1350_pp0_iter12_reg <= temp_val_V_2_reg_1350_pp0_iter11_reg;
        temp_val_V_2_reg_1350_pp0_iter13_reg <= temp_val_V_2_reg_1350_pp0_iter12_reg;
        temp_val_V_2_reg_1350_pp0_iter14_reg <= temp_val_V_2_reg_1350_pp0_iter13_reg;
        temp_val_V_2_reg_1350_pp0_iter15_reg <= temp_val_V_2_reg_1350_pp0_iter14_reg;
        temp_val_V_2_reg_1350_pp0_iter16_reg <= temp_val_V_2_reg_1350_pp0_iter15_reg;
        temp_val_V_2_reg_1350_pp0_iter17_reg <= temp_val_V_2_reg_1350_pp0_iter16_reg;
        temp_val_V_2_reg_1350_pp0_iter18_reg <= temp_val_V_2_reg_1350_pp0_iter17_reg;
        temp_val_V_2_reg_1350_pp0_iter19_reg <= temp_val_V_2_reg_1350_pp0_iter18_reg;
        temp_val_V_2_reg_1350_pp0_iter20_reg <= temp_val_V_2_reg_1350_pp0_iter19_reg;
        temp_val_V_2_reg_1350_pp0_iter21_reg <= temp_val_V_2_reg_1350_pp0_iter20_reg;
        temp_val_V_2_reg_1350_pp0_iter22_reg <= temp_val_V_2_reg_1350_pp0_iter21_reg;
        temp_val_V_2_reg_1350_pp0_iter23_reg <= temp_val_V_2_reg_1350_pp0_iter22_reg;
        temp_val_V_2_reg_1350_pp0_iter24_reg <= temp_val_V_2_reg_1350_pp0_iter23_reg;
        temp_val_V_2_reg_1350_pp0_iter25_reg <= temp_val_V_2_reg_1350_pp0_iter24_reg;
        temp_val_V_2_reg_1350_pp0_iter26_reg <= temp_val_V_2_reg_1350_pp0_iter25_reg;
        temp_val_V_2_reg_1350_pp0_iter27_reg <= temp_val_V_2_reg_1350_pp0_iter26_reg;
        temp_val_V_2_reg_1350_pp0_iter28_reg <= temp_val_V_2_reg_1350_pp0_iter27_reg;
        temp_val_V_2_reg_1350_pp0_iter29_reg <= temp_val_V_2_reg_1350_pp0_iter28_reg;
        temp_val_V_2_reg_1350_pp0_iter30_reg <= temp_val_V_2_reg_1350_pp0_iter29_reg;
        temp_val_V_2_reg_1350_pp0_iter31_reg <= temp_val_V_2_reg_1350_pp0_iter30_reg;
        temp_val_V_2_reg_1350_pp0_iter32_reg <= temp_val_V_2_reg_1350_pp0_iter31_reg;
        temp_val_V_2_reg_1350_pp0_iter33_reg <= temp_val_V_2_reg_1350_pp0_iter32_reg;
        temp_val_V_2_reg_1350_pp0_iter34_reg <= temp_val_V_2_reg_1350_pp0_iter33_reg;
        temp_val_V_2_reg_1350_pp0_iter35_reg <= temp_val_V_2_reg_1350_pp0_iter34_reg;
        temp_val_V_2_reg_1350_pp0_iter36_reg <= temp_val_V_2_reg_1350_pp0_iter35_reg;
        temp_val_V_2_reg_1350_pp0_iter37_reg <= temp_val_V_2_reg_1350_pp0_iter36_reg;
        temp_val_V_2_reg_1350_pp0_iter38_reg <= temp_val_V_2_reg_1350_pp0_iter37_reg;
        temp_val_V_2_reg_1350_pp0_iter39_reg <= temp_val_V_2_reg_1350_pp0_iter38_reg;
        temp_val_V_2_reg_1350_pp0_iter5_reg <= temp_val_V_2_reg_1350;
        temp_val_V_2_reg_1350_pp0_iter6_reg <= temp_val_V_2_reg_1350_pp0_iter5_reg;
        temp_val_V_2_reg_1350_pp0_iter7_reg <= temp_val_V_2_reg_1350_pp0_iter6_reg;
        temp_val_V_2_reg_1350_pp0_iter8_reg <= temp_val_V_2_reg_1350_pp0_iter7_reg;
        temp_val_V_2_reg_1350_pp0_iter9_reg <= temp_val_V_2_reg_1350_pp0_iter8_reg;
        temp_val_V_reg_1320 <= {{ret_V_6_fu_649_p2[47:16]}};
        temp_val_V_reg_1320_pp0_iter10_reg <= temp_val_V_reg_1320_pp0_iter9_reg;
        temp_val_V_reg_1320_pp0_iter11_reg <= temp_val_V_reg_1320_pp0_iter10_reg;
        temp_val_V_reg_1320_pp0_iter12_reg <= temp_val_V_reg_1320_pp0_iter11_reg;
        temp_val_V_reg_1320_pp0_iter13_reg <= temp_val_V_reg_1320_pp0_iter12_reg;
        temp_val_V_reg_1320_pp0_iter14_reg <= temp_val_V_reg_1320_pp0_iter13_reg;
        temp_val_V_reg_1320_pp0_iter15_reg <= temp_val_V_reg_1320_pp0_iter14_reg;
        temp_val_V_reg_1320_pp0_iter16_reg <= temp_val_V_reg_1320_pp0_iter15_reg;
        temp_val_V_reg_1320_pp0_iter17_reg <= temp_val_V_reg_1320_pp0_iter16_reg;
        temp_val_V_reg_1320_pp0_iter18_reg <= temp_val_V_reg_1320_pp0_iter17_reg;
        temp_val_V_reg_1320_pp0_iter19_reg <= temp_val_V_reg_1320_pp0_iter18_reg;
        temp_val_V_reg_1320_pp0_iter20_reg <= temp_val_V_reg_1320_pp0_iter19_reg;
        temp_val_V_reg_1320_pp0_iter21_reg <= temp_val_V_reg_1320_pp0_iter20_reg;
        temp_val_V_reg_1320_pp0_iter22_reg <= temp_val_V_reg_1320_pp0_iter21_reg;
        temp_val_V_reg_1320_pp0_iter23_reg <= temp_val_V_reg_1320_pp0_iter22_reg;
        temp_val_V_reg_1320_pp0_iter24_reg <= temp_val_V_reg_1320_pp0_iter23_reg;
        temp_val_V_reg_1320_pp0_iter25_reg <= temp_val_V_reg_1320_pp0_iter24_reg;
        temp_val_V_reg_1320_pp0_iter26_reg <= temp_val_V_reg_1320_pp0_iter25_reg;
        temp_val_V_reg_1320_pp0_iter27_reg <= temp_val_V_reg_1320_pp0_iter26_reg;
        temp_val_V_reg_1320_pp0_iter28_reg <= temp_val_V_reg_1320_pp0_iter27_reg;
        temp_val_V_reg_1320_pp0_iter29_reg <= temp_val_V_reg_1320_pp0_iter28_reg;
        temp_val_V_reg_1320_pp0_iter30_reg <= temp_val_V_reg_1320_pp0_iter29_reg;
        temp_val_V_reg_1320_pp0_iter31_reg <= temp_val_V_reg_1320_pp0_iter30_reg;
        temp_val_V_reg_1320_pp0_iter32_reg <= temp_val_V_reg_1320_pp0_iter31_reg;
        temp_val_V_reg_1320_pp0_iter33_reg <= temp_val_V_reg_1320_pp0_iter32_reg;
        temp_val_V_reg_1320_pp0_iter34_reg <= temp_val_V_reg_1320_pp0_iter33_reg;
        temp_val_V_reg_1320_pp0_iter35_reg <= temp_val_V_reg_1320_pp0_iter34_reg;
        temp_val_V_reg_1320_pp0_iter36_reg <= temp_val_V_reg_1320_pp0_iter35_reg;
        temp_val_V_reg_1320_pp0_iter37_reg <= temp_val_V_reg_1320_pp0_iter36_reg;
        temp_val_V_reg_1320_pp0_iter38_reg <= temp_val_V_reg_1320_pp0_iter37_reg;
        temp_val_V_reg_1320_pp0_iter39_reg <= temp_val_V_reg_1320_pp0_iter38_reg;
        temp_val_V_reg_1320_pp0_iter4_reg <= temp_val_V_reg_1320;
        temp_val_V_reg_1320_pp0_iter5_reg <= temp_val_V_reg_1320_pp0_iter4_reg;
        temp_val_V_reg_1320_pp0_iter6_reg <= temp_val_V_reg_1320_pp0_iter5_reg;
        temp_val_V_reg_1320_pp0_iter7_reg <= temp_val_V_reg_1320_pp0_iter6_reg;
        temp_val_V_reg_1320_pp0_iter8_reg <= temp_val_V_reg_1320_pp0_iter7_reg;
        temp_val_V_reg_1320_pp0_iter9_reg <= temp_val_V_reg_1320_pp0_iter8_reg;
        tmp_3_reg_1306 <= {{ret_V_5_fu_515_p2[47:16]}};
        tmp_9_reg_1340 <= {{detTest_V_2_fu_603_p3[31:1]}};
        trunc_ln717_3_reg_1330 <= {{ret_V_8_fu_701_p2[47:16]}};
        trunc_ln717_4_reg_1335 <= {{ret_V_9_fu_725_p2[47:16]}};
        trunc_ln717_s_reg_1325 <= {{ret_V_7_fu_675_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        dir_V_1_068_cast_cast_reg_1132 <= dir_V_1_068_cast_cast_fu_259_p1;
        dir_V_21_069_cast_cast_reg_1125 <= dir_V_21_069_cast_cast_fu_255_p1;
        i_2_reg_1146 <= ap_sig_allocacmp_i_2;
        i_2_reg_1146_pp0_iter1_reg <= i_2_reg_1146;
        icmp_ln69_reg_1151 <= icmp_ln69_fu_285_p2;
        icmp_ln69_reg_1151_pp0_iter1_reg <= icmp_ln69_reg_1151;
        sext_ln69_cast_reg_1139 <= sext_ln69_cast_fu_263_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter10_invDet_V_1_reg_244 <= ap_phi_reg_pp0_iter9_invDet_V_1_reg_244;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter11_invDet_V_1_reg_244 <= ap_phi_reg_pp0_iter10_invDet_V_1_reg_244;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter12_invDet_V_1_reg_244 <= ap_phi_reg_pp0_iter11_invDet_V_1_reg_244;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter13_invDet_V_1_reg_244 <= ap_phi_reg_pp0_iter12_invDet_V_1_reg_244;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter14_invDet_V_1_reg_244 <= ap_phi_reg_pp0_iter13_invDet_V_1_reg_244;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter15_invDet_V_1_reg_244 <= ap_phi_reg_pp0_iter14_invDet_V_1_reg_244;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter16_invDet_V_1_reg_244 <= ap_phi_reg_pp0_iter15_invDet_V_1_reg_244;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter17_invDet_V_1_reg_244 <= ap_phi_reg_pp0_iter16_invDet_V_1_reg_244;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter18_invDet_V_1_reg_244 <= ap_phi_reg_pp0_iter17_invDet_V_1_reg_244;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter19_invDet_V_1_reg_244 <= ap_phi_reg_pp0_iter18_invDet_V_1_reg_244;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_invDet_V_1_reg_244 <= ap_phi_reg_pp0_iter0_invDet_V_1_reg_244;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter20_invDet_V_1_reg_244 <= ap_phi_reg_pp0_iter19_invDet_V_1_reg_244;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_invDet_V_1_reg_244 <= ap_phi_reg_pp0_iter20_invDet_V_1_reg_244;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter22_invDet_V_1_reg_244 <= ap_phi_reg_pp0_iter21_invDet_V_1_reg_244;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter23_invDet_V_1_reg_244 <= ap_phi_reg_pp0_iter22_invDet_V_1_reg_244;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter24_invDet_V_1_reg_244 <= ap_phi_reg_pp0_iter23_invDet_V_1_reg_244;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter25_invDet_V_1_reg_244 <= ap_phi_reg_pp0_iter24_invDet_V_1_reg_244;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter26_invDet_V_1_reg_244 <= ap_phi_reg_pp0_iter25_invDet_V_1_reg_244;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter27_invDet_V_1_reg_244 <= ap_phi_reg_pp0_iter26_invDet_V_1_reg_244;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter27 == 1'b1))) begin
        ap_phi_reg_pp0_iter28_invDet_V_1_reg_244 <= ap_phi_reg_pp0_iter27_invDet_V_1_reg_244;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter28 == 1'b1))) begin
        ap_phi_reg_pp0_iter29_invDet_V_1_reg_244 <= ap_phi_reg_pp0_iter28_invDet_V_1_reg_244;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_invDet_V_1_reg_244 <= ap_phi_reg_pp0_iter1_invDet_V_1_reg_244;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter29 == 1'b1))) begin
        ap_phi_reg_pp0_iter30_invDet_V_1_reg_244 <= ap_phi_reg_pp0_iter29_invDet_V_1_reg_244;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        ap_phi_reg_pp0_iter31_invDet_V_1_reg_244 <= ap_phi_reg_pp0_iter30_invDet_V_1_reg_244;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter31 == 1'b1))) begin
        ap_phi_reg_pp0_iter32_invDet_V_1_reg_244 <= ap_phi_reg_pp0_iter31_invDet_V_1_reg_244;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter32 == 1'b1))) begin
        ap_phi_reg_pp0_iter33_invDet_V_1_reg_244 <= ap_phi_reg_pp0_iter32_invDet_V_1_reg_244;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter33 == 1'b1))) begin
        ap_phi_reg_pp0_iter34_invDet_V_1_reg_244 <= ap_phi_reg_pp0_iter33_invDet_V_1_reg_244;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter34 == 1'b1))) begin
        ap_phi_reg_pp0_iter35_invDet_V_1_reg_244 <= ap_phi_reg_pp0_iter34_invDet_V_1_reg_244;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter35 == 1'b1))) begin
        ap_phi_reg_pp0_iter36_invDet_V_1_reg_244 <= ap_phi_reg_pp0_iter35_invDet_V_1_reg_244;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter36 == 1'b1))) begin
        ap_phi_reg_pp0_iter37_invDet_V_1_reg_244 <= ap_phi_reg_pp0_iter36_invDet_V_1_reg_244;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1))) begin
        ap_phi_reg_pp0_iter38_invDet_V_1_reg_244 <= ap_phi_reg_pp0_iter37_invDet_V_1_reg_244;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter38 == 1'b1))) begin
        ap_phi_reg_pp0_iter39_invDet_V_1_reg_244 <= ap_phi_reg_pp0_iter38_invDet_V_1_reg_244;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter3_invDet_V_1_reg_244 <= ap_phi_reg_pp0_iter2_invDet_V_1_reg_244;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter39 == 1'b1))) begin
        ap_phi_reg_pp0_iter40_invDet_V_1_reg_244 <= ap_phi_reg_pp0_iter39_invDet_V_1_reg_244;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter5_invDet_V_1_reg_244 <= ap_phi_reg_pp0_iter4_invDet_V_1_reg_244;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter6_invDet_V_1_reg_244 <= ap_phi_reg_pp0_iter5_invDet_V_1_reg_244;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter7_invDet_V_1_reg_244 <= ap_phi_reg_pp0_iter6_invDet_V_1_reg_244;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter8_invDet_V_1_reg_244 <= ap_phi_reg_pp0_iter7_invDet_V_1_reg_244;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter9_invDet_V_1_reg_244 <= ap_phi_reg_pp0_iter8_invDet_V_1_reg_244;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln69_reg_1151_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln1552_reg_1311 <= icmp_ln1552_fu_611_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln69_reg_1151_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        r_V_10_reg_1262 <= r_V_10_fu_372_p2;
        r_V_9_reg_1284 <= r_V_9_fu_451_p2;
        sext_ln1168_1_reg_1278 <= sext_ln1168_1_fu_443_p1;
        sext_ln1168_reg_1272 <= sext_ln1168_fu_429_p1;
        tmp_reg_1289 <= {{r_V_7_fu_437_p2[47:16]}};
        trunc_ln717_2_reg_1267 <= {{ret_V_2_fu_413_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln69_fu_285_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        zext_ln69_reg_1155[12 : 0] <= zext_ln69_fu_297_p1[12 : 0];
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        P1_V_0_ce0 = 1'b1;
    end else begin
        P1_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        P1_V_1_ce0 = 1'b1;
    end else begin
        P1_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        P1_V_2_ce0 = 1'b1;
    end else begin
        P1_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        P2_V_0_ce0 = 1'b1;
    end else begin
        P2_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        P2_V_1_ce0 = 1'b1;
    end else begin
        P2_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        P2_V_2_ce0 = 1'b1;
    end else begin
        P2_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        P3_V_0_ce0 = 1'b1;
    end else begin
        P3_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        P3_V_1_ce0 = 1'b1;
    end else begin
        P3_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        P3_V_2_ce0 = 1'b1;
    end else begin
        P3_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln69_fu_285_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter40_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter41 == 1'b0) & (ap_enable_reg_pp0_iter40 == 1'b0) & (ap_enable_reg_pp0_iter39 == 1'b0) & (ap_enable_reg_pp0_iter38 == 1'b0) & (ap_enable_reg_pp0_iter37 == 1'b0) & (ap_enable_reg_pp0_iter36 == 1'b0) & (ap_enable_reg_pp0_iter35 == 1'b0) & (ap_enable_reg_pp0_iter34 == 1'b0) & (ap_enable_reg_pp0_iter33 == 1'b0) & (ap_enable_reg_pp0_iter32 == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b0) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1552_reg_1311_pp0_iter39_reg == 1'd0) & (icmp_ln69_reg_1151_pp0_iter39_reg == 1'd0))) begin
        ap_phi_mux_invDet_V_1_phi_fu_248_p4 = invDet_V_fu_911_p1;
    end else begin
        ap_phi_mux_invDet_V_1_phi_fu_248_p4 = ap_phi_reg_pp0_iter40_invDet_V_1_reg_244;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_i_2 = 13'd0;
    end else begin
        ap_sig_allocacmp_i_2 = i_fu_98;
    end
end

always @ (*) begin
    if (((icmp_ln69_reg_1151_pp0_iter39_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        intersectIndex_BRAM_out_ap_vld = 1'b1;
    end else begin
        intersectIndex_BRAM_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign P1_V_0_address0 = zext_ln69_fu_297_p1;

assign P1_V_1_address0 = zext_ln69_fu_297_p1;

assign P1_V_2_address0 = zext_ln69_fu_297_p1;

assign P2_V_0_address0 = zext_ln69_reg_1155;

assign P2_V_1_address0 = zext_ln69_reg_1155;

assign P2_V_2_address0 = zext_ln69_reg_1155;

assign P3_V_0_address0 = zext_ln69_fu_297_p1;

assign P3_V_1_address0 = zext_ln69_fu_297_p1;

assign P3_V_2_address0 = zext_ln69_fu_297_p1;

assign add_ln69_fu_291_p2 = (ap_sig_allocacmp_i_2 + 13'd1);

assign and_ln133_1_fu_1043_p2 = (xor_ln1548_fu_1022_p2 & icmp_ln1548_fu_1038_p2);

assign and_ln133_fu_1049_p2 = (icmp_ln123_fu_1010_p2 & and_ln133_1_fu_1043_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter26 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage0_iter27 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter28 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage0_iter29 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage0_iter30 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage0_iter31 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter32 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage0_iter33 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage0_iter34 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage0_iter35 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage0_iter36 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage0_iter37 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage0_iter38 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage0_iter39 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage0_iter40 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage0_iter41 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter0_invDet_V_1_reg_244 = 'bx;

assign detTest_V_1_fu_597_p2 = ($signed(32'd0) - $signed(temp_val_V_3_fu_579_p4));

assign detTest_V_2_fu_603_p3 = ((tmp_8_fu_589_p3[0:0] == 1'b1) ? detTest_V_1_fu_597_p2 : temp_val_V_3_fu_579_p4);

assign dir_V_1_068_cast_cast_fu_259_p1 = $signed(dir_V_1_068_cast);

assign dir_V_21_069_cast_cast_fu_255_p1 = $signed(dir_V_21_069_cast);

assign flag1_fu_906_p2 = (($signed(tmp_9_reg_1340) < $signed(31'd1)) ? 1'b1 : 1'b0);

assign icmp_ln123_fu_1010_p2 = (($signed(ret_V_14_reg_1381) < $signed(33'd65537)) ? 1'b1 : 1'b0);

assign icmp_ln1547_fu_977_p2 = (($signed(u_V_fu_929_p4) > $signed(32'd65536)) ? 1'b1 : 1'b0);

assign icmp_ln1548_fu_1038_p2 = (($signed(local_t_V_reg_1370) < $signed(t_V_fu_90)) ? 1'b1 : 1'b0);

assign icmp_ln1552_fu_611_p2 = ((temp_val_V_3_fu_579_p4 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln69_fu_285_p2 = ((ap_sig_allocacmp_i_2 == 13'd6320) ? 1'b1 : 1'b0);

assign intersectIndex_BRAM_1_fu_1081_p3 = ((or_ln124_fu_1032_p2[0:0] == 1'b1) ? intersectIndex_BRAM_fu_94 : select_ln133_1_fu_1065_p3);

assign intersectIndex_BRAM_out = intersectIndex_BRAM_fu_94;

assign invDet_V_fu_911_p1 = grp_fu_621_p2[31:0];

assign lhs_1_fu_565_p3 = {{tmp_1_fu_555_p4}, {16'd0}};

assign lhs_2_fu_507_p3 = {{tmp_2_fu_497_p4}, {16'd0}};

assign lhs_3_fu_642_p3 = {{tmp_3_reg_1306}, {16'd0}};

assign lhs_4_fu_777_p3 = {{tmp_4_fu_767_p4}, {16'd0}};

assign lhs_5_fu_809_p3 = {{tmp_5_fu_799_p4}, {16'd0}};

assign lhs_6_fu_853_p3 = {{tmp_6_fu_843_p4}, {16'd0}};

assign lhs_7_fu_882_p3 = {{tmp_7_fu_872_p4}, {16'd0}};

assign lhs_fu_531_p3 = {{tmp_reg_1289}, {16'd0}};

assign or_ln124_1_fu_1028_p2 = (icmp_ln1547_reg_1376 | flag1_reg_1355_pp0_iter40_reg);

assign or_ln124_fu_1032_p2 = (tmp_10_fu_1003_p3 | or_ln124_1_fu_1028_p2);

assign r_V_10_fu_372_p2 = (P2_V_2_q0 - P1_V_2_load_reg_1219);

assign r_V_11_fu_549_p0 = sext_ln1171_5_fu_546_p1;

assign r_V_11_fu_549_p1 = sext_ln1168_2_fu_543_p1;

assign r_V_12_fu_467_p2 = ($signed(32'd4292265299) - $signed(P1_V_0_load_reg_1197));

assign r_V_13_fu_481_p0 = sext_ln1171_3_fu_433_p1;

assign r_V_14_fu_472_p2 = (32'd5364934 - P1_V_1_load_reg_1208);

assign r_V_15_fu_491_p0 = sext_ln1171_4_fu_447_p1;

assign r_V_16_fu_627_p2 = (32'd7369981 - P1_V_2_load_reg_1219_pp0_iter2_reg);

assign r_V_17_fu_636_p0 = sext_ln1171_5_fu_546_p1;

assign r_V_17_fu_636_p1 = sext_ln1168_5_fu_632_p1;

assign r_V_19_fu_923_p0 = sext_ln1171_6_fu_919_p1;

assign r_V_1_fu_343_p1 = dir_V_21_069_cast_cast_reg_1125;

assign r_V_20_fu_665_p0 = sext_ln1168_2_fu_543_p1;

assign r_V_20_fu_665_p1 = sext_ln1168_4_reg_1300;

assign r_V_21_fu_670_p0 = sext_ln1168_5_fu_632_p1;

assign r_V_21_fu_670_p1 = sext_ln1168_1_reg_1278;

assign r_V_22_fu_691_p0 = sext_ln1168_5_fu_632_p1;

assign r_V_22_fu_691_p1 = sext_ln1168_reg_1272;

assign r_V_23_fu_696_p0 = sext_ln1168_2_fu_543_p1;

assign r_V_23_fu_696_p1 = sext_ln1168_3_reg_1294;

assign r_V_24_fu_717_p0 = sext_ln1168_1_reg_1278;

assign r_V_24_fu_717_p1 = sext_ln1168_3_reg_1294;

assign r_V_25_fu_721_p0 = sext_ln1168_4_reg_1300;

assign r_V_25_fu_721_p1 = sext_ln1168_reg_1272;

assign r_V_26_fu_754_p0 = sext_ln1171_7_fu_751_p1;

assign r_V_26_fu_754_p1 = sext_ln69_cast_reg_1139;

assign r_V_27_fu_762_p0 = sext_ln1171_8_fu_759_p1;

assign r_V_27_fu_762_p1 = dir_V_1_068_cast_cast_reg_1132;

assign r_V_28_fu_794_p0 = sext_ln1171_9_fu_791_p1;

assign r_V_28_fu_794_p1 = dir_V_21_069_cast_cast_reg_1125;

assign r_V_2_fu_352_p1 = dir_V_21_069_cast_cast_reg_1125;

assign r_V_30_fu_942_p0 = sext_ln1171_6_fu_919_p1;

assign r_V_31_fu_312_p2 = (P3_V_0_q0 - P1_V_0_q0);

assign r_V_32_fu_833_p0 = sext_ln1171_7_fu_751_p1;

assign r_V_32_fu_833_p1 = sext_ln1171_2_reg_1246_pp0_iter3_reg;

assign r_V_33_fu_318_p2 = (P3_V_1_q0 - P1_V_1_q0);

assign r_V_34_fu_838_p0 = sext_ln1171_8_fu_759_p1;

assign r_V_34_fu_838_p1 = sext_ln1171_1_reg_1235_pp0_iter3_reg;

assign r_V_35_fu_324_p2 = (P3_V_2_q0 - P1_V_2_q0);

assign r_V_36_fu_867_p0 = sext_ln1171_reg_1225_pp0_iter3_reg;

assign r_V_36_fu_867_p1 = sext_ln1171_9_fu_791_p1;

assign r_V_38_fu_961_p0 = sext_ln1171_6_fu_919_p1;

assign r_V_3_fu_357_p0 = sext_ln1171_fu_330_p1;

assign r_V_3_fu_357_p1 = sext_ln69_cast_reg_1139;

assign r_V_4_fu_405_p0 = sext_ln1171_1_reg_1235;

assign r_V_4_fu_405_p1 = sext_ln69_cast_reg_1139;

assign r_V_5_fu_409_p0 = sext_ln1171_2_reg_1246;

assign r_V_5_fu_409_p1 = dir_V_1_068_cast_cast_reg_1132;

assign r_V_6_fu_362_p2 = (P2_V_0_q0 - P1_V_0_load_reg_1197);

assign r_V_7_fu_437_p0 = sext_ln1171_3_fu_433_p1;

assign r_V_8_fu_367_p2 = (P2_V_1_q0 - P1_V_1_load_reg_1208);

assign r_V_9_fu_451_p0 = sext_ln1171_4_fu_447_p1;

assign r_V_fu_334_p0 = sext_ln1171_fu_330_p1;

assign r_V_fu_334_p1 = dir_V_1_068_cast_cast_reg_1132;

assign ret_V_10_fu_785_p2 = (lhs_4_fu_777_p3 + r_V_27_fu_762_p2);

assign ret_V_11_fu_817_p2 = (lhs_5_fu_809_p3 + r_V_28_fu_794_p2);

assign ret_V_12_fu_861_p2 = (lhs_6_fu_853_p3 + r_V_34_fu_838_p2);

assign ret_V_13_fu_890_p2 = (lhs_7_fu_882_p3 + r_V_36_fu_867_p2);

assign ret_V_14_fu_991_p2 = ($signed(sext_ln712_fu_983_p1) + $signed(zext_ln712_fu_987_p1));

assign ret_V_1_fu_391_p2 = (r_V_2_reg_1252 - r_V_3_reg_1257);

assign ret_V_2_fu_413_p2 = (r_V_4_fu_405_p2 - r_V_5_fu_409_p2);

assign ret_V_3_fu_538_p2 = (lhs_fu_531_p3 + r_V_9_reg_1284);

assign ret_V_4_fu_573_p2 = (lhs_1_fu_565_p3 + r_V_11_fu_549_p2);

assign ret_V_5_fu_515_p2 = (lhs_2_fu_507_p3 + r_V_15_fu_491_p2);

assign ret_V_6_fu_649_p2 = (lhs_3_fu_642_p3 + r_V_17_fu_636_p2);

assign ret_V_7_fu_675_p2 = (r_V_20_fu_665_p2 - r_V_21_fu_670_p2);

assign ret_V_8_fu_701_p2 = (r_V_22_fu_691_p2 - r_V_23_fu_696_p2);

assign ret_V_9_fu_725_p2 = (r_V_24_fu_717_p2 - r_V_25_fu_721_p2);

assign ret_V_fu_377_p2 = (r_V_reg_1230 - r_V_1_reg_1241);

assign select_ln133_1_fu_1065_p3 = ((and_ln133_fu_1049_p2[0:0] == 1'b1) ? zext_ln133_fu_1062_p1 : intersectIndex_BRAM_fu_94);

assign select_ln133_fu_1055_p3 = ((and_ln133_fu_1049_p2[0:0] == 1'b1) ? local_t_V_reg_1370 : t_V_fu_90);

assign sext_ln1168_1_fu_443_p1 = r_V_8_fu_367_p2;

assign sext_ln1168_2_fu_543_p1 = $signed(r_V_10_reg_1262);

assign sext_ln1168_3_fu_477_p1 = r_V_12_fu_467_p2;

assign sext_ln1168_4_fu_487_p1 = r_V_14_fu_472_p2;

assign sext_ln1168_5_fu_632_p1 = $signed(r_V_16_fu_627_p2);

assign sext_ln1168_fu_429_p1 = r_V_6_fu_362_p2;

assign sext_ln1171_1_fu_339_p1 = r_V_33_fu_318_p2;

assign sext_ln1171_2_fu_348_p1 = r_V_31_fu_312_p2;

assign sext_ln1171_3_fu_433_p1 = $signed(trunc_ln2_fu_381_p4);

assign sext_ln1171_4_fu_447_p1 = $signed(trunc_ln717_1_fu_395_p4);

assign sext_ln1171_5_fu_546_p1 = $signed(trunc_ln717_2_reg_1267);

assign sext_ln1171_6_fu_919_p1 = $signed(ap_phi_mux_invDet_V_1_phi_fu_248_p4);

assign sext_ln1171_7_fu_751_p1 = $signed(trunc_ln717_s_reg_1325);

assign sext_ln1171_8_fu_759_p1 = $signed(trunc_ln717_3_reg_1330);

assign sext_ln1171_9_fu_791_p1 = $signed(trunc_ln717_4_reg_1335);

assign sext_ln1171_fu_330_p1 = $signed(r_V_35_fu_324_p2);

assign sext_ln69_cast_fu_263_p1 = $signed(sext_ln69);

assign sext_ln712_fu_983_p1 = u_V_fu_929_p4;

assign t_V_1_fu_1073_p3 = ((or_ln124_fu_1032_p2[0:0] == 1'b1) ? t_V_fu_90 : select_ln133_fu_1055_p3);

assign temp_val_V_3_fu_579_p4 = {{ret_V_4_fu_573_p2[47:16]}};

assign tmp_10_fu_1003_p3 = r_V_19_reg_1360[32'd47];

assign tmp_11_fu_1015_p3 = r_V_30_reg_1365[32'd47];

assign tmp_1_fu_555_p4 = {{ret_V_3_fu_538_p2[47:16]}};

assign tmp_2_fu_497_p4 = {{r_V_13_fu_481_p2[47:16]}};

assign tmp_4_fu_767_p4 = {{r_V_26_fu_754_p2[47:16]}};

assign tmp_5_fu_799_p4 = {{ret_V_10_fu_785_p2[47:16]}};

assign tmp_6_fu_843_p4 = {{r_V_32_fu_833_p2[47:16]}};

assign tmp_7_fu_872_p4 = {{ret_V_12_fu_861_p2[47:16]}};

assign tmp_8_fu_589_p3 = ret_V_4_fu_573_p2[32'd47];

assign trunc_ln2_fu_381_p4 = {{ret_V_fu_377_p2[47:16]}};

assign trunc_ln717_1_fu_395_p4 = {{ret_V_1_fu_391_p2[47:16]}};

assign u_V_fu_929_p4 = {{r_V_19_fu_923_p2[47:16]}};

assign v_V_fu_948_p4 = {{r_V_30_fu_942_p2[47:16]}};

assign xor_ln1548_fu_1022_p2 = (tmp_11_fu_1015_p3 ^ 1'd1);

assign zext_ln133_fu_1062_p1 = i_2_reg_1146_pp0_iter40_reg;

assign zext_ln69_fu_297_p1 = ap_sig_allocacmp_i_2;

assign zext_ln712_fu_987_p1 = v_V_fu_948_p4;

always @ (posedge ap_clk) begin
    zext_ln69_reg_1155[63:13] <= 51'b000000000000000000000000000000000000000000000000000;
end

endmodule //rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP
