Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jan 21 10:59:39 2020
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'SDDR_TT_AXI_SDDR_TT_0_0'

1. Summary
----------

SUCCESS in the conversion of SDDR_TT_AXI_SDDR_TT_0_0 (cri.nz:user:SDDR_TT:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jan 21 09:59:55 2020
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'SDDR_TT_AXI_SDDR_TT_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of SDDR_TT_AXI_SDDR_TT_0_0 (cri.nz:user:SDDR_TT:1.0 (Rev. 2)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'SDDR_TT_AXI_SDDR_TT_0_0'. These changes may impact your design.


-Upgraded port 'DDR_T0' width 1 differs from original width 4

-Upgraded port 'DDR_T1' width 1 differs from original width 4

-Upgraded port 'DDR_T2' width 1 differs from original width 4

-Upgraded port 'DDR_T3' width 1 differs from original width 4

-Upgraded port 'DDR_T4' width 1 differs from original width 4


