Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.1 (lin64) Build 1215546 Mon Apr 27 19:07:21 MDT 2015
| Date         : Fri Sep  4 15:45:11 2015
| Host         : huutan86-Lenovo-IdeaPad-Y580 running 64-bit Ubuntu 14.04.3 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file partA_timing_summary_routed.rpt -rpx partA_timing_summary_routed.rpx
| Design       : partA
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.009        0.000                      0                   18        0.251        0.000                      0                   18        4.020        0.000                       0                    28  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 8.009        0.000                      0                   18        0.251        0.000                      0                   18        4.020        0.000                       0                    28  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        8.009ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.251ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.009ns  (required time - arrival time)
  Source:                 reg_byte_out_led_reg[2][2]_reg_byte_out_led_reg_r_1/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_leds_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.965ns  (logic 0.642ns (32.673%)  route 1.323ns (67.327%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.172ns = ( 15.172 - 10.000 ) 
    Source Clock Delay      (SCD):    5.628ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.866     5.628    clk_IBUF_BUFG
    SLICE_X112Y59        FDRE                                         r  reg_byte_out_led_reg[2][2]_reg_byte_out_led_reg_r_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y59        FDRE (Prop_fdre_C_Q)         0.518     6.146 r  reg_byte_out_led_reg[2][2]_reg_byte_out_led_reg_r_1/Q
                         net (fo=1, routed)           1.323     7.469    reg_byte_out_led_reg[2][2]_reg_byte_out_led_reg_r_1_n_0
    SLICE_X113Y50        LUT2 (Prop_lut2_I0_O)        0.124     7.593 r  reg_byte_out_led_reg_gate__4/O
                         net (fo=1, routed)           0.000     7.593    reg_byte_out_led_reg_gate__4_n_0
    SLICE_X113Y50        FDRE                                         r  reg_leds_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.690    15.172    clk_IBUF_BUFG
    SLICE_X113Y50        FDRE                                         r  reg_leds_reg[2]/C
                         clock pessimism              0.434    15.606    
                         clock uncertainty           -0.035    15.571    
    SLICE_X113Y50        FDRE (Setup_fdre_C_D)        0.031    15.602    reg_leds_reg[2]
  -------------------------------------------------------------------
                         required time                         15.602    
                         arrival time                          -7.593    
  -------------------------------------------------------------------
                         slack                                  8.009    

Slack (MET) :             8.081ns  (required time - arrival time)
  Source:                 reg_byte_out_led_reg[0][2]_reg_byte_out_led_reg_r_1/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_leds_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.940ns  (logic 0.642ns (33.087%)  route 1.298ns (66.913%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.172ns = ( 15.172 - 10.000 ) 
    Source Clock Delay      (SCD):    5.626ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.864     5.626    clk_IBUF_BUFG
    SLICE_X112Y62        FDRE                                         r  reg_byte_out_led_reg[0][2]_reg_byte_out_led_reg_r_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDRE (Prop_fdre_C_Q)         0.518     6.144 r  reg_byte_out_led_reg[0][2]_reg_byte_out_led_reg_r_1/Q
                         net (fo=1, routed)           1.298     7.443    reg_byte_out_led_reg[0][2]_reg_byte_out_led_reg_r_1_n_0
    SLICE_X112Y50        LUT2 (Prop_lut2_I0_O)        0.124     7.567 r  reg_byte_out_led_reg_gate__6/O
                         net (fo=1, routed)           0.000     7.567    reg_byte_out_led_reg_gate__6_n_0
    SLICE_X112Y50        FDRE                                         r  reg_leds_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.690    15.172    clk_IBUF_BUFG
    SLICE_X112Y50        FDRE                                         r  reg_leds_reg[0]/C
                         clock pessimism              0.434    15.606    
                         clock uncertainty           -0.035    15.571    
    SLICE_X112Y50        FDRE (Setup_fdre_C_D)        0.077    15.648    reg_leds_reg[0]
  -------------------------------------------------------------------
                         required time                         15.648    
                         arrival time                          -7.567    
  -------------------------------------------------------------------
                         slack                                  8.081    

Slack (MET) :             8.133ns  (required time - arrival time)
  Source:                 reg_byte_out_led_reg[3][2]_reg_byte_out_led_reg_r_1/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_leds_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.885ns  (logic 0.672ns (35.649%)  route 1.213ns (64.351%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.172ns = ( 15.172 - 10.000 ) 
    Source Clock Delay      (SCD):    5.628ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.866     5.628    clk_IBUF_BUFG
    SLICE_X112Y60        FDRE                                         r  reg_byte_out_led_reg[3][2]_reg_byte_out_led_reg_r_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y60        FDRE (Prop_fdre_C_Q)         0.518     6.146 r  reg_byte_out_led_reg[3][2]_reg_byte_out_led_reg_r_1/Q
                         net (fo=1, routed)           1.213     7.359    reg_byte_out_led_reg[3][2]_reg_byte_out_led_reg_r_1_n_0
    SLICE_X113Y50        LUT2 (Prop_lut2_I0_O)        0.154     7.513 r  reg_byte_out_led_reg_gate__3/O
                         net (fo=1, routed)           0.000     7.513    reg_byte_out_led_reg_gate__3_n_0
    SLICE_X113Y50        FDRE                                         r  reg_leds_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.690    15.172    clk_IBUF_BUFG
    SLICE_X113Y50        FDRE                                         r  reg_leds_reg[3]/C
                         clock pessimism              0.434    15.606    
                         clock uncertainty           -0.035    15.571    
    SLICE_X113Y50        FDRE (Setup_fdre_C_D)        0.075    15.646    reg_leds_reg[3]
  -------------------------------------------------------------------
                         required time                         15.646    
                         arrival time                          -7.513    
  -------------------------------------------------------------------
                         slack                                  8.133    

Slack (MET) :             8.268ns  (required time - arrival time)
  Source:                 reg_byte_out_led_reg[5][2]_reg_byte_out_led_reg_r_1/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_leds_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.747ns  (logic 0.668ns (38.228%)  route 1.079ns (61.772%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.172ns = ( 15.172 - 10.000 ) 
    Source Clock Delay      (SCD):    5.630ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.868     5.630    clk_IBUF_BUFG
    SLICE_X112Y56        FDRE                                         r  reg_byte_out_led_reg[5][2]_reg_byte_out_led_reg_r_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y56        FDRE (Prop_fdre_C_Q)         0.518     6.148 r  reg_byte_out_led_reg[5][2]_reg_byte_out_led_reg_r_1/Q
                         net (fo=1, routed)           1.079     7.228    reg_byte_out_led_reg[5][2]_reg_byte_out_led_reg_r_1_n_0
    SLICE_X113Y50        LUT2 (Prop_lut2_I0_O)        0.150     7.378 r  reg_byte_out_led_reg_gate__1/O
                         net (fo=1, routed)           0.000     7.378    reg_byte_out_led_reg_gate__1_n_0
    SLICE_X113Y50        FDRE                                         r  reg_leds_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.690    15.172    clk_IBUF_BUFG
    SLICE_X113Y50        FDRE                                         r  reg_leds_reg[5]/C
                         clock pessimism              0.434    15.606    
                         clock uncertainty           -0.035    15.571    
    SLICE_X113Y50        FDRE (Setup_fdre_C_D)        0.075    15.646    reg_leds_reg[5]
  -------------------------------------------------------------------
                         required time                         15.646    
                         arrival time                          -7.378    
  -------------------------------------------------------------------
                         slack                                  8.268    

Slack (MET) :             8.355ns  (required time - arrival time)
  Source:                 reg_byte_out_led_reg[4][2]_reg_byte_out_led_reg_r_1/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_leds_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.617ns  (logic 0.642ns (39.709%)  route 0.975ns (60.291%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.172ns = ( 15.172 - 10.000 ) 
    Source Clock Delay      (SCD):    5.630ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.868     5.630    clk_IBUF_BUFG
    SLICE_X112Y54        FDRE                                         r  reg_byte_out_led_reg[4][2]_reg_byte_out_led_reg_r_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y54        FDRE (Prop_fdre_C_Q)         0.518     6.148 r  reg_byte_out_led_reg[4][2]_reg_byte_out_led_reg_r_1/Q
                         net (fo=1, routed)           0.975     7.123    reg_byte_out_led_reg[4][2]_reg_byte_out_led_reg_r_1_n_0
    SLICE_X113Y50        LUT2 (Prop_lut2_I0_O)        0.124     7.247 r  reg_byte_out_led_reg_gate__2/O
                         net (fo=1, routed)           0.000     7.247    reg_byte_out_led_reg_gate__2_n_0
    SLICE_X113Y50        FDRE                                         r  reg_leds_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.690    15.172    clk_IBUF_BUFG
    SLICE_X113Y50        FDRE                                         r  reg_leds_reg[4]/C
                         clock pessimism              0.434    15.606    
                         clock uncertainty           -0.035    15.571    
    SLICE_X113Y50        FDRE (Setup_fdre_C_D)        0.031    15.602    reg_leds_reg[4]
  -------------------------------------------------------------------
                         required time                         15.602    
                         arrival time                          -7.247    
  -------------------------------------------------------------------
                         slack                                  8.355    

Slack (MET) :             8.414ns  (required time - arrival time)
  Source:                 reg_byte_out_led_reg[1][1]_srl2___reg_byte_out_led_reg_r_0/CLK
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_byte_out_led_reg[1][2]_reg_byte_out_led_reg_r_1/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.628ns  (logic 1.628ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.170ns = ( 15.170 - 10.000 ) 
    Source Clock Delay      (SCD):    5.629ns
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.867     5.629    clk_IBUF_BUFG
    SLICE_X112Y57        SRL16E                                       r  reg_byte_out_led_reg[1][1]_srl2___reg_byte_out_led_reg_r_0/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y57        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     7.257 r  reg_byte_out_led_reg[1][1]_srl2___reg_byte_out_led_reg_r_0/Q
                         net (fo=1, routed)           0.000     7.257    reg_byte_out_led_reg[1][1]_srl2___reg_byte_out_led_reg_r_0_n_0
    SLICE_X112Y57        FDRE                                         r  reg_byte_out_led_reg[1][2]_reg_byte_out_led_reg_r_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.688    15.170    clk_IBUF_BUFG
    SLICE_X112Y57        FDRE                                         r  reg_byte_out_led_reg[1][2]_reg_byte_out_led_reg_r_1/C
                         clock pessimism              0.459    15.629    
                         clock uncertainty           -0.035    15.594    
    SLICE_X112Y57        FDRE (Setup_fdre_C_D)        0.077    15.671    reg_byte_out_led_reg[1][2]_reg_byte_out_led_reg_r_1
  -------------------------------------------------------------------
                         required time                         15.671    
                         arrival time                          -7.257    
  -------------------------------------------------------------------
                         slack                                  8.414    

Slack (MET) :             8.414ns  (required time - arrival time)
  Source:                 reg_byte_out_led_reg[4][1]_srl2___reg_byte_out_led_reg_r_0/CLK
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_byte_out_led_reg[4][2]_reg_byte_out_led_reg_r_1/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.628ns  (logic 1.628ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.171ns = ( 15.171 - 10.000 ) 
    Source Clock Delay      (SCD):    5.630ns
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.868     5.630    clk_IBUF_BUFG
    SLICE_X112Y54        SRL16E                                       r  reg_byte_out_led_reg[4][1]_srl2___reg_byte_out_led_reg_r_0/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y54        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     7.258 r  reg_byte_out_led_reg[4][1]_srl2___reg_byte_out_led_reg_r_0/Q
                         net (fo=1, routed)           0.000     7.258    reg_byte_out_led_reg[4][1]_srl2___reg_byte_out_led_reg_r_0_n_0
    SLICE_X112Y54        FDRE                                         r  reg_byte_out_led_reg[4][2]_reg_byte_out_led_reg_r_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.689    15.171    clk_IBUF_BUFG
    SLICE_X112Y54        FDRE                                         r  reg_byte_out_led_reg[4][2]_reg_byte_out_led_reg_r_1/C
                         clock pessimism              0.459    15.630    
                         clock uncertainty           -0.035    15.595    
    SLICE_X112Y54        FDRE (Setup_fdre_C_D)        0.077    15.672    reg_byte_out_led_reg[4][2]_reg_byte_out_led_reg_r_1
  -------------------------------------------------------------------
                         required time                         15.672    
                         arrival time                          -7.258    
  -------------------------------------------------------------------
                         slack                                  8.414    

Slack (MET) :             8.414ns  (required time - arrival time)
  Source:                 reg_byte_out_led_reg[5][1]_srl2___reg_byte_out_led_reg_r_0/CLK
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_byte_out_led_reg[5][2]_reg_byte_out_led_reg_r_1/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.628ns  (logic 1.628ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.171ns = ( 15.171 - 10.000 ) 
    Source Clock Delay      (SCD):    5.630ns
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.868     5.630    clk_IBUF_BUFG
    SLICE_X112Y56        SRL16E                                       r  reg_byte_out_led_reg[5][1]_srl2___reg_byte_out_led_reg_r_0/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y56        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     7.258 r  reg_byte_out_led_reg[5][1]_srl2___reg_byte_out_led_reg_r_0/Q
                         net (fo=1, routed)           0.000     7.258    reg_byte_out_led_reg[5][1]_srl2___reg_byte_out_led_reg_r_0_n_0
    SLICE_X112Y56        FDRE                                         r  reg_byte_out_led_reg[5][2]_reg_byte_out_led_reg_r_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.689    15.171    clk_IBUF_BUFG
    SLICE_X112Y56        FDRE                                         r  reg_byte_out_led_reg[5][2]_reg_byte_out_led_reg_r_1/C
                         clock pessimism              0.459    15.630    
                         clock uncertainty           -0.035    15.595    
    SLICE_X112Y56        FDRE (Setup_fdre_C_D)        0.077    15.672    reg_byte_out_led_reg[5][2]_reg_byte_out_led_reg_r_1
  -------------------------------------------------------------------
                         required time                         15.672    
                         arrival time                          -7.258    
  -------------------------------------------------------------------
                         slack                                  8.414    

Slack (MET) :             8.414ns  (required time - arrival time)
  Source:                 reg_byte_out_led_reg[6][1]_srl2___reg_byte_out_led_reg_r_0/CLK
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_byte_out_led_reg[6][2]_reg_byte_out_led_reg_r_1/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.628ns  (logic 1.628ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.172ns = ( 15.172 - 10.000 ) 
    Source Clock Delay      (SCD):    5.631ns
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.869     5.631    clk_IBUF_BUFG
    SLICE_X112Y51        SRL16E                                       r  reg_byte_out_led_reg[6][1]_srl2___reg_byte_out_led_reg_r_0/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y51        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     7.259 r  reg_byte_out_led_reg[6][1]_srl2___reg_byte_out_led_reg_r_0/Q
                         net (fo=1, routed)           0.000     7.259    reg_byte_out_led_reg[6][1]_srl2___reg_byte_out_led_reg_r_0_n_0
    SLICE_X112Y51        FDRE                                         r  reg_byte_out_led_reg[6][2]_reg_byte_out_led_reg_r_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.690    15.172    clk_IBUF_BUFG
    SLICE_X112Y51        FDRE                                         r  reg_byte_out_led_reg[6][2]_reg_byte_out_led_reg_r_1/C
                         clock pessimism              0.459    15.631    
                         clock uncertainty           -0.035    15.596    
    SLICE_X112Y51        FDRE (Setup_fdre_C_D)        0.077    15.673    reg_byte_out_led_reg[6][2]_reg_byte_out_led_reg_r_1
  -------------------------------------------------------------------
                         required time                         15.673    
                         arrival time                          -7.259    
  -------------------------------------------------------------------
                         slack                                  8.414    

Slack (MET) :             8.414ns  (required time - arrival time)
  Source:                 reg_byte_out_led_reg[7][1]_srl2___reg_byte_out_led_reg_r_0/CLK
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_byte_out_led_reg[7][2]_reg_byte_out_led_reg_r_1/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.628ns  (logic 1.628ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.172ns = ( 15.172 - 10.000 ) 
    Source Clock Delay      (SCD):    5.631ns
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.869     5.631    clk_IBUF_BUFG
    SLICE_X112Y52        SRL16E                                       r  reg_byte_out_led_reg[7][1]_srl2___reg_byte_out_led_reg_r_0/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y52        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     7.259 r  reg_byte_out_led_reg[7][1]_srl2___reg_byte_out_led_reg_r_0/Q
                         net (fo=1, routed)           0.000     7.259    reg_byte_out_led_reg[7][1]_srl2___reg_byte_out_led_reg_r_0_n_0
    SLICE_X112Y52        FDRE                                         r  reg_byte_out_led_reg[7][2]_reg_byte_out_led_reg_r_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.690    15.172    clk_IBUF_BUFG
    SLICE_X112Y52        FDRE                                         r  reg_byte_out_led_reg[7][2]_reg_byte_out_led_reg_r_1/C
                         clock pessimism              0.459    15.631    
                         clock uncertainty           -0.035    15.596    
    SLICE_X112Y52        FDRE (Setup_fdre_C_D)        0.077    15.673    reg_byte_out_led_reg[7][2]_reg_byte_out_led_reg_r_1
  -------------------------------------------------------------------
                         required time                         15.673    
                         arrival time                          -7.259    
  -------------------------------------------------------------------
                         slack                                  8.414    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 reg_byte_out_led_reg_r_1/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_leds_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.189ns (52.732%)  route 0.169ns (47.268%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.639     1.586    clk_IBUF_BUFG
    SLICE_X113Y50        FDRE                                         r  reg_byte_out_led_reg_r_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y50        FDRE (Prop_fdre_C_Q)         0.141     1.727 r  reg_byte_out_led_reg_r_1/Q
                         net (fo=8, routed)           0.169     1.896    reg_byte_out_led_reg_r_1_n_0
    SLICE_X113Y50        LUT2 (Prop_lut2_I1_O)        0.048     1.944 r  reg_byte_out_led_reg_gate/O
                         net (fo=1, routed)           0.000     1.944    reg_byte_out_led_reg_gate_n_0
    SLICE_X113Y50        FDRE                                         r  reg_leds_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.911     2.105    clk_IBUF_BUFG
    SLICE_X113Y50        FDRE                                         r  reg_leds_reg[7]/C
                         clock pessimism             -0.519     1.586    
    SLICE_X113Y50        FDRE (Hold_fdre_C_D)         0.107     1.693    reg_leds_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 reg_byte_out_led_reg_r_1/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_leds_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.190ns (52.717%)  route 0.170ns (47.283%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.639     1.586    clk_IBUF_BUFG
    SLICE_X113Y50        FDRE                                         r  reg_byte_out_led_reg_r_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y50        FDRE (Prop_fdre_C_Q)         0.141     1.727 r  reg_byte_out_led_reg_r_1/Q
                         net (fo=8, routed)           0.170     1.897    reg_byte_out_led_reg_r_1_n_0
    SLICE_X113Y50        LUT2 (Prop_lut2_I1_O)        0.049     1.946 r  reg_byte_out_led_reg_gate__1/O
                         net (fo=1, routed)           0.000     1.946    reg_byte_out_led_reg_gate__1_n_0
    SLICE_X113Y50        FDRE                                         r  reg_leds_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.911     2.105    clk_IBUF_BUFG
    SLICE_X113Y50        FDRE                                         r  reg_leds_reg[5]/C
                         clock pessimism             -0.519     1.586    
    SLICE_X113Y50        FDRE (Hold_fdre_C_D)         0.107     1.693    reg_leds_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 reg_byte_out_led_reg_r_1/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_leds_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.183ns (50.090%)  route 0.182ns (49.910%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.639     1.586    clk_IBUF_BUFG
    SLICE_X113Y50        FDRE                                         r  reg_byte_out_led_reg_r_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y50        FDRE (Prop_fdre_C_Q)         0.141     1.727 r  reg_byte_out_led_reg_r_1/Q
                         net (fo=8, routed)           0.182     1.909    reg_byte_out_led_reg_r_1_n_0
    SLICE_X113Y50        LUT2 (Prop_lut2_I1_O)        0.042     1.951 r  reg_byte_out_led_reg_gate__3/O
                         net (fo=1, routed)           0.000     1.951    reg_byte_out_led_reg_gate__3_n_0
    SLICE_X113Y50        FDRE                                         r  reg_leds_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.911     2.105    clk_IBUF_BUFG
    SLICE_X113Y50        FDRE                                         r  reg_leds_reg[3]/C
                         clock pessimism             -0.519     1.586    
    SLICE_X113Y50        FDRE (Hold_fdre_C_D)         0.107     1.693    reg_leds_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 reg_byte_out_led_reg_r_1/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_leds_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.333%)  route 0.169ns (47.667%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.639     1.586    clk_IBUF_BUFG
    SLICE_X113Y50        FDRE                                         r  reg_byte_out_led_reg_r_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y50        FDRE (Prop_fdre_C_Q)         0.141     1.727 r  reg_byte_out_led_reg_r_1/Q
                         net (fo=8, routed)           0.169     1.896    reg_byte_out_led_reg_r_1_n_0
    SLICE_X113Y50        LUT2 (Prop_lut2_I1_O)        0.045     1.941 r  reg_byte_out_led_reg_gate__0/O
                         net (fo=1, routed)           0.000     1.941    reg_byte_out_led_reg_gate__0_n_0
    SLICE_X113Y50        FDRE                                         r  reg_leds_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.911     2.105    clk_IBUF_BUFG
    SLICE_X113Y50        FDRE                                         r  reg_leds_reg[6]/C
                         clock pessimism             -0.519     1.586    
    SLICE_X113Y50        FDRE (Hold_fdre_C_D)         0.091     1.677    reg_leds_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 reg_byte_out_led_reg_r_1/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_leds_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.186%)  route 0.170ns (47.814%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.639     1.586    clk_IBUF_BUFG
    SLICE_X113Y50        FDRE                                         r  reg_byte_out_led_reg_r_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y50        FDRE (Prop_fdre_C_Q)         0.141     1.727 r  reg_byte_out_led_reg_r_1/Q
                         net (fo=8, routed)           0.170     1.897    reg_byte_out_led_reg_r_1_n_0
    SLICE_X113Y50        LUT2 (Prop_lut2_I1_O)        0.045     1.942 r  reg_byte_out_led_reg_gate__2/O
                         net (fo=1, routed)           0.000     1.942    reg_byte_out_led_reg_gate__2_n_0
    SLICE_X113Y50        FDRE                                         r  reg_leds_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.911     2.105    clk_IBUF_BUFG
    SLICE_X113Y50        FDRE                                         r  reg_leds_reg[4]/C
                         clock pessimism             -0.519     1.586    
    SLICE_X113Y50        FDRE (Hold_fdre_C_D)         0.092     1.678    reg_leds_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 reg_byte_out_led_reg_r/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_byte_out_led_reg_r_0/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.639     1.586    clk_IBUF_BUFG
    SLICE_X112Y50        FDRE                                         r  reg_byte_out_led_reg_r/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y50        FDRE (Prop_fdre_C_Q)         0.164     1.750 r  reg_byte_out_led_reg_r/Q
                         net (fo=1, routed)           0.170     1.920    reg_byte_out_led_reg_r_n_0
    SLICE_X112Y50        FDRE                                         r  reg_byte_out_led_reg_r_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.911     2.105    clk_IBUF_BUFG
    SLICE_X112Y50        FDRE                                         r  reg_byte_out_led_reg_r_0/C
                         clock pessimism             -0.519     1.586    
    SLICE_X112Y50        FDRE (Hold_fdre_C_D)         0.063     1.649    reg_byte_out_led_reg_r_0
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 reg_byte_out_led_reg_r_1/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_leds_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.496%)  route 0.182ns (49.504%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.639     1.586    clk_IBUF_BUFG
    SLICE_X113Y50        FDRE                                         r  reg_byte_out_led_reg_r_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y50        FDRE (Prop_fdre_C_Q)         0.141     1.727 r  reg_byte_out_led_reg_r_1/Q
                         net (fo=8, routed)           0.182     1.909    reg_byte_out_led_reg_r_1_n_0
    SLICE_X113Y50        LUT2 (Prop_lut2_I1_O)        0.045     1.954 r  reg_byte_out_led_reg_gate__4/O
                         net (fo=1, routed)           0.000     1.954    reg_byte_out_led_reg_gate__4_n_0
    SLICE_X113Y50        FDRE                                         r  reg_leds_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.911     2.105    clk_IBUF_BUFG
    SLICE_X113Y50        FDRE                                         r  reg_leds_reg[2]/C
                         clock pessimism             -0.519     1.586    
    SLICE_X113Y50        FDRE (Hold_fdre_C_D)         0.092     1.678    reg_leds_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 reg_byte_out_led_reg_r_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_byte_out_led_reg_r_1/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.164ns (44.563%)  route 0.204ns (55.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.639     1.586    clk_IBUF_BUFG
    SLICE_X112Y50        FDRE                                         r  reg_byte_out_led_reg_r_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y50        FDRE (Prop_fdre_C_Q)         0.164     1.750 r  reg_byte_out_led_reg_r_0/Q
                         net (fo=1, routed)           0.204     1.954    reg_byte_out_led_reg_r_0_n_0
    SLICE_X113Y50        FDRE                                         r  reg_byte_out_led_reg_r_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.911     2.105    clk_IBUF_BUFG
    SLICE_X113Y50        FDRE                                         r  reg_byte_out_led_reg_r_1/C
                         clock pessimism             -0.506     1.599    
    SLICE_X113Y50        FDRE (Hold_fdre_C_D)         0.072     1.671    reg_byte_out_led_reg_r_1
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 reg_byte_out_led_reg_r_1/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_leds_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.185ns (42.301%)  route 0.252ns (57.699%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.639     1.586    clk_IBUF_BUFG
    SLICE_X113Y50        FDRE                                         r  reg_byte_out_led_reg_r_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y50        FDRE (Prop_fdre_C_Q)         0.141     1.727 r  reg_byte_out_led_reg_r_1/Q
                         net (fo=8, routed)           0.252     1.979    reg_byte_out_led_reg_r_1_n_0
    SLICE_X112Y50        LUT2 (Prop_lut2_I1_O)        0.044     2.023 r  reg_byte_out_led_reg_gate__5/O
                         net (fo=1, routed)           0.000     2.023    reg_byte_out_led_reg_gate__5_n_0
    SLICE_X112Y50        FDRE                                         r  reg_leds_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.911     2.105    clk_IBUF_BUFG
    SLICE_X112Y50        FDRE                                         r  reg_leds_reg[1]/C
                         clock pessimism             -0.506     1.599    
    SLICE_X112Y50        FDRE (Hold_fdre_C_D)         0.131     1.730    reg_leds_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.730    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 reg_byte_out_led_reg_r_1/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_leds_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.186ns (42.433%)  route 0.252ns (57.567%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.639     1.586    clk_IBUF_BUFG
    SLICE_X113Y50        FDRE                                         r  reg_byte_out_led_reg_r_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y50        FDRE (Prop_fdre_C_Q)         0.141     1.727 r  reg_byte_out_led_reg_r_1/Q
                         net (fo=8, routed)           0.252     1.979    reg_byte_out_led_reg_r_1_n_0
    SLICE_X112Y50        LUT2 (Prop_lut2_I1_O)        0.045     2.024 r  reg_byte_out_led_reg_gate__6/O
                         net (fo=1, routed)           0.000     2.024    reg_byte_out_led_reg_gate__6_n_0
    SLICE_X112Y50        FDRE                                         r  reg_leds_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.911     2.105    clk_IBUF_BUFG
    SLICE_X112Y50        FDRE                                         r  reg_leds_reg[0]/C
                         clock pessimism             -0.506     1.599    
    SLICE_X112Y50        FDRE (Hold_fdre_C_D)         0.120     1.719    reg_leds_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.305    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X112Y62  reg_byte_out_led_reg[0][2]_reg_byte_out_led_reg_r_1/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X112Y57  reg_byte_out_led_reg[1][2]_reg_byte_out_led_reg_r_1/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X112Y59  reg_byte_out_led_reg[2][2]_reg_byte_out_led_reg_r_1/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X112Y60  reg_byte_out_led_reg[3][2]_reg_byte_out_led_reg_r_1/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X112Y54  reg_byte_out_led_reg[4][2]_reg_byte_out_led_reg_r_1/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X112Y56  reg_byte_out_led_reg[5][2]_reg_byte_out_led_reg_r_1/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X112Y51  reg_byte_out_led_reg[6][2]_reg_byte_out_led_reg_r_1/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X112Y52  reg_byte_out_led_reg[7][2]_reg_byte_out_led_reg_r_1/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X112Y50  reg_byte_out_led_reg_r/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X112Y57  reg_byte_out_led_reg[1][1]_srl2___reg_byte_out_led_reg_r_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X112Y54  reg_byte_out_led_reg[4][1]_srl2___reg_byte_out_led_reg_r_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X112Y56  reg_byte_out_led_reg[5][1]_srl2___reg_byte_out_led_reg_r_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X112Y51  reg_byte_out_led_reg[6][1]_srl2___reg_byte_out_led_reg_r_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X112Y52  reg_byte_out_led_reg[7][1]_srl2___reg_byte_out_led_reg_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X112Y62  reg_byte_out_led_reg[0][1]_srl2___reg_byte_out_led_reg_r_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X112Y62  reg_byte_out_led_reg[0][1]_srl2___reg_byte_out_led_reg_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X112Y57  reg_byte_out_led_reg[1][1]_srl2___reg_byte_out_led_reg_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X112Y59  reg_byte_out_led_reg[2][1]_srl2___reg_byte_out_led_reg_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X112Y54  reg_byte_out_led_reg[4][1]_srl2___reg_byte_out_led_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X112Y62  reg_byte_out_led_reg[0][1]_srl2___reg_byte_out_led_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X112Y57  reg_byte_out_led_reg[1][1]_srl2___reg_byte_out_led_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X112Y59  reg_byte_out_led_reg[2][1]_srl2___reg_byte_out_led_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X112Y60  reg_byte_out_led_reg[3][1]_srl2___reg_byte_out_led_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X112Y54  reg_byte_out_led_reg[4][1]_srl2___reg_byte_out_led_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X112Y56  reg_byte_out_led_reg[5][1]_srl2___reg_byte_out_led_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X112Y51  reg_byte_out_led_reg[6][1]_srl2___reg_byte_out_led_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X112Y52  reg_byte_out_led_reg[7][1]_srl2___reg_byte_out_led_reg_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X112Y57  reg_byte_out_led_reg[1][1]_srl2___reg_byte_out_led_reg_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X112Y59  reg_byte_out_led_reg[2][1]_srl2___reg_byte_out_led_reg_r_0/CLK



