Classic Timing Analyzer report for hardware
Thu Apr 26 17:07:43 2018
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                        ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------+----------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                             ; To                         ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------+----------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.414 ns                         ; reset                            ; controlador:ctrl|state[1]  ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 35.973 ns                        ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[30]                    ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.809 ns                        ; reset                            ; controlador:ctrl|state[2]  ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A   ; None          ; 36.64 MHz ( period = 27.293 ns ) ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[5] ; clock      ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                  ;                            ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------+----------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C70F896C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                             ; To                          ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 36.64 MHz ( period = 27.293 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 27.051 ns               ;
; N/A                                     ; 36.68 MHz ( period = 27.261 ns )                    ; controlador:ctrl|state[5]        ; Registrador:PCreg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 27.012 ns               ;
; N/A                                     ; 36.79 MHz ( period = 27.184 ns )                    ; controlador:ctrl|state[4]        ; Registrador:PCreg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 26.933 ns               ;
; N/A                                     ; 36.81 MHz ( period = 27.166 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 26.920 ns               ;
; N/A                                     ; 36.86 MHz ( period = 27.131 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 26.882 ns               ;
; N/A                                     ; 36.87 MHz ( period = 27.122 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 26.876 ns               ;
; N/A                                     ; 36.88 MHz ( period = 27.118 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 26.901 ns               ;
; N/A                                     ; 36.88 MHz ( period = 27.118 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 26.901 ns               ;
; N/A                                     ; 36.88 MHz ( period = 27.118 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 26.901 ns               ;
; N/A                                     ; 36.89 MHz ( period = 27.109 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 26.901 ns               ;
; N/A                                     ; 36.89 MHz ( period = 27.109 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 26.901 ns               ;
; N/A                                     ; 36.89 MHz ( period = 27.106 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 26.892 ns               ;
; N/A                                     ; 36.89 MHz ( period = 27.106 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 26.892 ns               ;
; N/A                                     ; 36.92 MHz ( period = 27.086 ns )                    ; controlador:ctrl|state[5]        ; Registrador:PCreg|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 26.862 ns               ;
; N/A                                     ; 36.92 MHz ( period = 27.086 ns )                    ; controlador:ctrl|state[5]        ; Registrador:PCreg|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 26.862 ns               ;
; N/A                                     ; 36.92 MHz ( period = 27.086 ns )                    ; controlador:ctrl|state[5]        ; Registrador:PCreg|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 26.862 ns               ;
; N/A                                     ; 36.93 MHz ( period = 27.077 ns )                    ; controlador:ctrl|state[5]        ; Registrador:PCreg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 26.862 ns               ;
; N/A                                     ; 36.93 MHz ( period = 27.077 ns )                    ; controlador:ctrl|state[5]        ; Registrador:PCreg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 26.862 ns               ;
; N/A                                     ; 36.94 MHz ( period = 27.074 ns )                    ; controlador:ctrl|state[5]        ; Registrador:PCreg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 26.853 ns               ;
; N/A                                     ; 36.94 MHz ( period = 27.074 ns )                    ; controlador:ctrl|state[5]        ; Registrador:PCreg|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 26.853 ns               ;
; N/A                                     ; 36.95 MHz ( period = 27.064 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 26.823 ns               ;
; N/A                                     ; 36.95 MHz ( period = 27.064 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 26.823 ns               ;
; N/A                                     ; 36.96 MHz ( period = 27.055 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[0]  ; clock      ; clock    ; None                        ; None                      ; 26.814 ns               ;
; N/A                                     ; 36.96 MHz ( period = 27.055 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 26.814 ns               ;
; N/A                                     ; 36.96 MHz ( period = 27.055 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 26.814 ns               ;
; N/A                                     ; 36.97 MHz ( period = 27.049 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 26.807 ns               ;
; N/A                                     ; 36.98 MHz ( period = 27.040 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[2]  ; clock      ; clock    ; None                        ; None                      ; 26.793 ns               ;
; N/A                                     ; 36.98 MHz ( period = 27.040 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 26.793 ns               ;
; N/A                                     ; 36.98 MHz ( period = 27.038 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 26.791 ns               ;
; N/A                                     ; 36.99 MHz ( period = 27.034 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 26.792 ns               ;
; N/A                                     ; 36.99 MHz ( period = 27.033 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 26.791 ns               ;
; N/A                                     ; 36.99 MHz ( period = 27.032 ns )                    ; controlador:ctrl|state[5]        ; Registrador:PCreg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 26.784 ns               ;
; N/A                                     ; 36.99 MHz ( period = 27.032 ns )                    ; controlador:ctrl|state[5]        ; Registrador:PCreg|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 26.784 ns               ;
; N/A                                     ; 36.99 MHz ( period = 27.031 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 26.787 ns               ;
; N/A                                     ; 37.01 MHz ( period = 27.023 ns )                    ; controlador:ctrl|state[5]        ; Registrador:PCreg|Saida[0]  ; clock      ; clock    ; None                        ; None                      ; 26.775 ns               ;
; N/A                                     ; 37.01 MHz ( period = 27.023 ns )                    ; controlador:ctrl|state[5]        ; Registrador:PCreg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 26.775 ns               ;
; N/A                                     ; 37.01 MHz ( period = 27.023 ns )                    ; controlador:ctrl|state[5]        ; Registrador:PCreg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 26.775 ns               ;
; N/A                                     ; 37.01 MHz ( period = 27.018 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[4]  ; clock      ; clock    ; None                        ; None                      ; 26.775 ns               ;
; N/A                                     ; 37.01 MHz ( period = 27.018 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 26.775 ns               ;
; N/A                                     ; 37.01 MHz ( period = 27.018 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 26.775 ns               ;
; N/A                                     ; 37.02 MHz ( period = 27.009 ns )                    ; controlador:ctrl|state[4]        ; Registrador:PCreg|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 26.783 ns               ;
; N/A                                     ; 37.02 MHz ( period = 27.009 ns )                    ; controlador:ctrl|state[4]        ; Registrador:PCreg|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 26.783 ns               ;
; N/A                                     ; 37.02 MHz ( period = 27.009 ns )                    ; controlador:ctrl|state[4]        ; Registrador:PCreg|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 26.783 ns               ;
; N/A                                     ; 37.02 MHz ( period = 27.009 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[17] ; clock      ; clock    ; None                        ; None                      ; 26.753 ns               ;
; N/A                                     ; 37.02 MHz ( period = 27.009 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 26.753 ns               ;
; N/A                                     ; 37.03 MHz ( period = 27.008 ns )                    ; controlador:ctrl|state[5]        ; Registrador:PCreg|Saida[2]  ; clock      ; clock    ; None                        ; None                      ; 26.754 ns               ;
; N/A                                     ; 37.03 MHz ( period = 27.008 ns )                    ; controlador:ctrl|state[5]        ; Registrador:PCreg|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 26.754 ns               ;
; N/A                                     ; 37.03 MHz ( period = 27.007 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 26.751 ns               ;
; N/A                                     ; 37.03 MHz ( period = 27.006 ns )                    ; controlador:ctrl|state[5]        ; Registrador:PCreg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 26.752 ns               ;
; N/A                                     ; 37.04 MHz ( period = 27.000 ns )                    ; controlador:ctrl|state[4]        ; Registrador:PCreg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 26.783 ns               ;
; N/A                                     ; 37.04 MHz ( period = 27.000 ns )                    ; controlador:ctrl|state[4]        ; Registrador:PCreg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 26.783 ns               ;
; N/A                                     ; 37.04 MHz ( period = 26.997 ns )                    ; controlador:ctrl|state[4]        ; Registrador:PCreg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 26.774 ns               ;
; N/A                                     ; 37.04 MHz ( period = 26.997 ns )                    ; controlador:ctrl|state[4]        ; Registrador:PCreg|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 26.774 ns               ;
; N/A                                     ; 37.05 MHz ( period = 26.991 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 26.770 ns               ;
; N/A                                     ; 37.05 MHz ( period = 26.991 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 26.770 ns               ;
; N/A                                     ; 37.05 MHz ( period = 26.991 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 26.770 ns               ;
; N/A                                     ; 37.06 MHz ( period = 26.986 ns )                    ; controlador:ctrl|state[5]        ; Registrador:PCreg|Saida[4]  ; clock      ; clock    ; None                        ; None                      ; 26.736 ns               ;
; N/A                                     ; 37.06 MHz ( period = 26.986 ns )                    ; controlador:ctrl|state[5]        ; Registrador:PCreg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 26.736 ns               ;
; N/A                                     ; 37.06 MHz ( period = 26.986 ns )                    ; controlador:ctrl|state[5]        ; Registrador:PCreg|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 26.736 ns               ;
; N/A                                     ; 37.06 MHz ( period = 26.982 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 26.770 ns               ;
; N/A                                     ; 37.06 MHz ( period = 26.982 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 26.770 ns               ;
; N/A                                     ; 37.06 MHz ( period = 26.981 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 26.732 ns               ;
; N/A                                     ; 37.07 MHz ( period = 26.979 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 26.761 ns               ;
; N/A                                     ; 37.07 MHz ( period = 26.979 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 26.761 ns               ;
; N/A                                     ; 37.07 MHz ( period = 26.977 ns )                    ; controlador:ctrl|state[5]        ; Registrador:PCreg|Saida[17] ; clock      ; clock    ; None                        ; None                      ; 26.714 ns               ;
; N/A                                     ; 37.07 MHz ( period = 26.977 ns )                    ; controlador:ctrl|state[5]        ; Registrador:PCreg|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 26.714 ns               ;
; N/A                                     ; 37.07 MHz ( period = 26.975 ns )                    ; controlador:ctrl|state[5]        ; Registrador:PCreg|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 26.712 ns               ;
; N/A                                     ; 37.09 MHz ( period = 26.965 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 26.722 ns               ;
; N/A                                     ; 37.09 MHz ( period = 26.965 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 26.722 ns               ;
; N/A                                     ; 37.09 MHz ( period = 26.958 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 26.710 ns               ;
; N/A                                     ; 37.09 MHz ( period = 26.958 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 26.710 ns               ;
; N/A                                     ; 37.09 MHz ( period = 26.958 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 26.710 ns               ;
; N/A                                     ; 37.10 MHz ( period = 26.956 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 26.732 ns               ;
; N/A                                     ; 37.10 MHz ( period = 26.956 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 26.732 ns               ;
; N/A                                     ; 37.10 MHz ( period = 26.956 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 26.732 ns               ;
; N/A                                     ; 37.10 MHz ( period = 26.955 ns )                    ; controlador:ctrl|state[4]        ; Registrador:PCreg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 26.705 ns               ;
; N/A                                     ; 37.10 MHz ( period = 26.955 ns )                    ; controlador:ctrl|state[4]        ; Registrador:PCreg|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 26.705 ns               ;
; N/A                                     ; 37.10 MHz ( period = 26.951 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 26.733 ns               ;
; N/A                                     ; 37.10 MHz ( period = 26.951 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 26.733 ns               ;
; N/A                                     ; 37.11 MHz ( period = 26.947 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 26.726 ns               ;
; N/A                                     ; 37.11 MHz ( period = 26.947 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 26.726 ns               ;
; N/A                                     ; 37.11 MHz ( period = 26.947 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 26.726 ns               ;
; N/A                                     ; 37.11 MHz ( period = 26.947 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 26.732 ns               ;
; N/A                                     ; 37.11 MHz ( period = 26.947 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 26.732 ns               ;
; N/A                                     ; 37.11 MHz ( period = 26.946 ns )                    ; controlador:ctrl|state[4]        ; Registrador:PCreg|Saida[0]  ; clock      ; clock    ; None                        ; None                      ; 26.696 ns               ;
; N/A                                     ; 37.11 MHz ( period = 26.946 ns )                    ; controlador:ctrl|state[4]        ; Registrador:PCreg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 26.696 ns               ;
; N/A                                     ; 37.11 MHz ( period = 26.946 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 26.700 ns               ;
; N/A                                     ; 37.11 MHz ( period = 26.946 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 26.700 ns               ;
; N/A                                     ; 37.11 MHz ( period = 26.946 ns )                    ; controlador:ctrl|state[4]        ; Registrador:PCreg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 26.696 ns               ;
; N/A                                     ; 37.11 MHz ( period = 26.944 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 26.723 ns               ;
; N/A                                     ; 37.11 MHz ( period = 26.944 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 26.723 ns               ;
; N/A                                     ; 37.12 MHz ( period = 26.938 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 26.726 ns               ;
; N/A                                     ; 37.12 MHz ( period = 26.938 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 26.726 ns               ;
; N/A                                     ; 37.12 MHz ( period = 26.937 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 26.692 ns               ;
; N/A                                     ; 37.12 MHz ( period = 26.937 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 26.692 ns               ;
; N/A                                     ; 37.13 MHz ( period = 26.935 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 26.717 ns               ;
; N/A                                     ; 37.13 MHz ( period = 26.935 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 26.717 ns               ;
; N/A                                     ; 37.13 MHz ( period = 26.933 ns )                    ; controlador:ctrl|state[5]        ; Registrador:PCreg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 26.683 ns               ;
; N/A                                     ; 37.13 MHz ( period = 26.933 ns )                    ; controlador:ctrl|state[5]        ; Registrador:PCreg|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 26.683 ns               ;
; N/A                                     ; 37.13 MHz ( period = 26.931 ns )                    ; controlador:ctrl|state[4]        ; Registrador:PCreg|Saida[2]  ; clock      ; clock    ; None                        ; None                      ; 26.675 ns               ;
; N/A                                     ; 37.13 MHz ( period = 26.931 ns )                    ; controlador:ctrl|state[4]        ; Registrador:PCreg|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 26.675 ns               ;
; N/A                                     ; 37.13 MHz ( period = 26.929 ns )                    ; controlador:ctrl|state[4]        ; Registrador:PCreg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 26.673 ns               ;
; N/A                                     ; 37.14 MHz ( period = 26.928 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[0]  ; clock      ; clock    ; None                        ; None                      ; 26.683 ns               ;
; N/A                                     ; 37.14 MHz ( period = 26.928 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 26.683 ns               ;
; N/A                                     ; 37.14 MHz ( period = 26.928 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 26.683 ns               ;
; N/A                                     ; 37.14 MHz ( period = 26.926 ns )                    ; controlador:ctrl|state[5]        ; Registrador:PCreg|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 26.671 ns               ;
; N/A                                     ; 37.14 MHz ( period = 26.926 ns )                    ; controlador:ctrl|state[5]        ; Registrador:PCreg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 26.671 ns               ;
; N/A                                     ; 37.14 MHz ( period = 26.926 ns )                    ; controlador:ctrl|state[5]        ; Registrador:PCreg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 26.671 ns               ;
; N/A                                     ; 37.14 MHz ( period = 26.925 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 26.685 ns               ;
; N/A                                     ; 37.15 MHz ( period = 26.919 ns )                    ; controlador:ctrl|state[5]        ; Registrador:PCreg|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 26.694 ns               ;
; N/A                                     ; 37.15 MHz ( period = 26.919 ns )                    ; controlador:ctrl|state[5]        ; Registrador:PCreg|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 26.694 ns               ;
; N/A                                     ; 37.16 MHz ( period = 26.914 ns )                    ; controlador:ctrl|state[5]        ; Registrador:PCreg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 26.661 ns               ;
; N/A                                     ; 37.16 MHz ( period = 26.914 ns )                    ; controlador:ctrl|state[5]        ; Registrador:PCreg|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 26.661 ns               ;
; N/A                                     ; 37.16 MHz ( period = 26.913 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[2]  ; clock      ; clock    ; None                        ; None                      ; 26.662 ns               ;
; N/A                                     ; 37.16 MHz ( period = 26.913 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 26.667 ns               ;
; N/A                                     ; 37.16 MHz ( period = 26.913 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 26.662 ns               ;
; N/A                                     ; 37.16 MHz ( period = 26.911 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 26.660 ns               ;
; N/A                                     ; 37.16 MHz ( period = 26.909 ns )                    ; controlador:ctrl|state[4]        ; Registrador:PCreg|Saida[4]  ; clock      ; clock    ; None                        ; None                      ; 26.657 ns               ;
; N/A                                     ; 37.16 MHz ( period = 26.909 ns )                    ; controlador:ctrl|state[4]        ; Registrador:PCreg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 26.657 ns               ;
; N/A                                     ; 37.16 MHz ( period = 26.909 ns )                    ; controlador:ctrl|state[4]        ; Registrador:PCreg|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 26.657 ns               ;
; N/A                                     ; 37.17 MHz ( period = 26.902 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 26.654 ns               ;
; N/A                                     ; 37.17 MHz ( period = 26.902 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 26.654 ns               ;
; N/A                                     ; 37.17 MHz ( period = 26.900 ns )                    ; controlador:ctrl|state[4]        ; Registrador:PCreg|Saida[17] ; clock      ; clock    ; None                        ; None                      ; 26.635 ns               ;
; N/A                                     ; 37.17 MHz ( period = 26.900 ns )                    ; controlador:ctrl|state[4]        ; Registrador:PCreg|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 26.635 ns               ;
; N/A                                     ; 37.18 MHz ( period = 26.898 ns )                    ; controlador:ctrl|state[4]        ; Registrador:PCreg|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 26.633 ns               ;
; N/A                                     ; 37.18 MHz ( period = 26.893 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[0]  ; clock      ; clock    ; None                        ; None                      ; 26.645 ns               ;
; N/A                                     ; 37.18 MHz ( period = 26.893 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 26.645 ns               ;
; N/A                                     ; 37.18 MHz ( period = 26.893 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 26.648 ns               ;
; N/A                                     ; 37.18 MHz ( period = 26.893 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 26.648 ns               ;
; N/A                                     ; 37.18 MHz ( period = 26.893 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 26.645 ns               ;
; N/A                                     ; 37.19 MHz ( period = 26.891 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[4]  ; clock      ; clock    ; None                        ; None                      ; 26.644 ns               ;
; N/A                                     ; 37.19 MHz ( period = 26.891 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 26.644 ns               ;
; N/A                                     ; 37.19 MHz ( period = 26.891 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 26.644 ns               ;
; N/A                                     ; 37.20 MHz ( period = 26.884 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[0]  ; clock      ; clock    ; None                        ; None                      ; 26.639 ns               ;
; N/A                                     ; 37.20 MHz ( period = 26.884 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 26.639 ns               ;
; N/A                                     ; 37.20 MHz ( period = 26.884 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 26.639 ns               ;
; N/A                                     ; 37.20 MHz ( period = 26.882 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[17] ; clock      ; clock    ; None                        ; None                      ; 26.622 ns               ;
; N/A                                     ; 37.20 MHz ( period = 26.882 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 26.622 ns               ;
; N/A                                     ; 37.20 MHz ( period = 26.880 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 26.620 ns               ;
; N/A                                     ; 37.21 MHz ( period = 26.878 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[2]  ; clock      ; clock    ; None                        ; None                      ; 26.624 ns               ;
; N/A                                     ; 37.21 MHz ( period = 26.878 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 26.624 ns               ;
; N/A                                     ; 37.21 MHz ( period = 26.876 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 26.622 ns               ;
; N/A                                     ; 37.21 MHz ( period = 26.876 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 26.625 ns               ;
; N/A                                     ; 37.21 MHz ( period = 26.874 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 26.657 ns               ;
; N/A                                     ; 37.21 MHz ( period = 26.874 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 26.657 ns               ;
; N/A                                     ; 37.21 MHz ( period = 26.874 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 26.657 ns               ;
; N/A                                     ; 37.21 MHz ( period = 26.871 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 26.625 ns               ;
; N/A                                     ; 37.22 MHz ( period = 26.869 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[2]  ; clock      ; clock    ; None                        ; None                      ; 26.618 ns               ;
; N/A                                     ; 37.22 MHz ( period = 26.869 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 26.618 ns               ;
; N/A                                     ; 37.22 MHz ( period = 26.867 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 26.616 ns               ;
; N/A                                     ; 37.22 MHz ( period = 26.865 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 26.657 ns               ;
; N/A                                     ; 37.22 MHz ( period = 26.865 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 26.657 ns               ;
; N/A                                     ; 37.23 MHz ( period = 26.862 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 26.648 ns               ;
; N/A                                     ; 37.23 MHz ( period = 26.862 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 26.648 ns               ;
; N/A                                     ; 37.23 MHz ( period = 26.859 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 26.642 ns               ;
; N/A                                     ; 37.23 MHz ( period = 26.859 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 26.642 ns               ;
; N/A                                     ; 37.23 MHz ( period = 26.859 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 26.642 ns               ;
; N/A                                     ; 37.23 MHz ( period = 26.858 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 26.641 ns               ;
; N/A                                     ; 37.23 MHz ( period = 26.858 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 26.641 ns               ;
; N/A                                     ; 37.23 MHz ( period = 26.858 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 26.641 ns               ;
; N/A                                     ; 37.24 MHz ( period = 26.856 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[4]  ; clock      ; clock    ; None                        ; None                      ; 26.606 ns               ;
; N/A                                     ; 37.24 MHz ( period = 26.856 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 26.606 ns               ;
; N/A                                     ; 37.24 MHz ( period = 26.856 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 26.637 ns               ;
; N/A                                     ; 37.24 MHz ( period = 26.856 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 26.606 ns               ;
; N/A                                     ; 37.24 MHz ( period = 26.856 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 26.637 ns               ;
; N/A                                     ; 37.24 MHz ( period = 26.856 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 26.637 ns               ;
; N/A                                     ; 37.24 MHz ( period = 26.856 ns )                    ; controlador:ctrl|state[4]        ; Registrador:PCreg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 26.604 ns               ;
; N/A                                     ; 37.24 MHz ( period = 26.856 ns )                    ; controlador:ctrl|state[4]        ; Registrador:PCreg|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 26.604 ns               ;
; N/A                                     ; 37.24 MHz ( period = 26.850 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 26.642 ns               ;
; N/A                                     ; 37.24 MHz ( period = 26.850 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 26.642 ns               ;
; N/A                                     ; 37.25 MHz ( period = 26.849 ns )                    ; controlador:ctrl|state[4]        ; Registrador:PCreg|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 26.592 ns               ;
; N/A                                     ; 37.25 MHz ( period = 26.849 ns )                    ; controlador:ctrl|state[4]        ; Registrador:PCreg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 26.592 ns               ;
; N/A                                     ; 37.25 MHz ( period = 26.849 ns )                    ; controlador:ctrl|state[4]        ; Registrador:PCreg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 26.592 ns               ;
; N/A                                     ; 37.25 MHz ( period = 26.849 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 26.641 ns               ;
; N/A                                     ; 37.25 MHz ( period = 26.849 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 26.641 ns               ;
; N/A                                     ; 37.25 MHz ( period = 26.847 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[4]  ; clock      ; clock    ; None                        ; None                      ; 26.600 ns               ;
; N/A                                     ; 37.25 MHz ( period = 26.847 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 26.600 ns               ;
; N/A                                     ; 37.25 MHz ( period = 26.847 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 26.600 ns               ;
; N/A                                     ; 37.25 MHz ( period = 26.847 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[17] ; clock      ; clock    ; None                        ; None                      ; 26.584 ns               ;
; N/A                                     ; 37.25 MHz ( period = 26.847 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 26.584 ns               ;
; N/A                                     ; 37.25 MHz ( period = 26.847 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 26.633 ns               ;
; N/A                                     ; 37.25 MHz ( period = 26.847 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 26.637 ns               ;
; N/A                                     ; 37.25 MHz ( period = 26.847 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 26.633 ns               ;
; N/A                                     ; 37.25 MHz ( period = 26.847 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 26.637 ns               ;
; N/A                                     ; 37.25 MHz ( period = 26.846 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 26.632 ns               ;
; N/A                                     ; 37.25 MHz ( period = 26.846 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 26.632 ns               ;
; N/A                                     ; 37.25 MHz ( period = 26.845 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 26.582 ns               ;
; N/A                                     ; 37.25 MHz ( period = 26.844 ns )                    ; controlador:ctrl|state[5]        ; Registrador:PCreg|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 26.586 ns               ;
; N/A                                     ; 37.25 MHz ( period = 26.844 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 26.628 ns               ;
; N/A                                     ; 37.25 MHz ( period = 26.844 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 26.628 ns               ;
; N/A                                     ; 37.26 MHz ( period = 26.842 ns )                    ; controlador:ctrl|state[4]        ; Registrador:PCreg|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 26.615 ns               ;
; N/A                                     ; 37.26 MHz ( period = 26.842 ns )                    ; controlador:ctrl|state[4]        ; Registrador:PCreg|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 26.615 ns               ;
; N/A                                     ; 37.26 MHz ( period = 26.838 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[17] ; clock      ; clock    ; None                        ; None                      ; 26.578 ns               ;
; N/A                                     ; 37.26 MHz ( period = 26.838 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 26.578 ns               ;
; N/A                                     ; 37.26 MHz ( period = 26.838 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 26.591 ns               ;
; N/A                                     ; 37.26 MHz ( period = 26.838 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 26.591 ns               ;
; N/A                                     ; 37.26 MHz ( period = 26.837 ns )                    ; controlador:ctrl|state[4]        ; Registrador:PCreg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 26.582 ns               ;
; N/A                                     ; 37.26 MHz ( period = 26.837 ns )                    ; controlador:ctrl|state[4]        ; Registrador:PCreg|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 26.582 ns               ;
; N/A                                     ; 37.26 MHz ( period = 26.836 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 26.576 ns               ;
; N/A                                     ; 37.27 MHz ( period = 26.831 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 26.579 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                  ;                             ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------+
; tsu                                                                              ;
+-------+--------------+------------+-------+---------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To                        ; To Clock ;
+-------+--------------+------------+-------+---------------------------+----------+
; N/A   ; None         ; 3.414 ns   ; reset ; controlador:ctrl|state[1] ; clock    ;
; N/A   ; None         ; 2.819 ns   ; reset ; controlador:ctrl|state[4] ; clock    ;
; N/A   ; None         ; 2.491 ns   ; reset ; controlador:ctrl|state[5] ; clock    ;
; N/A   ; None         ; 1.061 ns   ; reset ; controlador:ctrl|state[0] ; clock    ;
; N/A   ; None         ; 1.057 ns   ; reset ; controlador:ctrl|state[3] ; clock    ;
; N/A   ; None         ; 1.057 ns   ; reset ; controlador:ctrl|state[2] ; clock    ;
+-------+--------------+------------+-------+---------------------------+----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------+---------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                             ; To      ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------+---------+------------+
; N/A                                     ; None                                                ; 35.973 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 35.941 ns  ; controlador:ctrl|state[5]        ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 35.864 ns  ; controlador:ctrl|state[4]        ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 35.846 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 35.811 ns  ; controlador:ctrl|state[0]        ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 35.802 ns  ; controlador:ctrl|state[1]        ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 35.729 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 35.714 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 35.713 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 35.711 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 35.661 ns  ; controlador:ctrl|state[3]        ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 35.605 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 35.593 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 35.551 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 35.399 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 35.352 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 35.293 ns  ; controlador:ctrl|state[2]        ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 35.220 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 34.378 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 34.346 ns  ; controlador:ctrl|state[5]        ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 34.269 ns  ; controlador:ctrl|state[4]        ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 34.251 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 34.216 ns  ; controlador:ctrl|state[0]        ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 34.207 ns  ; controlador:ctrl|state[1]        ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 34.134 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 34.119 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 34.118 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 34.116 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 34.066 ns  ; controlador:ctrl|state[3]        ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 34.010 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 33.998 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 33.956 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 33.804 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 33.757 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 33.698 ns  ; controlador:ctrl|state[2]        ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 33.644 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 33.625 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 33.612 ns  ; controlador:ctrl|state[5]        ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 33.581 ns  ; RegDesloc:Deslocamento|temp[0]   ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 33.535 ns  ; controlador:ctrl|state[4]        ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 33.517 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 33.482 ns  ; controlador:ctrl|state[0]        ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 33.473 ns  ; controlador:ctrl|state[1]        ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 33.400 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 33.385 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 33.384 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 33.382 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 33.332 ns  ; controlador:ctrl|state[3]        ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 33.276 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 33.264 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 33.226 ns  ; Registrador:B|Saida[0]           ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 33.224 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 33.222 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 33.192 ns  ; controlador:ctrl|state[5]        ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 33.115 ns  ; controlador:ctrl|state[4]        ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 33.097 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 33.070 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 33.062 ns  ; controlador:ctrl|state[0]        ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 33.053 ns  ; controlador:ctrl|state[1]        ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 33.023 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 32.980 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 32.965 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 32.964 ns  ; controlador:ctrl|state[2]        ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 32.964 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 32.962 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 32.912 ns  ; controlador:ctrl|state[3]        ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 32.891 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 32.856 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 32.844 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 32.802 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 32.650 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 32.603 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 32.544 ns  ; controlador:ctrl|state[2]        ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 32.471 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 32.269 ns  ; Registrador:B|Saida[1]           ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 32.194 ns  ; RegDesloc:Deslocamento|temp[1]   ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 32.192 ns  ; RegDesloc:Deslocamento|temp[2]   ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 31.986 ns  ; RegDesloc:Deslocamento|temp[0]   ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 31.916 ns  ; Registrador:PCreg|Saida[1]       ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 31.899 ns  ; Registrador:PCreg|Saida[0]       ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 31.793 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[22] ; clock      ;
; N/A                                     ; None                                                ; 31.761 ns  ; Registrador:B|Saida[2]           ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 31.761 ns  ; controlador:ctrl|state[5]        ; Alu[22] ; clock      ;
; N/A                                     ; None                                                ; 31.684 ns  ; controlador:ctrl|state[4]        ; Alu[22] ; clock      ;
; N/A                                     ; None                                                ; 31.666 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[22] ; clock      ;
; N/A                                     ; None                                                ; 31.631 ns  ; Registrador:B|Saida[0]           ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 31.631 ns  ; controlador:ctrl|state[0]        ; Alu[22] ; clock      ;
; N/A                                     ; None                                                ; 31.622 ns  ; controlador:ctrl|state[1]        ; Alu[22] ; clock      ;
; N/A                                     ; None                                                ; 31.587 ns  ; Registrador:B|Saida[3]           ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 31.549 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[22] ; clock      ;
; N/A                                     ; None                                                ; 31.534 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[22] ; clock      ;
; N/A                                     ; None                                                ; 31.533 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[22] ; clock      ;
; N/A                                     ; None                                                ; 31.531 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[22] ; clock      ;
; N/A                                     ; None                                                ; 31.481 ns  ; controlador:ctrl|state[3]        ; Alu[22] ; clock      ;
; N/A                                     ; None                                                ; 31.473 ns  ; Registrador:A|Saida[0]           ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 31.425 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[22] ; clock      ;
; N/A                                     ; None                                                ; 31.413 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[22] ; clock      ;
; N/A                                     ; None                                                ; 31.391 ns  ; RegDesloc:Deslocamento|temp[3]   ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 31.371 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[22] ; clock      ;
; N/A                                     ; None                                                ; 31.309 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 31.299 ns  ; Registrador:A|Saida[2]           ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 31.283 ns  ; Registrador:A|Saida[3]           ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 31.277 ns  ; controlador:ctrl|state[5]        ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 31.274 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 31.252 ns  ; RegDesloc:Deslocamento|temp[0]   ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 31.242 ns  ; controlador:ctrl|state[5]        ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 31.219 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[22] ; clock      ;
; N/A                                     ; None                                                ; 31.200 ns  ; controlador:ctrl|state[4]        ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 31.182 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 31.172 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[22] ; clock      ;
; N/A                                     ; None                                                ; 31.165 ns  ; controlador:ctrl|state[4]        ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 31.147 ns  ; controlador:ctrl|state[0]        ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 31.147 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 31.138 ns  ; controlador:ctrl|state[1]        ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 31.136 ns  ; Registrador:A|Saida[1]           ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 31.113 ns  ; controlador:ctrl|state[2]        ; Alu[22] ; clock      ;
; N/A                                     ; None                                                ; 31.112 ns  ; controlador:ctrl|state[0]        ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 31.103 ns  ; controlador:ctrl|state[1]        ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 31.065 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 31.050 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 31.049 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 31.047 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 31.040 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[22] ; clock      ;
; N/A                                     ; None                                                ; 31.030 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 31.015 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 31.014 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 31.012 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 30.997 ns  ; controlador:ctrl|state[3]        ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 30.962 ns  ; controlador:ctrl|state[3]        ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 30.941 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 30.929 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 30.906 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 30.897 ns  ; Registrador:B|Saida[0]           ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 30.894 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 30.887 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 30.852 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 30.832 ns  ; RegDesloc:Deslocamento|temp[0]   ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 30.816 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 30.784 ns  ; controlador:ctrl|state[5]        ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 30.742 ns  ; Registrador:B|Saida[4]           ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 30.735 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 30.707 ns  ; controlador:ctrl|state[4]        ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 30.700 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 30.689 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 30.688 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 30.674 ns  ; Registrador:B|Saida[1]           ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 30.654 ns  ; controlador:ctrl|state[0]        ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 30.653 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 30.645 ns  ; controlador:ctrl|state[1]        ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 30.643 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[21] ; clock      ;
; N/A                                     ; None                                                ; 30.632 ns  ; Registrador:B|Saida[6]           ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 30.629 ns  ; controlador:ctrl|state[2]        ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 30.611 ns  ; controlador:ctrl|state[5]        ; Alu[21] ; clock      ;
; N/A                                     ; None                                                ; 30.599 ns  ; RegDesloc:Deslocamento|temp[1]   ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 30.597 ns  ; RegDesloc:Deslocamento|temp[2]   ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 30.594 ns  ; controlador:ctrl|state[2]        ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 30.572 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 30.557 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 30.556 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 30.556 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 30.554 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 30.534 ns  ; controlador:ctrl|state[4]        ; Alu[21] ; clock      ;
; N/A                                     ; None                                                ; 30.521 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 30.516 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[21] ; clock      ;
; N/A                                     ; None                                                ; 30.504 ns  ; controlador:ctrl|state[3]        ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 30.493 ns  ; RegDesloc:Deslocamento|temp[4]   ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 30.481 ns  ; controlador:ctrl|state[0]        ; Alu[21] ; clock      ;
; N/A                                     ; None                                                ; 30.477 ns  ; Registrador:B|Saida[0]           ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 30.472 ns  ; controlador:ctrl|state[1]        ; Alu[21] ; clock      ;
; N/A                                     ; None                                                ; 30.448 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 30.436 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 30.399 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[21] ; clock      ;
; N/A                                     ; None                                                ; 30.394 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 30.384 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[21] ; clock      ;
; N/A                                     ; None                                                ; 30.383 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[21] ; clock      ;
; N/A                                     ; None                                                ; 30.381 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[21] ; clock      ;
; N/A                                     ; None                                                ; 30.361 ns  ; Instr_Reg:inst_reg|Instr15_0[6]  ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 30.331 ns  ; controlador:ctrl|state[3]        ; Alu[21] ; clock      ;
; N/A                                     ; None                                                ; 30.321 ns  ; Registrador:PCreg|Saida[1]       ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 30.304 ns  ; Registrador:PCreg|Saida[0]       ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 30.275 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[21] ; clock      ;
; N/A                                     ; None                                                ; 30.263 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[21] ; clock      ;
; N/A                                     ; None                                                ; 30.242 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 30.221 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[21] ; clock      ;
; N/A                                     ; None                                                ; 30.195 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 30.166 ns  ; Registrador:B|Saida[2]           ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 30.136 ns  ; controlador:ctrl|state[2]        ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 30.134 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[20] ; clock      ;
; N/A                                     ; None                                                ; 30.102 ns  ; controlador:ctrl|state[5]        ; Alu[20] ; clock      ;
; N/A                                     ; None                                                ; 30.069 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[21] ; clock      ;
; N/A                                     ; None                                                ; 30.063 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 30.025 ns  ; controlador:ctrl|state[4]        ; Alu[20] ; clock      ;
; N/A                                     ; None                                                ; 30.022 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[21] ; clock      ;
; N/A                                     ; None                                                ; 30.010 ns  ; Registrador:PCreg|Saida[2]       ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 30.007 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[20] ; clock      ;
; N/A                                     ; None                                                ; 29.992 ns  ; Registrador:B|Saida[3]           ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 29.972 ns  ; controlador:ctrl|state[0]        ; Alu[20] ; clock      ;
; N/A                                     ; None                                                ; 29.963 ns  ; controlador:ctrl|state[2]        ; Alu[21] ; clock      ;
; N/A                                     ; None                                                ; 29.963 ns  ; controlador:ctrl|state[1]        ; Alu[20] ; clock      ;
; N/A                                     ; None                                                ; 29.940 ns  ; Registrador:B|Saida[1]           ; Alu[29] ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                  ;         ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------+---------+------------+


+----------------------------------------------------------------------------------------+
; th                                                                                     ;
+---------------+-------------+-----------+-------+---------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To                        ; To Clock ;
+---------------+-------------+-----------+-------+---------------------------+----------+
; N/A           ; None        ; -0.809 ns ; reset ; controlador:ctrl|state[3] ; clock    ;
; N/A           ; None        ; -0.809 ns ; reset ; controlador:ctrl|state[2] ; clock    ;
; N/A           ; None        ; -0.813 ns ; reset ; controlador:ctrl|state[0] ; clock    ;
; N/A           ; None        ; -1.839 ns ; reset ; controlador:ctrl|state[5] ; clock    ;
; N/A           ; None        ; -2.174 ns ; reset ; controlador:ctrl|state[4] ; clock    ;
; N/A           ; None        ; -3.166 ns ; reset ; controlador:ctrl|state[1] ; clock    ;
+---------------+-------------+-----------+-------+---------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Apr 26 17:07:42 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off hardware -c hardware --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Info: Clock "clock" has Internal fmax of 36.64 MHz between source register "Instr_Reg:inst_reg|Instr31_26[0]" and destination register "Registrador:PCreg|Saida[5]" (period= 27.293 ns)
    Info: + Longest register to register delay is 27.051 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X52_Y28_N19; Fanout = 15; REG Node = 'Instr_Reg:inst_reg|Instr31_26[0]'
        Info: 2: + IC(0.636 ns) + CELL(0.545 ns) = 1.181 ns; Loc. = LCCOMB_X52_Y28_N22; Fanout = 1; COMB Node = 'controlador:ctrl|WideOr8~1'
        Info: 3: + IC(0.298 ns) + CELL(0.521 ns) = 2.000 ns; Loc. = LCCOMB_X52_Y28_N16; Fanout = 2; COMB Node = 'controlador:ctrl|WideOr8~2'
        Info: 4: + IC(0.314 ns) + CELL(0.319 ns) = 2.633 ns; Loc. = LCCOMB_X52_Y28_N0; Fanout = 1; COMB Node = 'controlador:ctrl|Selector14~8'
        Info: 5: + IC(0.283 ns) + CELL(0.178 ns) = 3.094 ns; Loc. = LCCOMB_X52_Y28_N2; Fanout = 49; COMB Node = 'controlador:ctrl|Selector14~9'
        Info: 6: + IC(0.945 ns) + CELL(0.178 ns) = 4.217 ns; Loc. = LCCOMB_X52_Y26_N2; Fanout = 1; COMB Node = 'mux4entradas32bits:EntradaULA2Selection|Mux31~0'
        Info: 7: + IC(0.870 ns) + CELL(0.178 ns) = 5.265 ns; Loc. = LCCOMB_X52_Y28_N12; Fanout = 5; COMB Node = 'mux4entradas32bits:EntradaULA2Selection|Mux31~1'
        Info: 8: + IC(0.298 ns) + CELL(0.178 ns) = 5.741 ns; Loc. = LCCOMB_X52_Y28_N26; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[0]~3'
        Info: 9: + IC(0.293 ns) + CELL(0.178 ns) = 6.212 ns; Loc. = LCCOMB_X52_Y28_N28; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[0]~4'
        Info: 10: + IC(0.304 ns) + CELL(0.178 ns) = 6.694 ns; Loc. = LCCOMB_X52_Y28_N6; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[1]~5'
        Info: 11: + IC(0.876 ns) + CELL(0.178 ns) = 7.748 ns; Loc. = LCCOMB_X51_Y29_N12; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[3]~6'
        Info: 12: + IC(0.293 ns) + CELL(0.178 ns) = 8.219 ns; Loc. = LCCOMB_X51_Y29_N14; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[3]~7'
        Info: 13: + IC(0.305 ns) + CELL(0.322 ns) = 8.846 ns; Loc. = LCCOMB_X51_Y29_N0; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[5]~8'
        Info: 14: + IC(0.294 ns) + CELL(0.178 ns) = 9.318 ns; Loc. = LCCOMB_X51_Y29_N10; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[5]~9'
        Info: 15: + IC(0.303 ns) + CELL(0.178 ns) = 9.799 ns; Loc. = LCCOMB_X51_Y29_N28; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[7]~10'
        Info: 16: + IC(0.291 ns) + CELL(0.178 ns) = 10.268 ns; Loc. = LCCOMB_X51_Y29_N6; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[7]~11'
        Info: 17: + IC(0.305 ns) + CELL(0.178 ns) = 10.751 ns; Loc. = LCCOMB_X51_Y29_N16; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[9]~12'
        Info: 18: + IC(0.302 ns) + CELL(0.322 ns) = 11.375 ns; Loc. = LCCOMB_X51_Y29_N26; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[9]~13'
        Info: 19: + IC(0.297 ns) + CELL(0.178 ns) = 11.850 ns; Loc. = LCCOMB_X51_Y29_N20; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[11]~14'
        Info: 20: + IC(0.301 ns) + CELL(0.319 ns) = 12.470 ns; Loc. = LCCOMB_X51_Y29_N22; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[11]~15'
        Info: 21: + IC(0.296 ns) + CELL(0.178 ns) = 12.944 ns; Loc. = LCCOMB_X51_Y29_N24; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[13]~16'
        Info: 22: + IC(0.301 ns) + CELL(0.322 ns) = 13.567 ns; Loc. = LCCOMB_X51_Y29_N18; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[13]~17'
        Info: 23: + IC(0.300 ns) + CELL(0.178 ns) = 14.045 ns; Loc. = LCCOMB_X51_Y29_N4; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[15]~18'
        Info: 24: + IC(0.298 ns) + CELL(0.319 ns) = 14.662 ns; Loc. = LCCOMB_X51_Y29_N30; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[15]~19'
        Info: 25: + IC(0.903 ns) + CELL(0.178 ns) = 15.743 ns; Loc. = LCCOMB_X50_Y30_N0; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[17]~20'
        Info: 26: + IC(0.290 ns) + CELL(0.178 ns) = 16.211 ns; Loc. = LCCOMB_X50_Y30_N10; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[17]~21'
        Info: 27: + IC(0.313 ns) + CELL(0.178 ns) = 16.702 ns; Loc. = LCCOMB_X50_Y30_N20; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[19]~22'
        Info: 28: + IC(0.300 ns) + CELL(0.319 ns) = 17.321 ns; Loc. = LCCOMB_X50_Y30_N6; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[19]~23'
        Info: 29: + IC(0.316 ns) + CELL(0.178 ns) = 17.815 ns; Loc. = LCCOMB_X50_Y30_N26; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[21]~24'
        Info: 30: + IC(0.303 ns) + CELL(0.178 ns) = 18.296 ns; Loc. = LCCOMB_X50_Y30_N12; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[21]~25'
        Info: 31: + IC(0.314 ns) + CELL(0.178 ns) = 18.788 ns; Loc. = LCCOMB_X50_Y30_N2; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[23]~26'
        Info: 32: + IC(0.292 ns) + CELL(0.178 ns) = 19.258 ns; Loc. = LCCOMB_X50_Y30_N28; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[23]~27'
        Info: 33: + IC(0.310 ns) + CELL(0.178 ns) = 19.746 ns; Loc. = LCCOMB_X50_Y30_N18; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[25]~28'
        Info: 34: + IC(0.539 ns) + CELL(0.178 ns) = 20.463 ns; Loc. = LCCOMB_X49_Y30_N12; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[25]~29'
        Info: 35: + IC(0.311 ns) + CELL(0.178 ns) = 20.952 ns; Loc. = LCCOMB_X49_Y30_N26; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[27]~30'
        Info: 36: + IC(0.299 ns) + CELL(0.178 ns) = 21.429 ns; Loc. = LCCOMB_X49_Y30_N4; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[27]~31'
        Info: 37: + IC(0.315 ns) + CELL(0.319 ns) = 22.063 ns; Loc. = LCCOMB_X49_Y30_N24; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[29]~33'
        Info: 38: + IC(0.304 ns) + CELL(0.319 ns) = 22.686 ns; Loc. = LCCOMB_X49_Y30_N2; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[29]~34'
        Info: 39: + IC(0.588 ns) + CELL(0.178 ns) = 23.452 ns; Loc. = LCCOMB_X48_Y30_N16; Fanout = 4; COMB Node = 'Registrador:PCreg|Saida[30]~28'
        Info: 40: + IC(0.846 ns) + CELL(0.322 ns) = 24.620 ns; Loc. = LCCOMB_X49_Y30_N10; Fanout = 1; COMB Node = 'Ula32:ULA|Equal0~10'
        Info: 41: + IC(0.300 ns) + CELL(0.178 ns) = 25.098 ns; Loc. = LCCOMB_X49_Y30_N28; Fanout = 29; COMB Node = 'comb~10'
        Info: 42: + IC(1.195 ns) + CELL(0.758 ns) = 27.051 ns; Loc. = LCFF_X52_Y29_N9; Fanout = 3; REG Node = 'Registrador:PCreg|Saida[5]'
        Info: Total cell delay = 10.010 ns ( 37.00 % )
        Info: Total interconnect delay = 17.041 ns ( 63.00 % )
    Info: - Smallest clock skew is -0.003 ns
        Info: + Shortest clock path from clock "clock" to destination register is 3.071 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1386; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(1.319 ns) + CELL(0.602 ns) = 3.071 ns; Loc. = LCFF_X52_Y29_N9; Fanout = 3; REG Node = 'Registrador:PCreg|Saida[5]'
            Info: Total cell delay = 1.628 ns ( 53.01 % )
            Info: Total interconnect delay = 1.443 ns ( 46.99 % )
        Info: - Longest clock path from clock "clock" to source register is 3.074 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1386; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(1.322 ns) + CELL(0.602 ns) = 3.074 ns; Loc. = LCFF_X52_Y28_N19; Fanout = 15; REG Node = 'Instr_Reg:inst_reg|Instr31_26[0]'
            Info: Total cell delay = 1.628 ns ( 52.96 % )
            Info: Total interconnect delay = 1.446 ns ( 47.04 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Micro setup delay of destination is -0.038 ns
Info: tsu for register "controlador:ctrl|state[1]" (data pin = "reset", clock pin = "clock") is 3.414 ns
    Info: + Longest pin to register delay is 6.530 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T3; Fanout = 10; PIN Node = 'reset'
        Info: 2: + IC(2.454 ns) + CELL(0.177 ns) = 3.657 ns; Loc. = LCCOMB_X49_Y26_N20; Fanout = 1; COMB Node = 'controlador:ctrl|state~32'
        Info: 3: + IC(2.460 ns) + CELL(0.413 ns) = 6.530 ns; Loc. = LCFF_X52_Y26_N1; Fanout = 57; REG Node = 'controlador:ctrl|state[1]'
        Info: Total cell delay = 1.616 ns ( 24.75 % )
        Info: Total interconnect delay = 4.914 ns ( 75.25 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "clock" to destination register is 3.078 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1386; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.326 ns) + CELL(0.602 ns) = 3.078 ns; Loc. = LCFF_X52_Y26_N1; Fanout = 57; REG Node = 'controlador:ctrl|state[1]'
        Info: Total cell delay = 1.628 ns ( 52.89 % )
        Info: Total interconnect delay = 1.450 ns ( 47.11 % )
Info: tco from clock "clock" to destination pin "Alu[30]" through register "Instr_Reg:inst_reg|Instr31_26[0]" is 35.973 ns
    Info: + Longest clock path from clock "clock" to source register is 3.074 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1386; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.322 ns) + CELL(0.602 ns) = 3.074 ns; Loc. = LCFF_X52_Y28_N19; Fanout = 15; REG Node = 'Instr_Reg:inst_reg|Instr31_26[0]'
        Info: Total cell delay = 1.628 ns ( 52.96 % )
        Info: Total interconnect delay = 1.446 ns ( 47.04 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 32.622 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X52_Y28_N19; Fanout = 15; REG Node = 'Instr_Reg:inst_reg|Instr31_26[0]'
        Info: 2: + IC(0.636 ns) + CELL(0.545 ns) = 1.181 ns; Loc. = LCCOMB_X52_Y28_N22; Fanout = 1; COMB Node = 'controlador:ctrl|WideOr8~1'
        Info: 3: + IC(0.298 ns) + CELL(0.521 ns) = 2.000 ns; Loc. = LCCOMB_X52_Y28_N16; Fanout = 2; COMB Node = 'controlador:ctrl|WideOr8~2'
        Info: 4: + IC(0.314 ns) + CELL(0.319 ns) = 2.633 ns; Loc. = LCCOMB_X52_Y28_N0; Fanout = 1; COMB Node = 'controlador:ctrl|Selector14~8'
        Info: 5: + IC(0.283 ns) + CELL(0.178 ns) = 3.094 ns; Loc. = LCCOMB_X52_Y28_N2; Fanout = 49; COMB Node = 'controlador:ctrl|Selector14~9'
        Info: 6: + IC(0.945 ns) + CELL(0.178 ns) = 4.217 ns; Loc. = LCCOMB_X52_Y26_N2; Fanout = 1; COMB Node = 'mux4entradas32bits:EntradaULA2Selection|Mux31~0'
        Info: 7: + IC(0.870 ns) + CELL(0.178 ns) = 5.265 ns; Loc. = LCCOMB_X52_Y28_N12; Fanout = 5; COMB Node = 'mux4entradas32bits:EntradaULA2Selection|Mux31~1'
        Info: 8: + IC(0.298 ns) + CELL(0.178 ns) = 5.741 ns; Loc. = LCCOMB_X52_Y28_N26; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[0]~3'
        Info: 9: + IC(0.293 ns) + CELL(0.178 ns) = 6.212 ns; Loc. = LCCOMB_X52_Y28_N28; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[0]~4'
        Info: 10: + IC(0.304 ns) + CELL(0.178 ns) = 6.694 ns; Loc. = LCCOMB_X52_Y28_N6; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[1]~5'
        Info: 11: + IC(0.876 ns) + CELL(0.178 ns) = 7.748 ns; Loc. = LCCOMB_X51_Y29_N12; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[3]~6'
        Info: 12: + IC(0.293 ns) + CELL(0.178 ns) = 8.219 ns; Loc. = LCCOMB_X51_Y29_N14; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[3]~7'
        Info: 13: + IC(0.305 ns) + CELL(0.322 ns) = 8.846 ns; Loc. = LCCOMB_X51_Y29_N0; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[5]~8'
        Info: 14: + IC(0.294 ns) + CELL(0.178 ns) = 9.318 ns; Loc. = LCCOMB_X51_Y29_N10; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[5]~9'
        Info: 15: + IC(0.303 ns) + CELL(0.178 ns) = 9.799 ns; Loc. = LCCOMB_X51_Y29_N28; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[7]~10'
        Info: 16: + IC(0.291 ns) + CELL(0.178 ns) = 10.268 ns; Loc. = LCCOMB_X51_Y29_N6; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[7]~11'
        Info: 17: + IC(0.305 ns) + CELL(0.178 ns) = 10.751 ns; Loc. = LCCOMB_X51_Y29_N16; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[9]~12'
        Info: 18: + IC(0.302 ns) + CELL(0.322 ns) = 11.375 ns; Loc. = LCCOMB_X51_Y29_N26; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[9]~13'
        Info: 19: + IC(0.297 ns) + CELL(0.178 ns) = 11.850 ns; Loc. = LCCOMB_X51_Y29_N20; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[11]~14'
        Info: 20: + IC(0.301 ns) + CELL(0.319 ns) = 12.470 ns; Loc. = LCCOMB_X51_Y29_N22; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[11]~15'
        Info: 21: + IC(0.296 ns) + CELL(0.178 ns) = 12.944 ns; Loc. = LCCOMB_X51_Y29_N24; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[13]~16'
        Info: 22: + IC(0.301 ns) + CELL(0.322 ns) = 13.567 ns; Loc. = LCCOMB_X51_Y29_N18; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[13]~17'
        Info: 23: + IC(0.300 ns) + CELL(0.178 ns) = 14.045 ns; Loc. = LCCOMB_X51_Y29_N4; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[15]~18'
        Info: 24: + IC(0.298 ns) + CELL(0.319 ns) = 14.662 ns; Loc. = LCCOMB_X51_Y29_N30; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[15]~19'
        Info: 25: + IC(0.903 ns) + CELL(0.178 ns) = 15.743 ns; Loc. = LCCOMB_X50_Y30_N0; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[17]~20'
        Info: 26: + IC(0.290 ns) + CELL(0.178 ns) = 16.211 ns; Loc. = LCCOMB_X50_Y30_N10; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[17]~21'
        Info: 27: + IC(0.313 ns) + CELL(0.178 ns) = 16.702 ns; Loc. = LCCOMB_X50_Y30_N20; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[19]~22'
        Info: 28: + IC(0.300 ns) + CELL(0.319 ns) = 17.321 ns; Loc. = LCCOMB_X50_Y30_N6; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[19]~23'
        Info: 29: + IC(0.316 ns) + CELL(0.178 ns) = 17.815 ns; Loc. = LCCOMB_X50_Y30_N26; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[21]~24'
        Info: 30: + IC(0.303 ns) + CELL(0.178 ns) = 18.296 ns; Loc. = LCCOMB_X50_Y30_N12; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[21]~25'
        Info: 31: + IC(0.314 ns) + CELL(0.178 ns) = 18.788 ns; Loc. = LCCOMB_X50_Y30_N2; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[23]~26'
        Info: 32: + IC(0.292 ns) + CELL(0.178 ns) = 19.258 ns; Loc. = LCCOMB_X50_Y30_N28; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[23]~27'
        Info: 33: + IC(0.310 ns) + CELL(0.178 ns) = 19.746 ns; Loc. = LCCOMB_X50_Y30_N18; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[25]~28'
        Info: 34: + IC(0.539 ns) + CELL(0.178 ns) = 20.463 ns; Loc. = LCCOMB_X49_Y30_N12; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[25]~29'
        Info: 35: + IC(0.311 ns) + CELL(0.178 ns) = 20.952 ns; Loc. = LCCOMB_X49_Y30_N26; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[27]~30'
        Info: 36: + IC(0.299 ns) + CELL(0.178 ns) = 21.429 ns; Loc. = LCCOMB_X49_Y30_N4; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[27]~31'
        Info: 37: + IC(0.315 ns) + CELL(0.319 ns) = 22.063 ns; Loc. = LCCOMB_X49_Y30_N24; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[29]~33'
        Info: 38: + IC(0.304 ns) + CELL(0.319 ns) = 22.686 ns; Loc. = LCCOMB_X49_Y30_N2; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[29]~34'
        Info: 39: + IC(0.588 ns) + CELL(0.178 ns) = 23.452 ns; Loc. = LCCOMB_X48_Y30_N16; Fanout = 4; COMB Node = 'Registrador:PCreg|Saida[30]~28'
        Info: 40: + IC(6.144 ns) + CELL(3.026 ns) = 32.622 ns; Loc. = PIN_A8; Fanout = 0; PIN Node = 'Alu[30]'
        Info: Total cell delay = 11.778 ns ( 36.10 % )
        Info: Total interconnect delay = 20.844 ns ( 63.90 % )
Info: th for register "controlador:ctrl|state[3]" (data pin = "reset", clock pin = "clock") is -0.809 ns
    Info: + Longest clock path from clock "clock" to destination register is 3.081 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1386; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.329 ns) + CELL(0.602 ns) = 3.081 ns; Loc. = LCFF_X53_Y26_N11; Fanout = 65; REG Node = 'controlador:ctrl|state[3]'
        Info: Total cell delay = 1.628 ns ( 52.84 % )
        Info: Total interconnect delay = 1.453 ns ( 47.16 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 4.176 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T3; Fanout = 10; PIN Node = 'reset'
        Info: 2: + IC(2.597 ns) + CELL(0.457 ns) = 4.080 ns; Loc. = LCCOMB_X53_Y26_N10; Fanout = 1; COMB Node = 'controlador:ctrl|state~43'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 4.176 ns; Loc. = LCFF_X53_Y26_N11; Fanout = 65; REG Node = 'controlador:ctrl|state[3]'
        Info: Total cell delay = 1.579 ns ( 37.81 % )
        Info: Total interconnect delay = 2.597 ns ( 62.19 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 207 megabytes
    Info: Processing ended: Thu Apr 26 17:07:44 2018
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


