Analysis & Synthesis report for hsc
Mon Jul 22 11:22:50 2019
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |hsc|usb_controller:u3_usb_controller|fxstate
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for usb_controller:u3_usb_controller|loopback_fifo:loopback_fifo_inst|scfifo:scfifo_component|scfifo_d731:auto_generated|a_dpfifo_kd31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1
 17. Parameter Settings for User Entity Instance: sys_ctrl:u1_sys_ctrl|pll_controller:pll_controller_inst|altpll:altpll_component
 18. Parameter Settings for User Entity Instance: usb_controller:u3_usb_controller
 19. Parameter Settings for User Entity Instance: usb_controller:u3_usb_controller|loopback_fifo:loopback_fifo_inst|scfifo:scfifo_component
 20. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 21. altpll Parameter Settings by Entity Instance
 22. scfifo Parameter Settings by Entity Instance
 23. Port Connectivity Checks: "sys_ctrl:u1_sys_ctrl"
 24. SignalTap II Logic Analyzer Settings
 25. Elapsed Time Per Partition
 26. Connections to In-System Debugging Instance "auto_signaltap_0"
 27. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Jul 22 11:22:49 2019       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; hsc                                         ;
; Top-level Entity Name              ; hsc                                         ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 2,066                                       ;
;     Total combinational functions  ; 959                                         ;
;     Dedicated logic registers      ; 1,724                                       ;
; Total registers                    ; 1724                                        ;
; Total pins                         ; 47                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 421,888                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C8       ;                    ;
; Top-level entity name                                                      ; hsc                ; hsc                ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                    ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                ; Library ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+
; ip_core/FIFO/loopback_fifo.v     ; yes             ; User Wizard-Generated File   ; D:/FPGA/hsc/hsc_ex9/ip_core/FIFO/loopback_fifo.v                            ;         ;
; source_code/usb_controller.v     ; yes             ; User Verilog HDL File        ; D:/FPGA/hsc/hsc_ex9/source_code/usb_controller.v                            ;         ;
; ip_core/PLL/pll_controller.v     ; yes             ; User Wizard-Generated File   ; D:/FPGA/hsc/hsc_ex9/ip_core/PLL/pll_controller.v                            ;         ;
; source_code/sys_ctrl.v           ; yes             ; User Verilog HDL File        ; D:/FPGA/hsc/hsc_ex9/source_code/sys_ctrl.v                                  ;         ;
; source_code/led_controller.v     ; yes             ; User Verilog HDL File        ; D:/FPGA/hsc/hsc_ex9/source_code/led_controller.v                            ;         ;
; source_code/hsc.v                ; yes             ; User Verilog HDL File        ; D:/FPGA/hsc/hsc_ex9/source_code/hsc.v                                       ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf                   ;         ;
; aglobal131.inc                   ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc               ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/stratix_pll.inc              ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/stratixii_pll.inc            ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/cycloneii_pll.inc            ;         ;
; db/pll_controller_altpll.v       ; yes             ; Auto-Generated Megafunction  ; D:/FPGA/hsc/hsc_ex9/db/pll_controller_altpll.v                              ;         ;
; scfifo.tdf                       ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf                   ;         ;
; a_regfifo.inc                    ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/a_regfifo.inc                ;         ;
; a_dpfifo.inc                     ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/a_dpfifo.inc                 ;         ;
; a_i2fifo.inc                     ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/a_i2fifo.inc                 ;         ;
; a_fffifo.inc                     ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/a_fffifo.inc                 ;         ;
; a_f2fifo.inc                     ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/a_f2fifo.inc                 ;         ;
; db/scfifo_d731.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/FPGA/hsc/hsc_ex9/db/scfifo_d731.tdf                                      ;         ;
; db/a_dpfifo_kd31.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/FPGA/hsc/hsc_ex9/db/a_dpfifo_kd31.tdf                                    ;         ;
; db/a_fefifo_jaf.tdf              ; yes             ; Auto-Generated Megafunction  ; D:/FPGA/hsc/hsc_ex9/db/a_fefifo_jaf.tdf                                     ;         ;
; db/cntr_op7.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/FPGA/hsc/hsc_ex9/db/cntr_op7.tdf                                         ;         ;
; db/dpram_q911.tdf                ; yes             ; Auto-Generated Megafunction  ; D:/FPGA/hsc/hsc_ex9/db/dpram_q911.tdf                                       ;         ;
; db/altsyncram_c6k1.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/FPGA/hsc/hsc_ex9/db/altsyncram_c6k1.tdf                                  ;         ;
; db/cntr_cpb.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/FPGA/hsc/hsc_ex9/db/cntr_cpb.tdf                                         ;         ;
; sld_signaltap.vhd                ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/sld_signaltap.vhd            ;         ;
; sld_signaltap_impl.vhd           ; yes             ; Encrypted Megafunction       ; d:/altera/13.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd       ;         ;
; sld_ela_control.vhd              ; yes             ; Encrypted Megafunction       ; d:/altera/13.1/quartus/libraries/megafunctions/sld_ela_control.vhd          ;         ;
; lpm_shiftreg.tdf                 ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf             ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_constant.inc             ;         ;
; dffeea.inc                       ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/dffeea.inc                   ;         ;
; sld_mbpmg.vhd                    ; yes             ; Encrypted Megafunction       ; d:/altera/13.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                ;         ;
; sld_ela_trigger_flow_mgr.vhd     ; yes             ; Encrypted Megafunction       ; d:/altera/13.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd ;         ;
; sld_buffer_manager.vhd           ; yes             ; Encrypted Megafunction       ; d:/altera/13.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd       ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf               ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc        ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc                  ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc               ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc                ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/altrom.inc                   ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/altram.inc                   ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc                 ;         ;
; db/altsyncram_k124.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/FPGA/hsc/hsc_ex9/db/altsyncram_k124.tdf                                  ;         ;
; altdpram.tdf                     ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/altdpram.tdf                 ;         ;
; memmodes.inc                     ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/others/maxplus2/memmodes.inc               ;         ;
; a_hdffe.inc                      ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/a_hdffe.inc                  ;         ;
; alt_le_rden_reg.inc              ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc          ;         ;
; altsyncram.inc                   ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.inc               ;         ;
; lpm_mux.tdf                      ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf                  ;         ;
; muxlut.inc                       ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/muxlut.inc                   ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/bypassff.inc                 ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/altshift.inc                 ;         ;
; db/mux_tsc.tdf                   ; yes             ; Auto-Generated Megafunction  ; D:/FPGA/hsc/hsc_ex9/db/mux_tsc.tdf                                          ;         ;
; lpm_decode.tdf                   ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.tdf               ;         ;
; declut.inc                       ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/declut.inc                   ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_compare.inc              ;         ;
; db/decode_dvf.tdf                ; yes             ; Auto-Generated Megafunction  ; D:/FPGA/hsc/hsc_ex9/db/decode_dvf.tdf                                       ;         ;
; lpm_counter.tdf                  ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.tdf              ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.inc              ;         ;
; cmpconst.inc                     ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/cmpconst.inc                 ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.inc              ;         ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/alt_counter_stratix.inc      ;         ;
; db/cntr_pgi.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/FPGA/hsc/hsc_ex9/db/cntr_pgi.tdf                                         ;         ;
; db/cmpr_tgc.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/FPGA/hsc/hsc_ex9/db/cmpr_tgc.tdf                                         ;         ;
; db/cntr_m9j.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/FPGA/hsc/hsc_ex9/db/cntr_m9j.tdf                                         ;         ;
; db/cntr_ggi.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/FPGA/hsc/hsc_ex9/db/cntr_ggi.tdf                                         ;         ;
; db/cmpr_rgc.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/FPGA/hsc/hsc_ex9/db/cmpr_rgc.tdf                                         ;         ;
; db/cntr_23j.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/FPGA/hsc/hsc_ex9/db/cntr_23j.tdf                                         ;         ;
; db/cmpr_ngc.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/FPGA/hsc/hsc_ex9/db/cmpr_ngc.tdf                                         ;         ;
; sld_rom_sr.vhd                   ; yes             ; Encrypted Megafunction       ; d:/altera/13.1/quartus/libraries/megafunctions/sld_rom_sr.vhd               ;         ;
; sld_hub.vhd                      ; yes             ; Encrypted Megafunction       ; d:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd                  ;         ;
; sld_jtag_hub.vhd                 ; yes             ; Encrypted Megafunction       ; d:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd             ;         ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                                                         ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                                                 ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 2,066                                                                                                                                 ;
;                                             ;                                                                                                                                       ;
; Total combinational functions               ; 959                                                                                                                                   ;
; Logic element usage by number of LUT inputs ;                                                                                                                                       ;
;     -- 4 input functions                    ; 406                                                                                                                                   ;
;     -- 3 input functions                    ; 258                                                                                                                                   ;
;     -- <=2 input functions                  ; 295                                                                                                                                   ;
;                                             ;                                                                                                                                       ;
; Logic elements by mode                      ;                                                                                                                                       ;
;     -- normal mode                          ; 804                                                                                                                                   ;
;     -- arithmetic mode                      ; 155                                                                                                                                   ;
;                                             ;                                                                                                                                       ;
; Total registers                             ; 1724                                                                                                                                  ;
;     -- Dedicated logic registers            ; 1724                                                                                                                                  ;
;     -- I/O registers                        ; 0                                                                                                                                     ;
;                                             ;                                                                                                                                       ;
; I/O pins                                    ; 47                                                                                                                                    ;
; Total memory bits                           ; 421888                                                                                                                                ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                                                                     ;
; Total PLLs                                  ; 1                                                                                                                                     ;
;     -- PLLs                                 ; 1                                                                                                                                     ;
;                                             ;                                                                                                                                       ;
; Maximum fan-out node                        ; sys_ctrl:u1_sys_ctrl|pll_controller:pll_controller_inst|altpll:altpll_component|pll_controller_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 1167                                                                                                                                  ;
; Total fan-out                               ; 11589                                                                                                                                 ;
; Average fan-out                             ; 3.93                                                                                                                                  ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                       ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |hsc                                                                                                    ; 959 (1)           ; 1724 (0)     ; 421888      ; 0            ; 0       ; 0         ; 47   ; 0            ; |hsc                                                                                                                                                                                                                                                                                                                                      ; work         ;
;    |led_controller:u2_led_controller|                                                                   ; 24 (24)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|led_controller:u2_led_controller                                                                                                                                                                                                                                                                                                     ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 123 (1)           ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 122 (84)          ; 90 (62)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                        ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                              ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 670 (1)           ; 1510 (190)   ; 389120      ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                       ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 669 (0)           ; 1320 (0)     ; 389120      ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                 ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 669 (88)          ; 1320 (464)   ; 389120      ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                          ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 27 (0)            ; 76 (76)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ; work         ;
;                   |decode_dvf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                             ; work         ;
;                |lpm_mux:mux|                                                                            ; 25 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                               ; work         ;
;                   |mux_tsc:auto_generated|                                                              ; 25 (25)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_tsc:auto_generated                                                                                                                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 389120      ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ; work         ;
;                |altsyncram_k124:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 389120      ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k124:auto_generated                                                                                                                                           ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                   ; 14 (14)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                  ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 93 (93)           ; 69 (69)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 224 (1)           ; 491 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 190 (0)           ; 475 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 285 (285)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 190 (0)           ; 190 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 33 (33)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 187 (11)          ; 170 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 9 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ; work         ;
;                   |cntr_pgi:auto_generated|                                                             ; 9 (9)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_pgi:auto_generated                                                       ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 12 (0)            ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ; work         ;
;                   |cntr_m9j:auto_generated|                                                             ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated                                                                                ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ; work         ;
;                   |cntr_ggi:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated                                                                      ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ; work         ;
;                   |cntr_23j:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                         ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 25 (25)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 95 (95)           ; 95 (95)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 25 (25)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 19 (19)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ; work         ;
;    |sys_ctrl:u1_sys_ctrl|                                                                               ; 1 (0)             ; 5 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sys_ctrl:u1_sys_ctrl                                                                                                                                                                                                                                                                                                                 ; work         ;
;       |pll_controller:pll_controller_inst|                                                              ; 1 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sys_ctrl:u1_sys_ctrl|pll_controller:pll_controller_inst                                                                                                                                                                                                                                                                              ; work         ;
;          |altpll:altpll_component|                                                                      ; 1 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sys_ctrl:u1_sys_ctrl|pll_controller:pll_controller_inst|altpll:altpll_component                                                                                                                                                                                                                                                      ; work         ;
;             |pll_controller_altpll:auto_generated|                                                      ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|sys_ctrl:u1_sys_ctrl|pll_controller:pll_controller_inst|altpll:altpll_component|pll_controller_altpll:auto_generated                                                                                                                                                                                                                 ; work         ;
;    |usb_controller:u3_usb_controller|                                                                   ; 140 (100)         ; 95 (63)      ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|usb_controller:u3_usb_controller                                                                                                                                                                                                                                                                                                     ; work         ;
;       |loopback_fifo:loopback_fifo_inst|                                                                ; 40 (0)            ; 32 (0)       ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|usb_controller:u3_usb_controller|loopback_fifo:loopback_fifo_inst                                                                                                                                                                                                                                                                    ; work         ;
;          |scfifo:scfifo_component|                                                                      ; 40 (0)            ; 32 (0)       ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|usb_controller:u3_usb_controller|loopback_fifo:loopback_fifo_inst|scfifo:scfifo_component                                                                                                                                                                                                                                            ; work         ;
;             |scfifo_d731:auto_generated|                                                                ; 40 (0)            ; 32 (0)       ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|usb_controller:u3_usb_controller|loopback_fifo:loopback_fifo_inst|scfifo:scfifo_component|scfifo_d731:auto_generated                                                                                                                                                                                                                 ; work         ;
;                |a_dpfifo_kd31:dpfifo|                                                                   ; 40 (2)            ; 32 (0)       ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|usb_controller:u3_usb_controller|loopback_fifo:loopback_fifo_inst|scfifo:scfifo_component|scfifo_d731:auto_generated|a_dpfifo_kd31:dpfifo                                                                                                                                                                                            ; work         ;
;                   |a_fefifo_jaf:fifo_state|                                                             ; 18 (8)            ; 12 (2)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|usb_controller:u3_usb_controller|loopback_fifo:loopback_fifo_inst|scfifo:scfifo_component|scfifo_d731:auto_generated|a_dpfifo_kd31:dpfifo|a_fefifo_jaf:fifo_state                                                                                                                                                                    ; work         ;
;                      |cntr_op7:count_usedw|                                                             ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|usb_controller:u3_usb_controller|loopback_fifo:loopback_fifo_inst|scfifo:scfifo_component|scfifo_d731:auto_generated|a_dpfifo_kd31:dpfifo|a_fefifo_jaf:fifo_state|cntr_op7:count_usedw                                                                                                                                               ; work         ;
;                   |cntr_cpb:rd_ptr_count|                                                               ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|usb_controller:u3_usb_controller|loopback_fifo:loopback_fifo_inst|scfifo:scfifo_component|scfifo_d731:auto_generated|a_dpfifo_kd31:dpfifo|cntr_cpb:rd_ptr_count                                                                                                                                                                      ; work         ;
;                   |cntr_cpb:wr_ptr|                                                                     ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|usb_controller:u3_usb_controller|loopback_fifo:loopback_fifo_inst|scfifo:scfifo_component|scfifo_d731:auto_generated|a_dpfifo_kd31:dpfifo|cntr_cpb:wr_ptr                                                                                                                                                                            ; work         ;
;                   |dpram_q911:FIFOram|                                                                  ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|usb_controller:u3_usb_controller|loopback_fifo:loopback_fifo_inst|scfifo:scfifo_component|scfifo_d731:auto_generated|a_dpfifo_kd31:dpfifo|dpram_q911:FIFOram                                                                                                                                                                         ; work         ;
;                      |altsyncram_c6k1:altsyncram1|                                                      ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |hsc|usb_controller:u3_usb_controller|loopback_fifo:loopback_fifo_inst|scfifo:scfifo_component|scfifo_d731:auto_generated|a_dpfifo_kd31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1                                                                                                                                             ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k124:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4096         ; 95           ; 4096         ; 95           ; 389120 ; None ;
; usb_controller:u3_usb_controller|loopback_fifo:loopback_fifo_inst|scfifo:scfifo_component|scfifo_d731:auto_generated|a_dpfifo_kd31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768  ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                     ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------+--------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                        ; IP Include File                                  ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------+--------------------------------------------------+
; Altera ; ALTPLL       ; 13.1    ; N/A          ; N/A          ; |hsc|sys_ctrl:u1_sys_ctrl|pll_controller:pll_controller_inst           ; D:/FPGA/hsc/hsc_ex9/ip_core/PLL/pll_controller.v ;
; Altera ; FIFO         ; 13.1    ; N/A          ; N/A          ; |hsc|usb_controller:u3_usb_controller|loopback_fifo:loopback_fifo_inst ; D:/FPGA/hsc/hsc_ex9/ip_core/FIFO/loopback_fifo.v ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------+--------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |hsc|usb_controller:u3_usb_controller|fxstate                                                                                         ;
+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name             ; fxstate.FXS_WSOP ; fxstate.FXS_WRIT ; fxstate.FXS_RSOP ; fxstate.FXS_RDLY ; fxstate.FXS_READ ; fxstate.FXS_IDLE ; fxstate.FXS_REST ;
+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; fxstate.FXS_REST ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; fxstate.FXS_IDLE ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; fxstate.FXS_READ ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; fxstate.FXS_RDLY ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; fxstate.FXS_RSOP ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; fxstate.FXS_WRIT ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; fxstate.FXS_WSOP ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                           ; Reason for Removal                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; usb_controller:u3_usb_controller|fxstate~5                                                                                                                                              ; Lost fanout                                                                                                                                                                                         ;
; usb_controller:u3_usb_controller|fxstate~6                                                                                                                                              ; Lost fanout                                                                                                                                                                                         ;
; usb_controller:u3_usb_controller|fxstate~7                                                                                                                                              ; Lost fanout                                                                                                                                                                                         ;
; usb_controller:u3_usb_controller|fxstate~8                                                                                                                                              ; Lost fanout                                                                                                                                                                                         ;
; Total Number of Removed Registers = 4                                                                                                                                                   ;                                                                                                                                                                                                     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                       ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[7]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[8]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[9]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[10] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[10] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[11] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[7]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[8]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[9]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[10]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[11]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13..15]                        ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; Total Number of Removed Registers = 28                                                                                                                                                  ;                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[15] ; Stuck at GND              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[14], ;
;                                                                                                                                                              ; due to stuck port data_in ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13]  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1724  ;
; Number of registers using Synchronous Clear  ; 54    ;
; Number of registers using Synchronous Load   ; 67    ;
; Number of registers using Asynchronous Clear ; 689   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 654   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                              ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; usb_controller:u3_usb_controller|fx3_slcs_n                                                                                                                                    ; 2       ;
; usb_controller:u3_usb_controller|fx3_slwr_n                                                                                                                                    ; 2       ;
; usb_controller:u3_usb_controller|fx3_slrd_n                                                                                                                                    ; 2       ;
; usb_controller:u3_usb_controller|fx3_sloe_n                                                                                                                                    ; 2       ;
; usb_controller:u3_usb_controller|fx3_pktend_n                                                                                                                                  ; 2       ;
; usb_controller:u3_usb_controller|fx3_a[0]                                                                                                                                      ; 2       ;
; usb_controller:u3_usb_controller|fx3_a[1]                                                                                                                                      ; 2       ;
; usb_controller:u3_usb_controller|fx3_dir                                                                                                                                       ; 37      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12] ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]  ; 1       ;
; Total number of inverted registers = 25                                                                                                                                        ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |hsc|usb_controller:u3_usb_controller|num[4]                                                                                                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |hsc|usb_controller:u3_usb_controller|delaycnt[0]                                                                                                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |hsc|usb_controller:u3_usb_controller|fx3_rdb[13]                                                                                                                        ;
; 10:1               ; 5 bits    ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; Yes        ; |hsc|usb_controller:u3_usb_controller|fx3_sloe_n                                                                                                                         ;
; 11:1               ; 2 bits    ; 14 LEs        ; 6 LEs                ; 8 LEs                  ; Yes        ; |hsc|usb_controller:u3_usb_controller|fx3_a[1]                                                                                                                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                               ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[7]         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                     ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[12]  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                   ;
; 12:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                        ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |hsc|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |hsc|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |hsc|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                     ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |hsc|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                               ;
; 6:1                ; 9 bits    ; 36 LEs        ; 9 LEs                ; 27 LEs                 ; Yes        ; |hsc|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                           ;
; 34:1               ; 4 bits    ; 88 LEs        ; 52 LEs               ; 36 LEs                 ; Yes        ; |hsc|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                    ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |hsc|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for usb_controller:u3_usb_controller|loopback_fifo:loopback_fifo_inst|scfifo:scfifo_component|scfifo_d731:auto_generated|a_dpfifo_kd31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys_ctrl:u1_sys_ctrl|pll_controller:pll_controller_inst|altpll:altpll_component ;
+-------------------------------+----------------------------------+-----------------------------------------------------------+
; Parameter Name                ; Value                            ; Type                                                      ;
+-------------------------------+----------------------------------+-----------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                           ; Untyped                                                   ;
; PLL_TYPE                      ; AUTO                             ; Untyped                                                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll_controller ; Untyped                                                   ;
; QUALIFY_CONF_DONE             ; OFF                              ; Untyped                                                   ;
; COMPENSATE_CLOCK              ; CLK0                             ; Untyped                                                   ;
; SCAN_CHAIN                    ; LONG                             ; Untyped                                                   ;
; PRIMARY_CLOCK                 ; INCLK0                           ; Untyped                                                   ;
; INCLK0_INPUT_FREQUENCY        ; 40000                            ; Signed Integer                                            ;
; INCLK1_INPUT_FREQUENCY        ; 0                                ; Untyped                                                   ;
; GATE_LOCK_SIGNAL              ; NO                               ; Untyped                                                   ;
; GATE_LOCK_COUNTER             ; 0                                ; Untyped                                                   ;
; LOCK_HIGH                     ; 1                                ; Untyped                                                   ;
; LOCK_LOW                      ; 1                                ; Untyped                                                   ;
; VALID_LOCK_MULTIPLIER         ; 1                                ; Untyped                                                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                                ; Untyped                                                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                              ; Untyped                                                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                              ; Untyped                                                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                              ; Untyped                                                   ;
; SKIP_VCO                      ; OFF                              ; Untyped                                                   ;
; SWITCH_OVER_COUNTER           ; 0                                ; Untyped                                                   ;
; SWITCH_OVER_TYPE              ; AUTO                             ; Untyped                                                   ;
; FEEDBACK_SOURCE               ; EXTCLK0                          ; Untyped                                                   ;
; BANDWIDTH                     ; 0                                ; Untyped                                                   ;
; BANDWIDTH_TYPE                ; AUTO                             ; Untyped                                                   ;
; SPREAD_FREQUENCY              ; 0                                ; Untyped                                                   ;
; DOWN_SPREAD                   ; 0                                ; Untyped                                                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                              ; Untyped                                                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                              ; Untyped                                                   ;
; CLK9_MULTIPLY_BY              ; 0                                ; Untyped                                                   ;
; CLK8_MULTIPLY_BY              ; 0                                ; Untyped                                                   ;
; CLK7_MULTIPLY_BY              ; 0                                ; Untyped                                                   ;
; CLK6_MULTIPLY_BY              ; 0                                ; Untyped                                                   ;
; CLK5_MULTIPLY_BY              ; 1                                ; Untyped                                                   ;
; CLK4_MULTIPLY_BY              ; 4                                ; Signed Integer                                            ;
; CLK3_MULTIPLY_BY              ; 13                               ; Signed Integer                                            ;
; CLK2_MULTIPLY_BY              ; 2                                ; Signed Integer                                            ;
; CLK1_MULTIPLY_BY              ; 4                                ; Signed Integer                                            ;
; CLK0_MULTIPLY_BY              ; 1                                ; Signed Integer                                            ;
; CLK9_DIVIDE_BY                ; 0                                ; Untyped                                                   ;
; CLK8_DIVIDE_BY                ; 0                                ; Untyped                                                   ;
; CLK7_DIVIDE_BY                ; 0                                ; Untyped                                                   ;
; CLK6_DIVIDE_BY                ; 0                                ; Untyped                                                   ;
; CLK5_DIVIDE_BY                ; 1                                ; Untyped                                                   ;
; CLK4_DIVIDE_BY                ; 1                                ; Signed Integer                                            ;
; CLK3_DIVIDE_BY                ; 5                                ; Signed Integer                                            ;
; CLK2_DIVIDE_BY                ; 1                                ; Signed Integer                                            ;
; CLK1_DIVIDE_BY                ; 1                                ; Signed Integer                                            ;
; CLK0_DIVIDE_BY                ; 1                                ; Signed Integer                                            ;
; CLK9_PHASE_SHIFT              ; 0                                ; Untyped                                                   ;
; CLK8_PHASE_SHIFT              ; 0                                ; Untyped                                                   ;
; CLK7_PHASE_SHIFT              ; 0                                ; Untyped                                                   ;
; CLK6_PHASE_SHIFT              ; 0                                ; Untyped                                                   ;
; CLK5_PHASE_SHIFT              ; 0                                ; Untyped                                                   ;
; CLK4_PHASE_SHIFT              ; 0                                ; Untyped                                                   ;
; CLK3_PHASE_SHIFT              ; 0                                ; Untyped                                                   ;
; CLK2_PHASE_SHIFT              ; 0                                ; Untyped                                                   ;
; CLK1_PHASE_SHIFT              ; 5000                             ; Untyped                                                   ;
; CLK0_PHASE_SHIFT              ; 0                                ; Untyped                                                   ;
; CLK5_TIME_DELAY               ; 0                                ; Untyped                                                   ;
; CLK4_TIME_DELAY               ; 0                                ; Untyped                                                   ;
; CLK3_TIME_DELAY               ; 0                                ; Untyped                                                   ;
; CLK2_TIME_DELAY               ; 0                                ; Untyped                                                   ;
; CLK1_TIME_DELAY               ; 0                                ; Untyped                                                   ;
; CLK0_TIME_DELAY               ; 0                                ; Untyped                                                   ;
; CLK9_DUTY_CYCLE               ; 50                               ; Untyped                                                   ;
; CLK8_DUTY_CYCLE               ; 50                               ; Untyped                                                   ;
; CLK7_DUTY_CYCLE               ; 50                               ; Untyped                                                   ;
; CLK6_DUTY_CYCLE               ; 50                               ; Untyped                                                   ;
; CLK5_DUTY_CYCLE               ; 50                               ; Untyped                                                   ;
; CLK4_DUTY_CYCLE               ; 50                               ; Signed Integer                                            ;
; CLK3_DUTY_CYCLE               ; 50                               ; Signed Integer                                            ;
; CLK2_DUTY_CYCLE               ; 50                               ; Signed Integer                                            ;
; CLK1_DUTY_CYCLE               ; 50                               ; Signed Integer                                            ;
; CLK0_DUTY_CYCLE               ; 50                               ; Signed Integer                                            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                                                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                                                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                                                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                                                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                                                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                                                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                                                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                                                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                                                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                                                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                                                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                                                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                                                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                                                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                                                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                                                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                                                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                                                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                                                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                                                   ;
; LOCK_WINDOW_UI                ;  0.05                            ; Untyped                                                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                           ; Untyped                                                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                           ; Untyped                                                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                           ; Untyped                                                   ;
; DPA_MULTIPLY_BY               ; 0                                ; Untyped                                                   ;
; DPA_DIVIDE_BY                 ; 1                                ; Untyped                                                   ;
; DPA_DIVIDER                   ; 0                                ; Untyped                                                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                                ; Untyped                                                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                                ; Untyped                                                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                                ; Untyped                                                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                                ; Untyped                                                   ;
; EXTCLK3_DIVIDE_BY             ; 1                                ; Untyped                                                   ;
; EXTCLK2_DIVIDE_BY             ; 1                                ; Untyped                                                   ;
; EXTCLK1_DIVIDE_BY             ; 1                                ; Untyped                                                   ;
; EXTCLK0_DIVIDE_BY             ; 1                                ; Untyped                                                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                                ; Untyped                                                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                                ; Untyped                                                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                                ; Untyped                                                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                                ; Untyped                                                   ;
; EXTCLK3_TIME_DELAY            ; 0                                ; Untyped                                                   ;
; EXTCLK2_TIME_DELAY            ; 0                                ; Untyped                                                   ;
; EXTCLK1_TIME_DELAY            ; 0                                ; Untyped                                                   ;
; EXTCLK0_TIME_DELAY            ; 0                                ; Untyped                                                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                               ; Untyped                                                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                               ; Untyped                                                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                               ; Untyped                                                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                               ; Untyped                                                   ;
; VCO_MULTIPLY_BY               ; 0                                ; Untyped                                                   ;
; VCO_DIVIDE_BY                 ; 0                                ; Untyped                                                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                                ; Untyped                                                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                                ; Untyped                                                   ;
; VCO_MIN                       ; 0                                ; Untyped                                                   ;
; VCO_MAX                       ; 0                                ; Untyped                                                   ;
; VCO_CENTER                    ; 0                                ; Untyped                                                   ;
; PFD_MIN                       ; 0                                ; Untyped                                                   ;
; PFD_MAX                       ; 0                                ; Untyped                                                   ;
; M_INITIAL                     ; 0                                ; Untyped                                                   ;
; M                             ; 0                                ; Untyped                                                   ;
; N                             ; 1                                ; Untyped                                                   ;
; M2                            ; 1                                ; Untyped                                                   ;
; N2                            ; 1                                ; Untyped                                                   ;
; SS                            ; 1                                ; Untyped                                                   ;
; C0_HIGH                       ; 0                                ; Untyped                                                   ;
; C1_HIGH                       ; 0                                ; Untyped                                                   ;
; C2_HIGH                       ; 0                                ; Untyped                                                   ;
; C3_HIGH                       ; 0                                ; Untyped                                                   ;
; C4_HIGH                       ; 0                                ; Untyped                                                   ;
; C5_HIGH                       ; 0                                ; Untyped                                                   ;
; C6_HIGH                       ; 0                                ; Untyped                                                   ;
; C7_HIGH                       ; 0                                ; Untyped                                                   ;
; C8_HIGH                       ; 0                                ; Untyped                                                   ;
; C9_HIGH                       ; 0                                ; Untyped                                                   ;
; C0_LOW                        ; 0                                ; Untyped                                                   ;
; C1_LOW                        ; 0                                ; Untyped                                                   ;
; C2_LOW                        ; 0                                ; Untyped                                                   ;
; C3_LOW                        ; 0                                ; Untyped                                                   ;
; C4_LOW                        ; 0                                ; Untyped                                                   ;
; C5_LOW                        ; 0                                ; Untyped                                                   ;
; C6_LOW                        ; 0                                ; Untyped                                                   ;
; C7_LOW                        ; 0                                ; Untyped                                                   ;
; C8_LOW                        ; 0                                ; Untyped                                                   ;
; C9_LOW                        ; 0                                ; Untyped                                                   ;
; C0_INITIAL                    ; 0                                ; Untyped                                                   ;
; C1_INITIAL                    ; 0                                ; Untyped                                                   ;
; C2_INITIAL                    ; 0                                ; Untyped                                                   ;
; C3_INITIAL                    ; 0                                ; Untyped                                                   ;
; C4_INITIAL                    ; 0                                ; Untyped                                                   ;
; C5_INITIAL                    ; 0                                ; Untyped                                                   ;
; C6_INITIAL                    ; 0                                ; Untyped                                                   ;
; C7_INITIAL                    ; 0                                ; Untyped                                                   ;
; C8_INITIAL                    ; 0                                ; Untyped                                                   ;
; C9_INITIAL                    ; 0                                ; Untyped                                                   ;
; C0_MODE                       ; BYPASS                           ; Untyped                                                   ;
; C1_MODE                       ; BYPASS                           ; Untyped                                                   ;
; C2_MODE                       ; BYPASS                           ; Untyped                                                   ;
; C3_MODE                       ; BYPASS                           ; Untyped                                                   ;
; C4_MODE                       ; BYPASS                           ; Untyped                                                   ;
; C5_MODE                       ; BYPASS                           ; Untyped                                                   ;
; C6_MODE                       ; BYPASS                           ; Untyped                                                   ;
; C7_MODE                       ; BYPASS                           ; Untyped                                                   ;
; C8_MODE                       ; BYPASS                           ; Untyped                                                   ;
; C9_MODE                       ; BYPASS                           ; Untyped                                                   ;
; C0_PH                         ; 0                                ; Untyped                                                   ;
; C1_PH                         ; 0                                ; Untyped                                                   ;
; C2_PH                         ; 0                                ; Untyped                                                   ;
; C3_PH                         ; 0                                ; Untyped                                                   ;
; C4_PH                         ; 0                                ; Untyped                                                   ;
; C5_PH                         ; 0                                ; Untyped                                                   ;
; C6_PH                         ; 0                                ; Untyped                                                   ;
; C7_PH                         ; 0                                ; Untyped                                                   ;
; C8_PH                         ; 0                                ; Untyped                                                   ;
; C9_PH                         ; 0                                ; Untyped                                                   ;
; L0_HIGH                       ; 1                                ; Untyped                                                   ;
; L1_HIGH                       ; 1                                ; Untyped                                                   ;
; G0_HIGH                       ; 1                                ; Untyped                                                   ;
; G1_HIGH                       ; 1                                ; Untyped                                                   ;
; G2_HIGH                       ; 1                                ; Untyped                                                   ;
; G3_HIGH                       ; 1                                ; Untyped                                                   ;
; E0_HIGH                       ; 1                                ; Untyped                                                   ;
; E1_HIGH                       ; 1                                ; Untyped                                                   ;
; E2_HIGH                       ; 1                                ; Untyped                                                   ;
; E3_HIGH                       ; 1                                ; Untyped                                                   ;
; L0_LOW                        ; 1                                ; Untyped                                                   ;
; L1_LOW                        ; 1                                ; Untyped                                                   ;
; G0_LOW                        ; 1                                ; Untyped                                                   ;
; G1_LOW                        ; 1                                ; Untyped                                                   ;
; G2_LOW                        ; 1                                ; Untyped                                                   ;
; G3_LOW                        ; 1                                ; Untyped                                                   ;
; E0_LOW                        ; 1                                ; Untyped                                                   ;
; E1_LOW                        ; 1                                ; Untyped                                                   ;
; E2_LOW                        ; 1                                ; Untyped                                                   ;
; E3_LOW                        ; 1                                ; Untyped                                                   ;
; L0_INITIAL                    ; 1                                ; Untyped                                                   ;
; L1_INITIAL                    ; 1                                ; Untyped                                                   ;
; G0_INITIAL                    ; 1                                ; Untyped                                                   ;
; G1_INITIAL                    ; 1                                ; Untyped                                                   ;
; G2_INITIAL                    ; 1                                ; Untyped                                                   ;
; G3_INITIAL                    ; 1                                ; Untyped                                                   ;
; E0_INITIAL                    ; 1                                ; Untyped                                                   ;
; E1_INITIAL                    ; 1                                ; Untyped                                                   ;
; E2_INITIAL                    ; 1                                ; Untyped                                                   ;
; E3_INITIAL                    ; 1                                ; Untyped                                                   ;
; L0_MODE                       ; BYPASS                           ; Untyped                                                   ;
; L1_MODE                       ; BYPASS                           ; Untyped                                                   ;
; G0_MODE                       ; BYPASS                           ; Untyped                                                   ;
; G1_MODE                       ; BYPASS                           ; Untyped                                                   ;
; G2_MODE                       ; BYPASS                           ; Untyped                                                   ;
; G3_MODE                       ; BYPASS                           ; Untyped                                                   ;
; E0_MODE                       ; BYPASS                           ; Untyped                                                   ;
; E1_MODE                       ; BYPASS                           ; Untyped                                                   ;
; E2_MODE                       ; BYPASS                           ; Untyped                                                   ;
; E3_MODE                       ; BYPASS                           ; Untyped                                                   ;
; L0_PH                         ; 0                                ; Untyped                                                   ;
; L1_PH                         ; 0                                ; Untyped                                                   ;
; G0_PH                         ; 0                                ; Untyped                                                   ;
; G1_PH                         ; 0                                ; Untyped                                                   ;
; G2_PH                         ; 0                                ; Untyped                                                   ;
; G3_PH                         ; 0                                ; Untyped                                                   ;
; E0_PH                         ; 0                                ; Untyped                                                   ;
; E1_PH                         ; 0                                ; Untyped                                                   ;
; E2_PH                         ; 0                                ; Untyped                                                   ;
; E3_PH                         ; 0                                ; Untyped                                                   ;
; M_PH                          ; 0                                ; Untyped                                                   ;
; C1_USE_CASC_IN                ; OFF                              ; Untyped                                                   ;
; C2_USE_CASC_IN                ; OFF                              ; Untyped                                                   ;
; C3_USE_CASC_IN                ; OFF                              ; Untyped                                                   ;
; C4_USE_CASC_IN                ; OFF                              ; Untyped                                                   ;
; C5_USE_CASC_IN                ; OFF                              ; Untyped                                                   ;
; C6_USE_CASC_IN                ; OFF                              ; Untyped                                                   ;
; C7_USE_CASC_IN                ; OFF                              ; Untyped                                                   ;
; C8_USE_CASC_IN                ; OFF                              ; Untyped                                                   ;
; C9_USE_CASC_IN                ; OFF                              ; Untyped                                                   ;
; CLK0_COUNTER                  ; G0                               ; Untyped                                                   ;
; CLK1_COUNTER                  ; G0                               ; Untyped                                                   ;
; CLK2_COUNTER                  ; G0                               ; Untyped                                                   ;
; CLK3_COUNTER                  ; G0                               ; Untyped                                                   ;
; CLK4_COUNTER                  ; G0                               ; Untyped                                                   ;
; CLK5_COUNTER                  ; G0                               ; Untyped                                                   ;
; CLK6_COUNTER                  ; E0                               ; Untyped                                                   ;
; CLK7_COUNTER                  ; E1                               ; Untyped                                                   ;
; CLK8_COUNTER                  ; E2                               ; Untyped                                                   ;
; CLK9_COUNTER                  ; E3                               ; Untyped                                                   ;
; L0_TIME_DELAY                 ; 0                                ; Untyped                                                   ;
; L1_TIME_DELAY                 ; 0                                ; Untyped                                                   ;
; G0_TIME_DELAY                 ; 0                                ; Untyped                                                   ;
; G1_TIME_DELAY                 ; 0                                ; Untyped                                                   ;
; G2_TIME_DELAY                 ; 0                                ; Untyped                                                   ;
; G3_TIME_DELAY                 ; 0                                ; Untyped                                                   ;
; E0_TIME_DELAY                 ; 0                                ; Untyped                                                   ;
; E1_TIME_DELAY                 ; 0                                ; Untyped                                                   ;
; E2_TIME_DELAY                 ; 0                                ; Untyped                                                   ;
; E3_TIME_DELAY                 ; 0                                ; Untyped                                                   ;
; M_TIME_DELAY                  ; 0                                ; Untyped                                                   ;
; N_TIME_DELAY                  ; 0                                ; Untyped                                                   ;
; EXTCLK3_COUNTER               ; E3                               ; Untyped                                                   ;
; EXTCLK2_COUNTER               ; E2                               ; Untyped                                                   ;
; EXTCLK1_COUNTER               ; E1                               ; Untyped                                                   ;
; EXTCLK0_COUNTER               ; E0                               ; Untyped                                                   ;
; ENABLE0_COUNTER               ; L0                               ; Untyped                                                   ;
; ENABLE1_COUNTER               ; L0                               ; Untyped                                                   ;
; CHARGE_PUMP_CURRENT           ; 2                                ; Untyped                                                   ;
; LOOP_FILTER_R                 ;  1.000000                        ; Untyped                                                   ;
; LOOP_FILTER_C                 ; 5                                ; Untyped                                                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                             ; Untyped                                                   ;
; LOOP_FILTER_R_BITS            ; 9999                             ; Untyped                                                   ;
; LOOP_FILTER_C_BITS            ; 9999                             ; Untyped                                                   ;
; VCO_POST_SCALE                ; 0                                ; Untyped                                                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                                ; Untyped                                                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                                ; Untyped                                                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                                ; Untyped                                                   ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                     ; Untyped                                                   ;
; PORT_CLKENA0                  ; PORT_UNUSED                      ; Untyped                                                   ;
; PORT_CLKENA1                  ; PORT_UNUSED                      ; Untyped                                                   ;
; PORT_CLKENA2                  ; PORT_UNUSED                      ; Untyped                                                   ;
; PORT_CLKENA3                  ; PORT_UNUSED                      ; Untyped                                                   ;
; PORT_CLKENA4                  ; PORT_UNUSED                      ; Untyped                                                   ;
; PORT_CLKENA5                  ; PORT_UNUSED                      ; Untyped                                                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY                ; Untyped                                                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY                ; Untyped                                                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY                ; Untyped                                                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY                ; Untyped                                                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED                      ; Untyped                                                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED                      ; Untyped                                                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED                      ; Untyped                                                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED                      ; Untyped                                                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED                      ; Untyped                                                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED                      ; Untyped                                                   ;
; PORT_CLK0                     ; PORT_USED                        ; Untyped                                                   ;
; PORT_CLK1                     ; PORT_USED                        ; Untyped                                                   ;
; PORT_CLK2                     ; PORT_USED                        ; Untyped                                                   ;
; PORT_CLK3                     ; PORT_USED                        ; Untyped                                                   ;
; PORT_CLK4                     ; PORT_USED                        ; Untyped                                                   ;
; PORT_CLK5                     ; PORT_UNUSED                      ; Untyped                                                   ;
; PORT_CLK6                     ; PORT_UNUSED                      ; Untyped                                                   ;
; PORT_CLK7                     ; PORT_UNUSED                      ; Untyped                                                   ;
; PORT_CLK8                     ; PORT_UNUSED                      ; Untyped                                                   ;
; PORT_CLK9                     ; PORT_UNUSED                      ; Untyped                                                   ;
; PORT_SCANDATA                 ; PORT_UNUSED                      ; Untyped                                                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                      ; Untyped                                                   ;
; PORT_SCANDONE                 ; PORT_UNUSED                      ; Untyped                                                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY                ; Untyped                                                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY                ; Untyped                                                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                      ; Untyped                                                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED                      ; Untyped                                                   ;
; PORT_INCLK1                   ; PORT_UNUSED                      ; Untyped                                                   ;
; PORT_INCLK0                   ; PORT_USED                        ; Untyped                                                   ;
; PORT_FBIN                     ; PORT_UNUSED                      ; Untyped                                                   ;
; PORT_PLLENA                   ; PORT_UNUSED                      ; Untyped                                                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED                      ; Untyped                                                   ;
; PORT_ARESET                   ; PORT_USED                        ; Untyped                                                   ;
; PORT_PFDENA                   ; PORT_UNUSED                      ; Untyped                                                   ;
; PORT_SCANCLK                  ; PORT_UNUSED                      ; Untyped                                                   ;
; PORT_SCANACLR                 ; PORT_UNUSED                      ; Untyped                                                   ;
; PORT_SCANREAD                 ; PORT_UNUSED                      ; Untyped                                                   ;
; PORT_SCANWRITE                ; PORT_UNUSED                      ; Untyped                                                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY                ; Untyped                                                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY                ; Untyped                                                   ;
; PORT_LOCKED                   ; PORT_USED                        ; Untyped                                                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                      ; Untyped                                                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY                ; Untyped                                                   ;
; PORT_PHASEDONE                ; PORT_UNUSED                      ; Untyped                                                   ;
; PORT_PHASESTEP                ; PORT_UNUSED                      ; Untyped                                                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                      ; Untyped                                                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED                      ; Untyped                                                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                      ; Untyped                                                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY                ; Untyped                                                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY                ; Untyped                                                   ;
; M_TEST_SOURCE                 ; 5                                ; Untyped                                                   ;
; C0_TEST_SOURCE                ; 5                                ; Untyped                                                   ;
; C1_TEST_SOURCE                ; 5                                ; Untyped                                                   ;
; C2_TEST_SOURCE                ; 5                                ; Untyped                                                   ;
; C3_TEST_SOURCE                ; 5                                ; Untyped                                                   ;
; C4_TEST_SOURCE                ; 5                                ; Untyped                                                   ;
; C5_TEST_SOURCE                ; 5                                ; Untyped                                                   ;
; C6_TEST_SOURCE                ; 5                                ; Untyped                                                   ;
; C7_TEST_SOURCE                ; 5                                ; Untyped                                                   ;
; C8_TEST_SOURCE                ; 5                                ; Untyped                                                   ;
; C9_TEST_SOURCE                ; 5                                ; Untyped                                                   ;
; CBXI_PARAMETER                ; pll_controller_altpll            ; Untyped                                                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                             ; Untyped                                                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                                ; Untyped                                                   ;
; WIDTH_CLOCK                   ; 5                                ; Signed Integer                                            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                                ; Untyped                                                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                              ; Untyped                                                   ;
; DEVICE_FAMILY                 ; Cyclone IV E                     ; Untyped                                                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                           ; Untyped                                                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                              ; Untyped                                                   ;
; AUTO_CARRY_CHAINS             ; ON                               ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS          ; OFF                              ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS           ; ON                               ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                              ; IGNORE_CASCADE                                            ;
+-------------------------------+----------------------------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: usb_controller:u3_usb_controller ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; FXS_REST       ; 0000  ; Unsigned Binary                                      ;
; FXS_IDLE       ; 0001  ; Unsigned Binary                                      ;
; FXS_READ       ; 0010  ; Unsigned Binary                                      ;
; FXS_RDLY       ; 0011  ; Unsigned Binary                                      ;
; FXS_RSOP       ; 0100  ; Unsigned Binary                                      ;
; FXS_WRIT       ; 0101  ; Unsigned Binary                                      ;
; FXS_WSOP       ; 0110  ; Unsigned Binary                                      ;
; FX3_ON         ; 0     ; Unsigned Binary                                      ;
; FX3_OFF        ; 1     ; Unsigned Binary                                      ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: usb_controller:u3_usb_controller|loopback_fifo:loopback_fifo_inst|scfifo:scfifo_component ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                          ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                ;
; lpm_width               ; 32           ; Signed Integer                                                                                ;
; LPM_NUMWORDS            ; 1024         ; Signed Integer                                                                                ;
; LPM_WIDTHU              ; 10           ; Signed Integer                                                                                ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                       ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                       ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                       ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                       ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                       ;
; USE_EAB                 ; ON           ; Untyped                                                                                       ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                       ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                       ;
; CBXI_PARAMETER          ; scfifo_d731  ; Untyped                                                                                       ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                   ; Type           ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                           ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; sld_data_bits                                   ; 95                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_trigger_bits                                ; 95                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; sld_node_crc_hiword                             ; 48168                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_node_crc_loword                             ; 34919                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; sld_sample_depth                                ; 4096                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_segment_size                                ; 4096                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                    ; String         ;
; sld_inversion_mask_length                       ; 311                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                               ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                     ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                    ;
+-------------------------------+---------------------------------------------------------------------------------+
; Name                          ; Value                                                                           ;
+-------------------------------+---------------------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                               ;
; Entity Instance               ; sys_ctrl:u1_sys_ctrl|pll_controller:pll_controller_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                          ;
;     -- PLL_TYPE               ; AUTO                                                                            ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                          ;
;     -- INCLK0_INPUT_FREQUENCY ; 40000                                                                           ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                               ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                               ;
;     -- VCO_DIVIDE_BY          ; 0                                                                               ;
+-------------------------------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                           ;
+----------------------------+-------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                     ;
+----------------------------+-------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                         ;
; Entity Instance            ; usb_controller:u3_usb_controller|loopback_fifo:loopback_fifo_inst|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                              ;
;     -- lpm_width           ; 32                                                                                        ;
;     -- LPM_NUMWORDS        ; 1024                                                                                      ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                       ;
;     -- USE_EAB             ; ON                                                                                        ;
+----------------------------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sys_ctrl:u1_sys_ctrl"                                                                  ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; clk_50m ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; clk_65m ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 95                  ; 95               ; 4096         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; sld_signaltap:auto_signaltap_0 ; 00:00:04     ;
; Top                            ; 00:00:04     ;
; sld_hub:auto_hub               ; 00:00:01     ;
+--------------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------+---------------+-----------+----------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                       ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                                                                                                                                                                         ; Details ;
+----------------------------------------------------------------------------+---------------+-----------+----------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; fx3_a[0]                                                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; usb_controller:u3_usb_controller|fx3_a[0]~_wirecell                                                                                                                                                       ; N/A     ;
; fx3_a[0]                                                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; usb_controller:u3_usb_controller|fx3_a[0]~_wirecell                                                                                                                                                       ; N/A     ;
; fx3_a[1]                                                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; usb_controller:u3_usb_controller|fx3_a[1]~_wirecell                                                                                                                                                       ; N/A     ;
; fx3_a[1]                                                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; usb_controller:u3_usb_controller|fx3_a[1]~_wirecell                                                                                                                                                       ; N/A     ;
; fx3_db[0]                                                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fx3_db[0]                                                                                                                                                                                                 ; N/A     ;
; fx3_db[0]                                                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fx3_db[0]                                                                                                                                                                                                 ; N/A     ;
; fx3_db[10]                                                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fx3_db[10]                                                                                                                                                                                                ; N/A     ;
; fx3_db[10]                                                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fx3_db[10]                                                                                                                                                                                                ; N/A     ;
; fx3_db[11]                                                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fx3_db[11]                                                                                                                                                                                                ; N/A     ;
; fx3_db[11]                                                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fx3_db[11]                                                                                                                                                                                                ; N/A     ;
; fx3_db[12]                                                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fx3_db[12]                                                                                                                                                                                                ; N/A     ;
; fx3_db[12]                                                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fx3_db[12]                                                                                                                                                                                                ; N/A     ;
; fx3_db[13]                                                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fx3_db[13]                                                                                                                                                                                                ; N/A     ;
; fx3_db[13]                                                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fx3_db[13]                                                                                                                                                                                                ; N/A     ;
; fx3_db[14]                                                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fx3_db[14]                                                                                                                                                                                                ; N/A     ;
; fx3_db[14]                                                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fx3_db[14]                                                                                                                                                                                                ; N/A     ;
; fx3_db[15]                                                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fx3_db[15]                                                                                                                                                                                                ; N/A     ;
; fx3_db[15]                                                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fx3_db[15]                                                                                                                                                                                                ; N/A     ;
; fx3_db[16]                                                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fx3_db[16]                                                                                                                                                                                                ; N/A     ;
; fx3_db[16]                                                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fx3_db[16]                                                                                                                                                                                                ; N/A     ;
; fx3_db[17]                                                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fx3_db[17]                                                                                                                                                                                                ; N/A     ;
; fx3_db[17]                                                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fx3_db[17]                                                                                                                                                                                                ; N/A     ;
; fx3_db[18]                                                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fx3_db[18]                                                                                                                                                                                                ; N/A     ;
; fx3_db[18]                                                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fx3_db[18]                                                                                                                                                                                                ; N/A     ;
; fx3_db[19]                                                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fx3_db[19]                                                                                                                                                                                                ; N/A     ;
; fx3_db[19]                                                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fx3_db[19]                                                                                                                                                                                                ; N/A     ;
; fx3_db[1]                                                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fx3_db[1]                                                                                                                                                                                                 ; N/A     ;
; fx3_db[1]                                                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fx3_db[1]                                                                                                                                                                                                 ; N/A     ;
; fx3_db[20]                                                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fx3_db[20]                                                                                                                                                                                                ; N/A     ;
; fx3_db[20]                                                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fx3_db[20]                                                                                                                                                                                                ; N/A     ;
; fx3_db[21]                                                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fx3_db[21]                                                                                                                                                                                                ; N/A     ;
; fx3_db[21]                                                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fx3_db[21]                                                                                                                                                                                                ; N/A     ;
; fx3_db[22]                                                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fx3_db[22]                                                                                                                                                                                                ; N/A     ;
; fx3_db[22]                                                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fx3_db[22]                                                                                                                                                                                                ; N/A     ;
; fx3_db[23]                                                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fx3_db[23]                                                                                                                                                                                                ; N/A     ;
; fx3_db[23]                                                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fx3_db[23]                                                                                                                                                                                                ; N/A     ;
; fx3_db[24]                                                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fx3_db[24]                                                                                                                                                                                                ; N/A     ;
; fx3_db[24]                                                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fx3_db[24]                                                                                                                                                                                                ; N/A     ;
; fx3_db[25]                                                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fx3_db[25]                                                                                                                                                                                                ; N/A     ;
; fx3_db[25]                                                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fx3_db[25]                                                                                                                                                                                                ; N/A     ;
; fx3_db[26]                                                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fx3_db[26]                                                                                                                                                                                                ; N/A     ;
; fx3_db[26]                                                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fx3_db[26]                                                                                                                                                                                                ; N/A     ;
; fx3_db[27]                                                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fx3_db[27]                                                                                                                                                                                                ; N/A     ;
; fx3_db[27]                                                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fx3_db[27]                                                                                                                                                                                                ; N/A     ;
; fx3_db[28]                                                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fx3_db[28]                                                                                                                                                                                                ; N/A     ;
; fx3_db[28]                                                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fx3_db[28]                                                                                                                                                                                                ; N/A     ;
; fx3_db[29]                                                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fx3_db[29]                                                                                                                                                                                                ; N/A     ;
; fx3_db[29]                                                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fx3_db[29]                                                                                                                                                                                                ; N/A     ;
; fx3_db[2]                                                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fx3_db[2]                                                                                                                                                                                                 ; N/A     ;
; fx3_db[2]                                                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fx3_db[2]                                                                                                                                                                                                 ; N/A     ;
; fx3_db[30]                                                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fx3_db[30]                                                                                                                                                                                                ; N/A     ;
; fx3_db[30]                                                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fx3_db[30]                                                                                                                                                                                                ; N/A     ;
; fx3_db[31]                                                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fx3_db[31]                                                                                                                                                                                                ; N/A     ;
; fx3_db[31]                                                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fx3_db[31]                                                                                                                                                                                                ; N/A     ;
; fx3_db[3]                                                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fx3_db[3]                                                                                                                                                                                                 ; N/A     ;
; fx3_db[3]                                                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fx3_db[3]                                                                                                                                                                                                 ; N/A     ;
; fx3_db[4]                                                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fx3_db[4]                                                                                                                                                                                                 ; N/A     ;
; fx3_db[4]                                                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fx3_db[4]                                                                                                                                                                                                 ; N/A     ;
; fx3_db[5]                                                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fx3_db[5]                                                                                                                                                                                                 ; N/A     ;
; fx3_db[5]                                                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fx3_db[5]                                                                                                                                                                                                 ; N/A     ;
; fx3_db[6]                                                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fx3_db[6]                                                                                                                                                                                                 ; N/A     ;
; fx3_db[6]                                                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fx3_db[6]                                                                                                                                                                                                 ; N/A     ;
; fx3_db[7]                                                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fx3_db[7]                                                                                                                                                                                                 ; N/A     ;
; fx3_db[7]                                                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fx3_db[7]                                                                                                                                                                                                 ; N/A     ;
; fx3_db[8]                                                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fx3_db[8]                                                                                                                                                                                                 ; N/A     ;
; fx3_db[8]                                                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fx3_db[8]                                                                                                                                                                                                 ; N/A     ;
; fx3_db[9]                                                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fx3_db[9]                                                                                                                                                                                                 ; N/A     ;
; fx3_db[9]                                                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fx3_db[9]                                                                                                                                                                                                 ; N/A     ;
; fx3_flaga                                                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fx3_flaga                                                                                                                                                                                                 ; N/A     ;
; fx3_flaga                                                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fx3_flaga                                                                                                                                                                                                 ; N/A     ;
; fx3_flagb                                                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fx3_flagb                                                                                                                                                                                                 ; N/A     ;
; fx3_flagb                                                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fx3_flagb                                                                                                                                                                                                 ; N/A     ;
; fx3_flagc                                                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fx3_flagc                                                                                                                                                                                                 ; N/A     ;
; fx3_flagc                                                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fx3_flagc                                                                                                                                                                                                 ; N/A     ;
; fx3_flagd                                                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fx3_flagd                                                                                                                                                                                                 ; N/A     ;
; fx3_flagd                                                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fx3_flagd                                                                                                                                                                                                 ; N/A     ;
; fx3_pktend_n                                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; usb_controller:u3_usb_controller|fx3_pktend_n~_wirecell                                                                                                                                                   ; N/A     ;
; fx3_pktend_n                                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; usb_controller:u3_usb_controller|fx3_pktend_n~_wirecell                                                                                                                                                   ; N/A     ;
; fx3_slcs_n                                                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; usb_controller:u3_usb_controller|fx3_slcs_n~_wirecell                                                                                                                                                     ; N/A     ;
; fx3_slcs_n                                                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; usb_controller:u3_usb_controller|fx3_slcs_n~_wirecell                                                                                                                                                     ; N/A     ;
; fx3_sloe_n                                                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; usb_controller:u3_usb_controller|fx3_sloe_n~_wirecell                                                                                                                                                     ; N/A     ;
; fx3_sloe_n                                                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; usb_controller:u3_usb_controller|fx3_sloe_n~_wirecell                                                                                                                                                     ; N/A     ;
; fx3_slrd_n                                                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; usb_controller:u3_usb_controller|fx3_slrd_n~_wirecell                                                                                                                                                     ; N/A     ;
; fx3_slrd_n                                                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; usb_controller:u3_usb_controller|fx3_slrd_n~_wirecell                                                                                                                                                     ; N/A     ;
; fx3_slwr_n                                                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; usb_controller:u3_usb_controller|fx3_slwr_n~_wirecell                                                                                                                                                     ; N/A     ;
; fx3_slwr_n                                                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; usb_controller:u3_usb_controller|fx3_slwr_n~_wirecell                                                                                                                                                     ; N/A     ;
; sys_ctrl:u1_sys_ctrl|clk_100m                                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sys_ctrl:u1_sys_ctrl|pll_controller:pll_controller_inst|altpll:altpll_component|pll_controller_altpll:auto_generated|wire_pll1_clk[4]                                                                     ; N/A     ;
; usb_controller:u3_usb_controller|fifo_rdreq                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; usb_controller:u3_usb_controller|fifo_rdreq                                                                                                                                                               ; N/A     ;
; usb_controller:u3_usb_controller|fifo_rdreq                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; usb_controller:u3_usb_controller|fifo_rdreq                                                                                                                                                               ; N/A     ;
; usb_controller:u3_usb_controller|fx3_dir                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; usb_controller:u3_usb_controller|fx3_dir~_wirecell                                                                                                                                                        ; N/A     ;
; usb_controller:u3_usb_controller|fx3_dir                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; usb_controller:u3_usb_controller|fx3_dir~_wirecell                                                                                                                                                        ; N/A     ;
; usb_controller:u3_usb_controller|fx3_rdb[0]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; usb_controller:u3_usb_controller|fx3_rdb[0]                                                                                                                                                               ; N/A     ;
; usb_controller:u3_usb_controller|fx3_rdb[0]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; usb_controller:u3_usb_controller|fx3_rdb[0]                                                                                                                                                               ; N/A     ;
; usb_controller:u3_usb_controller|fx3_rdb[10]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; usb_controller:u3_usb_controller|fx3_rdb[10]                                                                                                                                                              ; N/A     ;
; usb_controller:u3_usb_controller|fx3_rdb[10]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; usb_controller:u3_usb_controller|fx3_rdb[10]                                                                                                                                                              ; N/A     ;
; usb_controller:u3_usb_controller|fx3_rdb[11]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; usb_controller:u3_usb_controller|fx3_rdb[11]                                                                                                                                                              ; N/A     ;
; usb_controller:u3_usb_controller|fx3_rdb[11]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; usb_controller:u3_usb_controller|fx3_rdb[11]                                                                                                                                                              ; N/A     ;
; usb_controller:u3_usb_controller|fx3_rdb[12]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; usb_controller:u3_usb_controller|fx3_rdb[12]                                                                                                                                                              ; N/A     ;
; usb_controller:u3_usb_controller|fx3_rdb[12]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; usb_controller:u3_usb_controller|fx3_rdb[12]                                                                                                                                                              ; N/A     ;
; usb_controller:u3_usb_controller|fx3_rdb[13]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; usb_controller:u3_usb_controller|fx3_rdb[13]                                                                                                                                                              ; N/A     ;
; usb_controller:u3_usb_controller|fx3_rdb[13]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; usb_controller:u3_usb_controller|fx3_rdb[13]                                                                                                                                                              ; N/A     ;
; usb_controller:u3_usb_controller|fx3_rdb[14]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; usb_controller:u3_usb_controller|fx3_rdb[14]                                                                                                                                                              ; N/A     ;
; usb_controller:u3_usb_controller|fx3_rdb[14]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; usb_controller:u3_usb_controller|fx3_rdb[14]                                                                                                                                                              ; N/A     ;
; usb_controller:u3_usb_controller|fx3_rdb[15]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; usb_controller:u3_usb_controller|fx3_rdb[15]                                                                                                                                                              ; N/A     ;
; usb_controller:u3_usb_controller|fx3_rdb[15]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; usb_controller:u3_usb_controller|fx3_rdb[15]                                                                                                                                                              ; N/A     ;
; usb_controller:u3_usb_controller|fx3_rdb[16]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; usb_controller:u3_usb_controller|fx3_rdb[16]                                                                                                                                                              ; N/A     ;
; usb_controller:u3_usb_controller|fx3_rdb[16]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; usb_controller:u3_usb_controller|fx3_rdb[16]                                                                                                                                                              ; N/A     ;
; usb_controller:u3_usb_controller|fx3_rdb[17]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; usb_controller:u3_usb_controller|fx3_rdb[17]                                                                                                                                                              ; N/A     ;
; usb_controller:u3_usb_controller|fx3_rdb[17]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; usb_controller:u3_usb_controller|fx3_rdb[17]                                                                                                                                                              ; N/A     ;
; usb_controller:u3_usb_controller|fx3_rdb[18]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; usb_controller:u3_usb_controller|fx3_rdb[18]                                                                                                                                                              ; N/A     ;
; usb_controller:u3_usb_controller|fx3_rdb[18]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; usb_controller:u3_usb_controller|fx3_rdb[18]                                                                                                                                                              ; N/A     ;
; usb_controller:u3_usb_controller|fx3_rdb[19]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; usb_controller:u3_usb_controller|fx3_rdb[19]                                                                                                                                                              ; N/A     ;
; usb_controller:u3_usb_controller|fx3_rdb[19]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; usb_controller:u3_usb_controller|fx3_rdb[19]                                                                                                                                                              ; N/A     ;
; usb_controller:u3_usb_controller|fx3_rdb[1]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; usb_controller:u3_usb_controller|fx3_rdb[1]                                                                                                                                                               ; N/A     ;
; usb_controller:u3_usb_controller|fx3_rdb[1]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; usb_controller:u3_usb_controller|fx3_rdb[1]                                                                                                                                                               ; N/A     ;
; usb_controller:u3_usb_controller|fx3_rdb[20]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; usb_controller:u3_usb_controller|fx3_rdb[20]                                                                                                                                                              ; N/A     ;
; usb_controller:u3_usb_controller|fx3_rdb[20]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; usb_controller:u3_usb_controller|fx3_rdb[20]                                                                                                                                                              ; N/A     ;
; usb_controller:u3_usb_controller|fx3_rdb[21]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; usb_controller:u3_usb_controller|fx3_rdb[21]                                                                                                                                                              ; N/A     ;
; usb_controller:u3_usb_controller|fx3_rdb[21]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; usb_controller:u3_usb_controller|fx3_rdb[21]                                                                                                                                                              ; N/A     ;
; usb_controller:u3_usb_controller|fx3_rdb[22]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; usb_controller:u3_usb_controller|fx3_rdb[22]                                                                                                                                                              ; N/A     ;
; usb_controller:u3_usb_controller|fx3_rdb[22]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; usb_controller:u3_usb_controller|fx3_rdb[22]                                                                                                                                                              ; N/A     ;
; usb_controller:u3_usb_controller|fx3_rdb[23]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; usb_controller:u3_usb_controller|fx3_rdb[23]                                                                                                                                                              ; N/A     ;
; usb_controller:u3_usb_controller|fx3_rdb[23]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; usb_controller:u3_usb_controller|fx3_rdb[23]                                                                                                                                                              ; N/A     ;
; usb_controller:u3_usb_controller|fx3_rdb[24]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; usb_controller:u3_usb_controller|fx3_rdb[24]                                                                                                                                                              ; N/A     ;
; usb_controller:u3_usb_controller|fx3_rdb[24]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; usb_controller:u3_usb_controller|fx3_rdb[24]                                                                                                                                                              ; N/A     ;
; usb_controller:u3_usb_controller|fx3_rdb[25]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; usb_controller:u3_usb_controller|fx3_rdb[25]                                                                                                                                                              ; N/A     ;
; usb_controller:u3_usb_controller|fx3_rdb[25]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; usb_controller:u3_usb_controller|fx3_rdb[25]                                                                                                                                                              ; N/A     ;
; usb_controller:u3_usb_controller|fx3_rdb[26]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; usb_controller:u3_usb_controller|fx3_rdb[26]                                                                                                                                                              ; N/A     ;
; usb_controller:u3_usb_controller|fx3_rdb[26]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; usb_controller:u3_usb_controller|fx3_rdb[26]                                                                                                                                                              ; N/A     ;
; usb_controller:u3_usb_controller|fx3_rdb[27]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; usb_controller:u3_usb_controller|fx3_rdb[27]                                                                                                                                                              ; N/A     ;
; usb_controller:u3_usb_controller|fx3_rdb[27]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; usb_controller:u3_usb_controller|fx3_rdb[27]                                                                                                                                                              ; N/A     ;
; usb_controller:u3_usb_controller|fx3_rdb[28]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; usb_controller:u3_usb_controller|fx3_rdb[28]                                                                                                                                                              ; N/A     ;
; usb_controller:u3_usb_controller|fx3_rdb[28]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; usb_controller:u3_usb_controller|fx3_rdb[28]                                                                                                                                                              ; N/A     ;
; usb_controller:u3_usb_controller|fx3_rdb[29]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; usb_controller:u3_usb_controller|fx3_rdb[29]                                                                                                                                                              ; N/A     ;
; usb_controller:u3_usb_controller|fx3_rdb[29]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; usb_controller:u3_usb_controller|fx3_rdb[29]                                                                                                                                                              ; N/A     ;
; usb_controller:u3_usb_controller|fx3_rdb[2]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; usb_controller:u3_usb_controller|fx3_rdb[2]                                                                                                                                                               ; N/A     ;
; usb_controller:u3_usb_controller|fx3_rdb[2]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; usb_controller:u3_usb_controller|fx3_rdb[2]                                                                                                                                                               ; N/A     ;
; usb_controller:u3_usb_controller|fx3_rdb[30]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; usb_controller:u3_usb_controller|fx3_rdb[30]                                                                                                                                                              ; N/A     ;
; usb_controller:u3_usb_controller|fx3_rdb[30]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; usb_controller:u3_usb_controller|fx3_rdb[30]                                                                                                                                                              ; N/A     ;
; usb_controller:u3_usb_controller|fx3_rdb[31]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; usb_controller:u3_usb_controller|fx3_rdb[31]                                                                                                                                                              ; N/A     ;
; usb_controller:u3_usb_controller|fx3_rdb[31]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; usb_controller:u3_usb_controller|fx3_rdb[31]                                                                                                                                                              ; N/A     ;
; usb_controller:u3_usb_controller|fx3_rdb[3]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; usb_controller:u3_usb_controller|fx3_rdb[3]                                                                                                                                                               ; N/A     ;
; usb_controller:u3_usb_controller|fx3_rdb[3]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; usb_controller:u3_usb_controller|fx3_rdb[3]                                                                                                                                                               ; N/A     ;
; usb_controller:u3_usb_controller|fx3_rdb[4]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; usb_controller:u3_usb_controller|fx3_rdb[4]                                                                                                                                                               ; N/A     ;
; usb_controller:u3_usb_controller|fx3_rdb[4]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; usb_controller:u3_usb_controller|fx3_rdb[4]                                                                                                                                                               ; N/A     ;
; usb_controller:u3_usb_controller|fx3_rdb[5]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; usb_controller:u3_usb_controller|fx3_rdb[5]                                                                                                                                                               ; N/A     ;
; usb_controller:u3_usb_controller|fx3_rdb[5]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; usb_controller:u3_usb_controller|fx3_rdb[5]                                                                                                                                                               ; N/A     ;
; usb_controller:u3_usb_controller|fx3_rdb[6]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; usb_controller:u3_usb_controller|fx3_rdb[6]                                                                                                                                                               ; N/A     ;
; usb_controller:u3_usb_controller|fx3_rdb[6]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; usb_controller:u3_usb_controller|fx3_rdb[6]                                                                                                                                                               ; N/A     ;
; usb_controller:u3_usb_controller|fx3_rdb[7]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; usb_controller:u3_usb_controller|fx3_rdb[7]                                                                                                                                                               ; N/A     ;
; usb_controller:u3_usb_controller|fx3_rdb[7]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; usb_controller:u3_usb_controller|fx3_rdb[7]                                                                                                                                                               ; N/A     ;
; usb_controller:u3_usb_controller|fx3_rdb[8]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; usb_controller:u3_usb_controller|fx3_rdb[8]                                                                                                                                                               ; N/A     ;
; usb_controller:u3_usb_controller|fx3_rdb[8]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; usb_controller:u3_usb_controller|fx3_rdb[8]                                                                                                                                                               ; N/A     ;
; usb_controller:u3_usb_controller|fx3_rdb[9]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; usb_controller:u3_usb_controller|fx3_rdb[9]                                                                                                                                                               ; N/A     ;
; usb_controller:u3_usb_controller|fx3_rdb[9]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; usb_controller:u3_usb_controller|fx3_rdb[9]                                                                                                                                                               ; N/A     ;
; usb_controller:u3_usb_controller|fx3_rdb_en                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; usb_controller:u3_usb_controller|fx3_rdb_en                                                                                                                                                               ; N/A     ;
; usb_controller:u3_usb_controller|fx3_rdb_en                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; usb_controller:u3_usb_controller|fx3_rdb_en                                                                                                                                                               ; N/A     ;
; usb_controller:u3_usb_controller|fxstate.FXS_IDLE                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; usb_controller:u3_usb_controller|fxstate.FXS_IDLE                                                                                                                                                         ; N/A     ;
; usb_controller:u3_usb_controller|fxstate.FXS_IDLE                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; usb_controller:u3_usb_controller|fxstate.FXS_IDLE                                                                                                                                                         ; N/A     ;
; usb_controller:u3_usb_controller|fxstate.FXS_RDLY                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; usb_controller:u3_usb_controller|fxstate.FXS_RDLY                                                                                                                                                         ; N/A     ;
; usb_controller:u3_usb_controller|fxstate.FXS_RDLY                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; usb_controller:u3_usb_controller|fxstate.FXS_RDLY                                                                                                                                                         ; N/A     ;
; usb_controller:u3_usb_controller|fxstate.FXS_READ                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; usb_controller:u3_usb_controller|fxstate.FXS_READ                                                                                                                                                         ; N/A     ;
; usb_controller:u3_usb_controller|fxstate.FXS_READ                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; usb_controller:u3_usb_controller|fxstate.FXS_READ                                                                                                                                                         ; N/A     ;
; usb_controller:u3_usb_controller|fxstate.FXS_REST                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; usb_controller:u3_usb_controller|fxstate.FXS_REST~_wirecell                                                                                                                                               ; N/A     ;
; usb_controller:u3_usb_controller|fxstate.FXS_REST                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; usb_controller:u3_usb_controller|fxstate.FXS_REST~_wirecell                                                                                                                                               ; N/A     ;
; usb_controller:u3_usb_controller|fxstate.FXS_RSOP                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; usb_controller:u3_usb_controller|fxstate.FXS_RSOP                                                                                                                                                         ; N/A     ;
; usb_controller:u3_usb_controller|fxstate.FXS_RSOP                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; usb_controller:u3_usb_controller|fxstate.FXS_RSOP                                                                                                                                                         ; N/A     ;
; usb_controller:u3_usb_controller|fxstate.FXS_WRIT                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; usb_controller:u3_usb_controller|fxstate.FXS_WRIT                                                                                                                                                         ; N/A     ;
; usb_controller:u3_usb_controller|fxstate.FXS_WRIT                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; usb_controller:u3_usb_controller|fxstate.FXS_WRIT                                                                                                                                                         ; N/A     ;
; usb_controller:u3_usb_controller|fxstate.FXS_WSOP                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; usb_controller:u3_usb_controller|fxstate.FXS_WSOP                                                                                                                                                         ; N/A     ;
; usb_controller:u3_usb_controller|fxstate.FXS_WSOP                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; usb_controller:u3_usb_controller|fxstate.FXS_WSOP                                                                                                                                                         ; N/A     ;
; usb_controller:u3_usb_controller|loopback_fifo:loopback_fifo_inst|usedw[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; usb_controller:u3_usb_controller|loopback_fifo:loopback_fifo_inst|scfifo:scfifo_component|scfifo_d731:auto_generated|a_dpfifo_kd31:dpfifo|a_fefifo_jaf:fifo_state|cntr_op7:count_usedw|counter_reg_bit[0] ; N/A     ;
; usb_controller:u3_usb_controller|loopback_fifo:loopback_fifo_inst|usedw[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; usb_controller:u3_usb_controller|loopback_fifo:loopback_fifo_inst|scfifo:scfifo_component|scfifo_d731:auto_generated|a_dpfifo_kd31:dpfifo|a_fefifo_jaf:fifo_state|cntr_op7:count_usedw|counter_reg_bit[0] ; N/A     ;
; usb_controller:u3_usb_controller|loopback_fifo:loopback_fifo_inst|usedw[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; usb_controller:u3_usb_controller|loopback_fifo:loopback_fifo_inst|scfifo:scfifo_component|scfifo_d731:auto_generated|a_dpfifo_kd31:dpfifo|a_fefifo_jaf:fifo_state|cntr_op7:count_usedw|counter_reg_bit[1] ; N/A     ;
; usb_controller:u3_usb_controller|loopback_fifo:loopback_fifo_inst|usedw[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; usb_controller:u3_usb_controller|loopback_fifo:loopback_fifo_inst|scfifo:scfifo_component|scfifo_d731:auto_generated|a_dpfifo_kd31:dpfifo|a_fefifo_jaf:fifo_state|cntr_op7:count_usedw|counter_reg_bit[1] ; N/A     ;
; usb_controller:u3_usb_controller|loopback_fifo:loopback_fifo_inst|usedw[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; usb_controller:u3_usb_controller|loopback_fifo:loopback_fifo_inst|scfifo:scfifo_component|scfifo_d731:auto_generated|a_dpfifo_kd31:dpfifo|a_fefifo_jaf:fifo_state|cntr_op7:count_usedw|counter_reg_bit[2] ; N/A     ;
; usb_controller:u3_usb_controller|loopback_fifo:loopback_fifo_inst|usedw[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; usb_controller:u3_usb_controller|loopback_fifo:loopback_fifo_inst|scfifo:scfifo_component|scfifo_d731:auto_generated|a_dpfifo_kd31:dpfifo|a_fefifo_jaf:fifo_state|cntr_op7:count_usedw|counter_reg_bit[2] ; N/A     ;
; usb_controller:u3_usb_controller|loopback_fifo:loopback_fifo_inst|usedw[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; usb_controller:u3_usb_controller|loopback_fifo:loopback_fifo_inst|scfifo:scfifo_component|scfifo_d731:auto_generated|a_dpfifo_kd31:dpfifo|a_fefifo_jaf:fifo_state|cntr_op7:count_usedw|counter_reg_bit[3] ; N/A     ;
; usb_controller:u3_usb_controller|loopback_fifo:loopback_fifo_inst|usedw[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; usb_controller:u3_usb_controller|loopback_fifo:loopback_fifo_inst|scfifo:scfifo_component|scfifo_d731:auto_generated|a_dpfifo_kd31:dpfifo|a_fefifo_jaf:fifo_state|cntr_op7:count_usedw|counter_reg_bit[3] ; N/A     ;
; usb_controller:u3_usb_controller|loopback_fifo:loopback_fifo_inst|usedw[4] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; usb_controller:u3_usb_controller|loopback_fifo:loopback_fifo_inst|scfifo:scfifo_component|scfifo_d731:auto_generated|a_dpfifo_kd31:dpfifo|a_fefifo_jaf:fifo_state|cntr_op7:count_usedw|counter_reg_bit[4] ; N/A     ;
; usb_controller:u3_usb_controller|loopback_fifo:loopback_fifo_inst|usedw[4] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; usb_controller:u3_usb_controller|loopback_fifo:loopback_fifo_inst|scfifo:scfifo_component|scfifo_d731:auto_generated|a_dpfifo_kd31:dpfifo|a_fefifo_jaf:fifo_state|cntr_op7:count_usedw|counter_reg_bit[4] ; N/A     ;
; usb_controller:u3_usb_controller|loopback_fifo:loopback_fifo_inst|usedw[5] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; usb_controller:u3_usb_controller|loopback_fifo:loopback_fifo_inst|scfifo:scfifo_component|scfifo_d731:auto_generated|a_dpfifo_kd31:dpfifo|a_fefifo_jaf:fifo_state|cntr_op7:count_usedw|counter_reg_bit[5] ; N/A     ;
; usb_controller:u3_usb_controller|loopback_fifo:loopback_fifo_inst|usedw[5] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; usb_controller:u3_usb_controller|loopback_fifo:loopback_fifo_inst|scfifo:scfifo_component|scfifo_d731:auto_generated|a_dpfifo_kd31:dpfifo|a_fefifo_jaf:fifo_state|cntr_op7:count_usedw|counter_reg_bit[5] ; N/A     ;
; usb_controller:u3_usb_controller|loopback_fifo:loopback_fifo_inst|usedw[6] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; usb_controller:u3_usb_controller|loopback_fifo:loopback_fifo_inst|scfifo:scfifo_component|scfifo_d731:auto_generated|a_dpfifo_kd31:dpfifo|a_fefifo_jaf:fifo_state|cntr_op7:count_usedw|counter_reg_bit[6] ; N/A     ;
; usb_controller:u3_usb_controller|loopback_fifo:loopback_fifo_inst|usedw[6] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; usb_controller:u3_usb_controller|loopback_fifo:loopback_fifo_inst|scfifo:scfifo_component|scfifo_d731:auto_generated|a_dpfifo_kd31:dpfifo|a_fefifo_jaf:fifo_state|cntr_op7:count_usedw|counter_reg_bit[6] ; N/A     ;
; usb_controller:u3_usb_controller|loopback_fifo:loopback_fifo_inst|usedw[7] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; usb_controller:u3_usb_controller|loopback_fifo:loopback_fifo_inst|scfifo:scfifo_component|scfifo_d731:auto_generated|a_dpfifo_kd31:dpfifo|a_fefifo_jaf:fifo_state|cntr_op7:count_usedw|counter_reg_bit[7] ; N/A     ;
; usb_controller:u3_usb_controller|loopback_fifo:loopback_fifo_inst|usedw[7] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; usb_controller:u3_usb_controller|loopback_fifo:loopback_fifo_inst|scfifo:scfifo_component|scfifo_d731:auto_generated|a_dpfifo_kd31:dpfifo|a_fefifo_jaf:fifo_state|cntr_op7:count_usedw|counter_reg_bit[7] ; N/A     ;
; usb_controller:u3_usb_controller|loopback_fifo:loopback_fifo_inst|usedw[8] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; usb_controller:u3_usb_controller|loopback_fifo:loopback_fifo_inst|scfifo:scfifo_component|scfifo_d731:auto_generated|a_dpfifo_kd31:dpfifo|a_fefifo_jaf:fifo_state|cntr_op7:count_usedw|counter_reg_bit[8] ; N/A     ;
; usb_controller:u3_usb_controller|loopback_fifo:loopback_fifo_inst|usedw[8] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; usb_controller:u3_usb_controller|loopback_fifo:loopback_fifo_inst|scfifo:scfifo_component|scfifo_d731:auto_generated|a_dpfifo_kd31:dpfifo|a_fefifo_jaf:fifo_state|cntr_op7:count_usedw|counter_reg_bit[8] ; N/A     ;
; usb_controller:u3_usb_controller|loopback_fifo:loopback_fifo_inst|usedw[9] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; usb_controller:u3_usb_controller|loopback_fifo:loopback_fifo_inst|scfifo:scfifo_component|scfifo_d731:auto_generated|a_dpfifo_kd31:dpfifo|a_fefifo_jaf:fifo_state|cntr_op7:count_usedw|counter_reg_bit[9] ; N/A     ;
; usb_controller:u3_usb_controller|loopback_fifo:loopback_fifo_inst|usedw[9] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; usb_controller:u3_usb_controller|loopback_fifo:loopback_fifo_inst|scfifo:scfifo_component|scfifo_d731:auto_generated|a_dpfifo_kd31:dpfifo|a_fefifo_jaf:fifo_state|cntr_op7:count_usedw|counter_reg_bit[9] ; N/A     ;
+----------------------------------------------------------------------------+---------------+-----------+----------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Mon Jul 22 11:22:27 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off hsc -c hsc
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/fifo/loopback_fifo.v
    Info (12023): Found entity 1: loopback_fifo
Info (12021): Found 1 design units, including 1 entities, in source file source_code/usb_controller.v
    Info (12023): Found entity 1: usb_controller
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/pll/pll_controller.v
    Info (12023): Found entity 1: pll_controller
Info (12021): Found 1 design units, including 1 entities, in source file source_code/sys_ctrl.v
    Info (12023): Found entity 1: sys_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file source_code/led_controller.v
    Info (12023): Found entity 1: led_controller
Info (12021): Found 1 design units, including 1 entities, in source file source_code/hsc.v
    Info (12023): Found entity 1: hsc
Info (12127): Elaborating entity "hsc" for the top level hierarchy
Info (12128): Elaborating entity "sys_ctrl" for hierarchy "sys_ctrl:u1_sys_ctrl"
Info (12128): Elaborating entity "pll_controller" for hierarchy "sys_ctrl:u1_sys_ctrl|pll_controller:pll_controller_inst"
Info (12128): Elaborating entity "altpll" for hierarchy "sys_ctrl:u1_sys_ctrl|pll_controller:pll_controller_inst|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "sys_ctrl:u1_sys_ctrl|pll_controller:pll_controller_inst|altpll:altpll_component"
Info (12133): Instantiated megafunction "sys_ctrl:u1_sys_ctrl|pll_controller:pll_controller_inst|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "4"
    Info (12134): Parameter "clk1_phase_shift" = "5000"
    Info (12134): Parameter "clk2_divide_by" = "1"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "2"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "clk3_divide_by" = "5"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "13"
    Info (12134): Parameter "clk3_phase_shift" = "0"
    Info (12134): Parameter "clk4_divide_by" = "1"
    Info (12134): Parameter "clk4_duty_cycle" = "50"
    Info (12134): Parameter "clk4_multiply_by" = "4"
    Info (12134): Parameter "clk4_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "40000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_controller"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_USED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_controller_altpll.v
    Info (12023): Found entity 1: pll_controller_altpll
Info (12128): Elaborating entity "pll_controller_altpll" for hierarchy "sys_ctrl:u1_sys_ctrl|pll_controller:pll_controller_inst|altpll:altpll_component|pll_controller_altpll:auto_generated"
Info (12128): Elaborating entity "led_controller" for hierarchy "led_controller:u2_led_controller"
Info (12128): Elaborating entity "usb_controller" for hierarchy "usb_controller:u3_usb_controller"
Info (12128): Elaborating entity "loopback_fifo" for hierarchy "usb_controller:u3_usb_controller|loopback_fifo:loopback_fifo_inst"
Info (12128): Elaborating entity "scfifo" for hierarchy "usb_controller:u3_usb_controller|loopback_fifo:loopback_fifo_inst|scfifo:scfifo_component"
Info (12130): Elaborated megafunction instantiation "usb_controller:u3_usb_controller|loopback_fifo:loopback_fifo_inst|scfifo:scfifo_component"
Info (12133): Instantiated megafunction "usb_controller:u3_usb_controller|loopback_fifo:loopback_fifo_inst|scfifo:scfifo_component" with the following parameter:
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_d731.tdf
    Info (12023): Found entity 1: scfifo_d731
Info (12128): Elaborating entity "scfifo_d731" for hierarchy "usb_controller:u3_usb_controller|loopback_fifo:loopback_fifo_inst|scfifo:scfifo_component|scfifo_d731:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_kd31.tdf
    Info (12023): Found entity 1: a_dpfifo_kd31
Info (12128): Elaborating entity "a_dpfifo_kd31" for hierarchy "usb_controller:u3_usb_controller|loopback_fifo:loopback_fifo_inst|scfifo:scfifo_component|scfifo_d731:auto_generated|a_dpfifo_kd31:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_jaf.tdf
    Info (12023): Found entity 1: a_fefifo_jaf
Info (12128): Elaborating entity "a_fefifo_jaf" for hierarchy "usb_controller:u3_usb_controller|loopback_fifo:loopback_fifo_inst|scfifo:scfifo_component|scfifo_d731:auto_generated|a_dpfifo_kd31:dpfifo|a_fefifo_jaf:fifo_state"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_op7.tdf
    Info (12023): Found entity 1: cntr_op7
Info (12128): Elaborating entity "cntr_op7" for hierarchy "usb_controller:u3_usb_controller|loopback_fifo:loopback_fifo_inst|scfifo:scfifo_component|scfifo_d731:auto_generated|a_dpfifo_kd31:dpfifo|a_fefifo_jaf:fifo_state|cntr_op7:count_usedw"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_q911.tdf
    Info (12023): Found entity 1: dpram_q911
Info (12128): Elaborating entity "dpram_q911" for hierarchy "usb_controller:u3_usb_controller|loopback_fifo:loopback_fifo_inst|scfifo:scfifo_component|scfifo_d731:auto_generated|a_dpfifo_kd31:dpfifo|dpram_q911:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c6k1.tdf
    Info (12023): Found entity 1: altsyncram_c6k1
Info (12128): Elaborating entity "altsyncram_c6k1" for hierarchy "usb_controller:u3_usb_controller|loopback_fifo:loopback_fifo_inst|scfifo:scfifo_component|scfifo_d731:auto_generated|a_dpfifo_kd31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_cpb.tdf
    Info (12023): Found entity 1: cntr_cpb
Info (12128): Elaborating entity "cntr_cpb" for hierarchy "usb_controller:u3_usb_controller|loopback_fifo:loopback_fifo_inst|scfifo:scfifo_component|scfifo_d731:auto_generated|a_dpfifo_kd31:dpfifo|cntr_cpb:rd_ptr_count"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_k124.tdf
    Info (12023): Found entity 1: altsyncram_k124
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf
    Info (12023): Found entity 1: mux_tsc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_pgi.tdf
    Info (12023): Found entity 1: cntr_pgi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf
    Info (12023): Found entity 1: cmpr_tgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_m9j.tdf
    Info (12023): Found entity 1: cntr_m9j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ggi.tdf
    Info (12023): Found entity 1: cntr_ggi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 4 registers lost all their fanouts during netlist optimizations.
Warning (15899): PLL "sys_ctrl:u1_sys_ctrl|pll_controller:pll_controller_inst|altpll:altpll_component|pll_controller_altpll:auto_generated|pll1" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK[2] is not connected
Info (128000): Starting physical synthesis optimizations for speed
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 3 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   40.000   SYSTEM_CLK
    Info (332111):   40.000 u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332111):   10.000 u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4]
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:01
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (18057): The assignment to disallow NOT gate push-back on register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff" is ignored
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:auto_signaltap_0"
Info (128000): Starting physical synthesis optimizations for speed
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:01
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (128000): Starting physical synthesis optimizations for speed
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:00
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_0" to all 191 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2274 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 9 input pins
    Info (21059): Implemented 10 output pins
    Info (21060): Implemented 32 bidirectional pins
    Info (21061): Implemented 2094 logic cells
    Info (21064): Implemented 127 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 590 megabytes
    Info: Processing ended: Mon Jul 22 11:22:50 2019
    Info: Elapsed time: 00:00:23
    Info: Total CPU time (on all processors): 00:00:14


