
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.002482                       # Number of seconds simulated
sim_ticks                                  2482051710                       # Number of ticks simulated
final_tick                                 2482051710                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 451852                       # Simulator instruction rate (inst/s)
host_op_rate                                   498117                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              194787460                       # Simulator tick rate (ticks/s)
host_mem_usage                                 650264                       # Number of bytes of host memory used
host_seconds                                    12.74                       # Real time elapsed on the host
sim_insts                                     5757651                       # Number of instructions simulated
sim_ops                                       6347188                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           435                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   2482051710                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           21440                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           42752                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               64192                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        21440                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          21440                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst              335                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              668                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 1003                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            8638015                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           17224460                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               25862475                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       8638015                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           8638015                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           8638015                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          17224460                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              25862475                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples       335.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples       668.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001102140                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 2070                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         1003                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       1003                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                   64192                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                    64192                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                 79                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                  6                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                 27                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                 70                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                 63                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                 67                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                 79                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                 96                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                139                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                189                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10                88                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                 9                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12                15                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13                17                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14                51                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                 8                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                     2481956880                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   1003                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                      775                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      157                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       50                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       12                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        7                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        1                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        1                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          166                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     377.831325                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    291.815434                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    247.041197                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127            25     15.06%     15.06% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           26     15.66%     30.72% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           19     11.45%     42.17% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           73     43.98%     86.14% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639            5      3.01%     89.16% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767            4      2.41%     91.57% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            1      0.60%     92.17% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            1      0.60%     92.77% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           12      7.23%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           166                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst        21440                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data        42752                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 8638015.039581911638                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 17224459.840121541172                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          335                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data          668                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     12898390                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     22906470                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     38502.66                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     34291.12                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                      16998610                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 35804860                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                     5015000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      16947.77                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 35697.77                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                         25.86                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      25.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.20                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.20                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.01                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                       830                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  82.75                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                     2474533.28                       # Average gap between requests
system.mem_ctrl.pageHitRate                     82.75                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                    606900                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                    311190                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  3477180                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          20897760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy               9165600                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy                649440                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy         98665860                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy         11521920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy         532436580                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy               677732430                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             273.053308                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime            2460224780                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE        763050                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF        8840000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF    2213883460                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN     30010490                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       12166850                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    216387860                       # Time in different power states
system.mem_ctrl_1.actEnergy                    628320                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    318780                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  3684240                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          33190560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy              12134730                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy               1023360                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy        163929720                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy         13500000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy         495054480                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy               723464190                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             291.478291                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime            2452239950                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       1190160                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF       14040000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF    2058124095                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN     35141380                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       14029540                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN    359526535                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   2482051710                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 1453459                       # Number of BP lookups
system.cpu.branchPred.condPredicted            941202                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            103690                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               629426                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  299135                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             47.525047                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  163503                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              97246                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          157814                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              66201                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            91613                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted           77                       # Number of mispredicted indirect branches.
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   2482051710                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2482051710                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   2482051710                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   2482051710                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      2482051710                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          5705867                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            1124408                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        8949278                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     1453459                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             528839                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       4443918                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  207912                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  133                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           861                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                   1045862                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1902                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            5673276                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.729233                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.385384                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2014469     35.51%     35.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   376956      6.64%     42.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   412093      7.26%     49.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  2869758     50.58%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              5673276                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.254731                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.568434                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   919798                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               1825641                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   2689580                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                134494                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 103763                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved               228425                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   199                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                7702197                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                   431                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 103763                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1094068                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  100908                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        1562293                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   2649757                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                162487                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                7395715                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents                   7517                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  14092                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                   2996                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             7897447                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              33520346                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          8143499                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               6743954                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  1153492                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              65865                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          66873                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    306783                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              1640982                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              755708                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            274486                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             6842                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    6948578                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded              129949                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   6627107                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              7088                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          731338                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      2363530                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            302                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       5673276                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.168127                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.172382                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2323288     40.95%     40.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1251745     22.06%     63.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              919367     16.21%     79.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1178876     20.78%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         5673276                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               137      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               4323329     65.24%     65.24% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                34297      0.52%     65.76% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     65.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     65.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     65.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     65.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     65.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     65.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     65.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     65.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     65.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     65.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     65.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     65.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     65.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     65.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     65.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     65.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     65.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     65.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     65.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     65.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     65.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     65.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     65.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     65.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     65.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     65.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     65.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     65.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     65.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     65.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     65.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     65.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     65.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     65.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     65.76% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1521138     22.95%     88.71% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              748190     11.29%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                6627107                       # Type of FU issued
system.cpu.iq.rate                           1.161455                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           18934546                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           7809973                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      6453581                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  32                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                6626954                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      16                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads            87096                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       209468                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          124                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        29303                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           68                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            12                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 103763                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  100770                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                    43                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             7078527                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            192172                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               1640982                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               755708                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts              65131                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     24                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                    11                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            124                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         101235                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         2634                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               103869                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               6521023                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               1518182                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            106084                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      2261121                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   904468                       # Number of branches executed
system.cpu.iew.exec_stores                     742939                       # Number of stores executed
system.cpu.iew.exec_rate                     1.142863                       # Inst execution rate
system.cpu.iew.wb_sent                        6485824                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       6453597                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   4207346                       # num instructions producing a value
system.cpu.iew.wb_consumers                   5916408                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.131046                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.711132                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          731339                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls          129647                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            103631                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      5470417                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.160275                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.196372                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2254074     41.20%     41.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1378222     25.19%     66.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       545397      9.97%     76.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      1292724     23.63%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            3                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      5470417                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              5757651                       # Number of instructions committed
system.cpu.commit.committedOps                6347188                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        2157919                       # Number of memory references committed
system.cpu.commit.loads                       1431514                       # Number of loads committed
system.cpu.commit.membars                       64818                       # Number of memory barriers committed
system.cpu.commit.branches                     896881                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   5646309                       # Number of committed integer instructions.
system.cpu.commit.function_calls                65561                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          4156686     65.49%     65.49% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           32583      0.51%     66.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     66.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     66.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     66.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     66.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     66.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     66.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     66.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     66.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     66.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     66.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     66.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     66.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     66.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     66.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     66.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     66.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     66.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     66.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     66.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     66.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     66.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     66.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     66.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     66.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     66.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     66.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     66.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     66.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     66.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     66.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     66.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     66.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     66.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1431514     22.55%     88.56% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         726389     11.44%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           6347188                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1292724                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     11256077                       # The number of ROB reads
system.cpu.rob.rob_writes                    14359928                       # The number of ROB writes
system.cpu.timesIdled                             262                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           32591                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     5757651                       # Number of Instructions Simulated
system.cpu.committedOps                       6347188                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.991006                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.991006                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.009076                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.009076                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  6891148                       # number of integer regfile reads
system.cpu.int_regfile_writes                 4495504                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                  24205682                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2045716                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 2744597                       # number of misc regfile reads
system.cpu.misc_regfile_writes                 259273                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   2482051710                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           478.579145                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2156642                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               938                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           2299.191898                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            155295                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   478.579145                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.934725                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.934725                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          443                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           8629890                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          8629890                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   2482051710                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      1365310                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1365310                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       660516                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         660516                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        65060                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        65060                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data        64818                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        64818                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::.cpu.data      2025826                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2025826                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2025826                       # number of overall hits
system.cpu.dcache.overall_hits::total         2025826                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data          513                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           513                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1019                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1019                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::.cpu.data         1532                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1532                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1532                       # number of overall misses
system.cpu.dcache.overall_misses::total          1532                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     22045365                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     22045365                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     81402420                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     81402420                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       115710                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       115710                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    103447785                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    103447785                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    103447785                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    103447785                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1365823                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1365823                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       661535                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       661535                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        65062                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        65062                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        64818                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        64818                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      2027358                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2027358                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2027358                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2027358                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000376                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000376                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001540                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001540                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000031                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000031                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000756                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000756                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000756                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000756                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 42973.421053                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 42973.421053                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 79884.612365                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 79884.612365                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        57855                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        57855                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 67524.663838                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 67524.663838                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 67524.663838                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 67524.663838                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          348                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    49.714286                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          328                       # number of writebacks
system.cpu.dcache.writebacks::total               328                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          135                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          135                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          459                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          459                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data          594                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          594                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          594                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          594                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          378                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          378                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          560                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          560                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data          938                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          938                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          938                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          938                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     14059635                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     14059635                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     45033810                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     45033810                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     59093445                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     59093445                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     59093445                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     59093445                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000277                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000277                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000847                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000847                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000463                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000463                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000463                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000463                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 37194.801587                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 37194.801587                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 80417.517857                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80417.517857                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 62999.408316                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62999.408316                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 62999.408316                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62999.408316                       # average overall mshr miss latency
system.cpu.dcache.replacements                    426                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   2482051710                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           309.912301                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1045762                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               356                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2937.533708                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             80475                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   309.912301                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.403532                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.403532                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          350                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          312                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.455729                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6275528                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6275528                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   2482051710                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      1045406                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1045406                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      1045406                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1045406                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1045406                       # number of overall hits
system.cpu.icache.overall_hits::total         1045406                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          456                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           456                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          456                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            456                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          456                       # number of overall misses
system.cpu.icache.overall_misses::total           456                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     36082815                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     36082815                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     36082815                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     36082815                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     36082815                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     36082815                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1045862                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1045862                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      1045862                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1045862                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1045862                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1045862                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000436                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000436                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000436                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000436                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000436                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000436                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 79128.980263                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 79128.980263                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 79128.980263                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 79128.980263                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 79128.980263                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 79128.980263                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1521                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          507                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           99                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           99                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst           99                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           99                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           99                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           99                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          357                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          357                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          357                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          357                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          357                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          357                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     29057130                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     29057130                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     29057130                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     29057130                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     29057130                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     29057130                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000341                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000341                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000341                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000341                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000341                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000341                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 81392.521008                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 81392.521008                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 81392.521008                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 81392.521008                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 81392.521008                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 81392.521008                       # average overall mshr miss latency
system.cpu.icache.replacements                      6                       # number of replacements
system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   2482051710                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.tags.tagsinuse          885.095987                       # Cycle average of tags in use
system.cpu.l2cache.tags.total_refs               1614                       # Total number of references to valid blocks.
system.cpu.l2cache.tags.sampled_refs             1003                       # Sample count of references to valid blocks.
system.cpu.l2cache.tags.avg_refs             1.609172                       # Average number of references to valid blocks.
system.cpu.l2cache.tags.warmup_cycle            70905                       # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::.cpu.inst   291.228291                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.cpu.data   593.867696                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::.cpu.inst     0.035550                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.cpu.data     0.072494                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::total     0.108044                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_task_id_blocks::1024         1003                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::3          953                       # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_percent::1024     0.122437                       # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.tag_accesses           104875                       # Number of tag accesses
system.cpu.l2cache.tags.data_accesses          104875                       # Number of data accesses
system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED   2482051710                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.WritebackDirty_hits::.writebacks          328                       # number of WritebackDirty hits
system.cpu.l2cache.WritebackDirty_hits::total          328                       # number of WritebackDirty hits
system.cpu.l2cache.ReadExReq_hits::.cpu.data            4                       # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total            4                       # number of ReadExReq hits
system.cpu.l2cache.ReadSharedReq_hits::.cpu.inst           20                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::.cpu.data          259                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::total          279                       # number of ReadSharedReq hits
system.cpu.l2cache.demand_hits::.cpu.inst           20                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::.cpu.data          263                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total             283                       # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::.cpu.inst           20                       # number of overall hits
system.cpu.l2cache.overall_hits::.cpu.data          263                       # number of overall hits
system.cpu.l2cache.overall_hits::total            283                       # number of overall hits
system.cpu.l2cache.ReadExReq_misses::.cpu.data          556                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total          556                       # number of ReadExReq misses
system.cpu.l2cache.ReadSharedReq_misses::.cpu.inst          337                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::.cpu.data          119                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::total          456                       # number of ReadSharedReq misses
system.cpu.l2cache.demand_misses::.cpu.inst          337                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.cpu.data          675                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total          1012                       # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::.cpu.inst          337                       # number of overall misses
system.cpu.l2cache.overall_misses::.cpu.data          675                       # number of overall misses
system.cpu.l2cache.overall_misses::total         1012                       # number of overall misses
system.cpu.l2cache.ReadExReq_miss_latency::.cpu.data     44008080                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total     44008080                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::.cpu.inst     28169295                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::.cpu.data     10218150                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::total     38387445                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.demand_miss_latency::.cpu.inst     28169295                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::.cpu.data     54226230                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total     82395525                       # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::.cpu.inst     28169295                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::.cpu.data     54226230                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total     82395525                       # number of overall miss cycles
system.cpu.l2cache.WritebackDirty_accesses::.writebacks          328                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackDirty_accesses::total          328                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::.cpu.data          560                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total          560                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.cpu.inst          357                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.cpu.data          378                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::total          735                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses::.cpu.inst          357                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.cpu.data          938                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total         1295                       # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::.cpu.inst          357                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.cpu.data          938                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total         1295                       # number of overall (read+write) accesses
system.cpu.l2cache.ReadExReq_miss_rate::.cpu.data     0.992857                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total     0.992857                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.943978                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.314815                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.620408                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.demand_miss_rate::.cpu.inst     0.943978                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.cpu.data     0.719616                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total     0.781467                       # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::.cpu.inst     0.943978                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.cpu.data     0.719616                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total     0.781467                       # miss rate for overall accesses
system.cpu.l2cache.ReadExReq_avg_miss_latency::.cpu.data 79151.223022                       # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 79151.223022                       # average ReadExReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 83588.412463                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 85866.806723                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 84182.993421                       # average ReadSharedReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::.cpu.inst 83588.412463                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::.cpu.data 80335.155556                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 81418.502964                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.cpu.inst 83588.412463                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.cpu.data 80335.155556                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 81418.502964                       # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.ReadSharedReq_mshr_hits::.cpu.inst            1                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.ReadSharedReq_mshr_hits::total            8                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.demand_mshr_hits::.cpu.inst            1                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::.cpu.data            7                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.overall_mshr_hits::.cpu.inst            1                       # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::.cpu.data            7                       # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu.l2cache.ReadExReq_mshr_misses::.cpu.data          556                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total          556                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          336                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.cpu.data          112                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::total          448                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.demand_mshr_misses::.cpu.inst          336                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::.cpu.data          668                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total         1004                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::.cpu.inst          336                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::.cpu.data          668                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total         1004                       # number of overall MSHR misses
system.cpu.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     39170880                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total     39170880                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     25180845                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      8213235                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total     33394080                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.cpu.inst     25180845                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.cpu.data     47384115                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total     72564960                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.cpu.inst     25180845                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.cpu.data     47384115                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total     72564960                       # number of overall MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.992857                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.992857                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.941176                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.296296                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.609524                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::.cpu.inst     0.941176                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::.cpu.data     0.712154                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total     0.775290                       # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::.cpu.inst     0.941176                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::.cpu.data     0.712154                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total     0.775290                       # mshr miss rate for overall accesses
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 70451.223022                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 70451.223022                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 74942.991071                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 73332.455357                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 74540.357143                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 74942.991071                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.cpu.data 70934.303892                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 72275.856574                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 74942.991071                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.cpu.data 70934.303892                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 72275.856574                       # average overall mshr miss latency
system.cpu.l2cache.replacements                     0                       # number of replacements
system.l2bus.snoop_filter.tot_requests           1727                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests          445                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests           38                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED   2482051710                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 734                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           328                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               104                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                560                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               560                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            735                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side          719                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side         2302                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    3021                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side        22784                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side        81024                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   103808                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 0                       # Total snoops (count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1295                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.039382                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.194578                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1244     96.06%     96.06% # Request fanout histogram
system.l2bus.snoop_fanout::1                       51      3.94%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1295                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy              1321965                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.1                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              774734                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy             2043188                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.snoop_filter.tot_requests          1003                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   2482051710                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                447                       # Transaction distribution
system.membus.trans_dist::ReadExReq               556                       # Transaction distribution
system.membus.trans_dist::ReadExResp              556                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           447                       # Transaction distribution
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.mem_ctrl.port         2006                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2006                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.l2cache.mem_side::system.mem_ctrl.port        64192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   64192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1003                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1003    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1003                       # Request fanout histogram
system.membus.reqLayer0.occupancy              436305                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            2302035                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
