Fitter report for SDRreceiver
Fri Sep 08 14:26:03 2017
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Dual Purpose and Dedicated Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. PLL Summary
 19. PLL Usage
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Non-Global High Fan-Out Signals
 26. Fitter RAM Summary
 27. Fitter DSP Block Usage Summary
 28. DSP Block Details
 29. Routing Usage Summary
 30. LAB Logic Elements
 31. LAB-wide Signals
 32. LAB Signals Sourced
 33. LAB Signals Sourced Out
 34. LAB Distinct Inputs
 35. I/O Rules Summary
 36. I/O Rules Details
 37. I/O Rules Matrix
 38. Fitter Device Options
 39. Operating Settings and Conditions
 40. Estimated Delay Added for Hold Timing Summary
 41. Estimated Delay Added for Hold Timing Details
 42. Fitter Messages
 43. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Fri Sep 08 14:26:03 2017       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; SDRreceiver                                 ;
; Top-level Entity Name              ; SDRreceiver                                 ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE22F17C6                                ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 4,651 / 22,320 ( 21 % )                     ;
;     Total combinational functions  ; 2,353 / 22,320 ( 11 % )                     ;
;     Dedicated logic registers      ; 4,579 / 22,320 ( 21 % )                     ;
; Total registers                    ; 4579                                        ;
; Total pins                         ; 19 / 154 ( 12 % )                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 378 / 608,256 ( < 1 % )                     ;
; Embedded Multiplier 9-bit elements ; 48 / 132 ( 36 % )                           ;
; Total PLLs                         ; 1 / 4 ( 25 % )                              ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE22F17C6                          ;                                       ;
; Nominal Core Supply Voltage                                                ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.13        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  13.3%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------+
; I/O Assignment Warnings                             ;
+--------------+--------------------------------------+
; Pin Name     ; Reason                               ;
+--------------+--------------------------------------+
; serial_tx    ; Missing drive strength and slew rate ;
; clk_adc      ; Missing drive strength and slew rate ;
; debug_led[0] ; Missing drive strength and slew rate ;
; debug_led[1] ; Missing drive strength and slew rate ;
; debug_led[2] ; Missing drive strength and slew rate ;
; debug_led[3] ; Missing drive strength and slew rate ;
+--------------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                 ; Action          ; Operation        ; Reason              ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                     ; Destination Port ; Destination Port Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr0_q_15|delay_signals[0][0]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_10_component|mult_4eu:auto_generated|mac_mult1 ; DATAB            ;                       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr0_q_15|delay_signals[0][1]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_10_component|mult_4eu:auto_generated|mac_mult1 ; DATAB            ;                       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr0_q_15|delay_signals[0][2]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_10_component|mult_4eu:auto_generated|mac_mult1 ; DATAB            ;                       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr0_q_15|delay_signals[0][3]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_10_component|mult_4eu:auto_generated|mac_mult1 ; DATAB            ;                       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr0_q_15|delay_signals[0][4]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_10_component|mult_4eu:auto_generated|mac_mult1 ; DATAB            ;                       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr0_q_15|delay_signals[0][5]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_10_component|mult_4eu:auto_generated|mac_mult1 ; DATAB            ;                       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr0_q_15|delay_signals[0][6]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_10_component|mult_4eu:auto_generated|mac_mult1 ; DATAB            ;                       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr0_q_15|delay_signals[0][7]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_10_component|mult_4eu:auto_generated|mac_mult1 ; DATAB            ;                       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr0_q_15|delay_signals[0][8]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_10_component|mult_4eu:auto_generated|mac_mult1 ; DATAB            ;                       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr0_q_15|delay_signals[0][9]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_10_component|mult_4eu:auto_generated|mac_mult1 ; DATAB            ;                       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr0_q_15|delay_signals[0][10] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_10_component|mult_4eu:auto_generated|mac_mult1 ; DATAB            ;                       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr0_q_15|delay_signals[0][11] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_10_component|mult_4eu:auto_generated|mac_mult1 ; DATAB            ;                       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr0_q_15|delay_signals[0][12] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_10_component|mult_4eu:auto_generated|mac_mult1 ; DATAB            ;                       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr0_q_15|delay_signals[0][13] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_10_component|mult_4eu:auto_generated|mac_mult1 ; DATAB            ;                       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr0_q_15|delay_signals[0][14] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_10_component|mult_4eu:auto_generated|mac_mult1 ; DATAB            ;                       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr0_q_15|delay_signals[0][15] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_10_component|mult_4eu:auto_generated|mac_mult1 ; DATAB            ;                       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_14|delay_signals[0][0]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_9_component|mult_4eu:auto_generated|mac_mult1  ; DATAB            ;                       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_14|delay_signals[0][1]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_9_component|mult_4eu:auto_generated|mac_mult1  ; DATAB            ;                       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_14|delay_signals[0][2]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_9_component|mult_4eu:auto_generated|mac_mult1  ; DATAB            ;                       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_14|delay_signals[0][3]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_9_component|mult_4eu:auto_generated|mac_mult1  ; DATAB            ;                       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_14|delay_signals[0][4]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_9_component|mult_4eu:auto_generated|mac_mult1  ; DATAB            ;                       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_14|delay_signals[0][5]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_9_component|mult_4eu:auto_generated|mac_mult1  ; DATAB            ;                       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_14|delay_signals[0][6]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_9_component|mult_4eu:auto_generated|mac_mult1  ; DATAB            ;                       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_14|delay_signals[0][7]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_9_component|mult_4eu:auto_generated|mac_mult1  ; DATAB            ;                       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_14|delay_signals[0][8]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_9_component|mult_4eu:auto_generated|mac_mult1  ; DATAB            ;                       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_14|delay_signals[0][9]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_9_component|mult_4eu:auto_generated|mac_mult1  ; DATAB            ;                       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_14|delay_signals[0][10] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_9_component|mult_4eu:auto_generated|mac_mult1  ; DATAB            ;                       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_14|delay_signals[0][11] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_9_component|mult_4eu:auto_generated|mac_mult1  ; DATAB            ;                       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_14|delay_signals[0][12] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_9_component|mult_4eu:auto_generated|mac_mult1  ; DATAB            ;                       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_14|delay_signals[0][13] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_9_component|mult_4eu:auto_generated|mac_mult1  ; DATAB            ;                       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_14|delay_signals[0][14] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_9_component|mult_4eu:auto_generated|mac_mult1  ; DATAB            ;                       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_14|delay_signals[0][15] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_9_component|mult_4eu:auto_generated|mac_mult1  ; DATAB            ;                       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr2_q_14|delay_signals[0][0]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_8_component|mult_4eu:auto_generated|mac_mult1  ; DATAB            ;                       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr2_q_14|delay_signals[0][1]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_8_component|mult_4eu:auto_generated|mac_mult1  ; DATAB            ;                       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr2_q_14|delay_signals[0][2]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_8_component|mult_4eu:auto_generated|mac_mult1  ; DATAB            ;                       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr2_q_14|delay_signals[0][3]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_8_component|mult_4eu:auto_generated|mac_mult1  ; DATAB            ;                       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr2_q_14|delay_signals[0][4]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_8_component|mult_4eu:auto_generated|mac_mult1  ; DATAB            ;                       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr2_q_14|delay_signals[0][5]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_8_component|mult_4eu:auto_generated|mac_mult1  ; DATAB            ;                       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr2_q_14|delay_signals[0][6]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_8_component|mult_4eu:auto_generated|mac_mult1  ; DATAB            ;                       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr2_q_14|delay_signals[0][7]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_8_component|mult_4eu:auto_generated|mac_mult1  ; DATAB            ;                       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr2_q_14|delay_signals[0][8]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_8_component|mult_4eu:auto_generated|mac_mult1  ; DATAB            ;                       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr2_q_14|delay_signals[0][9]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_8_component|mult_4eu:auto_generated|mac_mult1  ; DATAB            ;                       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr2_q_14|delay_signals[0][10] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_8_component|mult_4eu:auto_generated|mac_mult1  ; DATAB            ;                       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr2_q_14|delay_signals[0][11] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_8_component|mult_4eu:auto_generated|mac_mult1  ; DATAB            ;                       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr2_q_14|delay_signals[0][12] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_8_component|mult_4eu:auto_generated|mac_mult1  ; DATAB            ;                       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr2_q_14|delay_signals[0][13] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_8_component|mult_4eu:auto_generated|mac_mult1  ; DATAB            ;                       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr2_q_14|delay_signals[0][14] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_8_component|mult_4eu:auto_generated|mac_mult1  ; DATAB            ;                       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr2_q_14|delay_signals[0][15] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_8_component|mult_4eu:auto_generated|mac_mult1  ; DATAB            ;                       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_4eu:auto_generated|mac_mult1  ; DATAA            ;                       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]                                           ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_1                                              ; Q                ;                       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_1                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_4eu:auto_generated|mac_mult1  ; DATAA            ;                       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_1                              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_2                                              ; Q                ;                       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_2                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_4eu:auto_generated|mac_mult1  ; DATAA            ;                       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_2                              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_3                                              ; Q                ;                       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_3                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_4eu:auto_generated|mac_mult1  ; DATAA            ;                       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_3                              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_4                                              ; Q                ;                       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_4                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_4eu:auto_generated|mac_mult1  ; DATAA            ;                       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_4                              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_5                                              ; Q                ;                       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_5                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_4eu:auto_generated|mac_mult1  ; DATAA            ;                       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_5                              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_6                                              ; Q                ;                       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_6                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_4eu:auto_generated|mac_mult1  ; DATAA            ;                       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_6                              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_7                                              ; Q                ;                       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_7                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_4eu:auto_generated|mac_mult1  ; DATAA            ;                       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_7                              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_8                                              ; Q                ;                       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_8                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_4eu:auto_generated|mac_mult1  ; DATAA            ;                       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_8                              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_9                                              ; Q                ;                       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_9                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_4eu:auto_generated|mac_mult1  ; DATAA            ;                       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_9                              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_10                                             ; Q                ;                       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_10                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_4eu:auto_generated|mac_mult1  ; DATAA            ;                       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_10                             ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_11                                             ; Q                ;                       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_11                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_4eu:auto_generated|mac_mult1  ; DATAA            ;                       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_11                             ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_12                                             ; Q                ;                       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_12                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_4eu:auto_generated|mac_mult1  ; DATAA            ;                       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_12                             ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_13                                             ; Q                ;                       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_13                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_4eu:auto_generated|mac_mult1  ; DATAA            ;                       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_13                             ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_14                                             ; Q                ;                       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_14                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_4eu:auto_generated|mac_mult1  ; DATAA            ;                       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_14                             ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_15                                             ; Q                ;                       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_15                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_4eu:auto_generated|mac_mult1  ; DATAA            ;                       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_15                             ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_16                                             ; Q                ;                       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_16                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_4eu:auto_generated|mac_mult1  ; DATAA            ;                       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_16                             ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_17                                             ; Q                ;                       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_17                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_4eu:auto_generated|mac_mult1  ; DATAA            ;                       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_17                             ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_18                                             ; Q                ;                       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_18                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_4eu:auto_generated|mac_mult1  ; DATAA            ;                       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_18                             ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_19                                             ; Q                ;                       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_19                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_4eu:auto_generated|mac_mult1  ; DATAA            ;                       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_19                             ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_20                                             ; Q                ;                       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_20                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_4eu:auto_generated|mac_mult1  ; DATAA            ;                       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_20                             ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_21                                             ; Q                ;                       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_21                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_4eu:auto_generated|mac_mult1  ; DATAA            ;                       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_21                             ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22                                             ; Q                ;                       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr0_q_15|delay_signals[0][0]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_10_component|mult_4eu:auto_generated|mac_mult1 ; DATAB            ;                       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr0_q_15|delay_signals[0][1]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_10_component|mult_4eu:auto_generated|mac_mult1 ; DATAB            ;                       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr0_q_15|delay_signals[0][2]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_10_component|mult_4eu:auto_generated|mac_mult1 ; DATAB            ;                       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr0_q_15|delay_signals[0][3]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_10_component|mult_4eu:auto_generated|mac_mult1 ; DATAB            ;                       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr0_q_15|delay_signals[0][4]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_10_component|mult_4eu:auto_generated|mac_mult1 ; DATAB            ;                       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr0_q_15|delay_signals[0][5]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_10_component|mult_4eu:auto_generated|mac_mult1 ; DATAB            ;                       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr0_q_15|delay_signals[0][6]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_10_component|mult_4eu:auto_generated|mac_mult1 ; DATAB            ;                       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr0_q_15|delay_signals[0][7]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_10_component|mult_4eu:auto_generated|mac_mult1 ; DATAB            ;                       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr0_q_15|delay_signals[0][8]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_10_component|mult_4eu:auto_generated|mac_mult1 ; DATAB            ;                       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr0_q_15|delay_signals[0][9]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_10_component|mult_4eu:auto_generated|mac_mult1 ; DATAB            ;                       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr0_q_15|delay_signals[0][10] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_10_component|mult_4eu:auto_generated|mac_mult1 ; DATAB            ;                       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr0_q_15|delay_signals[0][11] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_10_component|mult_4eu:auto_generated|mac_mult1 ; DATAB            ;                       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr0_q_15|delay_signals[0][12] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_10_component|mult_4eu:auto_generated|mac_mult1 ; DATAB            ;                       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr0_q_15|delay_signals[0][13] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_10_component|mult_4eu:auto_generated|mac_mult1 ; DATAB            ;                       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr0_q_15|delay_signals[0][14] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_10_component|mult_4eu:auto_generated|mac_mult1 ; DATAB            ;                       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr0_q_15|delay_signals[0][15] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_10_component|mult_4eu:auto_generated|mac_mult1 ; DATAB            ;                       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_14|delay_signals[0][0]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_9_component|mult_4eu:auto_generated|mac_mult1  ; DATAB            ;                       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_14|delay_signals[0][1]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_9_component|mult_4eu:auto_generated|mac_mult1  ; DATAB            ;                       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_14|delay_signals[0][2]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_9_component|mult_4eu:auto_generated|mac_mult1  ; DATAB            ;                       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_14|delay_signals[0][3]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_9_component|mult_4eu:auto_generated|mac_mult1  ; DATAB            ;                       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_14|delay_signals[0][4]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_9_component|mult_4eu:auto_generated|mac_mult1  ; DATAB            ;                       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_14|delay_signals[0][5]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_9_component|mult_4eu:auto_generated|mac_mult1  ; DATAB            ;                       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_14|delay_signals[0][6]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_9_component|mult_4eu:auto_generated|mac_mult1  ; DATAB            ;                       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_14|delay_signals[0][7]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_9_component|mult_4eu:auto_generated|mac_mult1  ; DATAB            ;                       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_14|delay_signals[0][8]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_9_component|mult_4eu:auto_generated|mac_mult1  ; DATAB            ;                       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_14|delay_signals[0][9]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_9_component|mult_4eu:auto_generated|mac_mult1  ; DATAB            ;                       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_14|delay_signals[0][10] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_9_component|mult_4eu:auto_generated|mac_mult1  ; DATAB            ;                       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_14|delay_signals[0][11] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_9_component|mult_4eu:auto_generated|mac_mult1  ; DATAB            ;                       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_14|delay_signals[0][12] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_9_component|mult_4eu:auto_generated|mac_mult1  ; DATAB            ;                       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_14|delay_signals[0][13] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_9_component|mult_4eu:auto_generated|mac_mult1  ; DATAB            ;                       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_14|delay_signals[0][14] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_9_component|mult_4eu:auto_generated|mac_mult1  ; DATAB            ;                       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_14|delay_signals[0][15] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_9_component|mult_4eu:auto_generated|mac_mult1  ; DATAB            ;                       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr2_q_14|delay_signals[0][0]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_8_component|mult_4eu:auto_generated|mac_mult1  ; DATAB            ;                       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr2_q_14|delay_signals[0][1]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_8_component|mult_4eu:auto_generated|mac_mult1  ; DATAB            ;                       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr2_q_14|delay_signals[0][2]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_8_component|mult_4eu:auto_generated|mac_mult1  ; DATAB            ;                       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr2_q_14|delay_signals[0][3]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_8_component|mult_4eu:auto_generated|mac_mult1  ; DATAB            ;                       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr2_q_14|delay_signals[0][4]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_8_component|mult_4eu:auto_generated|mac_mult1  ; DATAB            ;                       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr2_q_14|delay_signals[0][5]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_8_component|mult_4eu:auto_generated|mac_mult1  ; DATAB            ;                       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr2_q_14|delay_signals[0][6]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_8_component|mult_4eu:auto_generated|mac_mult1  ; DATAB            ;                       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr2_q_14|delay_signals[0][7]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_8_component|mult_4eu:auto_generated|mac_mult1  ; DATAB            ;                       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr2_q_14|delay_signals[0][8]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_8_component|mult_4eu:auto_generated|mac_mult1  ; DATAB            ;                       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr2_q_14|delay_signals[0][9]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_8_component|mult_4eu:auto_generated|mac_mult1  ; DATAB            ;                       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr2_q_14|delay_signals[0][10] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_8_component|mult_4eu:auto_generated|mac_mult1  ; DATAB            ;                       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr2_q_14|delay_signals[0][11] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_8_component|mult_4eu:auto_generated|mac_mult1  ; DATAB            ;                       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr2_q_14|delay_signals[0][12] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_8_component|mult_4eu:auto_generated|mac_mult1  ; DATAB            ;                       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr2_q_14|delay_signals[0][13] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_8_component|mult_4eu:auto_generated|mac_mult1  ; DATAB            ;                       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr2_q_14|delay_signals[0][14] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_8_component|mult_4eu:auto_generated|mac_mult1  ; DATAB            ;                       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr2_q_14|delay_signals[0][15] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_8_component|mult_4eu:auto_generated|mac_mult1  ; DATAB            ;                       ;
; mDSP:u_mDSP|multiply:u_multiply|data[0]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|multiply:u_multiply|lpm_mult:Mult1|mult_l5t:auto_generated|mac_mult1                                                                                                     ; DATAB            ;                       ;
; mDSP:u_mDSP|multiply:u_multiply|data[0]                                                                                                                              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|multiply:u_multiply|data[0]~_Duplicate_1                                                                                                                                 ; Q                ;                       ;
; mDSP:u_mDSP|multiply:u_multiply|data[0]~_Duplicate_1                                                                                                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|multiply:u_multiply|lpm_mult:Mult0|mult_l5t:auto_generated|mac_mult1                                                                                                     ; DATAB            ;                       ;
; mDSP:u_mDSP|multiply:u_multiply|data[1]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|multiply:u_multiply|lpm_mult:Mult1|mult_l5t:auto_generated|mac_mult1                                                                                                     ; DATAB            ;                       ;
; mDSP:u_mDSP|multiply:u_multiply|data[1]                                                                                                                              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|multiply:u_multiply|data[1]~_Duplicate_1                                                                                                                                 ; Q                ;                       ;
; mDSP:u_mDSP|multiply:u_multiply|data[1]~_Duplicate_1                                                                                                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|multiply:u_multiply|lpm_mult:Mult0|mult_l5t:auto_generated|mac_mult1                                                                                                     ; DATAB            ;                       ;
; mDSP:u_mDSP|multiply:u_multiply|data[2]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|multiply:u_multiply|lpm_mult:Mult1|mult_l5t:auto_generated|mac_mult1                                                                                                     ; DATAB            ;                       ;
; mDSP:u_mDSP|multiply:u_multiply|data[2]                                                                                                                              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|multiply:u_multiply|data[2]~_Duplicate_1                                                                                                                                 ; Q                ;                       ;
; mDSP:u_mDSP|multiply:u_multiply|data[2]~_Duplicate_1                                                                                                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|multiply:u_multiply|lpm_mult:Mult0|mult_l5t:auto_generated|mac_mult1                                                                                                     ; DATAB            ;                       ;
; mDSP:u_mDSP|multiply:u_multiply|data[3]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|multiply:u_multiply|lpm_mult:Mult1|mult_l5t:auto_generated|mac_mult1                                                                                                     ; DATAB            ;                       ;
; mDSP:u_mDSP|multiply:u_multiply|data[3]                                                                                                                              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|multiply:u_multiply|data[3]~_Duplicate_1                                                                                                                                 ; Q                ;                       ;
; mDSP:u_mDSP|multiply:u_multiply|data[3]~_Duplicate_1                                                                                                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|multiply:u_multiply|lpm_mult:Mult0|mult_l5t:auto_generated|mac_mult1                                                                                                     ; DATAB            ;                       ;
; mDSP:u_mDSP|multiply:u_multiply|data[4]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|multiply:u_multiply|lpm_mult:Mult1|mult_l5t:auto_generated|mac_mult1                                                                                                     ; DATAB            ;                       ;
; mDSP:u_mDSP|multiply:u_multiply|data[4]                                                                                                                              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|multiply:u_multiply|data[4]~_Duplicate_1                                                                                                                                 ; Q                ;                       ;
; mDSP:u_mDSP|multiply:u_multiply|data[4]~_Duplicate_1                                                                                                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|multiply:u_multiply|lpm_mult:Mult0|mult_l5t:auto_generated|mac_mult1                                                                                                     ; DATAB            ;                       ;
; mDSP:u_mDSP|multiply:u_multiply|data[5]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|multiply:u_multiply|lpm_mult:Mult1|mult_l5t:auto_generated|mac_mult1                                                                                                     ; DATAB            ;                       ;
; mDSP:u_mDSP|multiply:u_multiply|data[5]                                                                                                                              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|multiply:u_multiply|data[5]~_Duplicate_1                                                                                                                                 ; Q                ;                       ;
; mDSP:u_mDSP|multiply:u_multiply|data[5]~_Duplicate_1                                                                                                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|multiply:u_multiply|lpm_mult:Mult0|mult_l5t:auto_generated|mac_mult1                                                                                                     ; DATAB            ;                       ;
; mDSP:u_mDSP|multiply:u_multiply|data[6]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|multiply:u_multiply|lpm_mult:Mult1|mult_l5t:auto_generated|mac_mult1                                                                                                     ; DATAB            ;                       ;
; mDSP:u_mDSP|multiply:u_multiply|data[6]                                                                                                                              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|multiply:u_multiply|data[6]~_Duplicate_1                                                                                                                                 ; Q                ;                       ;
; mDSP:u_mDSP|multiply:u_multiply|data[6]~_Duplicate_1                                                                                                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|multiply:u_multiply|lpm_mult:Mult0|mult_l5t:auto_generated|mac_mult1                                                                                                     ; DATAB            ;                       ;
; mDSP:u_mDSP|multiply:u_multiply|data[7]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|multiply:u_multiply|lpm_mult:Mult1|mult_l5t:auto_generated|mac_mult1                                                                                                     ; DATAB            ;                       ;
; mDSP:u_mDSP|multiply:u_multiply|data[7]                                                                                                                              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|multiply:u_multiply|data[7]~_Duplicate_1                                                                                                                                 ; Q                ;                       ;
; mDSP:u_mDSP|multiply:u_multiply|data[7]~_Duplicate_1                                                                                                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|multiply:u_multiply|lpm_mult:Mult0|mult_l5t:auto_generated|mac_mult1                                                                                                     ; DATAB            ;                       ;
; mDSP:u_mDSP|multiply:u_multiply|data[8]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|multiply:u_multiply|lpm_mult:Mult1|mult_l5t:auto_generated|mac_mult1                                                                                                     ; DATAB            ;                       ;
; mDSP:u_mDSP|multiply:u_multiply|data[8]                                                                                                                              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|multiply:u_multiply|data[8]~_Duplicate_1                                                                                                                                 ; Q                ;                       ;
; mDSP:u_mDSP|multiply:u_multiply|data[8]~_Duplicate_1                                                                                                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|multiply:u_multiply|lpm_mult:Mult0|mult_l5t:auto_generated|mac_mult1                                                                                                     ; DATAB            ;                       ;
; mDSP:u_mDSP|multiply:u_multiply|data[9]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|multiply:u_multiply|lpm_mult:Mult1|mult_l5t:auto_generated|mac_mult1                                                                                                     ; DATAB            ;                       ;
; mDSP:u_mDSP|multiply:u_multiply|data[9]                                                                                                                              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|multiply:u_multiply|data[9]~_Duplicate_1                                                                                                                                 ; Q                ;                       ;
; mDSP:u_mDSP|multiply:u_multiply|data[9]~0                                                                                                                            ; Deleted         ; Register Packing ; Timing optimization ; COMBOUT   ;                ;                                                                                                                                                                                      ;                  ;                       ;
; mDSP:u_mDSP|multiply:u_multiply|data[9]~_Duplicate_1                                                                                                                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|multiply:u_multiply|lpm_mult:Mult0|mult_l5t:auto_generated|mac_mult1                                                                                                     ; DATAB            ;                       ;
; mDSP:u_mDSP|multiply:u_multiply|fcos10[0]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|multiply:u_multiply|lpm_mult:Mult0|mult_l5t:auto_generated|mac_mult1                                                                                                     ; DATAA            ;                       ;
; mDSP:u_mDSP|multiply:u_multiply|fcos10[1]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|multiply:u_multiply|lpm_mult:Mult0|mult_l5t:auto_generated|mac_mult1                                                                                                     ; DATAA            ;                       ;
; mDSP:u_mDSP|multiply:u_multiply|fcos10[2]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|multiply:u_multiply|lpm_mult:Mult0|mult_l5t:auto_generated|mac_mult1                                                                                                     ; DATAA            ;                       ;
; mDSP:u_mDSP|multiply:u_multiply|fcos10[3]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|multiply:u_multiply|lpm_mult:Mult0|mult_l5t:auto_generated|mac_mult1                                                                                                     ; DATAA            ;                       ;
; mDSP:u_mDSP|multiply:u_multiply|fcos10[4]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|multiply:u_multiply|lpm_mult:Mult0|mult_l5t:auto_generated|mac_mult1                                                                                                     ; DATAA            ;                       ;
; mDSP:u_mDSP|multiply:u_multiply|fcos10[5]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|multiply:u_multiply|lpm_mult:Mult0|mult_l5t:auto_generated|mac_mult1                                                                                                     ; DATAA            ;                       ;
; mDSP:u_mDSP|multiply:u_multiply|fcos10[6]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|multiply:u_multiply|lpm_mult:Mult0|mult_l5t:auto_generated|mac_mult1                                                                                                     ; DATAA            ;                       ;
; mDSP:u_mDSP|multiply:u_multiply|fcos10[7]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|multiply:u_multiply|lpm_mult:Mult0|mult_l5t:auto_generated|mac_mult1                                                                                                     ; DATAA            ;                       ;
; mDSP:u_mDSP|multiply:u_multiply|fcos10[8]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|multiply:u_multiply|lpm_mult:Mult0|mult_l5t:auto_generated|mac_mult1                                                                                                     ; DATAA            ;                       ;
; mDSP:u_mDSP|multiply:u_multiply|fcos10[9]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|multiply:u_multiply|lpm_mult:Mult0|mult_l5t:auto_generated|mac_mult1                                                                                                     ; DATAA            ;                       ;
; mDSP:u_mDSP|multiply:u_multiply|fsin10[0]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|multiply:u_multiply|lpm_mult:Mult1|mult_l5t:auto_generated|mac_mult1                                                                                                     ; DATAA            ;                       ;
; mDSP:u_mDSP|multiply:u_multiply|fsin10[1]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|multiply:u_multiply|lpm_mult:Mult1|mult_l5t:auto_generated|mac_mult1                                                                                                     ; DATAA            ;                       ;
; mDSP:u_mDSP|multiply:u_multiply|fsin10[2]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|multiply:u_multiply|lpm_mult:Mult1|mult_l5t:auto_generated|mac_mult1                                                                                                     ; DATAA            ;                       ;
; mDSP:u_mDSP|multiply:u_multiply|fsin10[3]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|multiply:u_multiply|lpm_mult:Mult1|mult_l5t:auto_generated|mac_mult1                                                                                                     ; DATAA            ;                       ;
; mDSP:u_mDSP|multiply:u_multiply|fsin10[4]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|multiply:u_multiply|lpm_mult:Mult1|mult_l5t:auto_generated|mac_mult1                                                                                                     ; DATAA            ;                       ;
; mDSP:u_mDSP|multiply:u_multiply|fsin10[5]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|multiply:u_multiply|lpm_mult:Mult1|mult_l5t:auto_generated|mac_mult1                                                                                                     ; DATAA            ;                       ;
; mDSP:u_mDSP|multiply:u_multiply|fsin10[6]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|multiply:u_multiply|lpm_mult:Mult1|mult_l5t:auto_generated|mac_mult1                                                                                                     ; DATAA            ;                       ;
; mDSP:u_mDSP|multiply:u_multiply|fsin10[7]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|multiply:u_multiply|lpm_mult:Mult1|mult_l5t:auto_generated|mac_mult1                                                                                                     ; DATAA            ;                       ;
; mDSP:u_mDSP|multiply:u_multiply|fsin10[8]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|multiply:u_multiply|lpm_mult:Mult1|mult_l5t:auto_generated|mac_mult1                                                                                                     ; DATAA            ;                       ;
; mDSP:u_mDSP|multiply:u_multiply|fsin10[9]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|multiply:u_multiply|lpm_mult:Mult1|mult_l5t:auto_generated|mac_mult1                                                                                                     ; DATAA            ;                       ;
; mDSP:u_mDSP|multiply:u_multiply|i_o_mixer[8]                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|multiply:u_multiply|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2                                                                                                      ; DATAOUT          ;                       ;
; mDSP:u_mDSP|multiply:u_multiply|i_o_mixer[9]                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|multiply:u_multiply|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2                                                                                                      ; DATAOUT          ;                       ;
; mDSP:u_mDSP|multiply:u_multiply|i_o_mixer[10]                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|multiply:u_multiply|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2                                                                                                      ; DATAOUT          ;                       ;
; mDSP:u_mDSP|multiply:u_multiply|i_o_mixer[11]                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|multiply:u_multiply|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2                                                                                                      ; DATAOUT          ;                       ;
; mDSP:u_mDSP|multiply:u_multiply|i_o_mixer[12]                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|multiply:u_multiply|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2                                                                                                      ; DATAOUT          ;                       ;
; mDSP:u_mDSP|multiply:u_multiply|i_o_mixer[13]                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|multiply:u_multiply|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2                                                                                                      ; DATAOUT          ;                       ;
; mDSP:u_mDSP|multiply:u_multiply|i_o_mixer[14]                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|multiply:u_multiply|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2                                                                                                      ; DATAOUT          ;                       ;
; mDSP:u_mDSP|multiply:u_multiply|i_o_mixer[15]                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|multiply:u_multiply|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2                                                                                                      ; DATAOUT          ;                       ;
; mDSP:u_mDSP|multiply:u_multiply|i_o_mixer[16]                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|multiply:u_multiply|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2                                                                                                      ; DATAOUT          ;                       ;
; mDSP:u_mDSP|multiply:u_multiply|i_o_mixer[17]                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|multiply:u_multiply|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2                                                                                                      ; DATAOUT          ;                       ;
; mDSP:u_mDSP|multiply:u_multiply|i_o_mixer[18]                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|multiply:u_multiply|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2                                                                                                      ; DATAOUT          ;                       ;
; mDSP:u_mDSP|multiply:u_multiply|i_o_mixer[19]                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|multiply:u_multiply|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2                                                                                                      ; DATAOUT          ;                       ;
; mDSP:u_mDSP|multiply:u_multiply|q_o_mixer[8]                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|multiply:u_multiply|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2                                                                                                      ; DATAOUT          ;                       ;
; mDSP:u_mDSP|multiply:u_multiply|q_o_mixer[9]                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|multiply:u_multiply|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2                                                                                                      ; DATAOUT          ;                       ;
; mDSP:u_mDSP|multiply:u_multiply|q_o_mixer[10]                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|multiply:u_multiply|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2                                                                                                      ; DATAOUT          ;                       ;
; mDSP:u_mDSP|multiply:u_multiply|q_o_mixer[11]                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|multiply:u_multiply|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2                                                                                                      ; DATAOUT          ;                       ;
; mDSP:u_mDSP|multiply:u_multiply|q_o_mixer[12]                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|multiply:u_multiply|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2                                                                                                      ; DATAOUT          ;                       ;
; mDSP:u_mDSP|multiply:u_multiply|q_o_mixer[13]                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|multiply:u_multiply|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2                                                                                                      ; DATAOUT          ;                       ;
; mDSP:u_mDSP|multiply:u_multiply|q_o_mixer[14]                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|multiply:u_multiply|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2                                                                                                      ; DATAOUT          ;                       ;
; mDSP:u_mDSP|multiply:u_multiply|q_o_mixer[15]                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|multiply:u_multiply|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2                                                                                                      ; DATAOUT          ;                       ;
; mDSP:u_mDSP|multiply:u_multiply|q_o_mixer[16]                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|multiply:u_multiply|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2                                                                                                      ; DATAOUT          ;                       ;
; mDSP:u_mDSP|multiply:u_multiply|q_o_mixer[17]                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|multiply:u_multiply|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2                                                                                                      ; DATAOUT          ;                       ;
; mDSP:u_mDSP|multiply:u_multiply|q_o_mixer[18]                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|multiply:u_multiply|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2                                                                                                      ; DATAOUT          ;                       ;
; mDSP:u_mDSP|multiply:u_multiply|q_o_mixer[19]                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mDSP:u_mDSP|multiply:u_multiply|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2                                                                                                      ; DATAOUT          ;                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 7249 ) ; 0.00 % ( 0 / 7249 )        ; 0.00 % ( 0 / 7249 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 7249 ) ; 0.00 % ( 0 / 7249 )        ; 0.00 % ( 0 / 7249 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 7235 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 14 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/output_files/SDRreceiver.pin.


+------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                          ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Total logic elements                        ; 4,651 / 22,320 ( 21 % )  ;
;     -- Combinational with no register       ; 72                       ;
;     -- Register only                        ; 2298                     ;
;     -- Combinational with a register        ; 2281                     ;
;                                             ;                          ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 150                      ;
;     -- 3 input functions                    ; 1678                     ;
;     -- <=2 input functions                  ; 525                      ;
;     -- Register only                        ; 2298                     ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 517                      ;
;     -- arithmetic mode                      ; 1836                     ;
;                                             ;                          ;
; Total registers*                            ; 4,579 / 23,018 ( 20 % )  ;
;     -- Dedicated logic registers            ; 4,579 / 22,320 ( 21 % )  ;
;     -- I/O registers                        ; 0 / 698 ( 0 % )          ;
;                                             ;                          ;
; Total LABs:  partially or completely used   ; 364 / 1,395 ( 26 % )     ;
; Virtual pins                                ; 0                        ;
; I/O pins                                    ; 19 / 154 ( 12 % )        ;
;     -- Clock pins                           ; 1 / 7 ( 14 % )           ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )            ;
;                                             ;                          ;
; Global signals                              ; 5                        ;
; M9Ks                                        ; 5 / 66 ( 8 % )           ;
; Total block memory bits                     ; 378 / 608,256 ( < 1 % )  ;
; Total block memory implementation bits      ; 46,080 / 608,256 ( 8 % ) ;
; Embedded Multiplier 9-bit elements          ; 48 / 132 ( 36 % )        ;
; PLLs                                        ; 1 / 4 ( 25 % )           ;
; Global clocks                               ; 5 / 20 ( 25 % )          ;
; JTAGs                                       ; 0 / 1 ( 0 % )            ;
; CRC blocks                                  ; 0 / 1 ( 0 % )            ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )            ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )            ;
; Average interconnect usage (total/H/V)      ; 5% / 5% / 6%             ;
; Peak interconnect usage (total/H/V)         ; 22% / 19% / 27%          ;
; Maximum fan-out                             ; 4389                     ;
; Highest non-global fan-out                  ; 4389                     ;
; Total fan-out                               ; 24442                    ;
; Average fan-out                             ; 2.88                     ;
+---------------------------------------------+--------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                          ;
+---------------------------------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                   ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                            ;
;                                             ;                       ;                                ;
; Total logic elements                        ; 4651 / 22320 ( 21 % ) ; 0 / 22320 ( 0 % )              ;
;     -- Combinational with no register       ; 72                    ; 0                              ;
;     -- Register only                        ; 2298                  ; 0                              ;
;     -- Combinational with a register        ; 2281                  ; 0                              ;
;                                             ;                       ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                                ;
;     -- 4 input functions                    ; 150                   ; 0                              ;
;     -- 3 input functions                    ; 1678                  ; 0                              ;
;     -- <=2 input functions                  ; 525                   ; 0                              ;
;     -- Register only                        ; 2298                  ; 0                              ;
;                                             ;                       ;                                ;
; Logic elements by mode                      ;                       ;                                ;
;     -- normal mode                          ; 517                   ; 0                              ;
;     -- arithmetic mode                      ; 1836                  ; 0                              ;
;                                             ;                       ;                                ;
; Total registers                             ; 4579                  ; 0                              ;
;     -- Dedicated logic registers            ; 4579 / 22320 ( 21 % ) ; 0 / 22320 ( 0 % )              ;
;     -- I/O registers                        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Total LABs:  partially or completely used   ; 364 / 1395 ( 26 % )   ; 0 / 1395 ( 0 % )               ;
;                                             ;                       ;                                ;
; Virtual pins                                ; 0                     ; 0                              ;
; I/O pins                                    ; 19                    ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 48 / 132 ( 36 % )     ; 0 / 132 ( 0 % )                ;
; Total memory bits                           ; 378                   ; 0                              ;
; Total RAM block bits                        ; 46080                 ; 0                              ;
; PLL                                         ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                 ;
; M9K                                         ; 5 / 66 ( 7 % )        ; 0 / 66 ( 0 % )                 ;
; Clock control block                         ; 2 / 24 ( 8 % )        ; 3 / 24 ( 12 % )                ;
;                                             ;                       ;                                ;
; Connections                                 ;                       ;                                ;
;     -- Input Connections                    ; 2398                  ; 1                              ;
;     -- Registered Input Connections         ; 2389                  ; 0                              ;
;     -- Output Connections                   ; 1                     ; 2398                           ;
;     -- Registered Output Connections        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Internal Connections                        ;                       ;                                ;
;     -- Total Connections                    ; 25435                 ; 2408                           ;
;     -- Registered Connections               ; 11348                 ; 0                              ;
;                                             ;                       ;                                ;
; External Connections                        ;                       ;                                ;
;     -- Top                                  ; 0                     ; 2399                           ;
;     -- hard_block:auto_generated_inst       ; 2399                  ; 0                              ;
;                                             ;                       ;                                ;
; Partition Interface                         ;                       ;                                ;
;     -- Input Ports                          ; 13                    ; 1                              ;
;     -- Output Ports                         ; 6                     ; 3                              ;
;     -- Bidir Ports                          ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Registered Ports                            ;                       ;                                ;
;     -- Registered Input Ports               ; 0                     ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Port Connectivity                           ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 0                              ;
+---------------------------------------------+-----------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                       ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; adc_data[0] ; D6    ; 8        ; 9            ; 34           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; adc_data[1] ; C6    ; 8        ; 18           ; 34           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; adc_data[2] ; E6    ; 8        ; 14           ; 34           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; adc_data[3] ; D8    ; 8        ; 23           ; 34           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; adc_data[4] ; F8    ; 8        ; 20           ; 34           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; adc_data[5] ; E8    ; 8        ; 20           ; 34           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; adc_data[6] ; D9    ; 7        ; 31           ; 34           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; adc_data[7] ; E10   ; 7        ; 45           ; 34           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; adc_data[8] ; B11   ; 7        ; 40           ; 34           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; adc_data[9] ; D11   ; 7        ; 51           ; 34           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; clk         ; R8    ; 3        ; 27           ; 0            ; 21           ; 2103                  ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; rst_n       ; J15   ; 5        ; 53           ; 14           ; 0            ; 4389                  ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; serial_rx   ; T14   ; 4        ; 45           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; clk_adc      ; A12   ; 7        ; 43           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; debug_led[0] ; A15   ; 7        ; 38           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; debug_led[1] ; A13   ; 7        ; 49           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; debug_led[2] ; B13   ; 7        ; 49           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; debug_led[3] ; A11   ; 7        ; 40           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; serial_tx    ; R13   ; 4        ; 40           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; C1       ; DIFFIO_L3n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L4p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; F4       ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; H1       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; H2       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; H5       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; J3       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; J15      ; DIFFIO_R9p, DEV_CLRn        ; Use as regular IO        ; rst_n                   ; Dual Purpose Pin          ;
; H14      ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; H13      ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; H12      ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; F16      ; DIFFIO_R4n, nCEO            ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; B11      ; DIFFIO_T20p, PADD0          ; Use as regular IO        ; adc_data[8]             ; Dual Purpose Pin          ;
; A15      ; DIFFIO_T19n, PADD1          ; Use as regular IO        ; debug_led[0]            ; Dual Purpose Pin          ;
; D9       ; DIFFIO_T15p, PADD8          ; Use as regular IO        ; adc_data[6]             ; Dual Purpose Pin          ;
; E8       ; DIFFIO_T10n, DATA2          ; Use as regular IO        ; adc_data[5]             ; Dual Purpose Pin          ;
; F8       ; DIFFIO_T10p, DATA3          ; Use as regular IO        ; adc_data[4]             ; Dual Purpose Pin          ;
; E6       ; DIFFIO_T6p, DATA6           ; Use as regular IO        ; adc_data[2]             ; Dual Purpose Pin          ;
; D6       ; DIFFIO_T4n, DATA9           ; Use as regular IO        ; adc_data[0]             ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+-----------------------------------------------------------+
; I/O Bank Usage                                            ;
+----------+-----------------+---------------+--------------+
; I/O Bank ; Usage           ; VCCIO Voltage ; VREF Voltage ;
+----------+-----------------+---------------+--------------+
; 1        ; 4 / 14 ( 29 % ) ; 2.5V          ; --           ;
; 2        ; 0 / 16 ( 0 % )  ; 2.5V          ; --           ;
; 3        ; 1 / 25 ( 4 % )  ; 2.5V          ; --           ;
; 4        ; 2 / 20 ( 10 % ) ; 2.5V          ; --           ;
; 5        ; 1 / 18 ( 6 % )  ; 2.5V          ; --           ;
; 6        ; 1 / 13 ( 8 % )  ; 2.5V          ; --           ;
; 7        ; 9 / 24 ( 38 % ) ; 2.5V          ; --           ;
; 8        ; 6 / 24 ( 25 % ) ; 2.5V          ; --           ;
+----------+-----------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A2       ; 238        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A3       ; 239        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 236        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 232        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 225        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 220        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 211        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A9       ; 209        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A10      ; 198        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 188        ; 7        ; debug_led[3]                                              ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A12      ; 186        ; 7        ; clk_adc                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A13      ; 179        ; 7        ; debug_led[1]                                              ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A14      ; 181        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 191        ; 7        ; debug_led[0]                                              ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ; 5          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 242        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 237        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 233        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ; 226        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 221        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 212        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B9       ; 210        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B10      ; 199        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 189        ; 7        ; adc_data[8]                                               ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B12      ; 187        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B13      ; 180        ; 7        ; debug_led[2]                                              ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B14      ; 182        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 164        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 7          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; C2       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 245        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 224        ; 8        ; adc_data[1]                                               ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C7       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C8       ; 215        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 200        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C11      ; 190        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C14      ; 175        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 174        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C16      ; 173        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 10         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 9          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; D3       ; 246        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D4       ;            ;          ; VCCD_PLL3                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D5       ; 241        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 234        ; 8        ; adc_data[0]                                               ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 216        ; 8        ; adc_data[3]                                               ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D9       ; 201        ; 7        ; adc_data[6]                                               ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 177        ; 7        ; adc_data[9]                                               ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D12      ; 178        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 176        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 170        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D16      ; 169        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 26         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ;            ;          ; GNDA3                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E6       ; 231        ; 8        ; adc_data[2]                                               ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E7       ; 227        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 218        ; 8        ; adc_data[5]                                               ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E9       ; 205        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 184        ; 7        ; adc_data[7]                                               ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E11      ; 183        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E15      ; 151        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E16      ; 150        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F1       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F4       ; 11         ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ;            ; --       ; VCCA3                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F8       ; 219        ; 8        ; adc_data[4]                                               ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F9       ; 197        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F12      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 161        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F14      ; 167        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F15      ; 163        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F16      ; 162        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ; 16         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 15         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 155        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 156        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ; 160        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G16      ; 159        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 17         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H2       ; 18         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 21         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ; 20         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ; 19         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 154        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 153        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 152        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 30         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J2       ; 29         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J3       ; 24         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 23         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; J5       ; 22         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J13      ; 146        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J14      ; 144        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J15      ; 143        ; 5        ; rst_n                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J16      ; 142        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ; 37         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 45         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K15      ; 141        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ; 140        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 38         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L4       ; 46         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L5       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L7       ; 75         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L8       ; 79         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCCA4                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L13      ; 136        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L14      ; 134        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L15      ; 138        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ; 137        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 28         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M2       ; 27         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 64         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M7       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M8       ; 81         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ; 111        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GNDA4                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M15      ; 149        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M16      ; 148        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 44         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 43         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ; 52         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N4       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 62         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N6       ; 63         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 82         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N9       ; 93         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 112        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N12      ; 117        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N13      ;            ;          ; VCCD_PLL4                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N14      ; 126        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 133        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ; 132        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ; 51         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 50         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P4       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 67         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P7       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 85         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P9       ; 105        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P10      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P11      ; 106        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P14      ; 119        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P15      ; 127        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ; 128        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R1       ; 49         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R4       ; 60         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R5       ; 71         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R6       ; 73         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R7       ; 76         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R8       ; 86         ; 3        ; clk                                                       ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R9       ; 88         ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; R10      ; 96         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 98         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 107        ; 4        ; serial_tx                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R14      ; 120        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 129        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T2       ; 59         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T3       ; 55         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T4       ; 61         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T5       ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T6       ; 74         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T7       ; 77         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T8       ; 87         ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; T9       ; 89         ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; T10      ; 97         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T11      ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T12      ; 101        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T13      ; 108        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T14      ; 115        ; 4        ; serial_rx                                                 ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T15      ; 116        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-----------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                         ;
+-------------------------------+---------------------------------------------------------------------+
; Name                          ; mpll:u_mpll|altpll:altpll_component|mpll_altpll:auto_generated|pll1 ;
+-------------------------------+---------------------------------------------------------------------+
; SDC pin name                  ; u_mpll|altpll_component|auto_generated|pll1                         ;
; PLL mode                      ; Normal                                                              ;
; Compensate clock              ; clock0                                                              ;
; Compensated input/output pins ; --                                                                  ;
; Switchover type               ; --                                                                  ;
; Input frequency 0             ; 50.0 MHz                                                            ;
; Input frequency 1             ; --                                                                  ;
; Nominal PFD frequency         ; 10.0 MHz                                                            ;
; Nominal VCO frequency         ; 480.0 MHz                                                           ;
; VCO post scale K counter      ; 2                                                                   ;
; VCO frequency control         ; Auto                                                                ;
; VCO phase shift step          ; 260 ps                                                              ;
; VCO multiply                  ; --                                                                  ;
; VCO divide                    ; --                                                                  ;
; Freq min lock                 ; 31.25 MHz                                                           ;
; Freq max lock                 ; 67.73 MHz                                                           ;
; M VCO Tap                     ; 0                                                                   ;
; M Initial                     ; 1                                                                   ;
; M value                       ; 48                                                                  ;
; N value                       ; 5                                                                   ;
; Charge pump current           ; setting 1                                                           ;
; Loop filter resistance        ; setting 20                                                          ;
; Loop filter capacitance       ; setting 0                                                           ;
; Bandwidth                     ; 450 kHz to 590 kHz                                                  ;
; Bandwidth type                ; Medium                                                              ;
; Real time reconfigurable      ; Off                                                                 ;
; Scan chain MIF file           ; --                                                                  ;
; Preserve PLL counter order    ; Off                                                                 ;
; PLL location                  ; PLL_4                                                               ;
; Inclk0 signal                 ; clk                                                                 ;
; Inclk1 signal                 ; --                                                                  ;
; Inclk0 signal type            ; Dedicated Pin                                                       ;
; Inclk1 signal type            ; --                                                                  ;
+-------------------------------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+--------------+---------------+---------+---------+----------------------------------------------------+
; Name                                                                                       ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low   ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                       ;
+--------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+--------------+---------------+---------+---------+----------------------------------------------------+
; mpll:u_mpll|altpll:altpll_component|mpll_altpll:auto_generated|wire_pll1_clk[0]            ; clock0       ; 2    ; 5   ; 20.0 MHz         ; 0 (0 ps)    ; 1.88 (260 ps)    ; 50/50      ; C0      ; 24            ; 12/12 Even   ; --            ; 1       ; 0       ; u_mpll|altpll_component|auto_generated|pll1|clk[0] ;
; mpll:u_mpll|altpll:altpll_component|mpll_altpll:auto_generated|wire_pll1_clk[1]            ; clock1       ; 1    ; 500 ; 0.1 MHz          ; 0 (0 ps)    ; 0.09 (260 ps)    ; 50/50      ; C2      ; 480           ; 240/240 Even ; C1            ; 1       ; 0       ; u_mpll|altpll_component|auto_generated|pll1|clk[1] ;
; mpll:u_mpll|altpll:altpll_component|mpll_altpll:auto_generated|wire_pll1_clk[2]            ; clock2       ; 48   ; 25  ; 96.0 MHz         ; 0 (0 ps)    ; 9.00 (260 ps)    ; 50/50      ; C3      ; 5             ; 3/2 Odd      ; --            ; 1       ; 0       ; u_mpll|altpll_component|auto_generated|pll1|clk[2] ;
; mpll:u_mpll|altpll:altpll_component|mpll_altpll:auto_generated|wire_pll1_clk[1]~cascade_in ; --           ; --   ; --  ; --               ; --          ; --               ; --         ; C1      ; 10            ; 5/5 Even     ; --            ; 1       ; 0       ;                                                    ;
+--------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+--------------+---------------+---------+---------+----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                            ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                            ; Library Name ;
+---------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |SDRreceiver                                                                          ; 4651 (0)    ; 4579 (0)                  ; 0 (0)         ; 378         ; 5    ; 48           ; 0       ; 24        ; 19   ; 0            ; 72 (0)       ; 2298 (0)          ; 2281 (0)         ; |SDRreceiver                                                                                                                                                                                                                   ; work         ;
;    |mDSP:u_mDSP|                                                                      ; 4429 (0)    ; 4364 (0)                  ; 0 (0)         ; 378         ; 5    ; 48           ; 0       ; 24        ; 0    ; 0            ; 65 (0)       ; 2216 (0)          ; 2148 (0)         ; |SDRreceiver|mDSP:u_mDSP                                                                                                                                                                                                       ; work         ;
;       |mcic:u_i_mcic|                                                                 ; 678 (0)     ; 657 (0)                   ; 0 (0)         ; 96          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (0)       ; 288 (0)           ; 369 (0)          ; |SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic                                                                                                                                                                                         ; work         ;
;          |mcic_cic:mcic_cic_inst|                                                     ; 678 (0)     ; 657 (0)                   ; 0 (0)         ; 96          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (0)       ; 288 (0)           ; 369 (0)          ; |SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst                                                                                                                                                                  ; work         ;
;             |auk_dspip_avalon_streaming_controller_cic_131:aii_controller|            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_controller_cic_131:aii_controller                                                                                                     ; work         ;
;             |auk_dspip_avalon_streaming_sink_cic_131:aii_sink|                        ; 42 (22)     ; 34 (18)                   ; 0 (0)         ; 96          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (4)        ; 12 (12)           ; 22 (5)           ; |SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink                                                                                                                 ; work         ;
;                |scfifo:\normal_fifo:fifo_eab_on:in_fifo|                              ; 21 (0)      ; 16 (0)                    ; 0 (0)         ; 96          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 17 (0)           ; |SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo                                                                         ; work         ;
;                   |scfifo_bhh1:auto_generated|                                        ; 21 (2)      ; 16 (1)                    ; 0 (0)         ; 96          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 17 (2)           ; |SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated                                              ; work         ;
;                      |a_dpfifo_4s81:dpfifo|                                           ; 19 (11)     ; 15 (7)                    ; 0 (0)         ; 96          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 15 (7)           ; |SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo                         ; work         ;
;                         |altsyncram_msf1:FIFOram|                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 96          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram ; work         ;
;                         |cntr_ao7:usedw_counter|                                      ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|cntr_ao7:usedw_counter  ; work         ;
;                         |cntr_tnb:rd_ptr_msb|                                         ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|cntr_tnb:rd_ptr_msb     ; work         ;
;                         |cntr_unb:wr_ptr|                                             ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|cntr_unb:wr_ptr         ; work         ;
;             |auk_dspip_avalon_streaming_source_cic_131:aii_source|                    ; 35 (35)     ; 35 (35)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 3 (3)            ; |SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source                                                                                                             ; work         ;
;             |mcic_cic_core:cic_core|                                                  ; 599 (19)    ; 586 (14)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (5)       ; 244 (1)           ; 342 (13)         ; |SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core                                                                                                                                           ; work         ;
;                |auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|          ; 65 (22)     ; 65 (21)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 43 (0)            ; 22 (22)          ; |SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0                                                                               ; work         ;
;                   |auk_dspip_delay_cic_131:\glogic:u0|                                ; 44 (44)     ; 44 (44)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 43 (43)           ; 1 (1)            ; |SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|auk_dspip_delay_cic_131:\glogic:u0                                            ; work         ;
;                |auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|          ; 62 (21)     ; 62 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 41 (0)            ; 21 (21)          ; |SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1                                                                               ; work         ;
;                   |auk_dspip_delay_cic_131:\glogic:u0|                                ; 42 (42)     ; 42 (42)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 41 (41)           ; 1 (1)            ; |SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|auk_dspip_delay_cic_131:\glogic:u0                                            ; work         ;
;                |auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|          ; 59 (20)     ; 59 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 39 (0)            ; 20 (20)          ; |SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2                                                                               ; work         ;
;                   |auk_dspip_delay_cic_131:\glogic:u0|                                ; 40 (40)     ; 40 (40)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 39 (39)           ; 1 (1)            ; |SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|auk_dspip_delay_cic_131:\glogic:u0                                            ; work         ;
;                |auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|          ; 57 (19)     ; 57 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 38 (0)            ; 19 (19)          ; |SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3                                                                               ; work         ;
;                   |auk_dspip_delay_cic_131:\glogic:u0|                                ; 38 (38)     ; 38 (38)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 38 (38)           ; 0 (0)            ; |SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|auk_dspip_delay_cic_131:\glogic:u0                                            ; work         ;
;                |auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|          ; 57 (19)     ; 57 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 38 (0)            ; 19 (19)          ; |SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4                                                                               ; work         ;
;                   |auk_dspip_delay_cic_131:\glogic:u0|                                ; 38 (38)     ; 38 (38)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 38 (38)           ; 0 (0)            ; |SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|auk_dspip_delay_cic_131:\glogic:u0                                            ; work         ;
;                |auk_dspip_downsample_cic_131:auk_dspip_downsample_inst|               ; 13 (13)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 8 (8)            ; |SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_downsample_cic_131:auk_dspip_downsample_inst                                                                                    ; work         ;
;                |auk_dspip_integrator_cic_131:auk_dspip_integrator_0|                  ; 56 (0)      ; 56 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 56 (0)           ; |SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0                                                                                       ; work         ;
;                   |auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1| ; 56 (56)     ; 56 (56)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 56 (56)          ; |SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1                     ; work         ;
;                |auk_dspip_integrator_cic_131:auk_dspip_integrator_1|                  ; 48 (0)      ; 48 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 48 (0)           ; |SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1                                                                                       ; work         ;
;                   |auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1| ; 48 (48)     ; 48 (48)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 48 (48)          ; |SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1                     ; work         ;
;                |auk_dspip_integrator_cic_131:auk_dspip_integrator_2|                  ; 40 (0)      ; 40 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 40 (0)           ; |SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2                                                                                       ; work         ;
;                   |auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1| ; 40 (40)     ; 40 (40)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 40 (40)          ; |SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1                     ; work         ;
;                |auk_dspip_integrator_cic_131:auk_dspip_integrator_3|                  ; 33 (0)      ; 33 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 33 (0)           ; |SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_3                                                                                       ; work         ;
;                   |auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1| ; 33 (33)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 33 (33)          ; |SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_3|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1                     ; work         ;
;                |auk_dspip_integrator_cic_131:auk_dspip_integrator_4|                  ; 26 (0)      ; 26 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 26 (0)           ; |SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_4                                                                                       ; work         ;
;                   |auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1| ; 26 (26)     ; 26 (26)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 26 (26)          ; |SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_4|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1                     ; work         ;
;                |auk_dspip_roundsat_cic_131:auk_dspip_output_rounding|                 ; 17 (17)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 16 (16)          ; |SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_roundsat_cic_131:auk_dspip_output_rounding                                                                                      ; work         ;
;                |scfifo:in_fifo|                                                       ; 47 (0)      ; 45 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 44 (0)            ; 1 (0)            ; |SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo                                                                                                                            ; work         ;
;                   |a_regfifo:subfifo|                                                 ; 47 (47)     ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 44 (44)           ; 1 (1)            ; |SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo                                                                                                          ; work         ;
;       |mcic:u_q_mcic|                                                                 ; 679 (0)     ; 658 (0)                   ; 0 (0)         ; 96          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (0)       ; 288 (0)           ; 370 (0)          ; |SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic                                                                                                                                                                                         ; work         ;
;          |mcic_cic:mcic_cic_inst|                                                     ; 679 (0)     ; 658 (0)                   ; 0 (0)         ; 96          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (0)       ; 288 (0)           ; 370 (0)          ; |SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst                                                                                                                                                                  ; work         ;
;             |auk_dspip_avalon_streaming_controller_cic_131:aii_controller|            ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_controller_cic_131:aii_controller                                                                                                     ; work         ;
;             |auk_dspip_avalon_streaming_sink_cic_131:aii_sink|                        ; 42 (22)     ; 34 (18)                   ; 0 (0)         ; 96          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (4)        ; 12 (12)           ; 22 (5)           ; |SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink                                                                                                                 ; work         ;
;                |scfifo:\normal_fifo:fifo_eab_on:in_fifo|                              ; 21 (0)      ; 16 (0)                    ; 0 (0)         ; 96          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 17 (0)           ; |SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo                                                                         ; work         ;
;                   |scfifo_bhh1:auto_generated|                                        ; 21 (2)      ; 16 (1)                    ; 0 (0)         ; 96          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 17 (2)           ; |SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated                                              ; work         ;
;                      |a_dpfifo_4s81:dpfifo|                                           ; 19 (11)     ; 15 (7)                    ; 0 (0)         ; 96          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 15 (7)           ; |SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo                         ; work         ;
;                         |altsyncram_msf1:FIFOram|                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 96          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram ; work         ;
;                         |cntr_ao7:usedw_counter|                                      ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|cntr_ao7:usedw_counter  ; work         ;
;                         |cntr_tnb:rd_ptr_msb|                                         ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|cntr_tnb:rd_ptr_msb     ; work         ;
;                         |cntr_unb:wr_ptr|                                             ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|cntr_unb:wr_ptr         ; work         ;
;             |auk_dspip_avalon_streaming_source_cic_131:aii_source|                    ; 35 (35)     ; 35 (35)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 3 (3)            ; |SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source                                                                                                             ; work         ;
;             |mcic_cic_core:cic_core|                                                  ; 599 (19)    ; 586 (14)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (5)       ; 244 (1)           ; 342 (13)         ; |SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core                                                                                                                                           ; work         ;
;                |auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|          ; 65 (22)     ; 65 (21)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 43 (0)            ; 22 (22)          ; |SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0                                                                               ; work         ;
;                   |auk_dspip_delay_cic_131:\glogic:u0|                                ; 44 (44)     ; 44 (44)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 43 (43)           ; 1 (1)            ; |SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|auk_dspip_delay_cic_131:\glogic:u0                                            ; work         ;
;                |auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|          ; 62 (21)     ; 62 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 41 (0)            ; 21 (21)          ; |SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1                                                                               ; work         ;
;                   |auk_dspip_delay_cic_131:\glogic:u0|                                ; 42 (42)     ; 42 (42)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 41 (41)           ; 1 (1)            ; |SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|auk_dspip_delay_cic_131:\glogic:u0                                            ; work         ;
;                |auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|          ; 59 (20)     ; 59 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 39 (0)            ; 20 (20)          ; |SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2                                                                               ; work         ;
;                   |auk_dspip_delay_cic_131:\glogic:u0|                                ; 40 (40)     ; 40 (40)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 39 (39)           ; 1 (1)            ; |SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|auk_dspip_delay_cic_131:\glogic:u0                                            ; work         ;
;                |auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|          ; 57 (19)     ; 57 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 38 (0)            ; 19 (19)          ; |SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3                                                                               ; work         ;
;                   |auk_dspip_delay_cic_131:\glogic:u0|                                ; 38 (38)     ; 38 (38)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 38 (38)           ; 0 (0)            ; |SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|auk_dspip_delay_cic_131:\glogic:u0                                            ; work         ;
;                |auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|          ; 57 (19)     ; 57 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 38 (0)            ; 19 (19)          ; |SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4                                                                               ; work         ;
;                   |auk_dspip_delay_cic_131:\glogic:u0|                                ; 38 (38)     ; 38 (38)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 38 (38)           ; 0 (0)            ; |SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|auk_dspip_delay_cic_131:\glogic:u0                                            ; work         ;
;                |auk_dspip_downsample_cic_131:auk_dspip_downsample_inst|               ; 13 (13)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 8 (8)            ; |SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_downsample_cic_131:auk_dspip_downsample_inst                                                                                    ; work         ;
;                |auk_dspip_integrator_cic_131:auk_dspip_integrator_0|                  ; 56 (0)      ; 56 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 56 (0)           ; |SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0                                                                                       ; work         ;
;                   |auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1| ; 56 (56)     ; 56 (56)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 56 (56)          ; |SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1                     ; work         ;
;                |auk_dspip_integrator_cic_131:auk_dspip_integrator_1|                  ; 48 (0)      ; 48 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 48 (0)           ; |SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1                                                                                       ; work         ;
;                   |auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1| ; 48 (48)     ; 48 (48)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 48 (48)          ; |SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1                     ; work         ;
;                |auk_dspip_integrator_cic_131:auk_dspip_integrator_2|                  ; 40 (0)      ; 40 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 40 (0)           ; |SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2                                                                                       ; work         ;
;                   |auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1| ; 40 (40)     ; 40 (40)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 40 (40)          ; |SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1                     ; work         ;
;                |auk_dspip_integrator_cic_131:auk_dspip_integrator_3|                  ; 33 (0)      ; 33 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 33 (0)           ; |SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_3                                                                                       ; work         ;
;                   |auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1| ; 33 (33)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 33 (33)          ; |SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_3|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1                     ; work         ;
;                |auk_dspip_integrator_cic_131:auk_dspip_integrator_4|                  ; 26 (0)      ; 26 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 26 (0)           ; |SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_4                                                                                       ; work         ;
;                   |auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1| ; 26 (26)     ; 26 (26)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 26 (26)          ; |SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_4|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1                     ; work         ;
;                |auk_dspip_roundsat_cic_131:auk_dspip_output_rounding|                 ; 17 (17)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 16 (16)          ; |SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_roundsat_cic_131:auk_dspip_output_rounding                                                                                      ; work         ;
;                |scfifo:in_fifo|                                                       ; 47 (0)      ; 45 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 44 (0)            ; 1 (0)            ; |SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo                                                                                                                            ; work         ;
;                   |a_regfifo:subfifo|                                                 ; 47 (47)     ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 44 (44)           ; 1 (1)            ; |SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo                                                                                                          ; work         ;
;       |mfir:u_i_mfir|                                                                 ; 1155 (0)    ; 1152 (0)                  ; 0 (0)         ; 64          ; 1    ; 22           ; 0       ; 11        ; 0    ; 0            ; 3 (0)        ; 784 (0)           ; 368 (0)          ; |SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir                                                                                                                                                                                         ; mfir         ;
;          |mfir_0002:mfir_inst|                                                        ; 1155 (0)    ; 1152 (0)                  ; 0 (0)         ; 64          ; 1    ; 22           ; 0       ; 11        ; 0    ; 0            ; 3 (0)        ; 784 (0)           ; 368 (0)          ; |SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst                                                                                                                                                                     ; mfir         ;
;             |mfir_0002_ast:mfir_0002_ast_inst|                                        ; 1155 (0)    ; 1152 (0)                  ; 0 (0)         ; 64          ; 1    ; 22           ; 0       ; 11        ; 0    ; 0            ; 3 (0)        ; 784 (0)           ; 368 (0)          ; |SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst                                                                                                                                    ; mfir         ;
;                |auk_dspip_avalon_streaming_source_hpfir:source|                       ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source                                                                                     ; mfir         ;
;                |mfir_0002_rtl:hpfircore|                                              ; 1123 (726)  ; 1120 (723)                ; 0 (0)         ; 64          ; 1    ; 22           ; 0       ; 11        ; 0    ; 0            ; 3 (3)        ; 752 (356)         ; 368 (367)        ; |SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore                                                                                                            ; mfir         ;
;                   |altsyncram:u0_m0_wo0_wi0_delayr0_dmem|                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 64          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem                                                                      ; work         ;
;                      |altsyncram_e2o3:auto_generated|                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 64          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated                                       ; work         ;
;                   |dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_13|                      ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_13                                                               ; mfir         ;
;                   |dspba_delay:d_u0_m0_wo0_compute_q_13|                              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_13                                                                       ; mfir         ;
;                   |dspba_delay:d_u0_m0_wo0_compute_q_18|                              ; 5 (5)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 5 (5)             ; 0 (0)            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_18                                                                       ; mfir         ;
;                   |dspba_delay:d_u0_m0_wo0_compute_q_19|                              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_19                                                                       ; mfir         ;
;                   |dspba_delay:d_u0_m0_wo0_memread_q_13|                              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_memread_q_13                                                                       ; mfir         ;
;                   |dspba_delay:d_u0_m0_wo0_wi0_delayr0_q_15|                          ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr0_q_15                                                                   ; mfir         ;
;                   |dspba_delay:d_xIn_0_13|                                            ; 48 (48)     ; 48 (48)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 48 (48)           ; 0 (0)            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13                                                                                     ; mfir         ;
;                   |dspba_delay:u0_m0_wo0_compute|                                     ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_compute                                                                              ; mfir         ;
;                   |dspba_delay:u0_m0_wo0_memread|                                     ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_memread                                                                              ; mfir         ;
;                   |dspba_delay:u0_m0_wo0_wi0_delayr10|                                ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr10                                                                         ; mfir         ;
;                   |dspba_delay:u0_m0_wo0_wi0_delayr1|                                 ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1                                                                          ; mfir         ;
;                   |dspba_delay:u0_m0_wo0_wi0_delayr2|                                 ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2                                                                          ; mfir         ;
;                   |dspba_delay:u0_m0_wo0_wi0_delayr3|                                 ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3                                                                          ; mfir         ;
;                   |dspba_delay:u0_m0_wo0_wi0_delayr4|                                 ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4                                                                          ; mfir         ;
;                   |dspba_delay:u0_m0_wo0_wi0_delayr5|                                 ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5                                                                          ; mfir         ;
;                   |dspba_delay:u0_m0_wo0_wi0_delayr6|                                 ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6                                                                          ; mfir         ;
;                   |dspba_delay:u0_m0_wo0_wi0_delayr7|                                 ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7                                                                          ; mfir         ;
;                   |dspba_delay:u0_m0_wo0_wi0_delayr8|                                 ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8                                                                          ; mfir         ;
;                   |dspba_delay:u0_m0_wo0_wi0_delayr9|                                 ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9                                                                          ; mfir         ;
;                   |lpm_mult:u0_m0_wo0_mtree_mult1_0_component|                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component                                                                 ; work         ;
;                      |mult_4eu:auto_generated|                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_4eu:auto_generated                                         ; work         ;
;                   |lpm_mult:u0_m0_wo0_mtree_mult1_10_component|                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_10_component                                                                ; work         ;
;                      |mult_4eu:auto_generated|                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_10_component|mult_4eu:auto_generated                                        ; work         ;
;                   |lpm_mult:u0_m0_wo0_mtree_mult1_1_component|                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_1_component                                                                 ; work         ;
;                      |mult_4eu:auto_generated|                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_1_component|mult_4eu:auto_generated                                         ; work         ;
;                   |lpm_mult:u0_m0_wo0_mtree_mult1_2_component|                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_2_component                                                                 ; work         ;
;                      |mult_4eu:auto_generated|                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_2_component|mult_4eu:auto_generated                                         ; work         ;
;                   |lpm_mult:u0_m0_wo0_mtree_mult1_3_component|                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_3_component                                                                 ; work         ;
;                      |mult_4eu:auto_generated|                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_3_component|mult_4eu:auto_generated                                         ; work         ;
;                   |lpm_mult:u0_m0_wo0_mtree_mult1_4_component|                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component                                                                 ; work         ;
;                      |mult_4eu:auto_generated|                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated                                         ; work         ;
;                   |lpm_mult:u0_m0_wo0_mtree_mult1_5_component|                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_5_component                                                                 ; work         ;
;                      |mult_4eu:auto_generated|                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_5_component|mult_4eu:auto_generated                                         ; work         ;
;                   |lpm_mult:u0_m0_wo0_mtree_mult1_6_component|                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_6_component                                                                 ; work         ;
;                      |mult_4eu:auto_generated|                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_6_component|mult_4eu:auto_generated                                         ; work         ;
;                   |lpm_mult:u0_m0_wo0_mtree_mult1_7_component|                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_7_component                                                                 ; work         ;
;                      |mult_4eu:auto_generated|                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_7_component|mult_4eu:auto_generated                                         ; work         ;
;                   |lpm_mult:u0_m0_wo0_mtree_mult1_8_component|                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_8_component                                                                 ; work         ;
;                      |mult_4eu:auto_generated|                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_8_component|mult_4eu:auto_generated                                         ; work         ;
;                   |lpm_mult:u0_m0_wo0_mtree_mult1_9_component|                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_9_component                                                                 ; work         ;
;                      |mult_4eu:auto_generated|                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_9_component|mult_4eu:auto_generated                                         ; work         ;
;       |mfir:u_q_mfir|                                                                 ; 1120 (0)    ; 1120 (0)                  ; 0 (0)         ; 64          ; 0    ; 22           ; 0       ; 11        ; 0    ; 0            ; 0 (0)        ; 768 (0)           ; 352 (0)          ; |SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir                                                                                                                                                                                         ; mfir         ;
;          |mfir_0002:mfir_inst|                                                        ; 1120 (0)    ; 1120 (0)                  ; 0 (0)         ; 64          ; 0    ; 22           ; 0       ; 11        ; 0    ; 0            ; 0 (0)        ; 768 (0)           ; 352 (0)          ; |SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst                                                                                                                                                                     ; mfir         ;
;             |mfir_0002_ast:mfir_0002_ast_inst|                                        ; 1120 (0)    ; 1120 (0)                  ; 0 (0)         ; 64          ; 0    ; 22           ; 0       ; 11        ; 0    ; 0            ; 0 (0)        ; 768 (0)           ; 352 (0)          ; |SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst                                                                                                                                    ; mfir         ;
;                |auk_dspip_avalon_streaming_source_hpfir:source|                       ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source                                                                                     ; mfir         ;
;                |mfir_0002_rtl:hpfircore|                                              ; 1088 (704)  ; 1088 (704)                ; 0 (0)         ; 64          ; 0    ; 22           ; 0       ; 11        ; 0    ; 0            ; 0 (0)        ; 736 (352)         ; 352 (352)        ; |SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore                                                                                                            ; mfir         ;
;                   |altsyncram:u0_m0_wo0_wi0_delayr0_dmem|                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 64          ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem                                                                      ; work         ;
;                      |altsyncram_e2o3:auto_generated|                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 64          ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated                                       ; work         ;
;                   |dspba_delay:d_u0_m0_wo0_wi0_delayr0_q_15|                          ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr0_q_15                                                                   ; mfir         ;
;                   |dspba_delay:d_xIn_0_13|                                            ; 48 (48)     ; 48 (48)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 48 (48)           ; 0 (0)            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13                                                                                     ; mfir         ;
;                   |dspba_delay:u0_m0_wo0_wi0_delayr10|                                ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr10                                                                         ; mfir         ;
;                   |dspba_delay:u0_m0_wo0_wi0_delayr1|                                 ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1                                                                          ; mfir         ;
;                   |dspba_delay:u0_m0_wo0_wi0_delayr2|                                 ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2                                                                          ; mfir         ;
;                   |dspba_delay:u0_m0_wo0_wi0_delayr3|                                 ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3                                                                          ; mfir         ;
;                   |dspba_delay:u0_m0_wo0_wi0_delayr4|                                 ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4                                                                          ; mfir         ;
;                   |dspba_delay:u0_m0_wo0_wi0_delayr5|                                 ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5                                                                          ; mfir         ;
;                   |dspba_delay:u0_m0_wo0_wi0_delayr6|                                 ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6                                                                          ; mfir         ;
;                   |dspba_delay:u0_m0_wo0_wi0_delayr7|                                 ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7                                                                          ; mfir         ;
;                   |dspba_delay:u0_m0_wo0_wi0_delayr8|                                 ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8                                                                          ; mfir         ;
;                   |dspba_delay:u0_m0_wo0_wi0_delayr9|                                 ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9                                                                          ; mfir         ;
;                   |lpm_mult:u0_m0_wo0_mtree_mult1_0_component|                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component                                                                 ; work         ;
;                      |mult_4eu:auto_generated|                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_4eu:auto_generated                                         ; work         ;
;                   |lpm_mult:u0_m0_wo0_mtree_mult1_10_component|                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_10_component                                                                ; work         ;
;                      |mult_4eu:auto_generated|                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_10_component|mult_4eu:auto_generated                                        ; work         ;
;                   |lpm_mult:u0_m0_wo0_mtree_mult1_1_component|                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_1_component                                                                 ; work         ;
;                      |mult_4eu:auto_generated|                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_1_component|mult_4eu:auto_generated                                         ; work         ;
;                   |lpm_mult:u0_m0_wo0_mtree_mult1_2_component|                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_2_component                                                                 ; work         ;
;                      |mult_4eu:auto_generated|                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_2_component|mult_4eu:auto_generated                                         ; work         ;
;                   |lpm_mult:u0_m0_wo0_mtree_mult1_3_component|                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_3_component                                                                 ; work         ;
;                      |mult_4eu:auto_generated|                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_3_component|mult_4eu:auto_generated                                         ; work         ;
;                   |lpm_mult:u0_m0_wo0_mtree_mult1_4_component|                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component                                                                 ; work         ;
;                      |mult_4eu:auto_generated|                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated                                         ; work         ;
;                   |lpm_mult:u0_m0_wo0_mtree_mult1_5_component|                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_5_component                                                                 ; work         ;
;                      |mult_4eu:auto_generated|                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_5_component|mult_4eu:auto_generated                                         ; work         ;
;                   |lpm_mult:u0_m0_wo0_mtree_mult1_6_component|                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_6_component                                                                 ; work         ;
;                      |mult_4eu:auto_generated|                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_6_component|mult_4eu:auto_generated                                         ; work         ;
;                   |lpm_mult:u0_m0_wo0_mtree_mult1_7_component|                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_7_component                                                                 ; work         ;
;                      |mult_4eu:auto_generated|                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_7_component|mult_4eu:auto_generated                                         ; work         ;
;                   |lpm_mult:u0_m0_wo0_mtree_mult1_8_component|                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_8_component                                                                 ; work         ;
;                      |mult_4eu:auto_generated|                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_8_component|mult_4eu:auto_generated                                         ; work         ;
;                   |lpm_mult:u0_m0_wo0_mtree_mult1_9_component|                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_9_component                                                                 ; work         ;
;                      |mult_4eu:auto_generated|                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |SDRreceiver|mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_9_component|mult_4eu:auto_generated                                         ; work         ;
;       |mnco:u_mnco|                                                                   ; 797 (0)     ; 777 (0)                   ; 0 (0)         ; 58          ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (0)       ; 88 (0)            ; 689 (0)          ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco                                                                                                                                                                                           ; work         ;
;          |mnco_st:mnco_st_inst|                                                       ; 797 (0)     ; 777 (0)                   ; 0 (0)         ; 58          ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (0)       ; 88 (0)            ; 689 (0)          ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst                                                                                                                                                                      ; work         ;
;             |asj_altqmcpipe:ux000|                                                    ; 64 (32)     ; 64 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 32 (0)           ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_altqmcpipe:ux000                                                                                                                                                 ; work         ;
;                |lpm_add_sub:acc|                                                      ; 32 (0)      ; 32 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (0)           ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc                                                                                                                                 ; work         ;
;                   |add_sub_v4i:auto_generated|                                        ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (32)          ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated                                                                                                      ; work         ;
;             |asj_crd:ux005|                                                           ; 29 (29)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 29 (29)          ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_crd:ux005                                                                                                                                                        ; work         ;
;             |asj_dxx:ux002|                                                           ; 38 (1)      ; 27 (1)                    ; 0 (0)         ; 58          ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 1 (1)             ; 26 (0)           ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002                                                                                                                                                        ; work         ;
;                |altshift_taps:dxxpdo_rtl_0|                                           ; 18 (0)      ; 11 (0)                    ; 0 (0)         ; 42          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 11 (0)           ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0                                                                                                                             ; work         ;
;                   |shift_taps_bkm:auto_generated|                                     ; 18 (0)      ; 11 (1)                    ; 0 (0)         ; 42          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 11 (0)           ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_bkm:auto_generated                                                                                               ; work         ;
;                      |altsyncram_s1b1:altsyncram2|                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 42          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_bkm:auto_generated|altsyncram_s1b1:altsyncram2                                                                   ; work         ;
;                      |cntr_fah:cntr3|                                                 ; 6 (6)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_bkm:auto_generated|cntr_fah:cntr3                                                                                ; work         ;
;                      |cntr_pqf:cntr1|                                                 ; 12 (11)     ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (6)        ; 0 (0)             ; 5 (5)            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_bkm:auto_generated|cntr_pqf:cntr1                                                                                ; work         ;
;                         |cmpr_rgc:cmpr6|                                              ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_bkm:auto_generated|cntr_pqf:cntr1|cmpr_rgc:cmpr6                                                                 ; work         ;
;                |altshift_taps:dxxpdo_rtl_1|                                           ; 4 (0)       ; 4 (0)                     ; 0 (0)         ; 16          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (0)            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1                                                                                                                             ; work         ;
;                   |shift_taps_0jm:auto_generated|                                     ; 4 (0)       ; 4 (1)                     ; 0 (0)         ; 16          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (0)            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated                                                                                               ; work         ;
;                      |altsyncram_uua1:altsyncram2|                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2                                                                   ; work         ;
;                      |cntr_4pf:cntr1|                                                 ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|cntr_4pf:cntr1                                                                                ; work         ;
;                      |cntr_r8h:cntr3|                                                 ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|cntr_r8h:cntr3                                                                                ; work         ;
;                |lpm_add_sub:ux014|                                                    ; 15 (0)      ; 11 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 11 (0)           ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|lpm_add_sub:ux014                                                                                                                                      ; work         ;
;                   |add_sub_tth:auto_generated|                                        ; 15 (15)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 11 (11)          ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_tth:auto_generated                                                                                                           ; work         ;
;             |asj_dxx_g:ux001|                                                         ; 21 (21)     ; 21 (21)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 5 (5)             ; 16 (16)          ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx_g:ux001                                                                                                                                                      ; work         ;
;             |cord_2c:cordinv|                                                         ; 38 (38)     ; 38 (38)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 11 (11)           ; 27 (27)          ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cord_2c:cordinv                                                                                                                                                      ; work         ;
;             |cord_fs:cfs|                                                             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cord_fs:cfs                                                                                                                                                          ; work         ;
;             |cord_init:ci|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cord_init:ci                                                                                                                                                         ; work         ;
;             |cordic_axor_1p_lpm:u11|                                                  ; 27 (17)     ; 27 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 27 (17)          ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u11                                                                                                                                               ; work         ;
;                |lpm_add_sub:u0|                                                       ; 10 (0)      ; 10 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (0)           ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u11|lpm_add_sub:u0                                                                                                                                ; work         ;
;                   |add_sub_48h:auto_generated|                                        ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u11|lpm_add_sub:u0|add_sub_48h:auto_generated                                                                                                     ; work         ;
;             |cordic_axor_1p_lpm:u14|                                                  ; 26 (16)     ; 26 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 26 (16)          ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u14                                                                                                                                               ; work         ;
;                |lpm_add_sub:u0|                                                       ; 10 (0)      ; 10 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (0)           ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u14|lpm_add_sub:u0                                                                                                                                ; work         ;
;                   |add_sub_48h:auto_generated|                                        ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u14|lpm_add_sub:u0|add_sub_48h:auto_generated                                                                                                     ; work         ;
;             |cordic_axor_1p_lpm:u17|                                                  ; 25 (15)     ; 25 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (15)          ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u17                                                                                                                                               ; work         ;
;                |lpm_add_sub:u0|                                                       ; 10 (0)      ; 10 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (0)           ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u17|lpm_add_sub:u0                                                                                                                                ; work         ;
;                   |add_sub_48h:auto_generated|                                        ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u17|lpm_add_sub:u0|add_sub_48h:auto_generated                                                                                                     ; work         ;
;             |cordic_axor_1p_lpm:u20|                                                  ; 24 (14)     ; 24 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 24 (14)          ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u20                                                                                                                                               ; work         ;
;                |lpm_add_sub:u0|                                                       ; 10 (0)      ; 10 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (0)           ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u20|lpm_add_sub:u0                                                                                                                                ; work         ;
;                   |add_sub_48h:auto_generated|                                        ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u20|lpm_add_sub:u0|add_sub_48h:auto_generated                                                                                                     ; work         ;
;             |cordic_axor_1p_lpm:u23|                                                  ; 23 (13)     ; 23 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 23 (13)          ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u23                                                                                                                                               ; work         ;
;                |lpm_add_sub:u0|                                                       ; 10 (0)      ; 10 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (0)           ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u23|lpm_add_sub:u0                                                                                                                                ; work         ;
;                   |add_sub_48h:auto_generated|                                        ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u23|lpm_add_sub:u0|add_sub_48h:auto_generated                                                                                                     ; work         ;
;             |cordic_axor_1p_lpm:u26|                                                  ; 22 (12)     ; 22 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 22 (12)          ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u26                                                                                                                                               ; work         ;
;                |lpm_add_sub:u0|                                                       ; 10 (0)      ; 10 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (0)           ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u26|lpm_add_sub:u0                                                                                                                                ; work         ;
;                   |add_sub_48h:auto_generated|                                        ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u26|lpm_add_sub:u0|add_sub_48h:auto_generated                                                                                                     ; work         ;
;             |cordic_axor_1p_lpm:u29|                                                  ; 21 (11)     ; 21 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 21 (11)          ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u29                                                                                                                                               ; work         ;
;                |lpm_add_sub:u0|                                                       ; 10 (0)      ; 10 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (0)           ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u29|lpm_add_sub:u0                                                                                                                                ; work         ;
;                   |add_sub_48h:auto_generated|                                        ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u29|lpm_add_sub:u0|add_sub_48h:auto_generated                                                                                                     ; work         ;
;             |cordic_axor_1p_lpm:u5|                                                   ; 14 (4)      ; 13 (4)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 1 (1)             ; 12 (3)           ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u5                                                                                                                                                ; work         ;
;                |lpm_add_sub:u0|                                                       ; 10 (0)      ; 9 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 9 (0)            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u5|lpm_add_sub:u0                                                                                                                                 ; work         ;
;                   |add_sub_48h:auto_generated|                                        ; 10 (10)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 9 (9)            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_48h:auto_generated                                                                                                      ; work         ;
;             |cordic_axor_1p_lpm:u8|                                                   ; 27 (17)     ; 27 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (9)             ; 18 (8)           ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u8                                                                                                                                                ; work         ;
;                |lpm_add_sub:u0|                                                       ; 10 (0)      ; 10 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (0)           ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u8|lpm_add_sub:u0                                                                                                                                 ; work         ;
;                   |add_sub_48h:auto_generated|                                        ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u8|lpm_add_sub:u0|add_sub_48h:auto_generated                                                                                                      ; work         ;
;             |cordic_sxor_1p_lpm:u10|                                                  ; 27 (17)     ; 27 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 27 (17)          ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u10                                                                                                                                               ; work         ;
;                |lpm_add_sub:u0|                                                       ; 10 (0)      ; 10 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (0)           ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u10|lpm_add_sub:u0                                                                                                                                ; work         ;
;                   |add_sub_nrg:auto_generated|                                        ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u10|lpm_add_sub:u0|add_sub_nrg:auto_generated                                                                                                     ; work         ;
;             |cordic_sxor_1p_lpm:u13|                                                  ; 26 (16)     ; 26 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 26 (16)          ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u13                                                                                                                                               ; work         ;
;                |lpm_add_sub:u0|                                                       ; 10 (0)      ; 10 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (0)           ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u13|lpm_add_sub:u0                                                                                                                                ; work         ;
;                   |add_sub_nrg:auto_generated|                                        ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u13|lpm_add_sub:u0|add_sub_nrg:auto_generated                                                                                                     ; work         ;
;             |cordic_sxor_1p_lpm:u16|                                                  ; 25 (15)     ; 25 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (15)          ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u16                                                                                                                                               ; work         ;
;                |lpm_add_sub:u0|                                                       ; 10 (0)      ; 10 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (0)           ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u16|lpm_add_sub:u0                                                                                                                                ; work         ;
;                   |add_sub_nrg:auto_generated|                                        ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u16|lpm_add_sub:u0|add_sub_nrg:auto_generated                                                                                                     ; work         ;
;             |cordic_sxor_1p_lpm:u19|                                                  ; 24 (14)     ; 24 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 24 (14)          ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u19                                                                                                                                               ; work         ;
;                |lpm_add_sub:u0|                                                       ; 10 (0)      ; 10 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (0)           ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u19|lpm_add_sub:u0                                                                                                                                ; work         ;
;                   |add_sub_nrg:auto_generated|                                        ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u19|lpm_add_sub:u0|add_sub_nrg:auto_generated                                                                                                     ; work         ;
;             |cordic_sxor_1p_lpm:u22|                                                  ; 23 (13)     ; 23 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 23 (13)          ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u22                                                                                                                                               ; work         ;
;                |lpm_add_sub:u0|                                                       ; 10 (0)      ; 10 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (0)           ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u22|lpm_add_sub:u0                                                                                                                                ; work         ;
;                   |add_sub_nrg:auto_generated|                                        ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u22|lpm_add_sub:u0|add_sub_nrg:auto_generated                                                                                                     ; work         ;
;             |cordic_sxor_1p_lpm:u25|                                                  ; 22 (12)     ; 22 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 22 (12)          ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u25                                                                                                                                               ; work         ;
;                |lpm_add_sub:u0|                                                       ; 10 (0)      ; 10 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (0)           ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u25|lpm_add_sub:u0                                                                                                                                ; work         ;
;                   |add_sub_nrg:auto_generated|                                        ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u25|lpm_add_sub:u0|add_sub_nrg:auto_generated                                                                                                     ; work         ;
;             |cordic_sxor_1p_lpm:u28|                                                  ; 21 (11)     ; 21 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 21 (11)          ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u28                                                                                                                                               ; work         ;
;                |lpm_add_sub:u0|                                                       ; 10 (0)      ; 10 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (0)           ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u28|lpm_add_sub:u0                                                                                                                                ; work         ;
;                   |add_sub_nrg:auto_generated|                                        ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u28|lpm_add_sub:u0|add_sub_nrg:auto_generated                                                                                                     ; work         ;
;             |cordic_sxor_1p_lpm:u4|                                                   ; 11 (2)      ; 11 (2)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (2)           ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u4                                                                                                                                                ; work         ;
;                |lpm_add_sub:u0|                                                       ; 9 (0)       ; 9 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (0)            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u4|lpm_add_sub:u0                                                                                                                                 ; work         ;
;                   |add_sub_nrg:auto_generated|                                        ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u4|lpm_add_sub:u0|add_sub_nrg:auto_generated                                                                                                      ; work         ;
;             |cordic_sxor_1p_lpm:u7|                                                   ; 28 (18)     ; 28 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 28 (18)          ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u7                                                                                                                                                ; work         ;
;                |lpm_add_sub:u0|                                                       ; 10 (0)      ; 10 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (0)           ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u7|lpm_add_sub:u0                                                                                                                                 ; work         ;
;                   |add_sub_nrg:auto_generated|                                        ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u7|lpm_add_sub:u0|add_sub_nrg:auto_generated                                                                                                      ; work         ;
;             |cordic_zxor_1p_lpm:u12|                                                  ; 22 (12)     ; 22 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 21 (11)          ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u12                                                                                                                                               ; work         ;
;                |lpm_add_sub:u0|                                                       ; 10 (0)      ; 10 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (0)           ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u12|lpm_add_sub:u0                                                                                                                                ; work         ;
;                   |add_sub_nrg:auto_generated|                                        ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u12|lpm_add_sub:u0|add_sub_nrg:auto_generated                                                                                                     ; work         ;
;             |cordic_zxor_1p_lpm:u15|                                                  ; 22 (12)     ; 22 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 21 (11)          ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u15                                                                                                                                               ; work         ;
;                |lpm_add_sub:u0|                                                       ; 10 (0)      ; 10 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (0)           ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u15|lpm_add_sub:u0                                                                                                                                ; work         ;
;                   |add_sub_nrg:auto_generated|                                        ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u15|lpm_add_sub:u0|add_sub_nrg:auto_generated                                                                                                     ; work         ;
;             |cordic_zxor_1p_lpm:u18|                                                  ; 22 (12)     ; 22 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 21 (11)          ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u18                                                                                                                                               ; work         ;
;                |lpm_add_sub:u0|                                                       ; 10 (0)      ; 10 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (0)           ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u18|lpm_add_sub:u0                                                                                                                                ; work         ;
;                   |add_sub_nrg:auto_generated|                                        ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u18|lpm_add_sub:u0|add_sub_nrg:auto_generated                                                                                                     ; work         ;
;             |cordic_zxor_1p_lpm:u21|                                                  ; 22 (12)     ; 22 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 21 (11)          ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u21                                                                                                                                               ; work         ;
;                |lpm_add_sub:u0|                                                       ; 10 (0)      ; 10 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (0)           ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u21|lpm_add_sub:u0                                                                                                                                ; work         ;
;                   |add_sub_nrg:auto_generated|                                        ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u21|lpm_add_sub:u0|add_sub_nrg:auto_generated                                                                                                     ; work         ;
;             |cordic_zxor_1p_lpm:u24|                                                  ; 22 (12)     ; 22 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 21 (11)          ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u24                                                                                                                                               ; work         ;
;                |lpm_add_sub:u0|                                                       ; 10 (0)      ; 10 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (0)           ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u24|lpm_add_sub:u0                                                                                                                                ; work         ;
;                   |add_sub_nrg:auto_generated|                                        ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u24|lpm_add_sub:u0|add_sub_nrg:auto_generated                                                                                                     ; work         ;
;             |cordic_zxor_1p_lpm:u27|                                                  ; 21 (11)     ; 13 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 13 (11)          ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u27                                                                                                                                               ; work         ;
;                |lpm_add_sub:u0|                                                       ; 10 (0)      ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 2 (0)            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u27|lpm_add_sub:u0                                                                                                                                ; work         ;
;                   |add_sub_nrg:auto_generated|                                        ; 10 (10)     ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 2 (2)            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u27|lpm_add_sub:u0|add_sub_nrg:auto_generated                                                                                                     ; work         ;
;             |cordic_zxor_1p_lpm:u3|                                                   ; 3 (1)       ; 3 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (0)            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u3                                                                                                                                                ; work         ;
;                |lpm_add_sub:u0|                                                       ; 2 (0)       ; 2 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (0)            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u3|lpm_add_sub:u0                                                                                                                                 ; work         ;
;                   |add_sub_nrg:auto_generated|                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u3|lpm_add_sub:u0|add_sub_nrg:auto_generated                                                                                                      ; work         ;
;             |cordic_zxor_1p_lpm:u6|                                                   ; 22 (12)     ; 22 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 21 (11)          ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u6                                                                                                                                                ; work         ;
;                |lpm_add_sub:u0|                                                       ; 10 (0)      ; 10 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (0)           ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u6|lpm_add_sub:u0                                                                                                                                 ; work         ;
;                   |add_sub_nrg:auto_generated|                                        ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u6|lpm_add_sub:u0|add_sub_nrg:auto_generated                                                                                                      ; work         ;
;             |cordic_zxor_1p_lpm:u9|                                                   ; 21 (11)     ; 21 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 21 (11)          ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u9                                                                                                                                                ; work         ;
;                |lpm_add_sub:u0|                                                       ; 10 (0)      ; 10 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (0)           ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u9|lpm_add_sub:u0                                                                                                                                 ; work         ;
;                   |add_sub_nrg:auto_generated|                                        ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u9|lpm_add_sub:u0|add_sub_nrg:auto_generated                                                                                                      ; work         ;
;             |dop_reg:dop|                                                             ; 20 (20)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 20 (20)           ; 0 (0)            ; |SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|dop_reg:dop                                                                                                                                                          ; work         ;
;       |multiply:u_multiply|                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |SDRreceiver|mDSP:u_mDSP|multiply:u_multiply                                                                                                                                                                                   ; work         ;
;          |lpm_mult:Mult0|                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |SDRreceiver|mDSP:u_mDSP|multiply:u_multiply|lpm_mult:Mult0                                                                                                                                                                    ; work         ;
;             |mult_l5t:auto_generated|                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |SDRreceiver|mDSP:u_mDSP|multiply:u_multiply|lpm_mult:Mult0|mult_l5t:auto_generated                                                                                                                                            ; work         ;
;          |lpm_mult:Mult1|                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |SDRreceiver|mDSP:u_mDSP|multiply:u_multiply|lpm_mult:Mult1                                                                                                                                                                    ; work         ;
;             |mult_l5t:auto_generated|                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |SDRreceiver|mDSP:u_mDSP|multiply:u_multiply|lpm_mult:Mult1|mult_l5t:auto_generated                                                                                                                                            ; work         ;
;    |mpll:u_mpll|                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |SDRreceiver|mpll:u_mpll                                                                                                                                                                                                       ; work         ;
;       |altpll:altpll_component|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |SDRreceiver|mpll:u_mpll|altpll:altpll_component                                                                                                                                                                               ; work         ;
;          |mpll_altpll:auto_generated|                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |SDRreceiver|mpll:u_mpll|altpll:altpll_component|mpll_altpll:auto_generated                                                                                                                                                    ; work         ;
;    |serial_recv:u_serial_recv|                                                        ; 97 (97)     ; 90 (90)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 78 (78)           ; 12 (12)          ; |SDRreceiver|serial_recv:u_serial_recv                                                                                                                                                                                         ; work         ;
;    |serial_send:u_serial_send|                                                        ; 125 (125)   ; 125 (125)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 121 (121)        ; |SDRreceiver|serial_send:u_serial_send                                                                                                                                                                                         ; work         ;
+---------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                          ;
+--------------+----------+---------------+---------------+-----------------------+-----+------+
; Name         ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+--------------+----------+---------------+---------------+-----------------------+-----+------+
; serial_tx    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; clk_adc      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; debug_led[0] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; debug_led[1] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; debug_led[2] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; debug_led[3] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; clk          ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; rst_n        ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; serial_rx    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; adc_data[0]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; adc_data[1]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; adc_data[2]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; adc_data[3]  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; adc_data[4]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; adc_data[5]  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; adc_data[6]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; adc_data[7]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; adc_data[8]  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; adc_data[9]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
+--------------+----------+---------------+---------------+-----------------------+-----+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                                                        ; Pad To Core Index ; Setting ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; clk                                                                                                                                                                                                                                        ;                   ;         ;
; rst_n                                                                                                                                                                                                                                      ;                   ;         ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|ram_block1a0                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_10_component|mult_4eu:auto_generated|mac_out2                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_9_component|mult_4eu:auto_generated|mac_out2                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_8_component|mult_4eu:auto_generated|mac_out2                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_7_component|mult_4eu:auto_generated|mac_out2                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_6_component|mult_4eu:auto_generated|mac_out2                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_5_component|mult_4eu:auto_generated|mac_out2                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|mac_out2                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_3_component|mult_4eu:auto_generated|mac_out2                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_2_component|mult_4eu:auto_generated|mac_out2                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_1_component|mult_4eu:auto_generated|mac_out2                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_4eu:auto_generated|mac_out2                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[7]                                                                                           ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[15]                                                                                          ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_10_component|mult_4eu:auto_generated|mac_out2                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_9_component|mult_4eu:auto_generated|mac_out2                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_8_component|mult_4eu:auto_generated|mac_out2                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_7_component|mult_4eu:auto_generated|mac_out2                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_6_component|mult_4eu:auto_generated|mac_out2                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_5_component|mult_4eu:auto_generated|mac_out2                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|mac_out2                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_3_component|mult_4eu:auto_generated|mac_out2                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_2_component|mult_4eu:auto_generated|mac_out2                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_1_component|mult_4eu:auto_generated|mac_out2                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_4eu:auto_generated|mac_out2                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|was_stalled                                                                                                                   ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|was_stalled                                                                                                                   ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_tth:auto_generated|pipeline_dffe[14]                                                                                                           ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_tth:auto_generated|pipeline_dffe[13]                                                                                                           ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_tth:auto_generated|pipeline_dffe[11]                                                                                                           ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_tth:auto_generated|pipeline_dffe[10]                                                                                                           ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_tth:auto_generated|pipeline_dffe[9]                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_tth:auto_generated|pipeline_dffe[8]                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_tth:auto_generated|pipeline_dffe[7]                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_tth:auto_generated|pipeline_dffe[6]                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_tth:auto_generated|pipeline_dffe[5]                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_tth:auto_generated|pipeline_dffe[4]                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx_g:ux001|dxxrv[4]                                                                                                                                                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[31]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[30]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_tth:auto_generated|pipeline_dffe[12]                                                                                                           ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[28]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[27]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[26]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[25]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[24]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[23]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[22]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[21]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx_g:ux001|dxxrv[3]                                                                                                                                                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[29]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[20]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_accum_o[7]                                                                                                         ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx_g:ux001|dxxrv[2]                                                                                                                                                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[19]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_accum_o[15]                                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_0_o[7]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]                                                                                          ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_accum_o[6]                                                                                                         ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx_g:ux001|dxxrv[1]                                                                                                                                                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[18]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_accum_o[23]                                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_0_o[15]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_accum_o[14]                                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_0_o[7]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_2_o[7]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_0_o[6]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2]                                                                                          ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_accum_o[5]                                                                                                         ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx_g:ux001|dxxrv[0]                                                                                                                                                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[17]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_accum_o[31]                                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_0_o[23]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_accum_o[22]                                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_0_o[15]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_2_o[15]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_0_o[14]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_accum_o[13]                                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_0_o[7]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_1_o[7]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_0_o[6]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_4_o[7]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_2_o[6]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_0_o[5]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]                                                                                          ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_accum_o[4]                                                                                                         ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[16]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_0_o[31]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_accum_o[30]                                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_0_o[23]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_2_o[23]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_0_o[22]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_accum_o[21]                                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_0_o[15]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_1_o[15]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_0_o[14]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_4_o[15]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_2_o[14]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_0_o[13]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_accum_o[12]                                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_0_o[7]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_1_o[7]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_0_o[6]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_2_o[7]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_3_o[7]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_1_o[6]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_0_o[5]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_4_o[6]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_2_o[5]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_0_o[4]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_accum_o[3]                                                                                                         ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[15]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_0_o[31]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_2_o[31]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_0_o[30]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_accum_o[29]                                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_0_o[23]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_1_o[23]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_0_o[22]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_4_o[23]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_2_o[22]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_0_o[21]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_accum_o[20]                                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_0_o[15]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_1_o[15]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_0_o[14]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_2_o[15]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_3_o[15]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_1_o[14]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_0_o[13]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_4_o[14]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_2_o[13]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_0_o[12]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_accum_o[11]                                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_0_o[6]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_1_o[6]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_0_o[5]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_2_o[6]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_3_o[6]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_1_o[5]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_0_o[4]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_4_o[5]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_2_o[4]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_0_o[3]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_accum_o[2]                                                                                                         ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[14]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_0_o[31]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_1_o[31]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_0_o[30]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_4_o[31]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_2_o[30]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_0_o[29]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_accum_o[28]                                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_0_o[23]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_1_o[23]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_0_o[22]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_2_o[23]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_3_o[23]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_1_o[22]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_0_o[21]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_4_o[22]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_2_o[21]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_0_o[20]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_accum_o[19]                                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_0_o[14]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_1_o[14]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_0_o[13]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_2_o[14]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_3_o[14]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_1_o[13]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_0_o[12]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_4_o[13]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_2_o[12]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_0_o[11]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_accum_o[10]                                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_0_o[5]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_1_o[5]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_0_o[4]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_2_o[5]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_3_o[5]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_1_o[4]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_0_o[3]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_4_o[4]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_2_o[3]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_0_o[2]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_accum_o[1]                                                                                                         ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[13]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_0_o[31]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_1_o[31]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_0_o[30]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_2_o[31]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_3_o[31]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_1_o[30]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_0_o[29]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_4_o[30]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_2_o[29]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_0_o[28]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_accum_o[27]                                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_0_o[22]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_1_o[22]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_0_o[21]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_2_o[22]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_3_o[22]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_1_o[21]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_0_o[20]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_4_o[21]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_2_o[20]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_0_o[19]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_accum_o[18]                                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_0_o[13]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_1_o[13]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_0_o[12]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_2_o[13]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_3_o[13]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_1_o[12]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_0_o[11]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_4_o[12]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_2_o[11]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_0_o[10]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_accum_o[9]                                                                                                         ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_0_o[4]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_1_o[4]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_0_o[3]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_2_o[4]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_3_o[4]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_1_o[3]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_0_o[2]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_4_o[3]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_2_o[2]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_0_o[1]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_accum_o[0]                                                                                                         ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[12]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_0_o[30]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_1_o[30]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_0_o[29]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_2_o[30]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_3_o[30]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_1_o[29]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_0_o[28]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_4_o[29]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_2_o[28]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_0_o[27]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_accum_o[26]                                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_0_o[21]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_1_o[21]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_0_o[20]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_2_o[21]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_3_o[21]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_1_o[20]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_0_o[19]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_4_o[20]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_2_o[19]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_0_o[18]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_accum_o[17]                                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_0_o[12]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_1_o[12]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_0_o[11]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_2_o[12]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_3_o[12]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_1_o[11]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_0_o[10]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_4_o[11]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_2_o[10]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_0_o[9]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_accum_o[8]                                                                                                         ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_0_o[3]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_1_o[3]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_0_o[2]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_2_o[3]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_3_o[3]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_1_o[2]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_0_o[1]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_4_o[2]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_2_o[1]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_0_o[0]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[11]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_0_o[29]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_1_o[29]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_0_o[28]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_2_o[29]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_3_o[29]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_1_o[28]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_0_o[27]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_4_o[28]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_2_o[27]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_0_o[26]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_accum_o[25]                                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_0_o[20]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_1_o[20]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_0_o[19]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_2_o[20]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_3_o[20]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_1_o[19]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_0_o[18]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_4_o[19]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_2_o[18]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_0_o[17]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_accum_o[16]                                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_0_o[11]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_1_o[11]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_0_o[10]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_2_o[11]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_3_o[11]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_1_o[10]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_0_o[9]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_4_o[10]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_2_o[9]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_0_o[8]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_0_o[2]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_1_o[2]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_0_o[1]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_2_o[2]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_3_o[2]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_1_o[1]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_0_o[0]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_4_o[1]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_2_o[0]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[10]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_0_o[28]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_1_o[28]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_0_o[27]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_2_o[28]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_3_o[28]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_1_o[27]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_0_o[26]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_4_o[27]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_2_o[26]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_0_o[25]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_accum_o[24]                                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_0_o[19]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_1_o[19]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_0_o[18]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_2_o[19]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_3_o[19]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_1_o[18]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_0_o[17]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_4_o[18]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_2_o[17]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_0_o[16]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_0_o[10]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_1_o[10]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_0_o[9]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_2_o[10]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_3_o[10]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_1_o[9]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_0_o[8]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_4_o[9]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_2_o[8]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_0_o[1]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_1_o[1]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_0_o[0]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_2_o[1]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_3_o[1]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_1_o[0]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_4_o[0]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[9]                                                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_0_o[27]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_1_o[27]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_0_o[26]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_2_o[27]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_3_o[27]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_1_o[26]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_0_o[25]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_4_o[26]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_2_o[25]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_0_o[24]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_0_o[18]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_1_o[18]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_0_o[17]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_2_o[18]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_3_o[18]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_1_o[17]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_0_o[16]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_4_o[17]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_2_o[16]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_0_o[9]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_1_o[9]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_0_o[8]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_2_o[9]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_3_o[9]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_1_o[8]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_4_o[8]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_0_o[0]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_1_o[0]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_2_o[0]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_3_o[0]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[8]                                                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_0_o[26]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_1_o[26]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_0_o[25]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_2_o[26]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_3_o[26]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_1_o[25]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_0_o[24]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_4_o[25]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_2_o[24]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_0_o[17]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_1_o[17]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_0_o[16]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_2_o[17]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_3_o[17]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_1_o[16]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_4_o[16]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_0_o[8]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_1_o[8]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_2_o[8]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_3_o[8]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[7]                                                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_0_o[25]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_1_o[25]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_0_o[24]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_2_o[25]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_3_o[25]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_1_o[24]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_4_o[24]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_0_o[16]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_1_o[16]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_2_o[16]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_3_o[16]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[6]                                                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_0_o[24]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_1_o[24]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_2_o[24]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_3_o[24]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_roundsat_cic_131:auk_dspip_output_rounding|dataout[0]                                                                                             ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_roundsat_cic_131:auk_dspip_output_rounding|dataout[1]                                                                                             ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_roundsat_cic_131:auk_dspip_output_rounding|dataout[2]                                                                                             ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_roundsat_cic_131:auk_dspip_output_rounding|dataout[3]                                                                                             ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_roundsat_cic_131:auk_dspip_output_rounding|dataout[4]                                                                                             ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_roundsat_cic_131:auk_dspip_output_rounding|dataout[5]                                                                                             ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_roundsat_cic_131:auk_dspip_output_rounding|dataout[6]                                                                                             ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_roundsat_cic_131:auk_dspip_output_rounding|dataout[7]                                                                                             ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_roundsat_cic_131:auk_dspip_output_rounding|dataout[8]                                                                                             ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_roundsat_cic_131:auk_dspip_output_rounding|dataout[9]                                                                                             ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_roundsat_cic_131:auk_dspip_output_rounding|dataout[10]                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_roundsat_cic_131:auk_dspip_output_rounding|dataout[11]                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_roundsat_cic_131:auk_dspip_output_rounding|dataout[12]                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_roundsat_cic_131:auk_dspip_output_rounding|dataout[13]                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_roundsat_cic_131:auk_dspip_output_rounding|dataout[14]                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_roundsat_cic_131:auk_dspip_output_rounding|dataout[15]                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[5]                                                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|dout[3]                                                                                         ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|dout[0]                                                                                         ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|dout[1]                                                                                         ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|dout[2]                                                                                         ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|dout[4]                                                                                         ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|dout[5]                                                                                         ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|dout[6]                                                                                         ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|dout[7]                                                                                         ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|dout[8]                                                                                         ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|dout[9]                                                                                         ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|dout[10]                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|dout[11]                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|dout[12]                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|dout[13]                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|dout[14]                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|dout[15]                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|dout[16]                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|dout[17]                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|dout[18]                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[4]                                                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|dout[3]                                                                                         ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|dout[0]                                                                                         ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|dout[1]                                                                                         ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|dout[2]                                                                                         ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|dout[4]                                                                                         ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|dout[5]                                                                                         ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|dout[6]                                                                                         ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|dout[7]                                                                                         ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|dout[8]                                                                                         ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|dout[9]                                                                                         ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|dout[10]                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|dout[11]                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|dout[12]                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|dout[13]                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|dout[14]                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|dout[15]                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|dout[16]                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|dout[17]                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|dout[18]                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[3]                                                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|dout[4]                                                                                         ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|dout[1]                                                                                         ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|dout[2]                                                                                         ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|dout[3]                                                                                         ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|dout[5]                                                                                         ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|dout[6]                                                                                         ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|dout[7]                                                                                         ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|dout[8]                                                                                         ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|dout[9]                                                                                         ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|dout[10]                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|dout[11]                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|dout[12]                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|dout[13]                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|dout[14]                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|dout[15]                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|dout[16]                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|dout[17]                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|dout[18]                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|dout[19]                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[2]                                                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|dout[5]                                                                                         ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|dout[2]                                                                                         ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|dout[3]                                                                                         ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|dout[4]                                                                                         ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|dout[6]                                                                                         ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|dout[7]                                                                                         ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|dout[8]                                                                                         ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|dout[9]                                                                                         ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|dout[10]                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|dout[11]                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|dout[12]                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|dout[13]                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|dout[14]                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|dout[15]                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|dout[16]                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|dout[17]                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|dout[18]                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|dout[19]                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|dout[20]                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[1]                                                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|dout[6]                                                                                         ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|dout[3]                                                                                         ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|dout[1]                                                                                         ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|dout[4]                                                                                         ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|dout[5]                                                                                         ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|dout[7]                                                                                         ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|dout[8]                                                                                         ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|dout[9]                                                                                         ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|dout[10]                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|dout[11]                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|dout[12]                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|dout[13]                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|dout[14]                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|dout[15]                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|dout[16]                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|dout[17]                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|dout[18]                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|dout[19]                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|dout[20]                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|dout[21]                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[0]                                                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|dout[2]                                                                                         ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|dout[1]                                                                                         ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_4|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_4|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7]        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_4|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8]        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_4|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9]        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_4|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_4|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_4|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_4|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_4|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_4|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_4|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_4|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_4|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][19]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_4|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][20]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_4|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][21]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_4|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][22]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_4|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][23]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_4|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][24]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_4|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][25]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_3|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_3|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_4|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6]        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_3|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_3|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_3|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_3|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][19]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_3|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][20]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_3|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][21]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_3|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][22]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_3|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][23]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_3|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][24]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_3|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][25]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_3|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][26]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_3|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][27]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_3|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][28]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_3|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][29]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_3|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][30]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_3|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][31]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_3|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][32]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][24]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][21]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_3|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_4|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5]        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][22]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][23]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][25]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][26]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][27]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][28]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][29]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][30]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][31]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][32]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][33]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][34]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][35]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][36]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][37]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][38]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][39]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][32]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][29]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][20]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_3|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_4|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4]        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][30]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][31]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][33]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][34]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][35]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][36]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][37]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][38]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][39]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][40]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][41]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][42]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][43]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][44]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][45]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][46]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][47]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][40]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][37]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][28]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][19]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_3|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_4|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3]        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][38]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][39]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][41]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][42]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][43]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][44]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][45]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][46]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][47]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][48]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][49]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][50]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][51]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][52]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][53]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][54]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][55]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][36]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][27]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_3|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_4|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2]        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][35]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][26]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_3|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9]        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_4|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1]        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][34]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][25]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_3|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8]        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_4|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0]        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][33]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][24]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_3|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7]        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][32]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][23]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_3|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6]        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][31]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][22]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_3|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5]        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cord_2c:cordinv|cordic_y_res_2c[9]                                                                                                                                                     ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cord_2c:cordinv|cordic_x_res_2c[9]                                                                                                                                                     ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cord_2c:cordinv|cordic_y_res_2c[8]                                                                                                                                                     ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cord_2c:cordinv|cordic_x_res_2c[8]                                                                                                                                                     ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cord_2c:cordinv|cordic_y_res_2c[7]                                                                                                                                                     ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cord_2c:cordinv|cordic_x_res_2c[7]                                                                                                                                                     ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cord_2c:cordinv|cordic_y_res_2c[6]                                                                                                                                                     ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cord_2c:cordinv|cordic_x_res_2c[6]                                                                                                                                                     ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cord_2c:cordinv|cordic_y_res_2c[5]                                                                                                                                                     ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cord_2c:cordinv|cordic_x_res_2c[5]                                                                                                                                                     ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cord_2c:cordinv|cordic_y_res_2c[4]                                                                                                                                                     ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cord_2c:cordinv|cordic_x_res_2c[4]                                                                                                                                                     ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cord_2c:cordinv|cordic_y_res_2c[3]                                                                                                                                                     ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cord_2c:cordinv|cordic_x_res_2c[3]                                                                                                                                                     ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cord_2c:cordinv|cordic_y_res_2c[2]                                                                                                                                                     ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cord_2c:cordinv|cordic_x_res_2c[2]                                                                                                                                                     ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cord_2c:cordinv|cordic_y_res_2c[1]                                                                                                                                                     ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cord_2c:cordinv|cordic_x_res_2c[1]                                                                                                                                                     ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][30]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][21]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_3|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4]        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u29|lpm_add_sub:u0|add_sub_48h:auto_generated|pipeline_dffe[9]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u28|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[9]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u29|lpm_add_sub:u0|add_sub_48h:auto_generated|pipeline_dffe[8]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u28|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[8]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u29|lpm_add_sub:u0|add_sub_48h:auto_generated|pipeline_dffe[7]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u28|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[7]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u29|lpm_add_sub:u0|add_sub_48h:auto_generated|pipeline_dffe[6]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u28|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[6]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u29|lpm_add_sub:u0|add_sub_48h:auto_generated|pipeline_dffe[5]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u28|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[5]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u29|lpm_add_sub:u0|add_sub_48h:auto_generated|pipeline_dffe[4]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u28|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[4]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u29|lpm_add_sub:u0|add_sub_48h:auto_generated|pipeline_dffe[3]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u28|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[3]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u29|lpm_add_sub:u0|add_sub_48h:auto_generated|pipeline_dffe[2]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u28|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[2]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u29|lpm_add_sub:u0|add_sub_48h:auto_generated|pipeline_dffe[1]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u29|lpm_add_sub:u0|add_sub_48h:auto_generated|pipeline_dffe[0]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u28|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[1]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u28|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[0]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][29]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][20]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_3|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3]        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u29|a[9]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u28|a[9]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u29|a[8]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u28|a[8]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u29|a[7]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u28|a[7]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u29|a[6]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u28|a[6]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u29|a[5]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u28|a[5]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u29|a[4]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u28|a[4]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u29|a[3]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u28|a[3]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u29|a[2]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u28|a[2]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u29|a[1]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u29|a[0]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u28|a[1]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u28|a[0]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][28]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][19]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_3|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2]        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u25|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[9]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u27|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[9]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u26|lpm_add_sub:u0|add_sub_48h:auto_generated|pipeline_dffe[9]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u26|lpm_add_sub:u0|add_sub_48h:auto_generated|pipeline_dffe[8]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u25|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[8]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u26|lpm_add_sub:u0|add_sub_48h:auto_generated|pipeline_dffe[7]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u25|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[7]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u26|lpm_add_sub:u0|add_sub_48h:auto_generated|pipeline_dffe[6]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u25|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[6]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u26|lpm_add_sub:u0|add_sub_48h:auto_generated|pipeline_dffe[5]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u25|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[5]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u26|lpm_add_sub:u0|add_sub_48h:auto_generated|pipeline_dffe[4]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u25|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[4]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u26|lpm_add_sub:u0|add_sub_48h:auto_generated|pipeline_dffe[3]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u25|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[3]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u26|lpm_add_sub:u0|add_sub_48h:auto_generated|pipeline_dffe[2]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u25|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[2]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u26|lpm_add_sub:u0|add_sub_48h:auto_generated|pipeline_dffe[1]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u26|lpm_add_sub:u0|add_sub_48h:auto_generated|pipeline_dffe[0]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u25|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[1]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u25|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[0]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][27]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9]        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_3|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1]        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u25|a[9]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u27|a[9]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u26|a[9]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u26|a[8]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u25|a[8]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u26|a[7]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u25|a[7]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u26|a[6]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u25|a[6]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u26|a[5]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u25|a[5]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u26|a[4]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u25|a[4]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u26|a[3]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u25|a[3]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u26|a[2]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u25|a[2]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u26|a[1]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u26|a[0]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u25|a[1]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u25|a[0]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][26]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8]        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_3|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0]        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u22|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[9]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u24|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[9]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u23|lpm_add_sub:u0|add_sub_48h:auto_generated|pipeline_dffe[9]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u27|a[8]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u23|lpm_add_sub:u0|add_sub_48h:auto_generated|pipeline_dffe[8]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u22|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[8]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u23|lpm_add_sub:u0|add_sub_48h:auto_generated|pipeline_dffe[7]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u22|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[7]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u23|lpm_add_sub:u0|add_sub_48h:auto_generated|pipeline_dffe[6]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u22|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[6]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u23|lpm_add_sub:u0|add_sub_48h:auto_generated|pipeline_dffe[5]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u22|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[5]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u23|lpm_add_sub:u0|add_sub_48h:auto_generated|pipeline_dffe[4]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u22|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[4]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u23|lpm_add_sub:u0|add_sub_48h:auto_generated|pipeline_dffe[3]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u22|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[3]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u23|lpm_add_sub:u0|add_sub_48h:auto_generated|pipeline_dffe[2]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u22|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[2]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u23|lpm_add_sub:u0|add_sub_48h:auto_generated|pipeline_dffe[1]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u23|lpm_add_sub:u0|add_sub_48h:auto_generated|pipeline_dffe[0]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u22|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[1]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u22|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[0]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][25]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7]        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u22|a[9]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u24|a[9]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u24|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[8]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u23|a[9]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u27|a[7]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u23|a[8]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u22|a[8]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u23|a[7]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u22|a[7]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u23|a[6]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u22|a[6]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u23|a[5]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u22|a[5]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u23|a[4]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u22|a[4]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u23|a[3]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u22|a[3]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u23|a[2]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u22|a[2]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u23|a[1]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u23|a[0]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u22|a[1]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u22|a[0]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][24]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6]        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u19|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[9]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u21|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[9]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u20|lpm_add_sub:u0|add_sub_48h:auto_generated|pipeline_dffe[9]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u24|a[8]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u24|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[7]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u27|a[6]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u20|lpm_add_sub:u0|add_sub_48h:auto_generated|pipeline_dffe[8]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u19|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[8]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u20|lpm_add_sub:u0|add_sub_48h:auto_generated|pipeline_dffe[7]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u19|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[7]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u20|lpm_add_sub:u0|add_sub_48h:auto_generated|pipeline_dffe[6]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u19|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[6]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u20|lpm_add_sub:u0|add_sub_48h:auto_generated|pipeline_dffe[5]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u19|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[5]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u20|lpm_add_sub:u0|add_sub_48h:auto_generated|pipeline_dffe[4]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u19|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[4]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u20|lpm_add_sub:u0|add_sub_48h:auto_generated|pipeline_dffe[3]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u19|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[3]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u20|lpm_add_sub:u0|add_sub_48h:auto_generated|pipeline_dffe[2]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u19|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[2]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u20|lpm_add_sub:u0|add_sub_48h:auto_generated|pipeline_dffe[1]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u20|lpm_add_sub:u0|add_sub_48h:auto_generated|pipeline_dffe[0]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u19|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[1]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u19|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[0]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][23]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5]        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u19|a[9]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u21|a[9]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u21|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[8]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u20|a[9]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u24|a[7]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u24|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[6]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u27|a[5]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u20|a[8]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u19|a[8]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u20|a[7]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u19|a[7]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u20|a[6]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u19|a[6]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u20|a[5]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u19|a[5]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u20|a[4]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u19|a[4]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u20|a[3]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u19|a[3]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u20|a[2]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u19|a[2]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u20|a[1]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u20|a[0]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u19|a[1]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u19|a[0]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][22]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4]        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u16|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[9]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u18|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[9]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u17|lpm_add_sub:u0|add_sub_48h:auto_generated|pipeline_dffe[9]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u21|a[8]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u21|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[7]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u24|a[6]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u24|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[5]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u27|a[4]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u17|lpm_add_sub:u0|add_sub_48h:auto_generated|pipeline_dffe[8]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u16|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[8]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u17|lpm_add_sub:u0|add_sub_48h:auto_generated|pipeline_dffe[7]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u16|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[7]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u17|lpm_add_sub:u0|add_sub_48h:auto_generated|pipeline_dffe[6]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u16|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[6]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u17|lpm_add_sub:u0|add_sub_48h:auto_generated|pipeline_dffe[5]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u16|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[5]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u17|lpm_add_sub:u0|add_sub_48h:auto_generated|pipeline_dffe[4]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u16|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[4]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u17|lpm_add_sub:u0|add_sub_48h:auto_generated|pipeline_dffe[3]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u16|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[3]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u17|lpm_add_sub:u0|add_sub_48h:auto_generated|pipeline_dffe[2]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u16|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[2]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u17|lpm_add_sub:u0|add_sub_48h:auto_generated|pipeline_dffe[1]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u17|lpm_add_sub:u0|add_sub_48h:auto_generated|pipeline_dffe[0]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u16|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[1]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u16|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[0]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][21]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3]        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u16|a[9]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u18|a[9]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u18|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[8]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u17|a[9]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u21|a[7]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u21|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[6]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u24|a[5]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u24|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[4]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u27|a[3]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u17|a[8]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u16|a[8]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u17|a[7]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u16|a[7]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u17|a[6]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u16|a[6]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u17|a[5]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u16|a[5]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u17|a[4]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u16|a[4]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u17|a[3]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u16|a[3]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u17|a[2]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u16|a[2]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u17|a[1]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u17|a[0]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u16|a[1]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u16|a[0]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][20]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2]        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u13|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[9]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u15|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[9]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u14|lpm_add_sub:u0|add_sub_48h:auto_generated|pipeline_dffe[9]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u18|a[8]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u18|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[7]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u21|a[6]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u21|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[5]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u24|a[4]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u24|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[3]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u27|a[2]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u14|lpm_add_sub:u0|add_sub_48h:auto_generated|pipeline_dffe[8]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u13|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[8]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u14|lpm_add_sub:u0|add_sub_48h:auto_generated|pipeline_dffe[7]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u13|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[7]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u14|lpm_add_sub:u0|add_sub_48h:auto_generated|pipeline_dffe[6]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u13|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[6]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u14|lpm_add_sub:u0|add_sub_48h:auto_generated|pipeline_dffe[5]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u13|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[5]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u14|lpm_add_sub:u0|add_sub_48h:auto_generated|pipeline_dffe[4]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u13|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[4]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u14|lpm_add_sub:u0|add_sub_48h:auto_generated|pipeline_dffe[3]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u13|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[3]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u14|lpm_add_sub:u0|add_sub_48h:auto_generated|pipeline_dffe[2]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u13|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[2]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u14|lpm_add_sub:u0|add_sub_48h:auto_generated|pipeline_dffe[1]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u14|lpm_add_sub:u0|add_sub_48h:auto_generated|pipeline_dffe[0]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u13|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[1]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u13|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[0]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][19]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1]        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u13|a[9]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u15|a[9]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u15|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[8]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u14|a[9]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u18|a[7]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u18|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[6]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u21|a[5]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u21|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[4]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u24|a[3]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u24|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[2]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u27|a[1]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u14|a[8]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u13|a[8]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u14|a[7]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u13|a[7]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u14|a[6]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u13|a[6]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u14|a[5]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u13|a[5]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u14|a[4]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u13|a[4]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u14|a[3]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u13|a[3]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u14|a[2]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u13|a[2]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u14|a[1]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u14|a[0]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u13|a[1]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u13|a[0]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9]        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0]        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u10|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[9]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u12|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[9]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u11|lpm_add_sub:u0|add_sub_48h:auto_generated|pipeline_dffe[9]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u15|a[8]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u15|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[7]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u18|a[6]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u18|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[5]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u21|a[4]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u21|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[3]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u24|a[2]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u24|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[1]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u27|a[0]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u11|lpm_add_sub:u0|add_sub_48h:auto_generated|pipeline_dffe[8]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u10|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[8]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u11|lpm_add_sub:u0|add_sub_48h:auto_generated|pipeline_dffe[7]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u10|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[7]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u11|lpm_add_sub:u0|add_sub_48h:auto_generated|pipeline_dffe[6]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u10|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[6]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u11|lpm_add_sub:u0|add_sub_48h:auto_generated|pipeline_dffe[5]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u10|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[5]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u11|lpm_add_sub:u0|add_sub_48h:auto_generated|pipeline_dffe[4]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u10|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[4]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u11|lpm_add_sub:u0|add_sub_48h:auto_generated|pipeline_dffe[3]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u10|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[3]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u11|lpm_add_sub:u0|add_sub_48h:auto_generated|pipeline_dffe[2]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u10|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[2]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u11|lpm_add_sub:u0|add_sub_48h:auto_generated|pipeline_dffe[1]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u11|lpm_add_sub:u0|add_sub_48h:auto_generated|pipeline_dffe[0]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u10|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[1]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u10|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[0]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8]        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u10|a[9]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u12|a[9]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u12|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[8]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u11|a[9]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u15|a[7]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u15|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[6]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u18|a[5]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u18|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[4]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u21|a[3]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u21|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[2]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u24|a[1]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u24|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[0]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u11|a[8]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u10|a[8]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u11|a[7]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u10|a[7]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u11|a[6]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u10|a[6]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u11|a[5]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u10|a[5]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u11|a[4]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u10|a[4]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u11|a[3]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u10|a[3]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u11|a[2]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u10|a[2]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u11|a[1]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u11|a[0]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u10|a[1]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u10|a[0]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7]        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u7|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[9]                                                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u9|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[9]                                                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u8|lpm_add_sub:u0|add_sub_48h:auto_generated|pipeline_dffe[9]                                                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u12|a[8]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u12|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[7]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u15|a[6]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u15|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[5]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u18|a[4]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u18|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[3]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u21|a[2]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u21|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[1]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u24|a[0]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u8|lpm_add_sub:u0|add_sub_48h:auto_generated|pipeline_dffe[8]                                                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u7|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[8]                                                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u8|lpm_add_sub:u0|add_sub_48h:auto_generated|pipeline_dffe[7]                                                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u7|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[7]                                                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u8|lpm_add_sub:u0|add_sub_48h:auto_generated|pipeline_dffe[6]                                                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u7|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[6]                                                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u8|lpm_add_sub:u0|add_sub_48h:auto_generated|pipeline_dffe[5]                                                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u7|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[5]                                                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u8|lpm_add_sub:u0|add_sub_48h:auto_generated|pipeline_dffe[4]                                                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u7|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[4]                                                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u8|lpm_add_sub:u0|add_sub_48h:auto_generated|pipeline_dffe[3]                                                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u7|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[3]                                                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u8|lpm_add_sub:u0|add_sub_48h:auto_generated|pipeline_dffe[2]                                                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u7|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[2]                                                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u8|lpm_add_sub:u0|add_sub_48h:auto_generated|pipeline_dffe[1]                                                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u8|lpm_add_sub:u0|add_sub_48h:auto_generated|pipeline_dffe[0]                                                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u7|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[1]                                                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u7|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[0]                                                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6]        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u7|a[9]                                                                                                                                                             ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u9|a[9]                                                                                                                                                             ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u7|a[0]                                                                                                                                                             ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u9|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[8]                                                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u12|a[7]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u12|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[6]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u15|a[5]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u15|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[4]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u18|a[3]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u18|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[2]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u21|a[1]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u21|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[0]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u7|a[8]                                                                                                                                                             ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u7|a[7]                                                                                                                                                             ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u7|a[6]                                                                                                                                                             ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u7|a[5]                                                                                                                                                             ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u7|a[4]                                                                                                                                                             ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u7|a[3]                                                                                                                                                             ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u7|a[2]                                                                                                                                                             ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u7|a[1]                                                                                                                                                             ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5]        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u6|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[9]                                                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_48h:auto_generated|pipeline_dffe[9]                                                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u9|a[8]                                                                                                                                                             ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u9|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[7]                                                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u12|a[6]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u12|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[5]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u15|a[4]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u15|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[3]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u18|a[2]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u18|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[1]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u21|a[0]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_48h:auto_generated|pipeline_dffe[8]                                                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_48h:auto_generated|pipeline_dffe[7]                                                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_48h:auto_generated|pipeline_dffe[6]                                                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_48h:auto_generated|pipeline_dffe[5]                                                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_48h:auto_generated|pipeline_dffe[4]                                                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_48h:auto_generated|pipeline_dffe[3]                                                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_48h:auto_generated|pipeline_dffe[2]                                                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_48h:auto_generated|pipeline_dffe[1]                                                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4]        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u6|a[9]                                                                                                                                                             ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u6|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[8]                                                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u9|a[7]                                                                                                                                                             ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u9|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[6]                                                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u12|a[5]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u12|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[4]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u15|a[3]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u15|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[2]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u18|a[1]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u18|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[0]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3]        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u6|a[8]                                                                                                                                                             ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u6|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[7]                                                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u9|a[6]                                                                                                                                                             ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u9|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[5]                                                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u12|a[4]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u12|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[3]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u15|a[2]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u15|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[1]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u18|a[0]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2]        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u6|a[7]                                                                                                                                                             ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u6|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[6]                                                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u9|a[5]                                                                                                                                                             ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u9|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[4]                                                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u12|a[3]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u12|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[2]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u15|a[1]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u15|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[0]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1]        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u6|a[6]                                                                                                                                                             ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u6|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[5]                                                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u9|a[4]                                                                                                                                                             ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u9|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[3]                                                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u12|a[2]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u12|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[1]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u15|a[0]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9]        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0]        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u6|a[5]                                                                                                                                                             ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u6|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[4]                                                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u9|a[3]                                                                                                                                                             ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u9|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[2]                                                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u12|a[1]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u12|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[0]                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8]        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u6|a[4]                                                                                                                                                             ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u6|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[3]                                                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u9|a[2]                                                                                                                                                             ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u9|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[1]                                                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u12|a[0]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7]        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u6|a[3]                                                                                                                                                             ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u6|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[2]                                                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u9|a[1]                                                                                                                                                             ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u9|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[0]                                                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6]        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u6|a[2]                                                                                                                                                             ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u6|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[1]                                                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u9|a[0]                                                                                                                                                             ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5]        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u6|a[1]                                                                                                                                                             ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u6|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[0]                                                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4]        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_accum_o[7]                                                                                                         ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u6|a[0]                                                                                                                                                             ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3]        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_accum_o[15]                                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_0_o[7]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_accum_o[6]                                                                                                         ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2]        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_accum_o[23]                                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_0_o[15]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_accum_o[14]                                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_0_o[7]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_2_o[7]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_0_o[6]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_accum_o[5]                                                                                                         ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1]        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_accum_o[31]                                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_0_o[23]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_accum_o[22]                                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_0_o[15]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_2_o[15]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_0_o[14]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_accum_o[13]                                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_0_o[7]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_1_o[7]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_0_o[6]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_4_o[7]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_2_o[6]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_0_o[5]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_accum_o[4]                                                                                                         ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0]        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_0_o[31]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_accum_o[30]                                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_0_o[23]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_2_o[23]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_0_o[22]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_accum_o[21]                                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_0_o[15]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_1_o[15]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_0_o[14]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_4_o[15]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_2_o[14]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_0_o[13]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_accum_o[12]                                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_0_o[7]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_1_o[7]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_0_o[6]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_2_o[7]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_3_o[7]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_1_o[6]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_0_o[5]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_4_o[6]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_2_o[5]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_0_o[4]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_accum_o[3]                                                                                                         ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_0_o[31]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_2_o[31]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_0_o[30]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_accum_o[29]                                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_0_o[23]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_1_o[23]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_0_o[22]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_4_o[23]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_2_o[22]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_0_o[21]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_accum_o[20]                                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_0_o[15]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_1_o[15]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_0_o[14]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_2_o[15]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_3_o[15]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_1_o[14]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_0_o[13]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_4_o[14]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_2_o[13]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_0_o[12]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_accum_o[11]                                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_0_o[6]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_1_o[6]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_0_o[5]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_2_o[6]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_3_o[6]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_1_o[5]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_0_o[4]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_4_o[5]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_2_o[4]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_0_o[3]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_accum_o[2]                                                                                                         ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_0_o[31]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_1_o[31]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_0_o[30]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_4_o[31]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_2_o[30]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_0_o[29]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_accum_o[28]                                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_0_o[23]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_1_o[23]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_0_o[22]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_2_o[23]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_3_o[23]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_1_o[22]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_0_o[21]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_4_o[22]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_2_o[21]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_0_o[20]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_accum_o[19]                                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_0_o[14]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_1_o[14]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_0_o[13]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_2_o[14]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_3_o[14]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_1_o[13]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_0_o[12]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_4_o[13]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_2_o[12]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_0_o[11]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_accum_o[10]                                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_0_o[5]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_1_o[5]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_0_o[4]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_2_o[5]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_3_o[5]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_1_o[4]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_0_o[3]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_4_o[4]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_2_o[3]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_0_o[2]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_accum_o[1]                                                                                                         ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_0_o[31]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_1_o[31]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_0_o[30]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_2_o[31]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_3_o[31]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_1_o[30]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_0_o[29]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_4_o[30]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_2_o[29]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_0_o[28]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_accum_o[27]                                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_0_o[22]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_1_o[22]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_0_o[21]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_2_o[22]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_3_o[22]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_1_o[21]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_0_o[20]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_4_o[21]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_2_o[20]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_0_o[19]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_accum_o[18]                                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_0_o[13]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_1_o[13]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_0_o[12]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_2_o[13]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_3_o[13]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_1_o[12]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_0_o[11]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_4_o[12]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_2_o[11]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_0_o[10]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_accum_o[9]                                                                                                         ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_0_o[4]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_1_o[4]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_0_o[3]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_2_o[4]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_3_o[4]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_1_o[3]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_0_o[2]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_4_o[3]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_2_o[2]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_0_o[1]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_accum_o[0]                                                                                                         ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_0_o[30]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_1_o[30]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_0_o[29]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_2_o[30]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_3_o[30]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_1_o[29]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_0_o[28]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_4_o[29]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_2_o[28]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_0_o[27]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_accum_o[26]                                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_0_o[21]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_1_o[21]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_0_o[20]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_2_o[21]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_3_o[21]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_1_o[20]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_0_o[19]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_4_o[20]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_2_o[19]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_0_o[18]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_accum_o[17]                                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_0_o[12]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_1_o[12]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_0_o[11]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_2_o[12]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_3_o[12]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_1_o[11]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_0_o[10]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_4_o[11]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_2_o[10]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_0_o[9]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_accum_o[8]                                                                                                         ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_0_o[3]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_1_o[3]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_0_o[2]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_2_o[3]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_3_o[3]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_1_o[2]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_0_o[1]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_4_o[2]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_2_o[1]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_0_o[0]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_0_o[29]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_1_o[29]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_0_o[28]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_2_o[29]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_3_o[29]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_1_o[28]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_0_o[27]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_4_o[28]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_2_o[27]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_0_o[26]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_accum_o[25]                                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_0_o[20]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_1_o[20]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_0_o[19]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_2_o[20]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_3_o[20]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_1_o[19]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_0_o[18]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_4_o[19]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_2_o[18]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_0_o[17]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_accum_o[16]                                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_0_o[11]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_1_o[11]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_0_o[10]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_2_o[11]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_3_o[11]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_1_o[10]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_0_o[9]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_4_o[10]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_2_o[9]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_0_o[8]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_0_o[2]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_1_o[2]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_0_o[1]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_2_o[2]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_3_o[2]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_1_o[1]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_0_o[0]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_4_o[1]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_2_o[0]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_0_o[28]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_1_o[28]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_0_o[27]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_2_o[28]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_3_o[28]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_1_o[27]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_0_o[26]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_4_o[27]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_2_o[26]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_0_o[25]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_accum_o[24]                                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_0_o[19]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_1_o[19]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_0_o[18]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_2_o[19]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_3_o[19]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_1_o[18]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_0_o[17]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_4_o[18]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_2_o[17]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_0_o[16]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_0_o[10]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_1_o[10]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_0_o[9]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_2_o[10]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_3_o[10]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_1_o[9]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_0_o[8]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_4_o[9]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_2_o[8]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_0_o[1]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_1_o[1]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_0_o[0]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_2_o[1]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_3_o[1]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_1_o[0]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_4_o[0]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_0_o[27]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_1_o[27]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_0_o[26]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_2_o[27]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_3_o[27]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_1_o[26]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_0_o[25]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_4_o[26]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_2_o[25]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_0_o[24]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_0_o[18]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_1_o[18]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_0_o[17]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_2_o[18]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_3_o[18]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_1_o[17]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_0_o[16]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_4_o[17]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_2_o[16]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_0_o[9]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_1_o[9]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_0_o[8]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_2_o[9]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_3_o[9]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_1_o[8]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_4_o[8]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_0_o[0]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_1_o[0]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_2_o[0]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_3_o[0]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_0_o[26]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_1_o[26]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_0_o[25]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_2_o[26]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_3_o[26]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_1_o[25]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_0_o[24]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_4_o[25]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_2_o[24]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_0_o[17]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_1_o[17]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_0_o[16]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_2_o[17]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_3_o[17]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_1_o[16]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_4_o[16]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_0_o[8]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_1_o[8]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_2_o[8]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_3_o[8]                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_0_o[25]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_1_o[25]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_0_o[24]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_2_o[25]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_3_o[25]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_1_o[24]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_4_o[24]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_0_o[16]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_1_o[16]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_2_o[16]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_3_o[16]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_0_o[24]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_1_o[24]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_2_o[24]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_3_o[24]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_roundsat_cic_131:auk_dspip_output_rounding|dataout[0]                                                                                             ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_roundsat_cic_131:auk_dspip_output_rounding|dataout[1]                                                                                             ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_roundsat_cic_131:auk_dspip_output_rounding|dataout[2]                                                                                             ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_roundsat_cic_131:auk_dspip_output_rounding|dataout[3]                                                                                             ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_roundsat_cic_131:auk_dspip_output_rounding|dataout[4]                                                                                             ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_roundsat_cic_131:auk_dspip_output_rounding|dataout[5]                                                                                             ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_roundsat_cic_131:auk_dspip_output_rounding|dataout[6]                                                                                             ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_roundsat_cic_131:auk_dspip_output_rounding|dataout[7]                                                                                             ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_roundsat_cic_131:auk_dspip_output_rounding|dataout[8]                                                                                             ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_roundsat_cic_131:auk_dspip_output_rounding|dataout[9]                                                                                             ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_roundsat_cic_131:auk_dspip_output_rounding|dataout[10]                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_roundsat_cic_131:auk_dspip_output_rounding|dataout[11]                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_roundsat_cic_131:auk_dspip_output_rounding|dataout[12]                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_roundsat_cic_131:auk_dspip_output_rounding|dataout[13]                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_roundsat_cic_131:auk_dspip_output_rounding|dataout[14]                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_roundsat_cic_131:auk_dspip_output_rounding|dataout[15]                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|dout[3]                                                                                         ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|dout[0]                                                                                         ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|dout[1]                                                                                         ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|dout[2]                                                                                         ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|dout[4]                                                                                         ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|dout[5]                                                                                         ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|dout[6]                                                                                         ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|dout[7]                                                                                         ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|dout[8]                                                                                         ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|dout[9]                                                                                         ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|dout[10]                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|dout[11]                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|dout[12]                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|dout[13]                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|dout[14]                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|dout[15]                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|dout[16]                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|dout[17]                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|dout[18]                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|dout[3]                                                                                         ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|dout[0]                                                                                         ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|dout[1]                                                                                         ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|dout[2]                                                                                         ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|dout[4]                                                                                         ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|dout[5]                                                                                         ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|dout[6]                                                                                         ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|dout[7]                                                                                         ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|dout[8]                                                                                         ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|dout[9]                                                                                         ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|dout[10]                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|dout[11]                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|dout[12]                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|dout[13]                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|dout[14]                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|dout[15]                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|dout[16]                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|dout[17]                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|dout[18]                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|dout[4]                                                                                         ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|dout[1]                                                                                         ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|dout[2]                                                                                         ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|dout[3]                                                                                         ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|dout[5]                                                                                         ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|dout[6]                                                                                         ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|dout[7]                                                                                         ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|dout[8]                                                                                         ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|dout[9]                                                                                         ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|dout[10]                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|dout[11]                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|dout[12]                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|dout[13]                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|dout[14]                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|dout[15]                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|dout[16]                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|dout[17]                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|dout[18]                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|dout[19]                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|dout[5]                                                                                         ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|dout[2]                                                                                         ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|dout[3]                                                                                         ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|dout[4]                                                                                         ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|dout[6]                                                                                         ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|dout[7]                                                                                         ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|dout[8]                                                                                         ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|dout[9]                                                                                         ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|dout[10]                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|dout[11]                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|dout[12]                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|dout[13]                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|dout[14]                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|dout[15]                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|dout[16]                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|dout[17]                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|dout[18]                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|dout[19]                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|dout[20]                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|dout[6]                                                                                         ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|dout[3]                                                                                         ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|dout[1]                                                                                         ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|dout[4]                                                                                         ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|dout[5]                                                                                         ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|dout[7]                                                                                         ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|dout[8]                                                                                         ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|dout[9]                                                                                         ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|dout[10]                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|dout[11]                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|dout[12]                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|dout[13]                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|dout[14]                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|dout[15]                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|dout[16]                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|dout[17]                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|dout[18]                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|dout[19]                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|dout[20]                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|dout[21]                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|dout[2]                                                                                         ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|dout[1]                                                                                         ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_4|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_4|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7]        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_4|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8]        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_4|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9]        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_4|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_4|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_4|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_4|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_4|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_4|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_4|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_4|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_4|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][19]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_4|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][20]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_4|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][21]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_4|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][22]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_4|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][23]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_4|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][24]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_4|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][25]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_3|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_3|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_4|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6]        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_3|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_3|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_3|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_3|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][19]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_3|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][20]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_3|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][21]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_3|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][22]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_3|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][23]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_3|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][24]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_3|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][25]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_3|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][26]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_3|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][27]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_3|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][28]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_3|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][29]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_3|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][30]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_3|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][31]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_3|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][32]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][24]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][21]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_3|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_4|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5]        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][22]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][23]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][25]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][26]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][27]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][28]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][29]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][30]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][31]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][32]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][33]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][34]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][35]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][36]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][37]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][38]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][39]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][32]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][29]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][20]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_3|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_4|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4]        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][30]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][31]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][33]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][34]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][35]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][36]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][37]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][38]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][39]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][40]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][41]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][42]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][43]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][44]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][45]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][46]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][47]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][40]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][37]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][28]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][19]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_3|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_4|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3]        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][38]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][39]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][41]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][42]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][43]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][44]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][45]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][46]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][47]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][48]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][49]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][50]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][51]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][52]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][53]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][54]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][55]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][36]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][27]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_3|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_4|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2]        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][35]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][26]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_3|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9]        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_4|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1]        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][34]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][25]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_3|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8]        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_4|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0]        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][33]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][24]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_3|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7]        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][32]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][23]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_3|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6]        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][31]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][22]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_3|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5]        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][30]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][21]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_3|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4]        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][29]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][20]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_3|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3]        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][28]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][19]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_3|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2]        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][27]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9]        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_3|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1]        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][26]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8]        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_3|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0]        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][25]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7]        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][24]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6]        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][23]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5]        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][22]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4]        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][21]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3]        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][20]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2]        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][19]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1]        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9]        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0]        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8]        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7]        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6]        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5]        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4]        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3]        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2]        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10]       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1]        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9]        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0]        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8]        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7]        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6]        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5]        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4]        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3]        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2]        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1]        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0]        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_crd:ux005|sin_o[9]                                                                                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_crd:ux005|sin_o[8]                                                                                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_crd:ux005|sin_o[7]                                                                                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_crd:ux005|sin_o[6]                                                                                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_crd:ux005|sin_o[5]                                                                                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_crd:ux005|sin_o[4]                                                                                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_crd:ux005|sin_o[3]                                                                                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_crd:ux005|sin_o[2]                                                                                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_crd:ux005|sin_o[1]                                                                                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_crd:ux005|cos_o[9]                                                                                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_crd:ux005|cos_o[8]                                                                                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_crd:ux005|cos_o[7]                                                                                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_crd:ux005|cos_o[6]                                                                                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_crd:ux005|cos_o[5]                                                                                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_crd:ux005|cos_o[4]                                                                                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_crd:ux005|cos_o[3]                                                                                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_crd:ux005|cos_o[2]                                                                                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_crd:ux005|cos_o[1]                                                                                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[23]                                                                                          ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_19|delay_signals[0][0]                                                                     ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[31]                                                                                          ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_aseq_eq                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]                                                                                          ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_18|delay_signals[0][0]                                                                     ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_q[7]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_q[6]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_q[5]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_q[4]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_q[3]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_q[2]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_q[1]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_q[0]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_18|delay_signals[1][0]                                                                     ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_q[15]                                                                                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_q[14]                                                                                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_q[13]                                                                                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_q[12]                                                                                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_q[11]                                                                                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_q[10]                                                                                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_q[9]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_q[8]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_8_q[7]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_9_q[7]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_8_q[6]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_9_q[6]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_8_q[5]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_9_q[5]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_8_q[4]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_9_q[4]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_8_q[3]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_9_q[3]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_8_q[2]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_9_q[2]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_8_q[1]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_9_q[1]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_8_q[0]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_9_q[0]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_18|delay_signals[2][0]                                                                     ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_q[23]                                                                                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_q[22]                                                                                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_q[21]                                                                                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_q[20]                                                                                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_q[19]                                                                                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_q[18]                                                                                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_q[17]                                                                                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_q[16]                                                                                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_8_q[15]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_9_q[15]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_8_q[14]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_9_q[14]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_8_q[13]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_9_q[13]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_8_q[12]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_9_q[12]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_8_q[11]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_9_q[11]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_8_q[10]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_9_q[10]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_8_q[9]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_9_q[9]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_8_q[8]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_9_q[8]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_q[7]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_1_q[7]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_q[6]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_1_q[6]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_q[5]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_1_q[5]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_q[4]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_1_q[4]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_q[3]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_1_q[3]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_q[2]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_1_q[2]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_q[1]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_1_q[1]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_q[0]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_1_q[0]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_2_q[7]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_q[7]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_2_q[6]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_q[6]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_2_q[5]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_q[5]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_2_q[4]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_q[4]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_2_q[3]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_q[3]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_2_q[2]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_q[2]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_2_q[1]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_q[1]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_2_q[0]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_q[0]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_4_q[7]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_5_q[7]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_4_q[6]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_5_q[6]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_4_q[5]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_5_q[5]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_4_q[4]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_5_q[4]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_4_q[3]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_5_q[3]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_4_q[2]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_5_q[2]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_4_q[1]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_5_q[1]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_4_q[0]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_5_q[0]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_6_q[7]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_7_q[7]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_6_q[6]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_7_q[6]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_6_q[5]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_7_q[5]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_6_q[4]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_7_q[4]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_6_q[3]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_7_q[3]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_6_q[2]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_7_q[2]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_6_q[1]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_7_q[1]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_6_q[0]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_7_q[0]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_18|delay_signals[3][0]                                                                     ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_q[31]                                                                                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_q[30]                                                                                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_q[29]                                                                                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_q[28]                                                                                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_q[27]                                                                                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_q[26]                                                                                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_q[25]                                                                                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_q[24]                                                                                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_8_q[23]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_9_q[23]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_8_q[22]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_9_q[22]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_8_q[21]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_9_q[21]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_8_q[20]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_9_q[20]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_8_q[19]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_9_q[19]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_8_q[18]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_9_q[18]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_8_q[17]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_9_q[17]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_8_q[16]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_9_q[16]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_q[15]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_1_q[15]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_q[14]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_1_q[14]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_q[13]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_1_q[13]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_q[12]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_1_q[12]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_q[11]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_1_q[11]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_q[10]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_1_q[10]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_q[9]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_1_q[9]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_q[8]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_1_q[8]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_2_q[15]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_q[15]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_2_q[14]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_q[14]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_2_q[13]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_q[13]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_2_q[12]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_q[12]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_2_q[11]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_q[11]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_2_q[10]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_q[10]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_2_q[9]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_q[9]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_2_q[8]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_q[8]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_4_q[15]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_5_q[15]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_4_q[14]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_5_q[14]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_4_q[13]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_5_q[13]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_4_q[12]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_5_q[12]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_4_q[11]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_5_q[11]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_4_q[10]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_5_q[10]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_4_q[9]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_5_q[9]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_4_q[8]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_5_q[8]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_6_q[15]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_7_q[15]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_6_q[14]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_7_q[14]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_6_q[13]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_7_q[13]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_6_q[12]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_7_q[12]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_6_q[11]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_7_q[11]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_6_q[10]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_7_q[10]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_6_q[9]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_7_q[9]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_6_q[8]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_7_q[8]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[15]                                                                                                          ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_18|delay_signals[4][0]                                                                     ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_8_q[31]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_9_q[31]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_8_q[30]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_9_q[30]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_8_q[29]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_9_q[29]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_8_q[28]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_9_q[28]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_8_q[27]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_9_q[27]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_8_q[26]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_9_q[26]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_8_q[25]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_9_q[25]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_8_q[24]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_9_q[24]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_q[23]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_1_q[23]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_q[22]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_1_q[22]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_q[21]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_1_q[21]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_q[20]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_1_q[20]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_q[19]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_1_q[19]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_q[18]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_1_q[18]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_q[17]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_1_q[17]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_q[16]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_1_q[16]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_2_q[23]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_q[23]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_2_q[22]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_q[22]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_2_q[21]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_q[21]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_2_q[20]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_q[20]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_2_q[19]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_q[19]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_2_q[18]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_q[18]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_2_q[17]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_q[17]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_2_q[16]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_q[16]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_4_q[23]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_5_q[23]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_4_q[22]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_5_q[22]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_4_q[21]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_5_q[21]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_4_q[20]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_5_q[20]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_4_q[19]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_5_q[19]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_4_q[18]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_5_q[18]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_4_q[17]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_5_q[17]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_4_q[16]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_5_q[16]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_6_q[23]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_7_q[23]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_6_q[22]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_7_q[22]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_6_q[21]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_7_q[21]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_6_q[20]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_7_q[20]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_6_q[19]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_7_q[19]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_6_q[18]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_7_q[18]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_6_q[17]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_7_q[17]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_6_q[16]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_7_q[16]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm1_q[15]                                                                                                          ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr0_q_15|delay_signals[1][0]                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr0_q_15|delay_signals[1][1]                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr0_q_15|delay_signals[1][2]                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr0_q_15|delay_signals[1][3]                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr0_q_15|delay_signals[1][4]                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr0_q_15|delay_signals[1][5]                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr0_q_15|delay_signals[1][6]                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr0_q_15|delay_signals[1][7]                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr0_q_15|delay_signals[1][8]                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr0_q_15|delay_signals[1][9]                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr0_q_15|delay_signals[1][10]                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr0_q_15|delay_signals[1][11]                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr0_q_15|delay_signals[1][12]                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr0_q_15|delay_signals[1][13]                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr0_q_15|delay_signals[1][14]                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr0_q_15|delay_signals[1][15]                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_13|delay_signals[0][0]                                                                     ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_q[31]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_1_q[31]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_q[30]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_1_q[30]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_q[29]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_1_q[29]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_q[28]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_1_q[28]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_q[27]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_1_q[27]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_q[26]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_1_q[26]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_q[25]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_1_q[25]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_q[24]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_1_q[24]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_2_q[31]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_q[31]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_2_q[30]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_q[30]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_2_q[29]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_q[29]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_2_q[28]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_q[28]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_2_q[27]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_q[27]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_2_q[26]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_q[26]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_2_q[25]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_q[25]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_2_q[24]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_q[24]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_4_q[31]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_5_q[31]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_4_q[30]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_5_q[30]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_4_q[29]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_5_q[29]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_4_q[28]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_5_q[28]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_4_q[27]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_5_q[27]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_4_q[26]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_5_q[26]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_4_q[25]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_5_q[25]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_4_q[24]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_5_q[24]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_6_q[31]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_7_q[31]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_6_q[30]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_7_q[30]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_6_q[29]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_7_q[29]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_6_q[28]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_7_q[28]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_6_q[27]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_7_q[27]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_6_q[26]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_7_q[26]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_6_q[25]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_7_q[25]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_6_q[24]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_7_q[24]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr10|delay_signals[0][0]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr10|delay_signals[0][1]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr10|delay_signals[0][2]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr10|delay_signals[0][3]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr10|delay_signals[0][4]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr10|delay_signals[0][5]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr10|delay_signals[0][6]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr10|delay_signals[0][7]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr10|delay_signals[0][8]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr10|delay_signals[0][9]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr10|delay_signals[0][10]                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr10|delay_signals[0][11]                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr10|delay_signals[0][12]                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr10|delay_signals[0][13]                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr10|delay_signals[0][14]                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr10|delay_signals[0][15]                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[0][0]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[0][1]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[0][2]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[0][3]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[0][4]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[0][5]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[0][6]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[0][7]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[0][8]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[0][9]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[0][10]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[0][11]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[0][12]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[0][13]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[0][14]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[0][15]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[0][0]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[0][1]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[0][2]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[0][3]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[0][4]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[0][5]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[0][6]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[0][7]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[0][8]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[0][9]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[0][10]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[0][11]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[0][12]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[0][13]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[0][14]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[0][15]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][0]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][1]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][2]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][3]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][4]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][5]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][6]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][7]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][8]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][9]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][10]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][11]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][12]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][13]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][14]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][15]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[0][0]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[0][1]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[0][2]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[0][3]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[0][4]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[0][5]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[0][6]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[0][7]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[0][8]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[0][9]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[0][10]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[0][11]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[0][12]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[0][13]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[0][14]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[0][15]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[0][0]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[0][1]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[0][2]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[0][3]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[0][4]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[0][5]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[0][6]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[0][7]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[0][8]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[0][9]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[0][10]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[0][11]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[0][12]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[0][13]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[0][14]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[0][15]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[0][0]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[0][1]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[0][2]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[0][3]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[0][4]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[0][5]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[0][6]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[0][7]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[0][8]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[0][9]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[0][10]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[0][11]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[0][12]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[0][13]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[0][14]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[0][15]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[0][0]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[0][1]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[0][2]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[0][3]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[0][4]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[0][5]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[0][6]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[0][7]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[0][8]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[0][9]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[0][10]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[0][11]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[0][12]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[0][13]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[0][14]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[0][15]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[0][0]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[0][1]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[0][2]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[0][3]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[0][4]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[0][5]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[0][6]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[0][7]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[0][8]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[0][9]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[0][10]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[0][11]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[0][12]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[0][13]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[0][14]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[0][15]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[0][0]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[0][1]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[0][2]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[0][3]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[0][4]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[0][5]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[0][6]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[0][7]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[0][8]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[0][9]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[0][10]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[0][11]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[0][12]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[0][13]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[0][14]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[0][15]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_compute|delay_signals[0][0]                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_ca10_i[0]                                                                                                          ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr10|delay_signals[1][0]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr10|delay_signals[1][1]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr10|delay_signals[1][2]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr10|delay_signals[1][3]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr10|delay_signals[1][4]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr10|delay_signals[1][5]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr10|delay_signals[1][6]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr10|delay_signals[1][7]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr10|delay_signals[1][8]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr10|delay_signals[1][9]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr10|delay_signals[1][10]                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr10|delay_signals[1][11]                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr10|delay_signals[1][12]                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr10|delay_signals[1][13]                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr10|delay_signals[1][14]                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr10|delay_signals[1][15]                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[1][0]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[1][1]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[1][2]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[1][3]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[1][4]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[1][5]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[1][6]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[1][7]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[1][8]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[1][9]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[1][10]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[1][11]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[1][12]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[1][13]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[1][14]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[1][15]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[1][0]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[1][1]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[1][2]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[1][3]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[1][4]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[1][5]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[1][6]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[1][7]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[1][8]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[1][9]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[1][10]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[1][11]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[1][12]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[1][13]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[1][14]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[1][15]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[1][0]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[1][1]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[1][2]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[1][3]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[1][4]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[1][5]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[1][6]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[1][7]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[1][8]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[1][9]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[1][10]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[1][11]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[1][12]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[1][13]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[1][14]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[1][15]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[1][0]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[1][1]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[1][2]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[1][3]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[1][4]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[1][5]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[1][6]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[1][7]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[1][8]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[1][9]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[1][10]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[1][11]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[1][12]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[1][13]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[1][14]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[1][15]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[1][0]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[1][1]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[1][2]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[1][3]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[1][4]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[1][5]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[1][6]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[1][7]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[1][8]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[1][9]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[1][10]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[1][11]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[1][12]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[1][13]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[1][14]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[1][15]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[1][0]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[1][1]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[1][2]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[1][3]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[1][4]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[1][5]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[1][6]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[1][7]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[1][8]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[1][9]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[1][10]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[1][11]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[1][12]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[1][13]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[1][14]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[1][15]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[1][0]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[1][1]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[1][2]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[1][3]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[1][4]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[1][5]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[1][6]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[1][7]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[1][8]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[1][9]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[1][10]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[1][11]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[1][12]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[1][13]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[1][14]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[1][15]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[1][0]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[1][1]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[1][2]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[1][3]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[1][4]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[1][5]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[1][6]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[1][7]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[1][8]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[1][9]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[1][10]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[1][11]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[1][12]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[1][13]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[1][14]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[1][15]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[1][0]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[1][1]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[1][2]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[1][3]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[1][4]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[1][5]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[1][6]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[1][7]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[1][8]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[1][9]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[1][10]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[1][11]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[1][12]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[1][13]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[1][14]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[1][15]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[0][0]                                                             ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][0]                                                                                   ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[0]                                                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[1]                                                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[0]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[1]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][1]                                                                                   ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][2]                                                                                   ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][3]                                                                                   ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][4]                                                                                   ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][5]                                                                                   ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][6]                                                                                   ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][7]                                                                                   ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][8]                                                                                   ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][9]                                                                                   ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][10]                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][11]                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][12]                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][13]                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][14]                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][15]                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_memread_q_13|delay_signals[0][0]                                                                     ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[1][0]                                                             ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][0]                                                                                   ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][1]                                                                                   ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][2]                                                                                   ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][3]                                                                                   ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][4]                                                                                   ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][5]                                                                                   ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][6]                                                                                   ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][7]                                                                                   ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][8]                                                                                   ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][9]                                                                                   ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][10]                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][11]                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][12]                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][13]                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][14]                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][15]                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_memread|delay_signals[0][0]                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[0]                                                                                           ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[2][0]                                                             ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][0]                                                                                   ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][1]                                                                                   ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][2]                                                                                   ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][3]                                                                                   ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][4]                                                                                   ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][5]                                                                                   ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][6]                                                                                   ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][7]                                                                                   ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][8]                                                                                   ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][9]                                                                                   ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][10]                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][11]                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][12]                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][13]                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][14]                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][15]                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_run_q[0]                                                                                                           ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[1]                                                                                           ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|at_source_data[0]                                                                                                             ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|at_source_data[1]                                                                                                             ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|at_source_data[2]                                                                                                             ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|at_source_data[3]                                                                                                             ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|at_source_data[4]                                                                                                             ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|at_source_data[5]                                                                                                             ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|at_source_data[6]                                                                                                             ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|at_source_data[7]                                                                                                             ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|at_source_data[8]                                                                                                             ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|at_source_data[9]                                                                                                             ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|at_source_data[10]                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|at_source_data[11]                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|at_source_data[12]                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|at_source_data[13]                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|at_source_data[14]                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|at_source_data[15]                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_run_count[2]                                                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[2]                                                                                           ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|data_int[0]                                                                                                                   ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|at_source_valid_s                                                                                                             ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|valid_ctrl_int                                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|data_int[1]                                                                                                                   ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|data_int[2]                                                                                                                   ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|data_int[3]                                                                                                                   ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|data_int[4]                                                                                                                   ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|data_int[5]                                                                                                                   ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|data_int[6]                                                                                                                   ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|data_int[7]                                                                                                                   ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|data_int[8]                                                                                                                   ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|data_int[9]                                                                                                                   ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|data_int[10]                                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|data_int[11]                                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|data_int[12]                                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|data_int[13]                                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|data_int[14]                                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|data_int[15]                                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_run_enable_q[0]                                                                                                    ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_run_count[1]                                                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_run_count[0]                                                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[3]                                                                                           ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|out_valid_int                                                                                                                                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_controller_cic_131:aii_controller|sink_stall_reg                                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_controller_cic_131:aii_controller|source_stall_reg                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[0]                                                                                     ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[4]                                                                                           ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_controller_cic_131:aii_controller|stall_reg                                                                                                             ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|ena_diff[6]                                                                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|state                                                                                                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|sink_start                                                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|empty_dff                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[5]                                                                                           ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][3]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][2]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][1]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][0]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|ena_diff[5]                                                                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|sample_state                                                                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|latency_cnt[3]                                                                                                                                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|latency_cnt[0]                                                                                                                                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|latency_cnt[2]                                                                                                                                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|latency_cnt[1]                                                                                                                                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|cntr_ao7:usedw_counter|counter_reg_bit[0] ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|usedw_is_1_dff                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|sink_out_state.empty_and_ready                                                                                                    ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|sink_out_state.normal                                                                                                             ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|sink_state.run1                                                                                                                   ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|usedw_is_0_dff                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][4]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][5]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][6]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][7]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][8]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][9]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][10]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][11]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][12]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][13]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][14]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][15]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][16]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][17]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][18]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[6]                                                                                           ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][3]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][3]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][2]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][1]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][0]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|ena_diff[4]                                                                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][2]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][1]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][0]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|cntr_ao7:usedw_counter|counter_reg_bit[1] ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|cntr_ao7:usedw_counter|counter_reg_bit[2] ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|sink_stall_s                                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|at_sink_ready_s                                                                                                                   ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][4]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][4]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][5]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][5]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][6]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][6]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][7]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][7]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][8]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][8]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][9]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][9]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][10]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][10]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][11]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][11]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][12]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][12]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][13]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][13]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][14]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][14]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][15]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][15]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][16]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][16]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][17]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][17]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][18]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][18]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][3]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][4]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][3]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][2]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][1]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][0]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|ena_diff[3]                                                                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][2]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][1]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][0]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|dffe_af                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][4]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][5]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][5]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][6]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][6]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][7]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][7]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][8]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][8]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][9]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][9]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][10]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][10]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][11]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][11]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][12]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][12]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][13]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][13]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][14]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][14]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][15]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][15]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][16]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][16]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][17]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][17]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][18]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][18]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][19]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][4]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][5]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][4]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][3]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][2]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][1]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][0]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|ena_diff[2]                                                                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][3]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][2]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][1]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][0]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][5]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][6]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][6]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][7]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][7]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][8]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][8]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][9]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][9]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][10]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][10]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][11]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][11]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][12]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][12]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][13]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][13]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][14]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][14]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][15]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][15]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][16]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][16]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][17]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][17]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][18]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][18]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][19]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][19]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][20]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][5]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][6]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[10]                                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][5]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[9]                                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][4]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[8]                                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][3]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[7]                                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][2]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[6]                                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][1]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[5]                                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][0]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[4]                                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|ena_diff[1]                                                                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][4]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][3]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][2]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][1]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][0]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][6]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][7]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[11]                                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][7]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][8]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[12]                                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][8]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][9]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[13]                                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][9]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][10]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[14]                                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][10]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][11]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[15]                                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][11]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][12]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[16]                                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][12]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][13]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[17]                                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][13]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][14]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[18]                                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][14]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][15]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[19]                                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][15]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][16]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[20]                                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][16]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][17]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[21]                                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][17]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][18]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[22]                                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][18]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][19]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[23]                                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][19]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][20]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[24]                                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][20]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][21]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[25]                                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][6]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_fifo[10]                                                                                                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_full                                                                                                                   ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|ena_diff[0]                                                                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][5]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_fifo[9]                                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][4]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_fifo[8]                                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][3]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_fifo[7]                                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][2]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_fifo[6]                                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][1]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_fifo[5]                                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][0]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_fifo[4]                                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][7]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_fifo[11]                                                                                                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][8]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_fifo[12]                                                                                                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][9]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_fifo[13]                                                                                                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][10]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_fifo[14]                                                                                                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][11]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_fifo[15]                                                                                                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][12]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_fifo[16]                                                                                                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][13]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_fifo[17]                                                                                                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][14]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_fifo[18]                                                                                                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][15]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_fifo[19]                                                                                                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][16]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_fifo[20]                                                                                                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][17]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_fifo[21]                                                                                                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][18]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_fifo[22]                                                                                                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][19]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_fifo[23]                                                                                                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][20]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_fifo[24]                                                                                                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][21]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_fifo[25]                                                                                                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_downsample_cic_131:auk_dspip_downsample_inst|counter_fs[7]                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_downsample_cic_131:auk_dspip_downsample_inst|counter_fs[5]                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_downsample_cic_131:auk_dspip_downsample_inst|counter_fs[4]                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_downsample_cic_131:auk_dspip_downsample_inst|counter_fs[3]                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_downsample_cic_131:auk_dspip_downsample_inst|counter_fs[6]                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_downsample_cic_131:auk_dspip_downsample_inst|counter_fs[2]                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_downsample_cic_131:auk_dspip_downsample_inst|counter_fs[1]                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_downsample_cic_131:auk_dspip_downsample_inst|counter_fs[0]                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[8]                                                                                           ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[9]                                                                                           ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[10]                                                                                          ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[11]                                                                                          ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[12]                                                                                          ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[13]                                                                                          ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|at_sink_data_int[19]                                                                                                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|cntr_unb:wr_ptr|counter_reg_bit[0]        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|cntr_unb:wr_ptr|counter_reg_bit[1]        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|cntr_unb:wr_ptr|counter_reg_bit[2]        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|low_addressa[0]                           ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|rd_ptr_lsb                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|cntr_tnb:rd_ptr_msb|counter_reg_bit[0]    ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|low_addressa[1]                           ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|cntr_tnb:rd_ptr_msb|counter_reg_bit[1]    ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|low_addressa[2]                           ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|at_sink_data_int[18]                                                                                                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|at_sink_data_int[17]                                                                                                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|at_sink_data_int[16]                                                                                                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|at_sink_data_int[15]                                                                                                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|at_sink_data_int[14]                                                                                                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|at_sink_data_int[13]                                                                                                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|at_sink_data_int[12]                                                                                                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|at_sink_data_int[11]                                                                                                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|at_sink_data_int[10]                                                                                                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|at_sink_data_int[9]                                                                                                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|at_sink_data_int[8]                                                                                                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[14]                                                                                          ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|dop_reg:dop|sin_o[0]                                                                                                                                                                   ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|dop_reg:dop|sin_o[1]                                                                                                                                                                   ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|dop_reg:dop|sin_o[2]                                                                                                                                                                   ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|dop_reg:dop|sin_o[3]                                                                                                                                                                   ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|dop_reg:dop|sin_o[4]                                                                                                                                                                   ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|dop_reg:dop|sin_o[5]                                                                                                                                                                   ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|dop_reg:dop|sin_o[6]                                                                                                                                                                   ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|dop_reg:dop|sin_o[7]                                                                                                                                                                   ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|dop_reg:dop|sin_o[8]                                                                                                                                                                   ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|dop_reg:dop|sin_o[9]                                                                                                                                                                   ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_crd:ux005|sin_o[0]                                                                                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[16]                                                                                          ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cord_2c:cordinv|cordic_x_res_d[0]                                                                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cord_2c:cordinv|cordic_y_res_2c[0]                                                                                                                                                     ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cord_2c:cordinv|cordic_y_res_d[1]                                                                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cord_2c:cordinv|cordic_x_res_d[1]                                                                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cord_2c:cordinv|cordic_y_res_d[2]                                                                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cord_2c:cordinv|cordic_x_res_d[2]                                                                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cord_2c:cordinv|cordic_y_res_d[3]                                                                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cord_2c:cordinv|cordic_x_res_d[3]                                                                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cord_2c:cordinv|cordic_y_res_d[4]                                                                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cord_2c:cordinv|cordic_x_res_d[4]                                                                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cord_2c:cordinv|cordic_y_res_d[5]                                                                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cord_2c:cordinv|cordic_x_res_d[5]                                                                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cord_2c:cordinv|cordic_y_res_d[6]                                                                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cord_2c:cordinv|cordic_x_res_d[6]                                                                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cord_2c:cordinv|cordic_y_res_d[7]                                                                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cord_2c:cordinv|cordic_x_res_d[7]                                                                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cord_2c:cordinv|cordic_y_res_d[8]                                                                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cord_2c:cordinv|cordic_x_res_d[8]                                                                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cord_2c:cordinv|cordic_y_res_d[9]                                                                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cord_2c:cordinv|cordic_x_res_d[9]                                                                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[17]                                                                                          ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_bkm:auto_generated|dffe4                                                                                                           ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[18]                                                                                          ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u28|xordvalue[9]                                                                                                                                                    ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u29|xordvalue[9]                                                                                                                                                    ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_bkm:auto_generated|cntr_fah:cntr3|counter_reg_bit[4]                                                                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_bkm:auto_generated|cntr_fah:cntr3|counter_reg_bit[3]                                                                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_bkm:auto_generated|cntr_fah:cntr3|counter_reg_bit[2]                                                                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_bkm:auto_generated|cntr_fah:cntr3|counter_reg_bit[1]                                                                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_bkm:auto_generated|cntr_fah:cntr3|counter_reg_bit[0]                                                                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[19]                                                                                          ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx_g:ux001|lsfr_reg[15]                                                                                                                                                           ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx_g:ux001|lsfr_reg[14]                                                                                                                                                           ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx_g:ux001|lsfr_reg[13]                                                                                                                                                           ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx_g:ux001|lsfr_reg[12]                                                                                                                                                           ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx_g:ux001|lsfr_reg[11]                                                                                                                                                           ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[30]                                                                                                                                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[29]                                                                                                                                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[28]                                                                                                                                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[27]                                                                                                                                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[26]                                                                                                                                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[25]                                                                                                                                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[24]                                                                                                                                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[23]                                                                                                                                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[22]                                                                                                                                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[21]                                                                                                                                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[20]                                                                                                                                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[19]                                                                                                                                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[18]                                                                                                                                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[17]                                                                                                                                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[16]                                                                                                                                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[15]                                                                                                                                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[14]                                                                                                                                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[13]                                                                                                                                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[12]                                                                                                                                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[11]                                                                                                                                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[10]                                                                                                                                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[9]                                                                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[8]                                                                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[7]                                                                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[6]                                                                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[5]                                                                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[4]                                                                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[3]                                                                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[2]                                                                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[1]                                                                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[0]                                                                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[31]                                                                                                                                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[20]                                                                                          ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u27|xordvalue[9]                                                                                                                                                    ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u27|xordvalue[0]                                                                                                                                                    ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u26|xordvalue[9]                                                                                                                                                    ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u26|xordvalue[0]                                                                                                                                                    ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u25|xordvalue[0]                                                                                                                                                    ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u25|xordvalue[9]                                                                                                                                                    ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx_g:ux001|lsfr_reg[10]                                                                                                                                                           ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[21]                                                                                          ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx_g:ux001|lsfr_reg[9]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[22]                                                                                          ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u24|xordvalue[9]                                                                                                                                                    ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u24|xordvalue[1]                                                                                                                                                    ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u23|xordvalue[9]                                                                                                                                                    ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u23|xordvalue[1]                                                                                                                                                    ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u23|xordvalue[0]                                                                                                                                                    ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u22|xordvalue[9]                                                                                                                                                    ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u22|xordvalue[1]                                                                                                                                                    ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u22|xordvalue[0]                                                                                                                                                    ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx_g:ux001|lsfr_reg[8]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx_g:ux001|lsfr_reg[7]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u21|xordvalue[9]                                                                                                                                                    ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u21|xordvalue[2]                                                                                                                                                    ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u20|xordvalue[9]                                                                                                                                                    ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u20|xordvalue[2]                                                                                                                                                    ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u20|xordvalue[1]                                                                                                                                                    ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u20|xordvalue[0]                                                                                                                                                    ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u19|xordvalue[9]                                                                                                                                                    ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u19|xordvalue[2]                                                                                                                                                    ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u19|xordvalue[1]                                                                                                                                                    ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u19|xordvalue[0]                                                                                                                                                    ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx_g:ux001|lsfr_reg[6]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx_g:ux001|lsfr_reg[5]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u18|xordvalue[9]                                                                                                                                                    ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u18|xordvalue[3]                                                                                                                                                    ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u17|xordvalue[9]                                                                                                                                                    ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u17|xordvalue[3]                                                                                                                                                    ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u17|xordvalue[2]                                                                                                                                                    ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u17|xordvalue[1]                                                                                                                                                    ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u17|xordvalue[0]                                                                                                                                                    ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u16|xordvalue[9]                                                                                                                                                    ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u16|xordvalue[3]                                                                                                                                                    ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u16|xordvalue[2]                                                                                                                                                    ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u16|xordvalue[1]                                                                                                                                                    ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u16|xordvalue[0]                                                                                                                                                    ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx_g:ux001|lsfr_reg[4]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx_g:ux001|lsfr_reg[3]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[24]                                                                                          ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u15|xordvalue[9]                                                                                                                                                    ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u15|xordvalue[4]                                                                                                                                                    ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u14|xordvalue[9]                                                                                                                                                    ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u14|xordvalue[4]                                                                                                                                                    ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u14|xordvalue[3]                                                                                                                                                    ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u14|xordvalue[2]                                                                                                                                                    ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u14|xordvalue[1]                                                                                                                                                    ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u14|xordvalue[0]                                                                                                                                                    ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u13|xordvalue[9]                                                                                                                                                    ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u13|xordvalue[4]                                                                                                                                                    ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u13|xordvalue[3]                                                                                                                                                    ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u13|xordvalue[2]                                                                                                                                                    ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u13|xordvalue[1]                                                                                                                                                    ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u13|xordvalue[0]                                                                                                                                                    ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx_g:ux001|lsfr_reg[2]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[25]                                                                                          ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx_g:ux001|lsfr_reg[1]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[26]                                                                                          ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u12|xordvalue[9]                                                                                                                                                    ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u12|xordvalue[5]                                                                                                                                                    ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u11|xordvalue[9]                                                                                                                                                    ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u11|xordvalue[5]                                                                                                                                                    ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u11|xordvalue[4]                                                                                                                                                    ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u11|xordvalue[3]                                                                                                                                                    ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u11|xordvalue[2]                                                                                                                                                    ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u11|xordvalue[1]                                                                                                                                                    ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u11|xordvalue[0]                                                                                                                                                    ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u10|xordvalue[9]                                                                                                                                                    ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u10|xordvalue[5]                                                                                                                                                    ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u10|xordvalue[4]                                                                                                                                                    ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u10|xordvalue[3]                                                                                                                                                    ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u10|xordvalue[2]                                                                                                                                                    ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u10|xordvalue[1]                                                                                                                                                    ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u10|xordvalue[0]                                                                                                                                                    ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx_g:ux001|lsfr_reg[0]                                                                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[27]                                                                                          ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[28]                                                                                          ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u9|xordvalue[6]                                                                                                                                                     ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u8|a[9]                                                                                                                                                             ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u8|xordvalue[9]                                                                                                                                                     ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u8|a[8]                                                                                                                                                             ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u8|a[7]                                                                                                                                                             ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u8|a[6]                                                                                                                                                             ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u8|xordvalue[6]                                                                                                                                                     ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u8|a[5]                                                                                                                                                             ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u8|xordvalue[5]                                                                                                                                                     ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u8|a[4]                                                                                                                                                             ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u8|xordvalue[4]                                                                                                                                                     ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u8|a[3]                                                                                                                                                             ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u8|xordvalue[3]                                                                                                                                                     ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u8|a[2]                                                                                                                                                             ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u8|xordvalue[2]                                                                                                                                                     ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u8|a[1]                                                                                                                                                             ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u8|xordvalue[1]                                                                                                                                                     ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u8|xordvalue[0]                                                                                                                                                     ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u7|xordvalue[9]                                                                                                                                                     ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u7|xordvalue[6]                                                                                                                                                     ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u7|xordvalue[5]                                                                                                                                                     ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u7|xordvalue[4]                                                                                                                                                     ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u7|xordvalue[3]                                                                                                                                                     ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u7|xordvalue[2]                                                                                                                                                     ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u7|xordvalue[1]                                                                                                                                                     ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u7|xordvalue[0]                                                                                                                                                     ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[29]                                                                                          ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u4|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[9]                                                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u4|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[8]                                                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u4|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[7]                                                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u4|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[6]                                                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u4|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[5]                                                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u4|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[4]                                                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u4|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[3]                                                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u4|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[2]                                                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u4|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[1]                                                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[30]                                                                                          ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u6|xordvalue[9]                                                                                                                                                     ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u6|xordvalue[7]                                                                                                                                                     ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u5|a[8]                                                                                                                                                             ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u5|a[0]                                                                                                                                                             ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u5|a[2]                                                                                                                                                             ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u5|a[1]                                                                                                                                                             ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u4|a[8]                                                                                                                                                             ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u4|a[9]                                                                                                                                                             ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u3|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[9]                                                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u3|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[8]                                                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cord_fs:cfs|cor1x[1]                                                                                                                                                                   ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u3|a[8]                                                                                                                                                             ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cord_init:ci|corx[0]                                                                                                                                                                   ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|dffe4                                                                                                           ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cord_init:ci|corz[8]                                                                                                                                                                   ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|cntr_r8h:cntr3|counter_reg_bit[1]                                                                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|cntr_r8h:cntr3|counter_reg_bit[0]                                                                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|dxxpdo[12]                                                                                                                                                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[7]                                                                                           ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[15]                                                                                          ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[23]                                                                                          ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[31]                                                                                          ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_q[7]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_q[6]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_q[5]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_q[4]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_q[3]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_q[2]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_q[1]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_q[0]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_q[15]                                                                                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_q[14]                                                                                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_q[13]                                                                                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_q[12]                                                                                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_q[11]                                                                                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_q[10]                                                                                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_q[9]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_q[8]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_8_q[7]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_9_q[7]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_8_q[6]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_9_q[6]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_8_q[5]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_9_q[5]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_8_q[4]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_9_q[4]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_8_q[3]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_9_q[3]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_8_q[2]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_9_q[2]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_8_q[1]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_9_q[1]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_8_q[0]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_9_q[0]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_q[23]                                                                                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_q[22]                                                                                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_q[21]                                                                                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_q[20]                                                                                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_q[19]                                                                                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_q[18]                                                                                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_q[17]                                                                                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_q[16]                                                                                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_8_q[15]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_9_q[15]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_8_q[14]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_9_q[14]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_8_q[13]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_9_q[13]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_8_q[12]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_9_q[12]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_8_q[11]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_9_q[11]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_8_q[10]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_9_q[10]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_8_q[9]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_9_q[9]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_8_q[8]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_9_q[8]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_q[7]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_1_q[7]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_q[6]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_1_q[6]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_q[5]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_1_q[5]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_q[4]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_1_q[4]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_q[3]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_1_q[3]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_q[2]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_1_q[2]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_q[1]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_1_q[1]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_q[0]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_1_q[0]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_2_q[7]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_q[7]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_2_q[6]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_q[6]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_2_q[5]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_q[5]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_2_q[4]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_q[4]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_2_q[3]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_q[3]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_2_q[2]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_q[2]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_2_q[1]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_q[1]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_2_q[0]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_q[0]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_4_q[7]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_5_q[7]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_4_q[6]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_5_q[6]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_4_q[5]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_5_q[5]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_4_q[4]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_5_q[4]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_4_q[3]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_5_q[3]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_4_q[2]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_5_q[2]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_4_q[1]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_5_q[1]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_4_q[0]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_5_q[0]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_6_q[7]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_7_q[7]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_6_q[6]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_7_q[6]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_6_q[5]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_7_q[5]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_6_q[4]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_7_q[4]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_6_q[3]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_7_q[3]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_6_q[2]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_7_q[2]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_6_q[1]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_7_q[1]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_6_q[0]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_7_q[0]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_q[31]                                                                                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_q[30]                                                                                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_q[29]                                                                                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_q[28]                                                                                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_q[27]                                                                                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_q[26]                                                                                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_q[25]                                                                                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_q[24]                                                                                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_8_q[23]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_9_q[23]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_8_q[22]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_9_q[22]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_8_q[21]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_9_q[21]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_8_q[20]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_9_q[20]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_8_q[19]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_9_q[19]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_8_q[18]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_9_q[18]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_8_q[17]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_9_q[17]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_8_q[16]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_9_q[16]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_q[15]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_1_q[15]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_q[14]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_1_q[14]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_q[13]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_1_q[13]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_q[12]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_1_q[12]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_q[11]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_1_q[11]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_q[10]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_1_q[10]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_q[9]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_1_q[9]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_q[8]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_1_q[8]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_2_q[15]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_q[15]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_2_q[14]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_q[14]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_2_q[13]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_q[13]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_2_q[12]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_q[12]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_2_q[11]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_q[11]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_2_q[10]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_q[10]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_2_q[9]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_q[9]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_2_q[8]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_q[8]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_4_q[15]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_5_q[15]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_4_q[14]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_5_q[14]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_4_q[13]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_5_q[13]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_4_q[12]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_5_q[12]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_4_q[11]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_5_q[11]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_4_q[10]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_5_q[10]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_4_q[9]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_5_q[9]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_4_q[8]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_5_q[8]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_6_q[15]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_7_q[15]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_6_q[14]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_7_q[14]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_6_q[13]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_7_q[13]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_6_q[12]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_7_q[12]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_6_q[11]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_7_q[11]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_6_q[10]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_7_q[10]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_6_q[9]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_7_q[9]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_6_q[8]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_7_q[8]                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_8_q[31]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_9_q[31]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_8_q[30]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_9_q[30]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_8_q[29]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_9_q[29]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_8_q[28]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_9_q[28]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_8_q[27]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_9_q[27]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_8_q[26]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_9_q[26]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_8_q[25]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_9_q[25]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_8_q[24]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_9_q[24]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_q[23]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_1_q[23]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_q[22]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_1_q[22]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_q[21]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_1_q[21]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_q[20]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_1_q[20]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_q[19]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_1_q[19]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_q[18]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_1_q[18]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_q[17]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_1_q[17]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_q[16]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_1_q[16]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_2_q[23]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_q[23]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_2_q[22]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_q[22]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_2_q[21]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_q[21]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_2_q[20]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_q[20]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_2_q[19]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_q[19]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_2_q[18]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_q[18]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_2_q[17]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_q[17]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_2_q[16]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_q[16]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_4_q[23]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_5_q[23]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_4_q[22]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_5_q[22]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_4_q[21]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_5_q[21]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_4_q[20]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_5_q[20]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_4_q[19]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_5_q[19]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_4_q[18]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_5_q[18]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_4_q[17]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_5_q[17]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_4_q[16]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_5_q[16]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_6_q[23]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_7_q[23]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_6_q[22]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_7_q[22]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_6_q[21]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_7_q[21]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_6_q[20]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_7_q[20]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_6_q[19]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_7_q[19]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_6_q[18]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_7_q[18]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_6_q[17]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_7_q[17]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_6_q[16]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_7_q[16]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr0_q_15|delay_signals[1][0]                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr0_q_15|delay_signals[1][1]                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr0_q_15|delay_signals[1][2]                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr0_q_15|delay_signals[1][3]                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr0_q_15|delay_signals[1][4]                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr0_q_15|delay_signals[1][5]                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr0_q_15|delay_signals[1][6]                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr0_q_15|delay_signals[1][7]                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr0_q_15|delay_signals[1][8]                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr0_q_15|delay_signals[1][9]                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr0_q_15|delay_signals[1][10]                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr0_q_15|delay_signals[1][11]                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr0_q_15|delay_signals[1][12]                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr0_q_15|delay_signals[1][13]                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr0_q_15|delay_signals[1][14]                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr0_q_15|delay_signals[1][15]                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_q[31]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_1_q[31]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_q[30]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_1_q[30]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_q[29]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_1_q[29]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_q[28]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_1_q[28]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_q[27]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_1_q[27]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_q[26]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_1_q[26]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_q[25]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_1_q[25]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_q[24]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_1_q[24]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_2_q[31]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_q[31]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_2_q[30]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_q[30]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_2_q[29]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_q[29]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_2_q[28]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_q[28]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_2_q[27]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_q[27]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_2_q[26]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_q[26]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_2_q[25]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_q[25]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_2_q[24]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_q[24]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_4_q[31]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_5_q[31]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_4_q[30]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_5_q[30]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_4_q[29]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_5_q[29]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_4_q[28]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_5_q[28]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_4_q[27]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_5_q[27]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_4_q[26]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_5_q[26]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_4_q[25]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_5_q[25]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_4_q[24]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_5_q[24]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_6_q[31]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_7_q[31]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_6_q[30]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_7_q[30]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_6_q[29]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_7_q[29]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_6_q[28]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_7_q[28]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_6_q[27]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_7_q[27]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_6_q[26]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_7_q[26]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_6_q[25]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_7_q[25]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_6_q[24]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_7_q[24]                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr10|delay_signals[0][0]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr10|delay_signals[0][1]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr10|delay_signals[0][2]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr10|delay_signals[0][3]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr10|delay_signals[0][4]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr10|delay_signals[0][5]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr10|delay_signals[0][6]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr10|delay_signals[0][7]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr10|delay_signals[0][8]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr10|delay_signals[0][9]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr10|delay_signals[0][10]                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr10|delay_signals[0][11]                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr10|delay_signals[0][12]                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr10|delay_signals[0][13]                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr10|delay_signals[0][14]                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr10|delay_signals[0][15]                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[0][0]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[0][1]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[0][2]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[0][3]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[0][4]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[0][5]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[0][6]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[0][7]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[0][8]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[0][9]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[0][10]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[0][11]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[0][12]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[0][13]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[0][14]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[0][15]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[0][0]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[0][1]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[0][2]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[0][3]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[0][4]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[0][5]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[0][6]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[0][7]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[0][8]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[0][9]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[0][10]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[0][11]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[0][12]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[0][13]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[0][14]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[0][15]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][0]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][1]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][2]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][3]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][4]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][5]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][6]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][7]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][8]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][9]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][10]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][11]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][12]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][13]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][14]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][15]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[0][0]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[0][1]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[0][2]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[0][3]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[0][4]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[0][5]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[0][6]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[0][7]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[0][8]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[0][9]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[0][10]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[0][11]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[0][12]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[0][13]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[0][14]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[0][15]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[0][0]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[0][1]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[0][2]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[0][3]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[0][4]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[0][5]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[0][6]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[0][7]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[0][8]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[0][9]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[0][10]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[0][11]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[0][12]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[0][13]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[0][14]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[0][15]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[0][0]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[0][1]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[0][2]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[0][3]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[0][4]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[0][5]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[0][6]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[0][7]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[0][8]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[0][9]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[0][10]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[0][11]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[0][12]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[0][13]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[0][14]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[0][15]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[0][0]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[0][1]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[0][2]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[0][3]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[0][4]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[0][5]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[0][6]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[0][7]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[0][8]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[0][9]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[0][10]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[0][11]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[0][12]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[0][13]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[0][14]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[0][15]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[0][0]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[0][1]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[0][2]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[0][3]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[0][4]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[0][5]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[0][6]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[0][7]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[0][8]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[0][9]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[0][10]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[0][11]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[0][12]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[0][13]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[0][14]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[0][15]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[0][0]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[0][1]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[0][2]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[0][3]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[0][4]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[0][5]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[0][6]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[0][7]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[0][8]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[0][9]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[0][10]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[0][11]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[0][12]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[0][13]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[0][14]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[0][15]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr10|delay_signals[1][0]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr10|delay_signals[1][1]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr10|delay_signals[1][2]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr10|delay_signals[1][3]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr10|delay_signals[1][4]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr10|delay_signals[1][5]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr10|delay_signals[1][6]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr10|delay_signals[1][7]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr10|delay_signals[1][8]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr10|delay_signals[1][9]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr10|delay_signals[1][10]                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr10|delay_signals[1][11]                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr10|delay_signals[1][12]                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr10|delay_signals[1][13]                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr10|delay_signals[1][14]                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr10|delay_signals[1][15]                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[1][0]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[1][1]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[1][2]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[1][3]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[1][4]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[1][5]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[1][6]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[1][7]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[1][8]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[1][9]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[1][10]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[1][11]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[1][12]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[1][13]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[1][14]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[1][15]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[1][0]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[1][1]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[1][2]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[1][3]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[1][4]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[1][5]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[1][6]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[1][7]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[1][8]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[1][9]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[1][10]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[1][11]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[1][12]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[1][13]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[1][14]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[1][15]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[1][0]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[1][1]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[1][2]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[1][3]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[1][4]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[1][5]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[1][6]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[1][7]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[1][8]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[1][9]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[1][10]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[1][11]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[1][12]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[1][13]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[1][14]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[1][15]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[1][0]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[1][1]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[1][2]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[1][3]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[1][4]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[1][5]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[1][6]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[1][7]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[1][8]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[1][9]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[1][10]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[1][11]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[1][12]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[1][13]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[1][14]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[1][15]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[1][0]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[1][1]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[1][2]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[1][3]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[1][4]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[1][5]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[1][6]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[1][7]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[1][8]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[1][9]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[1][10]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[1][11]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[1][12]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[1][13]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[1][14]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[1][15]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[1][0]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[1][1]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[1][2]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[1][3]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[1][4]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[1][5]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[1][6]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[1][7]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[1][8]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[1][9]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[1][10]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[1][11]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[1][12]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[1][13]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[1][14]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[1][15]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[1][0]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[1][1]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[1][2]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[1][3]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[1][4]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[1][5]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[1][6]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[1][7]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[1][8]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[1][9]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[1][10]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[1][11]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[1][12]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[1][13]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[1][14]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[1][15]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[1][0]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[1][1]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[1][2]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[1][3]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[1][4]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[1][5]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[1][6]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[1][7]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[1][8]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[1][9]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[1][10]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[1][11]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[1][12]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[1][13]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[1][14]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[1][15]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[1][0]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[1][1]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[1][2]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[1][3]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[1][4]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[1][5]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[1][6]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[1][7]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[1][8]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[1][9]                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[1][10]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[1][11]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[1][12]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[1][13]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[1][14]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[1][15]                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][0]                                                                                   ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][1]                                                                                   ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][2]                                                                                   ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][3]                                                                                   ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][4]                                                                                   ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][5]                                                                                   ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][6]                                                                                   ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][7]                                                                                   ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][8]                                                                                   ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][9]                                                                                   ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][10]                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][11]                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][12]                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][13]                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][14]                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][15]                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][0]                                                                                   ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][1]                                                                                   ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][2]                                                                                   ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][3]                                                                                   ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][4]                                                                                   ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][5]                                                                                   ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][6]                                                                                   ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][7]                                                                                   ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][8]                                                                                   ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][9]                                                                                   ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][10]                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][11]                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][12]                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][13]                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][14]                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][15]                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[0]                                                                                           ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][0]                                                                                   ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][1]                                                                                   ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][2]                                                                                   ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][3]                                                                                   ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][4]                                                                                   ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][5]                                                                                   ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][6]                                                                                   ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][7]                                                                                   ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][8]                                                                                   ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][9]                                                                                   ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][10]                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][11]                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][12]                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][13]                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][14]                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][15]                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[1]                                                                                           ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|at_source_data[0]                                                                                                             ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|at_source_data[1]                                                                                                             ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|at_source_data[2]                                                                                                             ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|at_source_data[3]                                                                                                             ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|at_source_data[4]                                                                                                             ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|at_source_data[5]                                                                                                             ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|at_source_data[6]                                                                                                             ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|at_source_data[7]                                                                                                             ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|at_source_data[8]                                                                                                             ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|at_source_data[9]                                                                                                             ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|at_source_data[10]                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|at_source_data[11]                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|at_source_data[12]                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|at_source_data[13]                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|at_source_data[14]                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|at_source_data[15]                                                                                                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[2]                                                                                           ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|data_int[0]                                                                                                                   ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|at_source_valid_s                                                                                                             ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|valid_ctrl_int                                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|data_int[1]                                                                                                                   ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|data_int[2]                                                                                                                   ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|data_int[3]                                                                                                                   ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|data_int[4]                                                                                                                   ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|data_int[5]                                                                                                                   ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|data_int[6]                                                                                                                   ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|data_int[7]                                                                                                                   ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|data_int[8]                                                                                                                   ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|data_int[9]                                                                                                                   ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|data_int[10]                                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|data_int[11]                                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|data_int[12]                                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|data_int[13]                                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|data_int[14]                                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|data_int[15]                                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[3]                                                                                           ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|out_valid_int                                                                                                                                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_controller_cic_131:aii_controller|sink_stall_reg                                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[4]                                                                                           ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_controller_cic_131:aii_controller|stall_reg                                                                                                             ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|ena_diff[6]                                                                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|state                                                                                                                                                       ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|sink_start                                                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|empty_dff                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[5]                                                                                           ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][3]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][2]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][1]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][0]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|ena_diff[5]                                                                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|sample_state                                                                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|latency_cnt[3]                                                                                                                                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|latency_cnt[0]                                                                                                                                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|latency_cnt[2]                                                                                                                                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|latency_cnt[1]                                                                                                                                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|cntr_ao7:usedw_counter|counter_reg_bit[0] ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|usedw_is_1_dff                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|sink_out_state.empty_and_ready                                                                                                    ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|sink_out_state.normal                                                                                                             ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|sink_state.run1                                                                                                                   ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|usedw_is_0_dff                            ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][4]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][5]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][6]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][7]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][8]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][9]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][10]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][11]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][12]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][13]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][14]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][15]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][16]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][17]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][18]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[6]                                                                                           ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][3]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][3]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][2]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][1]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][0]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|ena_diff[4]                                                                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][2]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][1]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][0]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|cntr_ao7:usedw_counter|counter_reg_bit[1] ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|cntr_ao7:usedw_counter|counter_reg_bit[2] ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|sink_stall_s                                                                                                                      ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|at_sink_ready_s                                                                                                                   ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][4]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][4]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][5]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][5]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][6]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][6]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][7]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][7]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][8]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][8]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][9]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][9]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][10]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][10]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][11]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][11]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][12]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][12]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][13]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][13]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][14]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][14]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][15]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][15]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][16]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][16]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][17]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][17]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][18]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][18]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][3]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][4]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][3]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][2]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][1]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][0]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|ena_diff[3]                                                                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][2]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][1]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][0]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|dffe_af                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][4]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][5]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][5]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][6]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][6]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][7]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][7]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][8]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][8]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][9]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][9]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][10]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][10]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][11]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][11]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][12]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][12]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][13]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][13]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][14]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][14]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][15]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][15]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][16]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][16]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][17]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][17]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][18]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][18]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][19]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][4]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][5]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][4]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][3]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][2]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][1]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][0]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|ena_diff[2]                                                                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][3]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][2]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][1]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][0]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][5]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][6]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][6]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][7]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][7]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][8]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][8]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][9]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][9]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][10]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][10]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][11]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][11]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][12]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][12]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][13]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][13]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][14]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][14]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][15]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][15]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][16]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][16]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][17]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][17]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][18]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][18]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][19]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][19]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][20]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][5]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][6]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[10]                                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][5]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[9]                                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][4]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[8]                                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][3]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[7]                                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][2]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[6]                                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][1]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[5]                                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][0]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[4]                                                                                                                  ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|ena_diff[1]                                                                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][4]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][3]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][2]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][1]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][0]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][6]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][7]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[11]                                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][7]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][8]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[12]                                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][8]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][9]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[13]                                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][9]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][10]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[14]                                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][10]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][11]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[15]                                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][11]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][12]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[16]                                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][12]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][13]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[17]                                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][13]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][14]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[18]                                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][14]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][15]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[19]                                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][15]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][16]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[20]                                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][16]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][17]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[21]                                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][17]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][18]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[22]                                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][18]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][19]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[23]                                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][19]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][20]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[24]                                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][20]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[1][21]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[25]                                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][6]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_fifo[10]                                                                                                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_full                                                                                                                   ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|ena_diff[0]                                                                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][5]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_fifo[9]                                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][4]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_fifo[8]                                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][3]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_fifo[7]                                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][2]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_fifo[6]                                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][1]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_fifo[5]                                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][0]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_fifo[4]                                                                                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][7]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_fifo[11]                                                                                                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][8]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_fifo[12]                                                                                                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][9]                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_fifo[13]                                                                                                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][10]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_fifo[14]                                                                                                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][11]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_fifo[15]                                                                                                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][12]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_fifo[16]                                                                                                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][13]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_fifo[17]                                                                                                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][14]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_fifo[18]                                                                                                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][15]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_fifo[19]                                                                                                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][16]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_fifo[20]                                                                                                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][17]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_fifo[21]                                                                                                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][18]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_fifo[22]                                                                                                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][19]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_fifo[23]                                                                                                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][20]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_fifo[24]                                                                                                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|auk_dspip_delay_cic_131:\glogic:u0|\register_fifo:fifo_data[0][21]                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_fifo[25]                                                                                                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_downsample_cic_131:auk_dspip_downsample_inst|counter_fs[7]                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_downsample_cic_131:auk_dspip_downsample_inst|counter_fs[5]                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_downsample_cic_131:auk_dspip_downsample_inst|counter_fs[4]                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_downsample_cic_131:auk_dspip_downsample_inst|counter_fs[3]                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_downsample_cic_131:auk_dspip_downsample_inst|counter_fs[6]                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_downsample_cic_131:auk_dspip_downsample_inst|counter_fs[2]                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_downsample_cic_131:auk_dspip_downsample_inst|counter_fs[1]                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_downsample_cic_131:auk_dspip_downsample_inst|counter_fs[0]                                                                                        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[8]                                                                                           ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[9]                                                                                           ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[10]                                                                                          ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[11]                                                                                          ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[12]                                                                                          ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[13]                                                                                          ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|at_sink_data_int[19]                                                                                                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|cntr_unb:wr_ptr|counter_reg_bit[0]        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|cntr_unb:wr_ptr|counter_reg_bit[1]        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|cntr_unb:wr_ptr|counter_reg_bit[2]        ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|low_addressa[0]                           ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|rd_ptr_lsb                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|cntr_tnb:rd_ptr_msb|counter_reg_bit[0]    ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|low_addressa[1]                           ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|cntr_tnb:rd_ptr_msb|counter_reg_bit[1]    ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|low_addressa[2]                           ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|at_sink_data_int[18]                                                                                                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|at_sink_data_int[17]                                                                                                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|at_sink_data_int[16]                                                                                                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|at_sink_data_int[15]                                                                                                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|at_sink_data_int[14]                                                                                                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|at_sink_data_int[13]                                                                                                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|at_sink_data_int[12]                                                                                                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|at_sink_data_int[11]                                                                                                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|at_sink_data_int[10]                                                                                                              ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|at_sink_data_int[9]                                                                                                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|at_sink_data_int[8]                                                                                                               ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[14]                                                                                          ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|dop_reg:dop|cos_o[0]                                                                                                                                                                   ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|dop_reg:dop|cos_o[1]                                                                                                                                                                   ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|dop_reg:dop|cos_o[2]                                                                                                                                                                   ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|dop_reg:dop|cos_o[3]                                                                                                                                                                   ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|dop_reg:dop|cos_o[4]                                                                                                                                                                   ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|dop_reg:dop|cos_o[5]                                                                                                                                                                   ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|dop_reg:dop|cos_o[6]                                                                                                                                                                   ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|dop_reg:dop|cos_o[7]                                                                                                                                                                   ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|dop_reg:dop|cos_o[8]                                                                                                                                                                   ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|dop_reg:dop|cos_o[9]                                                                                                                                                                   ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_crd:ux005|cos_o[0]                                                                                                                                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[16]                                                                                          ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[17]                                                                                          ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[18]                                                                                          ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[19]                                                                                          ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[20]                                                                                          ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[21]                                                                                          ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[22]                                                                                          ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[24]                                                                                          ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[25]                                                                                          ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[26]                                                                                          ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[27]                                                                                          ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[28]                                                                                          ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[29]                                                                                          ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[30]                                                                                          ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_10_component|mult_4eu:auto_generated|mac_mult1                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_8_component|mult_4eu:auto_generated|mac_mult1                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_9_component|mult_4eu:auto_generated|mac_mult1                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_10_component|mult_4eu:auto_generated|mac_mult1                                                ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_8_component|mult_4eu:auto_generated|mac_mult1                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_9_component|mult_4eu:auto_generated|mac_mult1                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_4eu:auto_generated|mac_mult1                                                 ; 0                 ; 6       ;
;      - mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_4eu:auto_generated|mac_mult1                                                 ; 0                 ; 6       ;
; serial_rx                                                                                                                                                                                                                                  ;                   ;         ;
;      - serial_recv:u_serial_recv|shr[0]                                                                                                                                                                                                    ; 0                 ; 6       ;
; adc_data[0]                                                                                                                                                                                                                                ;                   ;         ;
;      - mDSP:u_mDSP|multiply:u_multiply|lpm_mult:Mult1|mult_l5t:auto_generated|mac_mult1                                                                                                                                                    ; 0                 ; 6       ;
;      - mDSP:u_mDSP|multiply:u_multiply|lpm_mult:Mult0|mult_l5t:auto_generated|mac_mult1                                                                                                                                                    ; 0                 ; 6       ;
; adc_data[1]                                                                                                                                                                                                                                ;                   ;         ;
;      - mDSP:u_mDSP|multiply:u_multiply|lpm_mult:Mult1|mult_l5t:auto_generated|mac_mult1                                                                                                                                                    ; 0                 ; 6       ;
;      - mDSP:u_mDSP|multiply:u_multiply|lpm_mult:Mult0|mult_l5t:auto_generated|mac_mult1                                                                                                                                                    ; 0                 ; 6       ;
; adc_data[2]                                                                                                                                                                                                                                ;                   ;         ;
;      - mDSP:u_mDSP|multiply:u_multiply|lpm_mult:Mult1|mult_l5t:auto_generated|mac_mult1                                                                                                                                                    ; 0                 ; 6       ;
;      - mDSP:u_mDSP|multiply:u_multiply|lpm_mult:Mult0|mult_l5t:auto_generated|mac_mult1                                                                                                                                                    ; 0                 ; 6       ;
; adc_data[3]                                                                                                                                                                                                                                ;                   ;         ;
;      - mDSP:u_mDSP|multiply:u_multiply|lpm_mult:Mult1|mult_l5t:auto_generated|mac_mult1                                                                                                                                                    ; 1                 ; 6       ;
;      - mDSP:u_mDSP|multiply:u_multiply|lpm_mult:Mult0|mult_l5t:auto_generated|mac_mult1                                                                                                                                                    ; 1                 ; 6       ;
; adc_data[4]                                                                                                                                                                                                                                ;                   ;         ;
;      - mDSP:u_mDSP|multiply:u_multiply|lpm_mult:Mult1|mult_l5t:auto_generated|mac_mult1                                                                                                                                                    ; 0                 ; 6       ;
;      - mDSP:u_mDSP|multiply:u_multiply|lpm_mult:Mult0|mult_l5t:auto_generated|mac_mult1                                                                                                                                                    ; 0                 ; 6       ;
; adc_data[5]                                                                                                                                                                                                                                ;                   ;         ;
;      - mDSP:u_mDSP|multiply:u_multiply|lpm_mult:Mult1|mult_l5t:auto_generated|mac_mult1                                                                                                                                                    ; 1                 ; 6       ;
;      - mDSP:u_mDSP|multiply:u_multiply|lpm_mult:Mult0|mult_l5t:auto_generated|mac_mult1                                                                                                                                                    ; 1                 ; 6       ;
; adc_data[6]                                                                                                                                                                                                                                ;                   ;         ;
;      - mDSP:u_mDSP|multiply:u_multiply|lpm_mult:Mult1|mult_l5t:auto_generated|mac_mult1                                                                                                                                                    ; 0                 ; 6       ;
;      - mDSP:u_mDSP|multiply:u_multiply|lpm_mult:Mult0|mult_l5t:auto_generated|mac_mult1                                                                                                                                                    ; 0                 ; 6       ;
; adc_data[7]                                                                                                                                                                                                                                ;                   ;         ;
;      - mDSP:u_mDSP|multiply:u_multiply|lpm_mult:Mult1|mult_l5t:auto_generated|mac_mult1                                                                                                                                                    ; 0                 ; 6       ;
;      - mDSP:u_mDSP|multiply:u_multiply|lpm_mult:Mult0|mult_l5t:auto_generated|mac_mult1                                                                                                                                                    ; 0                 ; 6       ;
; adc_data[8]                                                                                                                                                                                                                                ;                   ;         ;
;      - mDSP:u_mDSP|multiply:u_multiply|lpm_mult:Mult1|mult_l5t:auto_generated|mac_mult1                                                                                                                                                    ; 1                 ; 6       ;
;      - mDSP:u_mDSP|multiply:u_multiply|lpm_mult:Mult0|mult_l5t:auto_generated|mac_mult1                                                                                                                                                    ; 1                 ; 6       ;
; adc_data[9]                                                                                                                                                                                                                                ;                   ;         ;
;      - mDSP:u_mDSP|multiply:u_multiply|lpm_mult:Mult1|mult_l5t:auto_generated|mac_mult1                                                                                                                                                    ; 0                 ; 6       ;
;      - mDSP:u_mDSP|multiply:u_multiply|lpm_mult:Mult0|mult_l5t:auto_generated|mac_mult1                                                                                                                                                    ; 0                 ; 6       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                          ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; clk                                                                                                                                                                                           ; PIN_R8             ; 2100    ; Clock                      ; yes    ; Global Clock         ; GCLK15           ; --                        ;
; clk                                                                                                                                                                                           ; PIN_R8             ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_controller_cic_131:aii_controller|stall_reg                                                                       ; FF_X32_Y18_N31     ; 235     ; Clock enable, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|Selector4~1                                                                                 ; LCCOMB_X32_Y18_N8  ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|data_take                                                                                   ; LCCOMB_X28_Y18_N22 ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|_~1 ; LCCOMB_X32_Y18_N10 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|_~4 ; LCCOMB_X32_Y18_N22 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|sink_state.run1                                                                             ; FF_X28_Y18_N21     ; 13      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|at_source_valid_int~0                                                                   ; LCCOMB_X30_Y21_N24 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|stall_controller_comb~0                                                                 ; LCCOMB_X32_Y18_N2  ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|ena_diff_s[1]                                                                                                         ; LCCOMB_X34_Y16_N26 ; 65      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|ena_diff_s[2]                                                                                                         ; LCCOMB_X34_Y16_N24 ; 62      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|ena_diff_s[3]                                                                                                         ; LCCOMB_X34_Y16_N30 ; 59      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|ena_diff_s[4]                                                                                                         ; LCCOMB_X34_Y16_N4  ; 57      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|ena_diff_s[5]                                                                                                         ; LCCOMB_X34_Y16_N2  ; 57      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|rate_cnt_proc~0                                                                                                       ; LCCOMB_X34_Y15_N14 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|valid_rreq~0                                                                         ; LCCOMB_X34_Y16_N6  ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|valid_wreq                                                                           ; LCCOMB_X34_Y16_N16 ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_controller_cic_131:aii_controller|stall_reg                                                                       ; FF_X26_Y21_N1      ; 235     ; Clock enable, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|Selector4~1                                                                                 ; LCCOMB_X26_Y21_N10 ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|data_take                                                                                   ; LCCOMB_X25_Y21_N24 ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|_~1 ; LCCOMB_X26_Y21_N28 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|_~4 ; LCCOMB_X26_Y21_N4  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|sink_state.run1                                                                             ; FF_X25_Y21_N29     ; 13      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|at_source_valid_int~0                                                                   ; LCCOMB_X27_Y21_N0  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|stall_controller_comb~0                                                                 ; LCCOMB_X26_Y21_N26 ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|ena_diff_s[1]                                                                                                         ; LCCOMB_X28_Y16_N26 ; 65      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|ena_diff_s[2]                                                                                                         ; LCCOMB_X28_Y16_N8  ; 62      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|ena_diff_s[3]                                                                                                         ; LCCOMB_X28_Y16_N30 ; 59      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|ena_diff_s[4]                                                                                                         ; LCCOMB_X28_Y16_N28 ; 57      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|ena_diff_s[5]                                                                                                         ; LCCOMB_X28_Y16_N18 ; 57      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|rate_cnt_proc~0                                                                                                       ; LCCOMB_X26_Y18_N22 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|valid_rreq~0                                                                         ; LCCOMB_X28_Y16_N22 ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|valid_wreq                                                                           ; LCCOMB_X28_Y16_N24 ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]                                                    ; FF_X25_Y15_N21     ; 66      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[0][0]                       ; FF_X35_Y22_N25     ; 3       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_13|delay_signals[0][0]                               ; FF_X34_Y21_N17     ; 641     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_18|delay_signals[0][0]                               ; FF_X25_Y15_N7      ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_19|delay_signals[0][0]                               ; FF_X25_Y15_N25     ; 64      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_bkm:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a1                                  ; M9K_X22_Y15_N0     ; 20      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_bkm:auto_generated|cntr_fah:cntr3|counter_comb_bita4~0                                       ; LCCOMB_X23_Y23_N24 ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_bkm:auto_generated|dffe4                                                                     ; FF_X23_Y23_N25     ; 1       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|cntr_r8h:cntr3|counter_comb_bita1~0                                       ; LCCOMB_X25_Y26_N8  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|dffe4                                                                     ; FF_X25_Y26_N9      ; 1       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; mpll:u_mpll|altpll:altpll_component|mpll_altpll:auto_generated|wire_pll1_clk[1]                                                                                                               ; PLL_4              ; 2304    ; Clock                      ; yes    ; Global Clock         ; GCLK17           ; --                        ;
; mpll:u_mpll|altpll:altpll_component|mpll_altpll:auto_generated|wire_pll1_clk[2]                                                                                                               ; PLL_4              ; 93      ; Clock                      ; yes    ; Global Clock         ; GCLK16           ; --                        ;
; rst_n                                                                                                                                                                                         ; PIN_J15            ; 4389    ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; serial_recv:u_serial_recv|Equal1~0                                                                                                                                                            ; LCCOMB_X18_Y26_N0  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; serial_recv:u_serial_recv|Equal3~0                                                                                                                                                            ; LCCOMB_X17_Y26_N20 ; 37      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; serial_recv:u_serial_recv|rx_byte0[7]                                                                                                                                                         ; FF_X18_Y25_N3      ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; serial_send:u_serial_send|cnt[2]                                                                                                                                                              ; FF_X25_Y33_N11     ; 121     ; Clock                      ; yes    ; Global Clock         ; GCLK13           ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                            ; Location       ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; clk                                                                             ; PIN_R8         ; 2100    ; 0                                    ; Global Clock         ; GCLK15           ; --                        ;
; mpll:u_mpll|altpll:altpll_component|mpll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_4          ; 1       ; 0                                    ; Global Clock         ; GCLK18           ; --                        ;
; mpll:u_mpll|altpll:altpll_component|mpll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_4          ; 2304    ; 0                                    ; Global Clock         ; GCLK17           ; --                        ;
; mpll:u_mpll|altpll:altpll_component|mpll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_4          ; 93      ; 0                                    ; Global Clock         ; GCLK16           ; --                        ;
; serial_send:u_serial_send|cnt[2]                                                ; FF_X25_Y33_N11 ; 121     ; 0                                    ; Global Clock         ; GCLK13           ; --                        ;
+---------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                                ; Fan-Out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; rst_n~input                                                                                                                                                                                                                         ; 4389    ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_13|delay_signals[0][0]                                                                     ; 641     ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_controller_cic_131:aii_controller|stall_reg                                                                                                             ; 235     ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_controller_cic_131:aii_controller|stall_reg                                                                                                             ; 235     ;
; serial_send:u_serial_send|fsck[2]                                                                                                                                                                                                   ; 118     ;
; serial_send:u_serial_send|fsck[3]                                                                                                                                                                                                   ; 117     ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm3_q[15]~_Duplicate_22                                                                                            ; 95      ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]                                                                                          ; 66      ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|ena_diff_s[1]                                                                                                                                               ; 65      ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|ena_diff_s[1]                                                                                                                                               ; 65      ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_19|delay_signals[0][0]                                                                     ; 64      ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|ena_diff_s[2]                                                                                                                                               ; 62      ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|ena_diff_s[2]                                                                                                                                               ; 62      ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|ena_diff_s[3]                                                                                                                                               ; 59      ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|ena_diff_s[3]                                                                                                                                               ; 59      ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|ena_diff_s[4]                                                                                                                                               ; 57      ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|ena_diff_s[5]                                                                                                                                               ; 57      ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|ena_diff_s[4]                                                                                                                                               ; 57      ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|ena_diff_s[5]                                                                                                                                               ; 57      ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|q_b[19]           ; 45      ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|q_b[19]           ; 45      ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm1_q[15]                                                                                                          ; 39      ;
; serial_recv:u_serial_recv|Equal3~0                                                                                                                                                                                                  ; 37      ;
; serial_recv:u_serial_recv|rx_byte0[7]                                                                                                                                                                                               ; 32      ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_bkm:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a0                                                                        ; 27      ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_ca10_i[0]                                                                                                          ; 24      ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|valid_wreq                                                                                                                 ; 23      ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|valid_wreq                                                                                                                 ; 23      ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|valid_rreq~0                                                                                                               ; 22      ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|valid_rreq~0                                                                                                               ; 22      ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u6|xordvalue[9]                                                                                                                                                     ; 20      ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[15]                                                                                                          ; 20      ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u6|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[9]                                                                                                       ; 20      ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u9|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[9]                                                                                                       ; 20      ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_bkm:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a1                                                                        ; 20      ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u12|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[9]                                                                                                      ; 18      ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|stall_controller_comb~0                                                                                                       ; 17      ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|stall_controller_comb~0                                                                                                       ; 17      ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|rate_cnt_proc~0                                                                                                                                             ; 16      ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|at_source_valid_int~0                                                                                                         ; 16      ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|rate_cnt_proc~0                                                                                                                                             ; 16      ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|at_source_valid_int~0                                                                                                         ; 16      ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u15|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[9]                                                                                                      ; 16      ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|sink_state.run1                                                                                                                   ; 14      ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|sink_state.run1                                                                                                                   ; 14      ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u18|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[9]                                                                                                      ; 14      ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|data_take                                                                                                                         ; 12      ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|data_take                                                                                                                         ; 12      ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u21|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[9]                                                                                                      ; 12      ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u5|a[0]                                                                                                                                                             ; 11      ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx_g:ux001|dxxrv[4]                                                                                                                                                               ; 11      ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|Selector4~1                                                                                                                       ; 10      ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u29|xordvalue[9]                                                                                                                                                    ; 10      ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u28|xordvalue[9]                                                                                                                                                    ; 10      ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|Selector4~1                                                                                                                       ; 10      ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u24|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[9]                                                                                                      ; 10      ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u3|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[9]                                                                                                       ; 9       ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u4|a[8]                                                                                                                                                             ; 9       ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u24|xordvalue[9]                                                                                                                                                    ; 9       ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u25|xordvalue[9]                                                                                                                                                    ; 9       ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u26|xordvalue[9]                                                                                                                                                    ; 9       ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u27|xordvalue[9]                                                                                                                                                    ; 9       ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u4|a[9]                                                                                                                                                             ; 8       ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u12|xordvalue[9]                                                                                                                                                    ; 8       ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u15|xordvalue[9]                                                                                                                                                    ; 8       ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u18|xordvalue[9]                                                                                                                                                    ; 8       ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u21|xordvalue[9]                                                                                                                                                    ; 8       ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u22|xordvalue[9]                                                                                                                                                    ; 8       ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u23|xordvalue[9]                                                                                                                                                    ; 8       ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_bkm:auto_generated|cntr_pqf:cntr1|counter_reg_bit[0]                                                                               ; 8       ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_controller_cic_131:aii_controller|source_stall_reg                                                                                                      ; 8       ;
; serial_recv:u_serial_recv|xbit                                                                                                                                                                                                      ; 8       ;
; serial_recv:u_serial_recv|Equal1~0                                                                                                                                                                                                  ; 8       ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u19|xordvalue[9]                                                                                                                                                    ; 7       ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u20|xordvalue[9]                                                                                                                                                    ; 7       ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u7|a[0]                                                                                                                                                             ; 7       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_downsample_cic_131:auk_dspip_downsample_inst|counter_fs[7]                                                                                        ; 6       ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cord_fs:cfs|cor1x[1]                                                                                                                                                                   ; 6       ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u16|xordvalue[9]                                                                                                                                                    ; 6       ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u17|xordvalue[9]                                                                                                                                                    ; 6       ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_downsample_cic_131:auk_dspip_downsample_inst|counter_fs[7]                                                                                        ; 6       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_18|delay_signals[0][0]                                                                     ; 6       ;
; serial_recv:u_serial_recv|num_bits[0]                                                                                                                                                                                               ; 6       ;
; serial_recv:u_serial_recv|cnt[0]                                                                                                                                                                                                    ; 6       ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_bkm:auto_generated|cntr_fah:cntr3|counter_comb_bita4~0                                                                             ; 6       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|latency_cnt[0]                                                                                                                                              ; 5       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|sink_stall                                                                                                                        ; 5       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|sink_start                                                                                                                        ; 5       ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u6|xordvalue[7]                                                                                                                                                     ; 5       ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u9|xordvalue[6]                                                                                                                                                     ; 5       ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u13|xordvalue[9]                                                                                                                                                    ; 5       ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u14|xordvalue[9]                                                                                                                                                    ; 5       ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_bkm:auto_generated|cntr_pqf:cntr1|cmpr_rgc:cmpr6|aneb_result_wire[0]~0                                                             ; 5       ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|latency_cnt[0]                                                                                                                                              ; 5       ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|sink_stall                                                                                                                        ; 5       ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|sink_start                                                                                                                        ; 5       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_run_count[2]                                                                                                       ; 5       ;
; serial_recv:u_serial_recv|num_bits[2]                                                                                                                                                                                               ; 5       ;
; serial_recv:u_serial_recv|num_bits[1]                                                                                                                                                                                               ; 5       ;
; serial_recv:u_serial_recv|cnt[1]                                                                                                                                                                                                    ; 5       ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_bkm:auto_generated|cntr_pqf:cntr1|counter_comb_bita4~0                                                                             ; 5       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_downsample_cic_131:auk_dspip_downsample_inst|Equal0~0                                                                                             ; 4       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|Selector4~0                                                                                                                       ; 4       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|sink_out_state.empty_and_ready                                                                                                    ; 4       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|cntr_ao7:usedw_counter|counter_reg_bit[0] ; 4       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|latency_cnt[1]                                                                                                                                              ; 4       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|latency_cnt[2]                                                                                                                                              ; 4       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|empty_dff                                 ; 4       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_controller_cic_131:aii_controller|sink_stall_reg                                                                                                        ; 4       ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u10|xordvalue[9]                                                                                                                                                    ; 4       ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u11|xordvalue[9]                                                                                                                                                    ; 4       ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_bkm:auto_generated|cntr_pqf:cntr1|counter_reg_bit[4]                                                                               ; 4       ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_bkm:auto_generated|cntr_pqf:cntr1|counter_reg_bit[3]                                                                               ; 4       ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_bkm:auto_generated|cntr_pqf:cntr1|counter_reg_bit[2]                                                                               ; 4       ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_bkm:auto_generated|cntr_pqf:cntr1|counter_reg_bit[1]                                                                               ; 4       ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_downsample_cic_131:auk_dspip_downsample_inst|Equal0~0                                                                                             ; 4       ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|Selector4~0                                                                                                                       ; 4       ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|sink_out_state.empty_and_ready                                                                                                    ; 4       ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|cntr_ao7:usedw_counter|counter_reg_bit[0] ; 4       ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|latency_cnt[1]                                                                                                                                              ; 4       ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|latency_cnt[2]                                                                                                                                              ; 4       ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|empty_dff                                 ; 4       ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_controller_cic_131:aii_controller|sink_stall_reg                                                                                                        ; 4       ;
; serial_recv:u_serial_recv|LessThan0~0                                                                                                                                                                                               ; 4       ;
; serial_recv:u_serial_recv|shr[0]                                                                                                                                                                                                    ; 4       ;
; serial_recv:u_serial_recv|num_bits[3]                                                                                                                                                                                               ; 4       ;
; serial_recv:u_serial_recv|cnt[3]                                                                                                                                                                                                    ; 4       ;
; serial_recv:u_serial_recv|cnt[2]                                                                                                                                                                                                    ; 4       ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u27|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[9]                                                                                                      ; 4       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|rd_ptr_lsb                                ; 3       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_downsample_cic_131:auk_dspip_downsample_inst|Equal0~1                                                                                             ; 3       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_downsample_cic_131:auk_dspip_downsample_inst|counter_fs[0]                                                                                        ; 3       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_downsample_cic_131:auk_dspip_downsample_inst|counter_fs[1]                                                                                        ; 3       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_downsample_cic_131:auk_dspip_downsample_inst|counter_fs[2]                                                                                        ; 3       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_downsample_cic_131:auk_dspip_downsample_inst|counter_fs[6]                                                                                        ; 3       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_downsample_cic_131:auk_dspip_downsample_inst|counter_fs[3]                                                                                        ; 3       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_downsample_cic_131:auk_dspip_downsample_inst|counter_fs[4]                                                                                        ; 3       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_downsample_cic_131:auk_dspip_downsample_inst|counter_fs[5]                                                                                        ; 3       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|ena_diff[0]                                                                                                                                                 ; 3       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_full                                                                                                                   ; 3       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|dffe_af                                                        ; 3       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|cntr_ao7:usedw_counter|counter_reg_bit[2] ; 3       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|cntr_ao7:usedw_counter|counter_reg_bit[1] ; 3       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|_~1                                       ; 3       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|usedw_is_0_dff                            ; 3       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|usedw_is_1_dff                            ; 3       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|state~0                                                                                                                                                     ; 3       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|latency_cnt[3]                                                                                                                                              ; 3       ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|cntr_4pf:cntr1|counter_reg_bit[0]                                                                               ; 3       ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cord_init:ci|corx[0]                                                                                                                                                                   ; 3       ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u5|a[8]                                                                                                                                                             ; 3       ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u7|xordvalue[9]                                                                                                                                                     ; 3       ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u8|xordvalue[9]                                                                                                                                                     ; 3       ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx_g:ux001|lsfr_reg[12]                                                                                                                                                           ; 3       ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx_g:ux001|lsfr_reg[14]                                                                                                                                                           ; 3       ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx_g:ux001|lsfr_reg[15]                                                                                                                                                           ; 3       ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|rd_ptr_lsb                                ; 3       ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_downsample_cic_131:auk_dspip_downsample_inst|Equal0~1                                                                                             ; 3       ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_downsample_cic_131:auk_dspip_downsample_inst|counter_fs[0]                                                                                        ; 3       ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_downsample_cic_131:auk_dspip_downsample_inst|counter_fs[1]                                                                                        ; 3       ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_downsample_cic_131:auk_dspip_downsample_inst|counter_fs[2]                                                                                        ; 3       ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_downsample_cic_131:auk_dspip_downsample_inst|counter_fs[6]                                                                                        ; 3       ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_downsample_cic_131:auk_dspip_downsample_inst|counter_fs[3]                                                                                        ; 3       ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_downsample_cic_131:auk_dspip_downsample_inst|counter_fs[4]                                                                                        ; 3       ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_downsample_cic_131:auk_dspip_downsample_inst|counter_fs[5]                                                                                        ; 3       ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|ena_diff[0]                                                                                                                                                 ; 3       ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_full                                                                                                                   ; 3       ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|dffe_af                                                        ; 3       ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|cntr_ao7:usedw_counter|counter_reg_bit[2] ; 3       ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|cntr_ao7:usedw_counter|counter_reg_bit[1] ; 3       ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|_~1                                       ; 3       ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|usedw_is_0_dff                            ; 3       ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|usedw_is_1_dff                            ; 3       ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|state~0                                                                                                                                                     ; 3       ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|latency_cnt[3]                                                                                                                                              ; 3       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_run_count[0]                                                                                                       ; 3       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_memread_q_13|delay_signals[0][0]                                                                     ; 3       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[0]                                                                                                ; 3       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[0]                                                                                                       ; 3       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[0][0]                                                             ; 3       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]                                                                                          ; 3       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_aseq_eq                                                                                                            ; 3       ;
; serial_recv:u_serial_recv|always2~0                                                                                                                                                                                                 ; 3       ;
; serial_recv:u_serial_recv|Equal2~0                                                                                                                                                                                                  ; 3       ;
; serial_send:u_serial_send|cnt[0]                                                                                                                                                                                                    ; 3       ;
; serial_recv:u_serial_recv|rx_byte4[3]                                                                                                                                                                                               ; 3       ;
; serial_recv:u_serial_recv|rx_byte4[2]                                                                                                                                                                                               ; 3       ;
; serial_recv:u_serial_recv|rx_byte4[1]                                                                                                                                                                                               ; 3       ;
; serial_recv:u_serial_recv|rx_byte4[0]                                                                                                                                                                                               ; 3       ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|cntr_r8h:cntr3|counter_comb_bita1~0                                                                             ; 3       ;
; adc_data[9]~input                                                                                                                                                                                                                   ; 2       ;
; adc_data[8]~input                                                                                                                                                                                                                   ; 2       ;
; adc_data[7]~input                                                                                                                                                                                                                   ; 2       ;
; adc_data[6]~input                                                                                                                                                                                                                   ; 2       ;
; adc_data[5]~input                                                                                                                                                                                                                   ; 2       ;
; adc_data[4]~input                                                                                                                                                                                                                   ; 2       ;
; adc_data[3]~input                                                                                                                                                                                                                   ; 2       ;
; adc_data[2]~input                                                                                                                                                                                                                   ; 2       ;
; adc_data[1]~input                                                                                                                                                                                                                   ; 2       ;
; adc_data[0]~input                                                                                                                                                                                                                   ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|_~4                                       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|ram_read_address[2]~2                     ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|cntr_tnb:rd_ptr_msb|counter_reg_bit[1]    ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|ram_read_address[1]~1                     ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|cntr_tnb:rd_ptr_msb|counter_reg_bit[0]    ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|ram_read_address[0]~0                     ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|cntr_unb:wr_ptr|counter_reg_bit[2]        ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|cntr_unb:wr_ptr|counter_reg_bit[1]        ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|cntr_unb:wr_ptr|counter_reg_bit[0]        ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|Equal1~1                                                                                                                                                    ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[25]                                                                                                                 ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[24]                                                                                                                 ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[23]                                                                                                                 ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[22]                                                                                                                 ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[21]                                                                                                                 ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[20]                                                                                                                 ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[19]                                                                                                                 ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[18]                                                                                                                 ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[17]                                                                                                                 ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[16]                                                                                                                 ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[15]                                                                                                                 ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[14]                                                                                                                 ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[13]                                                                                                                 ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[12]                                                                                                                 ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[11]                                                                                                                 ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|ena_diff[1]                                                                                                                                                 ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[4]                                                                                                                  ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[5]                                                                                                                  ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[6]                                                                                                                  ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[7]                                                                                                                  ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[8]                                                                                                                  ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[9]                                                                                                                  ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[10]                                                                                                                 ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|ena_diff[2]                                                                                                                                                 ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|ena_diff[3]                                                                                                                                                 ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|at_sink_ready_s                                                                                                                   ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|sink_stall_s                                                                                                                      ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|ena_diff[4]                                                                                                                                                 ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|sink_out_state.normal                                                                                                             ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|sample_state                                                                                                                                                ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|ena_diff[5]                                                                                                                                                 ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|state                                                                                                                                                       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|out_valid_int                                                                                                                                               ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|valid_ctrl_int                                                                                                                ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[0][15]                                                                       ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[0][14]                                                                       ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[0][13]                                                                       ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[0][12]                                                                       ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[0][11]                                                                       ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[0][10]                                                                       ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[0][9]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[0][8]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[0][7]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[0][6]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[0][5]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[0][4]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[0][3]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[0][2]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[0][1]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[0][0]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[0][15]                                                                       ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[0][14]                                                                       ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[0][13]                                                                       ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[0][12]                                                                       ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[0][11]                                                                       ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[0][10]                                                                       ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[0][9]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[0][8]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[0][7]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[0][6]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[0][5]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[0][4]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[0][3]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[0][2]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[0][1]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[0][0]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[0][15]                                                                       ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[0][14]                                                                       ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[0][13]                                                                       ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[0][12]                                                                       ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[0][11]                                                                       ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[0][10]                                                                       ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[0][9]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[0][8]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[0][7]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[0][6]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[0][5]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[0][4]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[0][3]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[0][2]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[0][1]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[0][0]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[0][15]                                                                       ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[0][14]                                                                       ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[0][13]                                                                       ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[0][12]                                                                       ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[0][11]                                                                       ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[0][10]                                                                       ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[0][9]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[0][8]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[0][7]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[0][6]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[0][5]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[0][4]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[0][3]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[0][2]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[0][1]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[0][0]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[0][15]                                                                       ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[0][14]                                                                       ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[0][13]                                                                       ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[0][12]                                                                       ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[0][11]                                                                       ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[0][10]                                                                       ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[0][9]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[0][8]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[0][7]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[0][6]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[0][5]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[0][4]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[0][3]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[0][2]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[0][1]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[0][0]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[0][15]                                                                       ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[0][14]                                                                       ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[0][13]                                                                       ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[0][12]                                                                       ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[0][11]                                                                       ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[0][10]                                                                       ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[0][9]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[0][8]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[0][7]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[0][6]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[0][5]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[0][4]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[0][3]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[0][2]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[0][1]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[0][0]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][15]                                                                       ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][14]                                                                       ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][13]                                                                       ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][12]                                                                       ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][11]                                                                       ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][10]                                                                       ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][9]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][8]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][7]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][6]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][5]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][4]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][3]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][2]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][1]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][0]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[0][15]                                                                       ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[0][14]                                                                       ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[0][13]                                                                       ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[0][12]                                                                       ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[0][11]                                                                       ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[0][10]                                                                       ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[0][9]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[0][8]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[0][7]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[0][6]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[0][5]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[0][4]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[0][3]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[0][2]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[0][1]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[0][0]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[0][15]                                                                       ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[0][14]                                                                       ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[0][13]                                                                       ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[0][12]                                                                       ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[0][11]                                                                       ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[0][10]                                                                       ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[0][9]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[0][8]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[0][7]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[0][6]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[0][5]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[0][4]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[0][3]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[0][2]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[0][1]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[0][0]                                                                        ; 2       ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u3|a[8]                                                                                                                                                             ; 2       ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u4|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[2]                                                                                                       ; 2       ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u4|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[3]                                                                                                       ; 2       ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u4|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[4]                                                                                                       ; 2       ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u4|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[5]                                                                                                       ; 2       ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u4|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[6]                                                                                                       ; 2       ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u4|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[7]                                                                                                       ; 2       ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u4|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[8]                                                                                                       ; 2       ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_sxor_1p_lpm:u4|lpm_add_sub:u0|add_sub_nrg:auto_generated|pipeline_dffe[9]                                                                                                       ; 2       ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u12|xordvalue[5]                                                                                                                                                    ; 2       ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u15|xordvalue[4]                                                                                                                                                    ; 2       ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx_g:ux001|lsfr_reg[3]                                                                                                                                                            ; 2       ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u18|xordvalue[3]                                                                                                                                                    ; 2       ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_zxor_1p_lpm:u21|xordvalue[2]                                                                                                                                                    ; 2       ;
; serial_recv:u_serial_recv|rx_byte1[0]                                                                                                                                                                                               ; 2       ;
; serial_recv:u_serial_recv|rx_byte1[1]                                                                                                                                                                                               ; 2       ;
; serial_recv:u_serial_recv|rx_byte1[2]                                                                                                                                                                                               ; 2       ;
; serial_recv:u_serial_recv|rx_byte1[4]                                                                                                                                                                                               ; 2       ;
; serial_recv:u_serial_recv|rx_byte2[0]                                                                                                                                                                                               ; 2       ;
; serial_recv:u_serial_recv|rx_byte2[1]                                                                                                                                                                                               ; 2       ;
; serial_recv:u_serial_recv|rx_byte2[2]                                                                                                                                                                                               ; 2       ;
; serial_recv:u_serial_recv|rx_byte2[3]                                                                                                                                                                                               ; 2       ;
; serial_recv:u_serial_recv|rx_byte2[4]                                                                                                                                                                                               ; 2       ;
; serial_recv:u_serial_recv|rx_byte2[5]                                                                                                                                                                                               ; 2       ;
; serial_recv:u_serial_recv|rx_byte2[6]                                                                                                                                                                                               ; 2       ;
; serial_recv:u_serial_recv|rx_byte3[0]                                                                                                                                                                                               ; 2       ;
; serial_recv:u_serial_recv|rx_byte3[1]                                                                                                                                                                                               ; 2       ;
; serial_recv:u_serial_recv|rx_byte3[2]                                                                                                                                                                                               ; 2       ;
; serial_recv:u_serial_recv|rx_byte3[3]                                                                                                                                                                                               ; 2       ;
; serial_recv:u_serial_recv|rx_byte3[4]                                                                                                                                                                                               ; 2       ;
; serial_recv:u_serial_recv|rx_byte3[5]                                                                                                                                                                                               ; 2       ;
; serial_recv:u_serial_recv|rx_byte3[6]                                                                                                                                                                                               ; 2       ;
; serial_recv:u_serial_recv|rx_byte4[4]                                                                                                                                                                                               ; 2       ;
; serial_recv:u_serial_recv|rx_byte4[5]                                                                                                                                                                                               ; 2       ;
; serial_recv:u_serial_recv|rx_byte4[6]                                                                                                                                                                                               ; 2       ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx_g:ux001|lsfr_reg[11]                                                                                                                                                           ; 2       ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx_g:ux001|lsfr_reg[13]                                                                                                                                                           ; 2       ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_crd:ux005|Mux0~0                                                                                                                                                                   ; 2       ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cord_2c:cordinv|cordic_y_res_d[9]                                                                                                                                                      ; 2       ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_crd:ux005|Mux1~0                                                                                                                                                                   ; 2       ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cord_2c:cordinv|cordic_y_res_d[8]                                                                                                                                                      ; 2       ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_crd:ux005|Mux2~0                                                                                                                                                                   ; 2       ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cord_2c:cordinv|cordic_y_res_d[7]                                                                                                                                                      ; 2       ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_crd:ux005|Mux3~0                                                                                                                                                                   ; 2       ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cord_2c:cordinv|cordic_y_res_d[6]                                                                                                                                                      ; 2       ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_crd:ux005|Mux4~0                                                                                                                                                                   ; 2       ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cord_2c:cordinv|cordic_y_res_d[5]                                                                                                                                                      ; 2       ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_crd:ux005|Mux5~0                                                                                                                                                                   ; 2       ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cord_2c:cordinv|cordic_y_res_d[4]                                                                                                                                                      ; 2       ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_crd:ux005|Mux6~0                                                                                                                                                                   ; 2       ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cord_2c:cordinv|cordic_y_res_d[3]                                                                                                                                                      ; 2       ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_crd:ux005|Mux7~0                                                                                                                                                                   ; 2       ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cord_2c:cordinv|cordic_y_res_d[2]                                                                                                                                                      ; 2       ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_crd:ux005|Mux8~0                                                                                                                                                                   ; 2       ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cord_2c:cordinv|cordic_y_res_d[1]                                                                                                                                                      ; 2       ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cord_2c:cordinv|cordic_y_res_2c[0]                                                                                                                                                     ; 2       ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cord_2c:cordinv|cordic_x_res_d[0]                                                                                                                                                      ; 2       ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|_~4                                       ; 2       ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|ram_read_address[2]~2                     ; 2       ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|cntr_tnb:rd_ptr_msb|counter_reg_bit[1]    ; 2       ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|ram_read_address[1]~1                     ; 2       ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|cntr_tnb:rd_ptr_msb|counter_reg_bit[0]    ; 2       ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|ram_read_address[0]~0                     ; 2       ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|cntr_unb:wr_ptr|counter_reg_bit[2]        ; 2       ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|cntr_unb:wr_ptr|counter_reg_bit[1]        ; 2       ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|cntr_unb:wr_ptr|counter_reg_bit[0]        ; 2       ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|Equal1~1                                                                                                                                                    ; 2       ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[25]                                                                                                                 ; 2       ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[24]                                                                                                                 ; 2       ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[23]                                                                                                                 ; 2       ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[22]                                                                                                                 ; 2       ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[21]                                                                                                                 ; 2       ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[20]                                                                                                                 ; 2       ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[19]                                                                                                                 ; 2       ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[18]                                                                                                                 ; 2       ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[17]                                                                                                                 ; 2       ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[16]                                                                                                                 ; 2       ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[15]                                                                                                                 ; 2       ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[14]                                                                                                                 ; 2       ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[13]                                                                                                                 ; 2       ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[12]                                                                                                                 ; 2       ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[11]                                                                                                                 ; 2       ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|ena_diff[1]                                                                                                                                                 ; 2       ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[4]                                                                                                                  ; 2       ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[5]                                                                                                                  ; 2       ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[6]                                                                                                                  ; 2       ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[7]                                                                                                                  ; 2       ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[8]                                                                                                                  ; 2       ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[9]                                                                                                                  ; 2       ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[10]                                                                                                                 ; 2       ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|ena_diff[2]                                                                                                                                                 ; 2       ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|ena_diff[3]                                                                                                                                                 ; 2       ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|at_sink_ready_s                                                                                                                   ; 2       ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|sink_stall_s                                                                                                                      ; 2       ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|ena_diff[4]                                                                                                                                                 ; 2       ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|sink_out_state.normal                                                                                                             ; 2       ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|sample_state                                                                                                                                                ; 2       ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|ena_diff[5]                                                                                                                                                 ; 2       ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|state                                                                                                                                                       ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[0]                                                                                     ; 2       ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|out_valid_int                                                                                                                                               ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_run_count[1]                                                                                                       ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_run_enable_q[0]                                                                                                    ; 2       ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|valid_ctrl_int                                                                                                                ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[1]                                                                                                ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[1]                                                                                                       ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_compute|delay_signals[0][0]                                                                            ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[0][15]                                                                       ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[0][14]                                                                       ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[0][13]                                                                       ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[0][12]                                                                       ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[0][11]                                                                       ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[0][10]                                                                       ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[0][9]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[0][8]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[0][7]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[0][6]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[0][5]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[0][4]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[0][3]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[0][2]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[0][1]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[0][0]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[0][15]                                                                       ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[0][14]                                                                       ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[0][13]                                                                       ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[0][12]                                                                       ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[0][11]                                                                       ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[0][10]                                                                       ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[0][9]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[0][8]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[0][7]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[0][6]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[0][5]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[0][4]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[0][3]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[0][2]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[0][1]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[0][0]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[0][15]                                                                       ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[0][14]                                                                       ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[0][13]                                                                       ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[0][12]                                                                       ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[0][11]                                                                       ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[0][10]                                                                       ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[0][9]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[0][8]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[0][7]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[0][6]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[0][5]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[0][4]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[0][3]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[0][2]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[0][1]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[0][0]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[0][15]                                                                       ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[0][14]                                                                       ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[0][13]                                                                       ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[0][12]                                                                       ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[0][11]                                                                       ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[0][10]                                                                       ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[0][9]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[0][8]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[0][7]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[0][6]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[0][5]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[0][4]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[0][3]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[0][2]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[0][1]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[0][0]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[0][15]                                                                       ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[0][14]                                                                       ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[0][13]                                                                       ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[0][12]                                                                       ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[0][11]                                                                       ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[0][10]                                                                       ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[0][9]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[0][8]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[0][7]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[0][6]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[0][5]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[0][4]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[0][3]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[0][2]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[0][1]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[0][0]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[0][15]                                                                       ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[0][14]                                                                       ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[0][13]                                                                       ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[0][12]                                                                       ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[0][11]                                                                       ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[0][10]                                                                       ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[0][9]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[0][8]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[0][7]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[0][6]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[0][5]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[0][4]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[0][3]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[0][2]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[0][1]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[0][0]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][15]                                                                       ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][14]                                                                       ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][13]                                                                       ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][12]                                                                       ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][11]                                                                       ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][10]                                                                       ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][9]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][8]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][7]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][6]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][5]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][4]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][3]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][2]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][1]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][0]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[0][15]                                                                       ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[0][14]                                                                       ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[0][13]                                                                       ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[0][12]                                                                       ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[0][11]                                                                       ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[0][10]                                                                       ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[0][9]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[0][8]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[0][7]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[0][6]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[0][5]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[0][4]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[0][3]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[0][2]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[0][1]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[0][0]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[0][15]                                                                       ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[0][14]                                                                       ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[0][13]                                                                       ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[0][12]                                                                       ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[0][11]                                                                       ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[0][10]                                                                       ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[0][9]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[0][8]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[0][7]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[0][6]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[0][5]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[0][4]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[0][3]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[0][2]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[0][1]                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[0][0]                                                                        ; 2       ;
; serial_recv:u_serial_recv|shift_reg[7]                                                                                                                                                                                              ; 2       ;
; serial_recv:u_serial_recv|shift_reg[6]                                                                                                                                                                                              ; 2       ;
; serial_send:u_serial_send|sample_clk_2                                                                                                                                                                                              ; 2       ;
; serial_recv:u_serial_recv|shift_reg[5]                                                                                                                                                                                              ; 2       ;
; serial_recv:u_serial_recv|shr[1]                                                                                                                                                                                                    ; 2       ;
; serial_recv:u_serial_recv|shift_reg[4]                                                                                                                                                                                              ; 2       ;
; serial_send:u_serial_send|cnt[1]                                                                                                                                                                                                    ; 2       ;
; serial_recv:u_serial_recv|shift_reg[3]                                                                                                                                                                                              ; 2       ;
; serial_recv:u_serial_recv|shift_reg[2]                                                                                                                                                                                              ; 2       ;
; serial_recv:u_serial_recv|shift_reg[1]                                                                                                                                                                                              ; 2       ;
; serial_recv:u_serial_recv|flag[1]                                                                                                                                                                                                   ; 2       ;
; serial_recv:u_serial_recv|flag[0]                                                                                                                                                                                                   ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][55]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][54]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][53]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][52]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][51]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][50]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][49]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][48]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][47]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][46]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][45]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][44]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][43]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][42]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][41]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8]        ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9]        ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][19]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][20]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][21]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][22]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][23]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][24]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][25]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][26]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][27]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][28]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][29]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][30]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][31]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][32]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][33]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][34]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][35]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][36]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][37]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][38]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][39]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_0|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][40]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][47]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][46]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][45]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][44]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][43]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][42]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][41]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][40]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][39]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][38]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][37]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][36]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][35]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][34]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][33]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8]        ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9]        ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][19]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][20]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][21]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][22]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][23]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][24]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][25]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][26]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][27]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][28]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][29]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][30]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][31]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_1|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][32]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][39]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][38]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][37]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][36]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][35]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][34]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][33]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][32]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][31]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][30]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][29]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][28]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][27]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][26]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][25]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7]        ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8]        ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9]        ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][19]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][20]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][21]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][22]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][23]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_2|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][24]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_3|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][32]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_3|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][31]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_3|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][30]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_3|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][29]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_3|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][28]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_3|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][27]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_3|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][26]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_3|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][25]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_3|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][24]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_3|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][23]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_3|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][22]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_3|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][21]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_3|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][20]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_3|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][19]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_3|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_3|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7]        ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_3|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8]        ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_3|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9]        ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_3|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_3|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_3|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_3|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_3|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_3|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_3|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_3|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_4|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][25]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_4|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][24]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_4|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][23]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_4|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][22]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_4|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][21]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_4|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][20]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_4|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][19]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_4|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_4|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_4|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_4|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_4|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_4|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_4|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_4|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_4|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4]        ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_4|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5]        ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_4|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6]        ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_4|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7]        ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_4|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8]        ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_4|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9]        ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_integrator_cic_131:auk_dspip_integrator_4|auk_dspip_delay_cic_131:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10]       ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|dout[21]                                                                                        ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|dout[20]                                                                                        ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|dout[19]                                                                                        ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|dout[18]                                                                                        ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|dout[17]                                                                                        ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|dout[16]                                                                                        ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|dout[15]                                                                                        ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|dout[14]                                                                                        ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|dout[13]                                                                                        ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|dout[12]                                                                                        ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|dout[11]                                                                                        ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|dout[10]                                                                                        ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|dout[9]                                                                                         ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|dout[8]                                                                                         ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|dout[7]                                                                                         ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|dout[1]                                                                                         ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|dout[2]                                                                                         ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|dout[3]                                                                                         ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|dout[4]                                                                                         ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|dout[5]                                                                                         ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0|dout[6]                                                                                         ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|dout[20]                                                                                        ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|dout[19]                                                                                        ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|dout[18]                                                                                        ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|dout[17]                                                                                        ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|dout[16]                                                                                        ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|dout[15]                                                                                        ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|dout[14]                                                                                        ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|dout[13]                                                                                        ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|dout[12]                                                                                        ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|dout[11]                                                                                        ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|dout[10]                                                                                        ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|dout[9]                                                                                         ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|dout[8]                                                                                         ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|dout[7]                                                                                         ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|dout[6]                                                                                         ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|dout[1]                                                                                         ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|dout[2]                                                                                         ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|dout[3]                                                                                         ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|dout[4]                                                                                         ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1|dout[5]                                                                                         ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|dout[19]                                                                                        ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|dout[18]                                                                                        ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|dout[17]                                                                                        ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|dout[16]                                                                                        ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|dout[15]                                                                                        ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|dout[14]                                                                                        ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|dout[13]                                                                                        ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|dout[12]                                                                                        ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|dout[11]                                                                                        ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|dout[10]                                                                                        ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|dout[9]                                                                                         ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|dout[8]                                                                                         ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|dout[7]                                                                                         ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|dout[6]                                                                                         ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|dout[5]                                                                                         ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|dout[1]                                                                                         ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|dout[2]                                                                                         ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|dout[3]                                                                                         ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2|dout[4]                                                                                         ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|dout[18]                                                                                        ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|dout[17]                                                                                        ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|dout[16]                                                                                        ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|dout[15]                                                                                        ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|dout[14]                                                                                        ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|dout[13]                                                                                        ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|dout[12]                                                                                        ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|dout[11]                                                                                        ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|dout[10]                                                                                        ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|dout[9]                                                                                         ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|dout[8]                                                                                         ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|dout[7]                                                                                         ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|dout[6]                                                                                         ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|dout[5]                                                                                         ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|dout[4]                                                                                         ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|dout[0]                                                                                         ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|dout[1]                                                                                         ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|dout[2]                                                                                         ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3|dout[3]                                                                                         ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|mcic_cic_core:cic_core|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_4|dout[3]                                                                                         ; 2       ;
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_source_cic_131:aii_source|was_stalled                                                                                                                   ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|q_b[1]                                                  ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|q_b[2]                                                  ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|q_b[3]                                                  ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|q_b[4]                                                  ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|q_b[5]                                                  ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|q_b[6]                                                  ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|q_b[7]                                                  ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|q_b[8]                                                  ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|q_b[9]                                                  ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|q_b[10]                                                 ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|q_b[11]                                                 ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|q_b[12]                                                 ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|q_b[13]                                                 ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|q_b[14]                                                 ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|q_b[15]                                                 ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|q_b[0]                                                  ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|q_b[1]                                                  ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|q_b[2]                                                  ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|q_b[3]                                                  ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|q_b[4]                                                  ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|q_b[5]                                                  ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|q_b[6]                                                  ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|q_b[7]                                                  ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|q_b[8]                                                  ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|q_b[9]                                                  ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|q_b[10]                                                 ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|q_b[11]                                                 ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|q_b[12]                                                 ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|q_b[13]                                                 ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|q_b[14]                                                 ; 2       ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|q_b[15]                                                 ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|q_b[0]                                                  ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_0_o[24]                                                                                                 ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_accum_o[24]                                                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_0_o[25]                                                                                                 ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_accum_o[25]                                                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_0_o[26]                                                                                                 ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_accum_o[26]                                                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_0_o[27]                                                                                                 ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_accum_o[27]                                                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_0_o[28]                                                                                                 ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_accum_o[28]                                                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_0_o[29]                                                                                                 ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_accum_o[29]                                                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_0_o[30]                                                                                                 ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_accum_o[30]                                                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_0_o[31]                                                                                                 ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_0_o[16]                                                                                                 ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_accum_o[16]                                                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_0_o[17]                                                                                                 ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_accum_o[17]                                                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_0_o[18]                                                                                                 ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_accum_o[18]                                                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_0_o[19]                                                                                                 ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_accum_o[19]                                                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_0_o[20]                                                                                                 ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_accum_o[20]                                                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_0_o[21]                                                                                                 ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_accum_o[21]                                                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_0_o[22]                                                                                                 ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_accum_o[22]                                                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_0_o[23]                                                                                                 ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_accum_o[31]                                                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_0_o[8]                                                                                                  ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_accum_o[8]                                                                                                         ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_0_o[9]                                                                                                  ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_accum_o[9]                                                                                                         ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_0_o[10]                                                                                                 ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_accum_o[10]                                                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_0_o[11]                                                                                                 ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_accum_o[11]                                                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_0_o[12]                                                                                                 ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_accum_o[12]                                                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_0_o[13]                                                                                                 ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_accum_o[13]                                                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_0_o[14]                                                                                                 ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_accum_o[14]                                                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_0_o[15]                                                                                                 ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_accum_o[23]                                                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_0_o[0]                                                                                                  ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_accum_o[0]                                                                                                         ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_0_o[1]                                                                                                  ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_accum_o[1]                                                                                                         ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_0_o[2]                                                                                                  ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_accum_o[2]                                                                                                         ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_0_o[3]                                                                                                  ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_accum_o[3]                                                                                                         ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_0_o[4]                                                                                                  ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_accum_o[4]                                                                                                         ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_0_o[5]                                                                                                  ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_accum_o[5]                                                                                                         ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_0_o[6]                                                                                                  ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_accum_o[6]                                                                                                         ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_0_o[7]                                                                                                  ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_accum_o[15]                                                                                                        ; 2       ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|u0_m0_wo0_accum_o[7]                                                                                                         ; 2       ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_48h:auto_generated|pipeline_dffe[2]                                                                                                       ; 2       ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_48h:auto_generated|pipeline_dffe[3]                                                                                                       ; 2       ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_48h:auto_generated|pipeline_dffe[4]                                                                                                       ; 2       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------+----------------------+-----------------+-----------------+---------------+
; Name                                                                                                                                                                                                                         ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; Fits in MLABs ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------+----------------------+-----------------+-----------------+---------------+
; mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 8            ; 22           ; 8            ; 22           ; yes                    ; no                      ; yes                    ; yes                     ; 176  ; 8                           ; 12                          ; 8                           ; 12                          ; 96                  ; 1    ; None ; M9K_X33_Y18_N0 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 8            ; 22           ; 8            ; 22           ; yes                    ; no                      ; yes                    ; yes                     ; 176  ; 8                           ; 12                          ; 8                           ; 12                          ; 96                  ; 1    ; None ; M9K_X22_Y21_N0 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|ALTSYNCRAM                                       ; M9K  ; Simple Dual Port ; Single Clock ; 4            ; 16           ; 4            ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 64   ; 4                           ; 16                          ; 4                           ; 16                          ; 64                  ; 1    ; None ; M9K_X33_Y22_N0 ; Old data             ; Old data        ; Old data        ; Yes           ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_e2o3:auto_generated|ALTSYNCRAM                                       ; M9K  ; Simple Dual Port ; Single Clock ; 4            ; 16           ; 4            ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 64   ; 4                           ; 16                          ; 4                           ; 16                          ; 64                  ; 1    ; None ; M9K_X33_Y22_N0 ; Old data             ; Old data        ; Old data        ; Yes           ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_bkm:auto_generated|altsyncram_s1b1:altsyncram2|ALTSYNCRAM                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 21           ; 2            ; 21           ; 2            ; yes                    ; no                      ; yes                    ; yes                     ; 42   ; 21                          ; 2                           ; 21                          ; 2                           ; 42                  ; 1    ; None ; M9K_X22_Y15_N0 ; Old data             ; Old data        ; Old data        ; No - Unknown  ;
; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ALTSYNCRAM                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 2            ; 8            ; 2            ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 16   ; 2                           ; 8                           ; 2                           ; 8                           ; 16                  ; 1    ; None ; M9K_X22_Y26_N0 ; Old data             ; Old data        ; Old data        ; No - Unknown  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------+----------------------+-----------------+-----------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 0           ; 2                   ; 132               ;
; Simple Multipliers (18-bit)           ; 24          ; 1                   ; 66                ;
; Embedded Multiplier Blocks            ; 24          ; --                  ; 66                ;
; Embedded Multiplier 9-bit elements    ; 48          ; 2                   ; 132               ;
; Signed Embedded Multipliers           ; 24          ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 0           ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 0           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                                                                                                                                    ; Mode                       ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_10_component|mult_4eu:auto_generated|result[0]    ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y23_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_10_component|mult_4eu:auto_generated|mac_mult1 ;                            ; DSPMULT_X13_Y23_N0 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_8_component|mult_4eu:auto_generated|result[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y24_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_8_component|mult_4eu:auto_generated|mac_mult1  ;                            ; DSPMULT_X13_Y24_N0 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_9_component|mult_4eu:auto_generated|result[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y22_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_9_component|mult_4eu:auto_generated|mac_mult1  ;                            ; DSPMULT_X13_Y22_N0 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_4eu:auto_generated|result[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y14_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_4eu:auto_generated|mac_mult1  ;                            ; DSPMULT_X13_Y14_N0 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_1_component|mult_4eu:auto_generated|result[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y13_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_1_component|mult_4eu:auto_generated|mac_mult1  ;                            ; DSPMULT_X13_Y13_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_2_component|mult_4eu:auto_generated|result[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y16_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_2_component|mult_4eu:auto_generated|mac_mult1  ;                            ; DSPMULT_X13_Y16_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_3_component|mult_4eu:auto_generated|result[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y17_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_3_component|mult_4eu:auto_generated|mac_mult1  ;                            ; DSPMULT_X13_Y17_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y19_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|mac_mult1  ;                            ; DSPMULT_X13_Y19_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_5_component|mult_4eu:auto_generated|result[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y18_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_5_component|mult_4eu:auto_generated|mac_mult1  ;                            ; DSPMULT_X13_Y18_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_6_component|mult_4eu:auto_generated|result[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y20_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_6_component|mult_4eu:auto_generated|mac_mult1  ;                            ; DSPMULT_X13_Y20_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_7_component|mult_4eu:auto_generated|result[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y21_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    mDSP:u_mDSP|mfir:u_q_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_7_component|mult_4eu:auto_generated|mac_mult1  ;                            ; DSPMULT_X13_Y21_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; mDSP:u_mDSP|multiply:u_multiply|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2                                                                                                         ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y25_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    mDSP:u_mDSP|multiply:u_multiply|lpm_mult:Mult1|mult_l5t:auto_generated|mac_mult1                                                                                                     ;                            ; DSPMULT_X13_Y25_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_10_component|mult_4eu:auto_generated|result[0]    ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y18_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_10_component|mult_4eu:auto_generated|mac_mult1 ;                            ; DSPMULT_X42_Y18_N0 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_8_component|mult_4eu:auto_generated|result[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y17_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_8_component|mult_4eu:auto_generated|mac_mult1  ;                            ; DSPMULT_X42_Y17_N0 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_9_component|mult_4eu:auto_generated|result[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y19_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_9_component|mult_4eu:auto_generated|mac_mult1  ;                            ; DSPMULT_X42_Y19_N0 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_4eu:auto_generated|result[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y14_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_4eu:auto_generated|mac_mult1  ;                            ; DSPMULT_X42_Y14_N0 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_1_component|mult_4eu:auto_generated|result[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y13_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_1_component|mult_4eu:auto_generated|mac_mult1  ;                            ; DSPMULT_X42_Y13_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_2_component|mult_4eu:auto_generated|result[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y16_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_2_component|mult_4eu:auto_generated|mac_mult1  ;                            ; DSPMULT_X42_Y16_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_3_component|mult_4eu:auto_generated|result[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y15_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_3_component|mult_4eu:auto_generated|mac_mult1  ;                            ; DSPMULT_X42_Y15_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|result[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y20_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_4eu:auto_generated|mac_mult1  ;                            ; DSPMULT_X42_Y20_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_5_component|mult_4eu:auto_generated|result[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y24_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_5_component|mult_4eu:auto_generated|mac_mult1  ;                            ; DSPMULT_X42_Y24_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_6_component|mult_4eu:auto_generated|result[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y21_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_6_component|mult_4eu:auto_generated|mac_mult1  ;                            ; DSPMULT_X42_Y21_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_7_component|mult_4eu:auto_generated|result[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y22_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    mDSP:u_mDSP|mfir:u_i_mfir|mfir_0002:mfir_inst|mfir_0002_ast:mfir_0002_ast_inst|mfir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_7_component|mult_4eu:auto_generated|mac_mult1  ;                            ; DSPMULT_X42_Y22_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; mDSP:u_mDSP|multiply:u_multiply|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2                                                                                                         ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y15_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    mDSP:u_mDSP|multiply:u_multiply|lpm_mult:Mult0|mult_l5t:auto_generated|mac_mult1                                                                                                     ;                            ; DSPMULT_X13_Y15_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+------------------------------------------------+
; Routing Usage Summary                          ;
+-----------------------+------------------------+
; Routing Resource Type ; Usage                  ;
+-----------------------+------------------------+
; Block interconnects   ; 5,339 / 71,559 ( 7 % ) ;
; C16 interconnects     ; 60 / 2,597 ( 2 % )     ;
; C4 interconnects      ; 2,833 / 46,848 ( 6 % ) ;
; Direct links          ; 1,176 / 71,559 ( 2 % ) ;
; Global clocks         ; 5 / 20 ( 25 % )        ;
; Local interconnects   ; 1,814 / 24,624 ( 7 % ) ;
; R24 interconnects     ; 61 / 2,496 ( 2 % )     ;
; R4 interconnects      ; 3,234 / 62,424 ( 5 % ) ;
+-----------------------+------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 12.78) ; Number of LABs  (Total = 364) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 9                             ;
; 2                                           ; 32                            ;
; 3                                           ; 6                             ;
; 4                                           ; 2                             ;
; 5                                           ; 1                             ;
; 6                                           ; 1                             ;
; 7                                           ; 1                             ;
; 8                                           ; 4                             ;
; 9                                           ; 4                             ;
; 10                                          ; 25                            ;
; 11                                          ; 4                             ;
; 12                                          ; 36                            ;
; 13                                          ; 5                             ;
; 14                                          ; 25                            ;
; 15                                          ; 19                            ;
; 16                                          ; 190                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.42) ; Number of LABs  (Total = 364) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 355                           ;
; 1 Clock                            ; 342                           ;
; 1 Clock enable                     ; 140                           ;
; 1 Sync. load                       ; 8                             ;
; 2 Clock enables                    ; 13                            ;
; 2 Clocks                           ; 22                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 23.00) ; Number of LABs  (Total = 364) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 13                            ;
; 3                                            ; 16                            ;
; 4                                            ; 12                            ;
; 5                                            ; 1                             ;
; 6                                            ; 6                             ;
; 7                                            ; 1                             ;
; 8                                            ; 2                             ;
; 9                                            ; 0                             ;
; 10                                           ; 0                             ;
; 11                                           ; 1                             ;
; 12                                           ; 0                             ;
; 13                                           ; 2                             ;
; 14                                           ; 1                             ;
; 15                                           ; 0                             ;
; 16                                           ; 4                             ;
; 17                                           ; 6                             ;
; 18                                           ; 4                             ;
; 19                                           ; 3                             ;
; 20                                           ; 26                            ;
; 21                                           ; 6                             ;
; 22                                           ; 11                            ;
; 23                                           ; 18                            ;
; 24                                           ; 31                            ;
; 25                                           ; 26                            ;
; 26                                           ; 28                            ;
; 27                                           ; 23                            ;
; 28                                           ; 13                            ;
; 29                                           ; 14                            ;
; 30                                           ; 21                            ;
; 31                                           ; 5                             ;
; 32                                           ; 70                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 9.28) ; Number of LABs  (Total = 364) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 1                             ;
; 1                                               ; 24                            ;
; 2                                               ; 40                            ;
; 3                                               ; 7                             ;
; 4                                               ; 16                            ;
; 5                                               ; 8                             ;
; 6                                               ; 5                             ;
; 7                                               ; 8                             ;
; 8                                               ; 35                            ;
; 9                                               ; 33                            ;
; 10                                              ; 56                            ;
; 11                                              ; 12                            ;
; 12                                              ; 16                            ;
; 13                                              ; 2                             ;
; 14                                              ; 18                            ;
; 15                                              ; 3                             ;
; 16                                              ; 80                            ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 13.65) ; Number of LABs  (Total = 364) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 3                             ;
; 2                                            ; 2                             ;
; 3                                            ; 18                            ;
; 4                                            ; 64                            ;
; 5                                            ; 16                            ;
; 6                                            ; 9                             ;
; 7                                            ; 12                            ;
; 8                                            ; 12                            ;
; 9                                            ; 4                             ;
; 10                                           ; 10                            ;
; 11                                           ; 11                            ;
; 12                                           ; 21                            ;
; 13                                           ; 25                            ;
; 14                                           ; 7                             ;
; 15                                           ; 9                             ;
; 16                                           ; 22                            ;
; 17                                           ; 6                             ;
; 18                                           ; 29                            ;
; 19                                           ; 7                             ;
; 20                                           ; 18                            ;
; 21                                           ; 10                            ;
; 22                                           ; 4                             ;
; 23                                           ; 0                             ;
; 24                                           ; 4                             ;
; 25                                           ; 0                             ;
; 26                                           ; 0                             ;
; 27                                           ; 0                             ;
; 28                                           ; 1                             ;
; 29                                           ; 0                             ;
; 30                                           ; 0                             ;
; 31                                           ; 0                             ;
; 32                                           ; 0                             ;
; 33                                           ; 0                             ;
; 34                                           ; 20                            ;
; 35                                           ; 20                            ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 19        ; 0            ; 19        ; 0            ; 0            ; 19        ; 19        ; 0            ; 19        ; 19        ; 0            ; 6            ; 0            ; 0            ; 13           ; 0            ; 6            ; 13           ; 0            ; 0            ; 0            ; 6            ; 0            ; 0            ; 0            ; 0            ; 0            ; 19        ; 0            ; 0            ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 19           ; 0         ; 19           ; 19           ; 0         ; 0         ; 19           ; 0         ; 0         ; 19           ; 13           ; 19           ; 19           ; 6            ; 19           ; 13           ; 6            ; 19           ; 19           ; 19           ; 13           ; 19           ; 19           ; 19           ; 19           ; 19           ; 0         ; 19           ; 19           ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; serial_tx          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk_adc            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; debug_led[0]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; debug_led[1]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; debug_led[2]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; debug_led[3]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk                ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rst_n              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; serial_rx          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; adc_data[0]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; adc_data[1]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; adc_data[2]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; adc_data[3]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; adc_data[4]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; adc_data[5]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; adc_data[6]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; adc_data[7]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; adc_data[8]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; adc_data[9]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; clk             ; clk                  ; 94.5              ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                 ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                          ; Destination Register                                                                                                           ; Delay Added in ns ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------+
; serial_recv:u_serial_recv|tuner_freq[23] ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[31] ; 3.160             ;
; serial_recv:u_serial_recv|tuner_freq[15] ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[31] ; 3.160             ;
; serial_recv:u_serial_recv|tuner_freq[10] ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[31] ; 3.160             ;
; serial_recv:u_serial_recv|tuner_freq[7]  ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[31] ; 3.160             ;
; serial_recv:u_serial_recv|tuner_freq[1]  ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[31] ; 3.160             ;
; serial_recv:u_serial_recv|tuner_freq[0]  ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[31] ; 3.160             ;
; serial_recv:u_serial_recv|tuner_freq[3]  ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[31] ; 2.987             ;
; serial_recv:u_serial_recv|tuner_freq[17] ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[31] ; 2.957             ;
; serial_recv:u_serial_recv|tuner_freq[11] ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[31] ; 2.957             ;
; serial_recv:u_serial_recv|tuner_freq[2]  ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[31] ; 2.957             ;
; serial_recv:u_serial_recv|tuner_freq[4]  ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[31] ; 2.857             ;
; serial_recv:u_serial_recv|tuner_freq[26] ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[31] ; 2.806             ;
; serial_recv:u_serial_recv|tuner_freq[5]  ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[31] ; 2.721             ;
; serial_recv:u_serial_recv|tuner_freq[9]  ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[31] ; 2.718             ;
; serial_recv:u_serial_recv|tuner_freq[25] ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[31] ; 2.717             ;
; serial_recv:u_serial_recv|tuner_freq[21] ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[31] ; 2.717             ;
; serial_recv:u_serial_recv|tuner_freq[13] ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[31] ; 2.717             ;
; serial_recv:u_serial_recv|tuner_freq[31] ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[31] ; 2.709             ;
; serial_recv:u_serial_recv|tuner_freq[12] ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[31] ; 2.709             ;
; serial_recv:u_serial_recv|tuner_freq[27] ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[31] ; 2.704             ;
; serial_recv:u_serial_recv|tuner_freq[18] ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[31] ; 2.704             ;
; serial_recv:u_serial_recv|tuner_freq[28] ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[31] ; 2.699             ;
; serial_recv:u_serial_recv|tuner_freq[20] ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[31] ; 2.699             ;
; serial_recv:u_serial_recv|tuner_freq[8]  ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[31] ; 2.688             ;
; serial_recv:u_serial_recv|tuner_freq[6]  ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[31] ; 2.687             ;
; serial_recv:u_serial_recv|tuner_freq[30] ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[31] ; 2.684             ;
; serial_recv:u_serial_recv|tuner_freq[24] ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[31] ; 2.684             ;
; serial_recv:u_serial_recv|tuner_freq[14] ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[31] ; 2.684             ;
; serial_recv:u_serial_recv|tuner_freq[19] ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[31] ; 2.675             ;
; serial_recv:u_serial_recv|tuner_freq[22] ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[31] ; 2.653             ;
; serial_recv:u_serial_recv|tuner_freq[16] ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[31] ; 2.609             ;
; serial_recv:u_serial_recv|tuner_freq[29] ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[31] ; 2.432             ;
; serial_recv:u_serial_recv|shr[0]         ; serial_recv:u_serial_recv|num_bits[0]                                                                                          ; 0.120             ;
; serial_recv:u_serial_recv|num_bits[0]    ; serial_recv:u_serial_recv|num_bits[1]                                                                                          ; 0.108             ;
; serial_recv:u_serial_recv|num_bits[3]    ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[31] ; 0.063             ;
; serial_recv:u_serial_recv|cnt[0]         ; serial_recv:u_serial_recv|cnt[1]                                                                                               ; 0.024             ;
; serial_recv:u_serial_recv|num_bits[1]    ; mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[31] ; 0.024             ;
; serial_send:u_serial_send|cnt[0]         ; serial_send:u_serial_send|cnt[1]                                                                                               ; 0.022             ;
; serial_send:u_serial_send|cnt[1]         ; serial_send:u_serial_send|cnt[2]                                                                                               ; 0.014             ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 39 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (119006): Selected device EP4CE22F17C6 for design "SDRreceiver"
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "mpll:u_mpll|altpll:altpll_component|mpll_altpll:auto_generated|pll1" as Cyclone IV E PLL type
    Info (15099): Implementing clock multiplication of 2, clock division of 5, and phase shift of 0 degrees (0 ps) for mpll:u_mpll|altpll:altpll_component|mpll_altpll:auto_generated|wire_pll1_clk[0] port
    Info (15099): Implementing clock multiplication of 1, clock division of 500, and phase shift of 0 degrees (0 ps) for mpll:u_mpll|altpll:altpll_component|mpll_altpll:auto_generated|wire_pll1_clk[1] port
    Info (15099): Implementing clock multiplication of 48, clock division of 25, and phase shift of 0 degrees (0 ps) for mpll:u_mpll|altpll:altpll_component|mpll_altpll:auto_generated|wire_pll1_clk[2] port
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10F17C6 is compatible
    Info (176445): Device EP4CE6F17C6 is compatible
    Info (176445): Device EP4CE15F17C6 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location F16
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (332104): Reading SDC File: 'mfir/mfir_0002.sdc'
Warning (332060): Node: serial_send:u_serial_send|cnt[2] was determined to be a clock but was found without an associated clock assignment.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: u_mpll|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: u_mpll|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: u_mpll|altpll_component|auto_generated|pll1|clk[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From clk (Rise) to clk (Rise) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111): 10000.000          clk
Info (176353): Automatically promoted node clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15
Info (176353): Automatically promoted node mpll:u_mpll|altpll:altpll_component|mpll_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_4)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18
Info (176353): Automatically promoted node mpll:u_mpll|altpll:altpll_component|mpll_altpll:auto_generated|wire_pll1_clk[1] (placed in counter C2 of PLL_4)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17
Info (176353): Automatically promoted node mpll:u_mpll|altpll:altpll_component|mpll_altpll:auto_generated|wire_pll1_clk[2] (placed in counter C3 of PLL_4)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G16
Info (176353): Automatically promoted node serial_send:u_serial_send|cnt[2] 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node serial_send:u_serial_send|cnt[2]~0
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 158 registers into blocks of type Embedded multiplier block
    Extra Info (176218): Packed 24 registers into blocks of type Embedded multiplier output
    Extra Info (176220): Created 32 register duplicates
Warning (15058): PLL "mpll:u_mpll|altpll:altpll_component|mpll_altpll:auto_generated|pll1" is in normal or source synchronous mode with output clock "compensate_clock" set to clk[0] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins
Warning (15064): PLL "mpll:u_mpll|altpll:altpll_component|mpll_altpll:auto_generated|pll1" output port clk[0] feeds output pin "clk_adc~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:07
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:02
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:03
Info (128000): Starting physical synthesis optimizations for speed
Info (128002): Starting physical synthesis algorithm logic and register replication
Info (128003): Physical synthesis algorithm logic and register replication complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:03
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 5% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X10_Y11 to location X20_Y22
Info (170194): Fitter routing operations ending: elapsed time is 00:00:03
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 3.92 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:04
Info (144001): Generated suppressed messages file E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/output_files/SDRreceiver.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 1050 megabytes
    Info: Processing ended: Fri Sep 08 14:26:05 2017
    Info: Elapsed time: 00:00:35
    Info: Total CPU time (on all processors): 00:00:31


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/output_files/SDRreceiver.fit.smsg.


