<root><simulation><result_generated_time />2023-05-24 01:03:18<layer><layer_spec />{'B': 1, 'K': 512, 'C': 512, 'OY': 7, 'OX': 7, 'IY': 9, 'IX': 9, 'FY': 3, 'FX': 3, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />115605504<total_data_size_element />{'W': 2359296, 'I': 41472, 'O': 25088}<total_data_reuse />{'W': 49, 'I': 2787.5555555555557, 'O': 4608}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />greedy mapping with hint<spatial_utilization_threshold />0.0<unrolling_scheme_index />1/2</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />40320</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 8, 'Row': 16}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 8388608, 34359738368], 'I': [512, 8388608, 34359738368], 'O': [512, 8388608, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [128, 128], [2048, 2048]], 'I': [[64, 64], [128, 128], [2048, 2048]], 'O': [[64, 64], [128, 128], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 6.752825, 93.2871], 'I': [0.000693826, 6.752825, 93.2871], 'O': [0.000693826, 6.752825, 93.2871]}<mem_unroll />{'W': [128, 1, 1], 'I': [8, 1, 1], 'O': [16, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('C', 8)], [('K', 16)]], [], []]<I />[[[], [('K', 16)]], [[('C', 8)], []], [], []]<O />[[[('C', 8)], []], [[], [('K', 16)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('FY', 3), ('OY', 7), ('OX', 7)], [('FX', 3), ('C', 4), ('C', 16)], [('K', 32)]]<I />[[('FY', 3)], [('OY', 7), ('OX', 7), ('FX', 3), ('C', 4), ('C', 16), ('K', 32)], []]<O />[[('FY', 3)], [('OY', 7), ('OX', 7), ('FX', 3), ('C', 4), ('C', 16)], [('K', 32)]]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [1.0, 49, 1, 1], 'I': [16.0, 2.33, 74.67, 1.0], 'O': [8.0, 3, 192, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, True, False, False]<used_mem_size_bit />{'W': [24, 589824, 18874368], 'I': [24, 331776, 331776], 'O': [8, 6272, 200704], 'O_partial': [8, 6272, 0], 'O_final': [0, 0, 200704]}<actual_mem_utilization_individual />{'W': [0.05, 0.07, 0.0], 'I': [0.05, 0.04, 0.0], 'O': [0.02, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.05, 0.11, 0.0], 'I': [0.05, 0.11, 0.0], 'O': [0.02, 0.11, 0.0]}<effective_mem_size_bit />{'W': [24, 196608, 589824], 'I': [24, 331776, 331776], 'O': [8, 6272, 6272], 'O_partial': [8, 6272, 0], 'O_final': [0, 0, 6272]}<total_unit_count />{'W': [128, 128, 1, 1], 'I': [128, 8, 1, 1], 'O': [128, 16, 1, 1]}<unique_unit_count />{'W': [128, 128, 1, 1], 'I': [8, 8, 1, 1], 'O': [16, 16, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [16.0, 1.0, 1.0, 1.0], 'O': [8.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[115605504, 2359296], [2359296, 2359296], [2359296, 0]]<I />[[7225344, 3096576], [3096576, 41472], [41472, 0]]<O />[[(14425600, 14450688), (4816896, 4791808)], [(4791808, 4816896), (25088, 0)], [(0, 25088), (0, 0)]]<O_partial />[[(14425600, 14450688), (4816896, 4791808)], [(4791808, 4816896), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (25088, 0)], [(0, 25088), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[14450688, 294912], [147456, 147456], [9216, 0]]<I />[[903168, 387072], [193536, 2592], [162, 0]]<O />[[(1803200, 1806336), (602112, 598976)], [(299488, 301056), (1568, 0)], [(0, 98), (0, 0)]]<O_partial />[([1803200, 1806336], [602112, 598976]), ([299488, 301056], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [1568, 0]), ([0, 98], [0, 0])]</mem_access_count_word><mac_count><active />115605504<idle />0</mac_count></basic_info><energy><total_energy />252760721.8<mem_energy_breakdown><W />[4963.3, 7306.0, 12274.3]<I />[444.6, 5154.0, 215.8]<O />[1685.1, 14916.4, 130.5]</mem_energy_breakdown><MAC_energy><active_MAC />252713631.7<idle_MAC />0.0<total />252713631.7</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.8538<utilization_without_data_loading />0.8597<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.8538<mac_utilize_temporal_without_data_loading />0.8597</mac_array_utilization><latency><latency_cycle_with_data_loading />1057800<latency_cycle_without_data_loading />1050598<ideal_computing_cycle />903168<data_loading><load_cycle_total />7202<load_cycle_individual />{'W': [24, 4608, 0], 'I': [2, 2592, 0]}<load_cycle_combined />{'W': 4608, 'I': 2592}</data_loading><mem_stalling><mem_stall_cycle_total />147430<mem_stall_cycle_individual />{'W': [[-903167], [-903021, -755589], [-732096, -866016]], 'I': [[-903167], [-903165, -602110], [-903168, -903168]], 'O': [[-903168], [-903168, -602112], [-901600, -903072]]}<mem_stall_cycle_shared />{'W': [[-903167], [-903021, 147430], [0, 0]], 'I': [[-903167], [-903165, 147430], [0, 0]], 'O': [[-903168], [-903168, -602112], [-901600, -903072]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [24, 589824, 18874368], 'I': [24, 331776, 331776], 'O': [8, 6272, 200704], 'O_partial': [8, 6272, 0], 'O_final': [0, 0, 200704]}<data_size_each_level_total />{'W': [3072, 589824, 18874368], 'I': [192, 331776, 331776], 'O': [128, 6272, 200704]}<loop_cycles_each_level />{'W': [147, 28224, 903168], 'I': [3, 903168, 903168], 'O': [3, 28224, 903168]}<top_ir_loop_size />{'W': [49, 1, 1], 'I': [3, 32, 1], 'O': [3, 192, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.2], [20.9, 20.9], [20.9, 20.9]], 'I': [[8.0, 8.0], [64.0, 0.4], [0.4, 0.4]], 'O': [[8.0, 2.7], [42.7, 0.2], [0.2, 0.2]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [1024.0, 20.9], [20.9, 20.9]], 'I': [[8.0, 24.0], [192.0, 11.8], [11.8, 0.4]], 'O': [[8.0, 8.0], [128.0, 42.7], [42.7, 0.2]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.2], [20.9, 20.9], [20.9, 0]], 'I': [[8.0, 8.0], [64.0, 0.4], [0.4, 0]], 'O': [[8.0, 2.7], [42.7, 0.2], [0.2, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.2], [127.8, 63.9], [21.3, 0.2]], 'I': [[8.0, 8.0], [127.8, 63.9], [21.3, 0.2]], 'O': [[8.0, 2.7], [127.8, 63.9], [21.3, 0.2]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 903168], [147, 147, 6144], [28224, 28224, 32]], 'I': [[1, 1, 903168], [3, 3, 301056], [903168, 903168, 1]], 'O': [[1, 1, 903168], [3, 3, 301056], [28224, 28224, 32]]}<trans_time_real />{'W': [[0, 1, 903168], [[0, 147, 6144], [24, 147, 6144]], [[4608, 28224, 32], [288, 28224, 32]]], 'I': [[0, 1, 903168], [[0, 3, 301056], [2, 3, 301056]], [[2592, 903168, 1], [162, 903168, 1]]], 'O': [[0, 1, 903168], [[0, 3, 301056], [1, 3, 301056]], [[49, 28224, 32], [3, 28224, 32]]]}<single_stall_cycle />{'W': [[-1], [-147, -123], [-23616, -27936]], 'I': [[-1], [-3, -2], [-900576, -903006]], 'O': [[-1], [-3, -2], [-28175, -28221]]}<single_stall_count />{'W': [903167, 6143, 31], 'I': [903167, 301055, 0], 'O': [903168, 301056, 32]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [147432, 142848], 'I': [602110, 0], 'O': [301056, 1568]}, 1: {'W': [142848, 0], 'I': [0, 0], 'O': [1568, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[147430, -760320], [-602112, -901600]], 1: [[-760320, -903168], [-901600, -903168]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />100.1<mem_area />100.1<mem_area_percentage />100.0 %</area></results><elapsed_time_second />7</simulation></root>