--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml fb_less_2d_gpu_standalone.twx
fb_less_2d_gpu_standalone.ncd -o fb_less_2d_gpu_standalone.twr
fb_less_2d_gpu_standalone.pcf -ucf battle_city_standalone.ucf

Design file:              fb_less_2d_gpu_standalone.ncd
Physical constraint file: fb_less_2d_gpu_standalone.pcf
Device,package,speed:     xc6slx45,fgg676,C,-2 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK = PERIOD TIMEGRP "clk_24MHz_i" 37.037 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK = PERIOD TIMEGRP "clk_24MHz_i" 37.037 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.889ns (period - min period limit)
  Period: 8.889ns
  Min period limit: 3.000ns (333.333MHz) (Tdcmper_CLKFX)
  Physical resource: clk_gen/dcm_24MHz_to_100MHz/CLKFX
  Logical resource: clk_gen/dcm_24MHz_to_100MHz/CLKFX
  Location pin: DCM_X0Y6.CLKFX
  Clock network: clk_gen/clk_fx
--------------------------------------------------------------------------------
Slack: 21.037ns (period - (min low pulse limit / (low pulse / period)))
  Period: 37.037ns
  Low pulse: 18.518ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: clk_gen/dcm_24MHz_to_100MHz/CLKIN
  Logical resource: clk_gen/dcm_24MHz_to_100MHz/CLKIN
  Location pin: DCM_X0Y6.CLKIN
  Clock network: clk_gen/dcm_24MHz_to_100MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 21.037ns (period - (min high pulse limit / (high pulse / period)))
  Period: 37.037ns
  High pulse: 18.518ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: clk_gen/dcm_24MHz_to_100MHz/CLKIN
  Logical resource: clk_gen/dcm_24MHz_to_100MHz/CLKIN
  Location pin: DCM_X0Y6.CLKIN
  Clock network: clk_gen/dcm_24MHz_to_100MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_gen_clk_fx = PERIOD TIMEGRP "clk_gen_clk_fx" TS_CLK / 
4.16666667 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5562651 paths analyzed, 11449 endpoints analyzed, 1223 failing endpoints
 1223 timing errors detected. (1223 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.934ns.
--------------------------------------------------------------------------------

Paths for end point fb_less_2d_gpu_i/weight_s_3_14 (SLICE_X41Y62.CE), 3235 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.046ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fb_less_2d_gpu_i/rect_height_reg/r_q_0 (FF)
  Destination:          fb_less_2d_gpu_i/weight_s_3_14 (FF)
  Requirement:          8.888ns
  Data Path Delay:      10.648ns (Levels of Logic = 8)
  Clock Path Skew:      -0.051ns (0.712 - 0.763)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 8.888ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fb_less_2d_gpu_i/rect_height_reg/r_q_0 to fb_less_2d_gpu_i/weight_s_3_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y74.AQ      Tcko                  0.476   fb_less_2d_gpu_i/rect_height_reg/r_q<3>
                                                       fb_less_2d_gpu_i/rect_height_reg/r_q_0
    SLICE_X26Y74.A4      net (fanout=1)        0.517   fb_less_2d_gpu_i/rect_height_reg/r_q<0>
    SLICE_X26Y74.COUT    Topcya                0.474   fb_less_2d_gpu_i/rect_row_reg/r_q<1>
                                                       fb_less_2d_gpu_i/Madd_rect_row_r[15]_rect_height_r[15]_add_314_OUT_lut<0>
                                                       fb_less_2d_gpu_i/Madd_rect_row_r[15]_rect_height_r[15]_add_314_OUT_cy<3>
    SLICE_X26Y75.CIN     net (fanout=1)        0.003   fb_less_2d_gpu_i/Madd_rect_row_r[15]_rect_height_r[15]_add_314_OUT_cy<3>
    SLICE_X26Y75.COUT    Tbyp                  0.093   fb_less_2d_gpu_i/rect_row_reg/r_q<5>
                                                       fb_less_2d_gpu_i/Madd_rect_row_r[15]_rect_height_r[15]_add_314_OUT_cy<7>
    SLICE_X26Y76.CIN     net (fanout=1)        0.003   fb_less_2d_gpu_i/Madd_rect_row_r[15]_rect_height_r[15]_add_314_OUT_cy<7>
    SLICE_X26Y76.COUT    Tbyp                  0.093   fb_less_2d_gpu_i/rect_row_reg/r_q<9>
                                                       fb_less_2d_gpu_i/Madd_rect_row_r[15]_rect_height_r[15]_add_314_OUT_cy<11>
    SLICE_X26Y77.CIN     net (fanout=1)        0.003   fb_less_2d_gpu_i/Madd_rect_row_r[15]_rect_height_r[15]_add_314_OUT_cy<11>
    SLICE_X26Y77.BMUX    Tcinb                 0.310   fb_less_2d_gpu_i/rect_row_reg/r_q<11>
                                                       fb_less_2d_gpu_i/Madd_rect_row_r[15]_rect_height_r[15]_add_314_OUT_xor<15>
    SLICE_X28Y76.C2      net (fanout=1)        0.756   fb_less_2d_gpu_i/rect_row_r[15]_rect_height_r[15]_add_314_OUT<13>
    SLICE_X28Y76.COUT    Topcyc                0.348   fb_less_2d_gpu_i/Mcompar_y_r[15]_rect_row_r[15]_LessThan_316_o_cy<7>
                                                       fb_less_2d_gpu_i/Mcompar_y_r[15]_rect_row_r[15]_LessThan_316_o_lutdi6
                                                       fb_less_2d_gpu_i/Mcompar_y_r[15]_rect_row_r[15]_LessThan_316_o_cy<7>
    SLICE_X28Y74.C4      net (fanout=2)        0.788   fb_less_2d_gpu_i/Mcompar_y_r[15]_rect_row_r[15]_LessThan_316_o_cy<7>
    SLICE_X28Y74.C       Tilo                  0.235   fb_less_2d_gpu_i/acc_r_r_4<3>
                                                       fb_less_2d_gpu_i/BUS_00642
    SLICE_X45Y48.A4      net (fanout=3)        3.012   fb_less_2d_gpu_i/BUS_00642
    SLICE_X45Y48.A       Tilo                  0.259   N95
                                                       fb_less_2d_gpu_i/_n7436_inv11_1
    SLICE_X40Y62.CX      net (fanout=18)       1.838   fb_less_2d_gpu_i/_n7436_inv11
    SLICE_X40Y62.CMUX    Tcxc                  0.192   fb_less_2d_gpu_i/x_s_15<9>
                                                       fb_less_2d_gpu_i/_n7550_inv2
    SLICE_X41Y62.CE      net (fanout=3)        0.840   fb_less_2d_gpu_i/_n7550_inv
    SLICE_X41Y62.CLK     Tceck                 0.408   fb_less_2d_gpu_i/weight_s_3<15>
                                                       fb_less_2d_gpu_i/weight_s_3_14
    -------------------------------------------------  ---------------------------
    Total                                     10.648ns (2.888ns logic, 7.760ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fb_less_2d_gpu_i/rect_height_reg/r_q_0 (FF)
  Destination:          fb_less_2d_gpu_i/weight_s_3_14 (FF)
  Requirement:          8.888ns
  Data Path Delay:      10.625ns (Levels of Logic = 8)
  Clock Path Skew:      -0.051ns (0.712 - 0.763)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 8.888ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fb_less_2d_gpu_i/rect_height_reg/r_q_0 to fb_less_2d_gpu_i/weight_s_3_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y74.AQ      Tcko                  0.476   fb_less_2d_gpu_i/rect_height_reg/r_q<3>
                                                       fb_less_2d_gpu_i/rect_height_reg/r_q_0
    SLICE_X26Y74.A4      net (fanout=1)        0.517   fb_less_2d_gpu_i/rect_height_reg/r_q<0>
    SLICE_X26Y74.COUT    Topcya                0.474   fb_less_2d_gpu_i/rect_row_reg/r_q<1>
                                                       fb_less_2d_gpu_i/Madd_rect_row_r[15]_rect_height_r[15]_add_314_OUT_lut<0>
                                                       fb_less_2d_gpu_i/Madd_rect_row_r[15]_rect_height_r[15]_add_314_OUT_cy<3>
    SLICE_X26Y75.CIN     net (fanout=1)        0.003   fb_less_2d_gpu_i/Madd_rect_row_r[15]_rect_height_r[15]_add_314_OUT_cy<3>
    SLICE_X26Y75.COUT    Tbyp                  0.093   fb_less_2d_gpu_i/rect_row_reg/r_q<5>
                                                       fb_less_2d_gpu_i/Madd_rect_row_r[15]_rect_height_r[15]_add_314_OUT_cy<7>
    SLICE_X26Y76.CIN     net (fanout=1)        0.003   fb_less_2d_gpu_i/Madd_rect_row_r[15]_rect_height_r[15]_add_314_OUT_cy<7>
    SLICE_X26Y76.COUT    Tbyp                  0.093   fb_less_2d_gpu_i/rect_row_reg/r_q<9>
                                                       fb_less_2d_gpu_i/Madd_rect_row_r[15]_rect_height_r[15]_add_314_OUT_cy<11>
    SLICE_X26Y77.CIN     net (fanout=1)        0.003   fb_less_2d_gpu_i/Madd_rect_row_r[15]_rect_height_r[15]_add_314_OUT_cy<11>
    SLICE_X26Y77.BMUX    Tcinb                 0.310   fb_less_2d_gpu_i/rect_row_reg/r_q<11>
                                                       fb_less_2d_gpu_i/Madd_rect_row_r[15]_rect_height_r[15]_add_314_OUT_xor<15>
    SLICE_X28Y76.C2      net (fanout=1)        0.756   fb_less_2d_gpu_i/rect_row_r[15]_rect_height_r[15]_add_314_OUT<13>
    SLICE_X28Y76.COUT    Topcyc                0.325   fb_less_2d_gpu_i/Mcompar_y_r[15]_rect_row_r[15]_LessThan_316_o_cy<7>
                                                       fb_less_2d_gpu_i/Mcompar_y_r[15]_rect_row_r[15]_LessThan_316_o_lut<6>
                                                       fb_less_2d_gpu_i/Mcompar_y_r[15]_rect_row_r[15]_LessThan_316_o_cy<7>
    SLICE_X28Y74.C4      net (fanout=2)        0.788   fb_less_2d_gpu_i/Mcompar_y_r[15]_rect_row_r[15]_LessThan_316_o_cy<7>
    SLICE_X28Y74.C       Tilo                  0.235   fb_less_2d_gpu_i/acc_r_r_4<3>
                                                       fb_less_2d_gpu_i/BUS_00642
    SLICE_X45Y48.A4      net (fanout=3)        3.012   fb_less_2d_gpu_i/BUS_00642
    SLICE_X45Y48.A       Tilo                  0.259   N95
                                                       fb_less_2d_gpu_i/_n7436_inv11_1
    SLICE_X40Y62.CX      net (fanout=18)       1.838   fb_less_2d_gpu_i/_n7436_inv11
    SLICE_X40Y62.CMUX    Tcxc                  0.192   fb_less_2d_gpu_i/x_s_15<9>
                                                       fb_less_2d_gpu_i/_n7550_inv2
    SLICE_X41Y62.CE      net (fanout=3)        0.840   fb_less_2d_gpu_i/_n7550_inv
    SLICE_X41Y62.CLK     Tceck                 0.408   fb_less_2d_gpu_i/weight_s_3<15>
                                                       fb_less_2d_gpu_i/weight_s_3_14
    -------------------------------------------------  ---------------------------
    Total                                     10.625ns (2.865ns logic, 7.760ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fb_less_2d_gpu_i/rect_row_reg/r_q_1 (FF)
  Destination:          fb_less_2d_gpu_i/weight_s_3_14 (FF)
  Requirement:          8.888ns
  Data Path Delay:      10.617ns (Levels of Logic = 8)
  Clock Path Skew:      -0.051ns (0.712 - 0.763)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 8.888ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fb_less_2d_gpu_i/rect_row_reg/r_q_1 to fb_less_2d_gpu_i/weight_s_3_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y74.DQ      Tcko                  0.525   fb_less_2d_gpu_i/rect_row_reg/r_q<1>
                                                       fb_less_2d_gpu_i/rect_row_reg/r_q_1
    SLICE_X26Y74.B5      net (fanout=3)        0.428   fb_less_2d_gpu_i/rect_row_reg/r_q<1>
    SLICE_X26Y74.COUT    Topcyb                0.483   fb_less_2d_gpu_i/rect_row_reg/r_q<1>
                                                       fb_less_2d_gpu_i/Madd_rect_row_r[15]_rect_height_r[15]_add_314_OUT_lut<1>
                                                       fb_less_2d_gpu_i/Madd_rect_row_r[15]_rect_height_r[15]_add_314_OUT_cy<3>
    SLICE_X26Y75.CIN     net (fanout=1)        0.003   fb_less_2d_gpu_i/Madd_rect_row_r[15]_rect_height_r[15]_add_314_OUT_cy<3>
    SLICE_X26Y75.COUT    Tbyp                  0.093   fb_less_2d_gpu_i/rect_row_reg/r_q<5>
                                                       fb_less_2d_gpu_i/Madd_rect_row_r[15]_rect_height_r[15]_add_314_OUT_cy<7>
    SLICE_X26Y76.CIN     net (fanout=1)        0.003   fb_less_2d_gpu_i/Madd_rect_row_r[15]_rect_height_r[15]_add_314_OUT_cy<7>
    SLICE_X26Y76.COUT    Tbyp                  0.093   fb_less_2d_gpu_i/rect_row_reg/r_q<9>
                                                       fb_less_2d_gpu_i/Madd_rect_row_r[15]_rect_height_r[15]_add_314_OUT_cy<11>
    SLICE_X26Y77.CIN     net (fanout=1)        0.003   fb_less_2d_gpu_i/Madd_rect_row_r[15]_rect_height_r[15]_add_314_OUT_cy<11>
    SLICE_X26Y77.BMUX    Tcinb                 0.310   fb_less_2d_gpu_i/rect_row_reg/r_q<11>
                                                       fb_less_2d_gpu_i/Madd_rect_row_r[15]_rect_height_r[15]_add_314_OUT_xor<15>
    SLICE_X28Y76.C2      net (fanout=1)        0.756   fb_less_2d_gpu_i/rect_row_r[15]_rect_height_r[15]_add_314_OUT<13>
    SLICE_X28Y76.COUT    Topcyc                0.348   fb_less_2d_gpu_i/Mcompar_y_r[15]_rect_row_r[15]_LessThan_316_o_cy<7>
                                                       fb_less_2d_gpu_i/Mcompar_y_r[15]_rect_row_r[15]_LessThan_316_o_lutdi6
                                                       fb_less_2d_gpu_i/Mcompar_y_r[15]_rect_row_r[15]_LessThan_316_o_cy<7>
    SLICE_X28Y74.C4      net (fanout=2)        0.788   fb_less_2d_gpu_i/Mcompar_y_r[15]_rect_row_r[15]_LessThan_316_o_cy<7>
    SLICE_X28Y74.C       Tilo                  0.235   fb_less_2d_gpu_i/acc_r_r_4<3>
                                                       fb_less_2d_gpu_i/BUS_00642
    SLICE_X45Y48.A4      net (fanout=3)        3.012   fb_less_2d_gpu_i/BUS_00642
    SLICE_X45Y48.A       Tilo                  0.259   N95
                                                       fb_less_2d_gpu_i/_n7436_inv11_1
    SLICE_X40Y62.CX      net (fanout=18)       1.838   fb_less_2d_gpu_i/_n7436_inv11
    SLICE_X40Y62.CMUX    Tcxc                  0.192   fb_less_2d_gpu_i/x_s_15<9>
                                                       fb_less_2d_gpu_i/_n7550_inv2
    SLICE_X41Y62.CE      net (fanout=3)        0.840   fb_less_2d_gpu_i/_n7550_inv
    SLICE_X41Y62.CLK     Tceck                 0.408   fb_less_2d_gpu_i/weight_s_3<15>
                                                       fb_less_2d_gpu_i/weight_s_3_14
    -------------------------------------------------  ---------------------------
    Total                                     10.617ns (2.946ns logic, 7.671ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------

Paths for end point fb_less_2d_gpu_i/weight_s_3_7 (SLICE_X41Y62.CE), 3235 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fb_less_2d_gpu_i/rect_height_reg/r_q_0 (FF)
  Destination:          fb_less_2d_gpu_i/weight_s_3_7 (FF)
  Requirement:          8.888ns
  Data Path Delay:      10.647ns (Levels of Logic = 8)
  Clock Path Skew:      -0.051ns (0.712 - 0.763)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 8.888ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fb_less_2d_gpu_i/rect_height_reg/r_q_0 to fb_less_2d_gpu_i/weight_s_3_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y74.AQ      Tcko                  0.476   fb_less_2d_gpu_i/rect_height_reg/r_q<3>
                                                       fb_less_2d_gpu_i/rect_height_reg/r_q_0
    SLICE_X26Y74.A4      net (fanout=1)        0.517   fb_less_2d_gpu_i/rect_height_reg/r_q<0>
    SLICE_X26Y74.COUT    Topcya                0.474   fb_less_2d_gpu_i/rect_row_reg/r_q<1>
                                                       fb_less_2d_gpu_i/Madd_rect_row_r[15]_rect_height_r[15]_add_314_OUT_lut<0>
                                                       fb_less_2d_gpu_i/Madd_rect_row_r[15]_rect_height_r[15]_add_314_OUT_cy<3>
    SLICE_X26Y75.CIN     net (fanout=1)        0.003   fb_less_2d_gpu_i/Madd_rect_row_r[15]_rect_height_r[15]_add_314_OUT_cy<3>
    SLICE_X26Y75.COUT    Tbyp                  0.093   fb_less_2d_gpu_i/rect_row_reg/r_q<5>
                                                       fb_less_2d_gpu_i/Madd_rect_row_r[15]_rect_height_r[15]_add_314_OUT_cy<7>
    SLICE_X26Y76.CIN     net (fanout=1)        0.003   fb_less_2d_gpu_i/Madd_rect_row_r[15]_rect_height_r[15]_add_314_OUT_cy<7>
    SLICE_X26Y76.COUT    Tbyp                  0.093   fb_less_2d_gpu_i/rect_row_reg/r_q<9>
                                                       fb_less_2d_gpu_i/Madd_rect_row_r[15]_rect_height_r[15]_add_314_OUT_cy<11>
    SLICE_X26Y77.CIN     net (fanout=1)        0.003   fb_less_2d_gpu_i/Madd_rect_row_r[15]_rect_height_r[15]_add_314_OUT_cy<11>
    SLICE_X26Y77.BMUX    Tcinb                 0.310   fb_less_2d_gpu_i/rect_row_reg/r_q<11>
                                                       fb_less_2d_gpu_i/Madd_rect_row_r[15]_rect_height_r[15]_add_314_OUT_xor<15>
    SLICE_X28Y76.C2      net (fanout=1)        0.756   fb_less_2d_gpu_i/rect_row_r[15]_rect_height_r[15]_add_314_OUT<13>
    SLICE_X28Y76.COUT    Topcyc                0.348   fb_less_2d_gpu_i/Mcompar_y_r[15]_rect_row_r[15]_LessThan_316_o_cy<7>
                                                       fb_less_2d_gpu_i/Mcompar_y_r[15]_rect_row_r[15]_LessThan_316_o_lutdi6
                                                       fb_less_2d_gpu_i/Mcompar_y_r[15]_rect_row_r[15]_LessThan_316_o_cy<7>
    SLICE_X28Y74.C4      net (fanout=2)        0.788   fb_less_2d_gpu_i/Mcompar_y_r[15]_rect_row_r[15]_LessThan_316_o_cy<7>
    SLICE_X28Y74.C       Tilo                  0.235   fb_less_2d_gpu_i/acc_r_r_4<3>
                                                       fb_less_2d_gpu_i/BUS_00642
    SLICE_X45Y48.A4      net (fanout=3)        3.012   fb_less_2d_gpu_i/BUS_00642
    SLICE_X45Y48.A       Tilo                  0.259   N95
                                                       fb_less_2d_gpu_i/_n7436_inv11_1
    SLICE_X40Y62.CX      net (fanout=18)       1.838   fb_less_2d_gpu_i/_n7436_inv11
    SLICE_X40Y62.CMUX    Tcxc                  0.192   fb_less_2d_gpu_i/x_s_15<9>
                                                       fb_less_2d_gpu_i/_n7550_inv2
    SLICE_X41Y62.CE      net (fanout=3)        0.840   fb_less_2d_gpu_i/_n7550_inv
    SLICE_X41Y62.CLK     Tceck                 0.407   fb_less_2d_gpu_i/weight_s_3<15>
                                                       fb_less_2d_gpu_i/weight_s_3_7
    -------------------------------------------------  ---------------------------
    Total                                     10.647ns (2.887ns logic, 7.760ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.022ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fb_less_2d_gpu_i/rect_height_reg/r_q_0 (FF)
  Destination:          fb_less_2d_gpu_i/weight_s_3_7 (FF)
  Requirement:          8.888ns
  Data Path Delay:      10.624ns (Levels of Logic = 8)
  Clock Path Skew:      -0.051ns (0.712 - 0.763)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 8.888ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fb_less_2d_gpu_i/rect_height_reg/r_q_0 to fb_less_2d_gpu_i/weight_s_3_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y74.AQ      Tcko                  0.476   fb_less_2d_gpu_i/rect_height_reg/r_q<3>
                                                       fb_less_2d_gpu_i/rect_height_reg/r_q_0
    SLICE_X26Y74.A4      net (fanout=1)        0.517   fb_less_2d_gpu_i/rect_height_reg/r_q<0>
    SLICE_X26Y74.COUT    Topcya                0.474   fb_less_2d_gpu_i/rect_row_reg/r_q<1>
                                                       fb_less_2d_gpu_i/Madd_rect_row_r[15]_rect_height_r[15]_add_314_OUT_lut<0>
                                                       fb_less_2d_gpu_i/Madd_rect_row_r[15]_rect_height_r[15]_add_314_OUT_cy<3>
    SLICE_X26Y75.CIN     net (fanout=1)        0.003   fb_less_2d_gpu_i/Madd_rect_row_r[15]_rect_height_r[15]_add_314_OUT_cy<3>
    SLICE_X26Y75.COUT    Tbyp                  0.093   fb_less_2d_gpu_i/rect_row_reg/r_q<5>
                                                       fb_less_2d_gpu_i/Madd_rect_row_r[15]_rect_height_r[15]_add_314_OUT_cy<7>
    SLICE_X26Y76.CIN     net (fanout=1)        0.003   fb_less_2d_gpu_i/Madd_rect_row_r[15]_rect_height_r[15]_add_314_OUT_cy<7>
    SLICE_X26Y76.COUT    Tbyp                  0.093   fb_less_2d_gpu_i/rect_row_reg/r_q<9>
                                                       fb_less_2d_gpu_i/Madd_rect_row_r[15]_rect_height_r[15]_add_314_OUT_cy<11>
    SLICE_X26Y77.CIN     net (fanout=1)        0.003   fb_less_2d_gpu_i/Madd_rect_row_r[15]_rect_height_r[15]_add_314_OUT_cy<11>
    SLICE_X26Y77.BMUX    Tcinb                 0.310   fb_less_2d_gpu_i/rect_row_reg/r_q<11>
                                                       fb_less_2d_gpu_i/Madd_rect_row_r[15]_rect_height_r[15]_add_314_OUT_xor<15>
    SLICE_X28Y76.C2      net (fanout=1)        0.756   fb_less_2d_gpu_i/rect_row_r[15]_rect_height_r[15]_add_314_OUT<13>
    SLICE_X28Y76.COUT    Topcyc                0.325   fb_less_2d_gpu_i/Mcompar_y_r[15]_rect_row_r[15]_LessThan_316_o_cy<7>
                                                       fb_less_2d_gpu_i/Mcompar_y_r[15]_rect_row_r[15]_LessThan_316_o_lut<6>
                                                       fb_less_2d_gpu_i/Mcompar_y_r[15]_rect_row_r[15]_LessThan_316_o_cy<7>
    SLICE_X28Y74.C4      net (fanout=2)        0.788   fb_less_2d_gpu_i/Mcompar_y_r[15]_rect_row_r[15]_LessThan_316_o_cy<7>
    SLICE_X28Y74.C       Tilo                  0.235   fb_less_2d_gpu_i/acc_r_r_4<3>
                                                       fb_less_2d_gpu_i/BUS_00642
    SLICE_X45Y48.A4      net (fanout=3)        3.012   fb_less_2d_gpu_i/BUS_00642
    SLICE_X45Y48.A       Tilo                  0.259   N95
                                                       fb_less_2d_gpu_i/_n7436_inv11_1
    SLICE_X40Y62.CX      net (fanout=18)       1.838   fb_less_2d_gpu_i/_n7436_inv11
    SLICE_X40Y62.CMUX    Tcxc                  0.192   fb_less_2d_gpu_i/x_s_15<9>
                                                       fb_less_2d_gpu_i/_n7550_inv2
    SLICE_X41Y62.CE      net (fanout=3)        0.840   fb_less_2d_gpu_i/_n7550_inv
    SLICE_X41Y62.CLK     Tceck                 0.407   fb_less_2d_gpu_i/weight_s_3<15>
                                                       fb_less_2d_gpu_i/weight_s_3_7
    -------------------------------------------------  ---------------------------
    Total                                     10.624ns (2.864ns logic, 7.760ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.014ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fb_less_2d_gpu_i/rect_row_reg/r_q_1 (FF)
  Destination:          fb_less_2d_gpu_i/weight_s_3_7 (FF)
  Requirement:          8.888ns
  Data Path Delay:      10.616ns (Levels of Logic = 8)
  Clock Path Skew:      -0.051ns (0.712 - 0.763)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 8.888ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fb_less_2d_gpu_i/rect_row_reg/r_q_1 to fb_less_2d_gpu_i/weight_s_3_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y74.DQ      Tcko                  0.525   fb_less_2d_gpu_i/rect_row_reg/r_q<1>
                                                       fb_less_2d_gpu_i/rect_row_reg/r_q_1
    SLICE_X26Y74.B5      net (fanout=3)        0.428   fb_less_2d_gpu_i/rect_row_reg/r_q<1>
    SLICE_X26Y74.COUT    Topcyb                0.483   fb_less_2d_gpu_i/rect_row_reg/r_q<1>
                                                       fb_less_2d_gpu_i/Madd_rect_row_r[15]_rect_height_r[15]_add_314_OUT_lut<1>
                                                       fb_less_2d_gpu_i/Madd_rect_row_r[15]_rect_height_r[15]_add_314_OUT_cy<3>
    SLICE_X26Y75.CIN     net (fanout=1)        0.003   fb_less_2d_gpu_i/Madd_rect_row_r[15]_rect_height_r[15]_add_314_OUT_cy<3>
    SLICE_X26Y75.COUT    Tbyp                  0.093   fb_less_2d_gpu_i/rect_row_reg/r_q<5>
                                                       fb_less_2d_gpu_i/Madd_rect_row_r[15]_rect_height_r[15]_add_314_OUT_cy<7>
    SLICE_X26Y76.CIN     net (fanout=1)        0.003   fb_less_2d_gpu_i/Madd_rect_row_r[15]_rect_height_r[15]_add_314_OUT_cy<7>
    SLICE_X26Y76.COUT    Tbyp                  0.093   fb_less_2d_gpu_i/rect_row_reg/r_q<9>
                                                       fb_less_2d_gpu_i/Madd_rect_row_r[15]_rect_height_r[15]_add_314_OUT_cy<11>
    SLICE_X26Y77.CIN     net (fanout=1)        0.003   fb_less_2d_gpu_i/Madd_rect_row_r[15]_rect_height_r[15]_add_314_OUT_cy<11>
    SLICE_X26Y77.BMUX    Tcinb                 0.310   fb_less_2d_gpu_i/rect_row_reg/r_q<11>
                                                       fb_less_2d_gpu_i/Madd_rect_row_r[15]_rect_height_r[15]_add_314_OUT_xor<15>
    SLICE_X28Y76.C2      net (fanout=1)        0.756   fb_less_2d_gpu_i/rect_row_r[15]_rect_height_r[15]_add_314_OUT<13>
    SLICE_X28Y76.COUT    Topcyc                0.348   fb_less_2d_gpu_i/Mcompar_y_r[15]_rect_row_r[15]_LessThan_316_o_cy<7>
                                                       fb_less_2d_gpu_i/Mcompar_y_r[15]_rect_row_r[15]_LessThan_316_o_lutdi6
                                                       fb_less_2d_gpu_i/Mcompar_y_r[15]_rect_row_r[15]_LessThan_316_o_cy<7>
    SLICE_X28Y74.C4      net (fanout=2)        0.788   fb_less_2d_gpu_i/Mcompar_y_r[15]_rect_row_r[15]_LessThan_316_o_cy<7>
    SLICE_X28Y74.C       Tilo                  0.235   fb_less_2d_gpu_i/acc_r_r_4<3>
                                                       fb_less_2d_gpu_i/BUS_00642
    SLICE_X45Y48.A4      net (fanout=3)        3.012   fb_less_2d_gpu_i/BUS_00642
    SLICE_X45Y48.A       Tilo                  0.259   N95
                                                       fb_less_2d_gpu_i/_n7436_inv11_1
    SLICE_X40Y62.CX      net (fanout=18)       1.838   fb_less_2d_gpu_i/_n7436_inv11
    SLICE_X40Y62.CMUX    Tcxc                  0.192   fb_less_2d_gpu_i/x_s_15<9>
                                                       fb_less_2d_gpu_i/_n7550_inv2
    SLICE_X41Y62.CE      net (fanout=3)        0.840   fb_less_2d_gpu_i/_n7550_inv
    SLICE_X41Y62.CLK     Tceck                 0.407   fb_less_2d_gpu_i/weight_s_3<15>
                                                       fb_less_2d_gpu_i/weight_s_3_7
    -------------------------------------------------  ---------------------------
    Total                                     10.616ns (2.945ns logic, 7.671ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------

Paths for end point fb_less_2d_gpu_i/weight_s_3_5 (SLICE_X41Y62.CE), 3235 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.043ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fb_less_2d_gpu_i/rect_height_reg/r_q_0 (FF)
  Destination:          fb_less_2d_gpu_i/weight_s_3_5 (FF)
  Requirement:          8.888ns
  Data Path Delay:      10.645ns (Levels of Logic = 8)
  Clock Path Skew:      -0.051ns (0.712 - 0.763)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 8.888ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fb_less_2d_gpu_i/rect_height_reg/r_q_0 to fb_less_2d_gpu_i/weight_s_3_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y74.AQ      Tcko                  0.476   fb_less_2d_gpu_i/rect_height_reg/r_q<3>
                                                       fb_less_2d_gpu_i/rect_height_reg/r_q_0
    SLICE_X26Y74.A4      net (fanout=1)        0.517   fb_less_2d_gpu_i/rect_height_reg/r_q<0>
    SLICE_X26Y74.COUT    Topcya                0.474   fb_less_2d_gpu_i/rect_row_reg/r_q<1>
                                                       fb_less_2d_gpu_i/Madd_rect_row_r[15]_rect_height_r[15]_add_314_OUT_lut<0>
                                                       fb_less_2d_gpu_i/Madd_rect_row_r[15]_rect_height_r[15]_add_314_OUT_cy<3>
    SLICE_X26Y75.CIN     net (fanout=1)        0.003   fb_less_2d_gpu_i/Madd_rect_row_r[15]_rect_height_r[15]_add_314_OUT_cy<3>
    SLICE_X26Y75.COUT    Tbyp                  0.093   fb_less_2d_gpu_i/rect_row_reg/r_q<5>
                                                       fb_less_2d_gpu_i/Madd_rect_row_r[15]_rect_height_r[15]_add_314_OUT_cy<7>
    SLICE_X26Y76.CIN     net (fanout=1)        0.003   fb_less_2d_gpu_i/Madd_rect_row_r[15]_rect_height_r[15]_add_314_OUT_cy<7>
    SLICE_X26Y76.COUT    Tbyp                  0.093   fb_less_2d_gpu_i/rect_row_reg/r_q<9>
                                                       fb_less_2d_gpu_i/Madd_rect_row_r[15]_rect_height_r[15]_add_314_OUT_cy<11>
    SLICE_X26Y77.CIN     net (fanout=1)        0.003   fb_less_2d_gpu_i/Madd_rect_row_r[15]_rect_height_r[15]_add_314_OUT_cy<11>
    SLICE_X26Y77.BMUX    Tcinb                 0.310   fb_less_2d_gpu_i/rect_row_reg/r_q<11>
                                                       fb_less_2d_gpu_i/Madd_rect_row_r[15]_rect_height_r[15]_add_314_OUT_xor<15>
    SLICE_X28Y76.C2      net (fanout=1)        0.756   fb_less_2d_gpu_i/rect_row_r[15]_rect_height_r[15]_add_314_OUT<13>
    SLICE_X28Y76.COUT    Topcyc                0.348   fb_less_2d_gpu_i/Mcompar_y_r[15]_rect_row_r[15]_LessThan_316_o_cy<7>
                                                       fb_less_2d_gpu_i/Mcompar_y_r[15]_rect_row_r[15]_LessThan_316_o_lutdi6
                                                       fb_less_2d_gpu_i/Mcompar_y_r[15]_rect_row_r[15]_LessThan_316_o_cy<7>
    SLICE_X28Y74.C4      net (fanout=2)        0.788   fb_less_2d_gpu_i/Mcompar_y_r[15]_rect_row_r[15]_LessThan_316_o_cy<7>
    SLICE_X28Y74.C       Tilo                  0.235   fb_less_2d_gpu_i/acc_r_r_4<3>
                                                       fb_less_2d_gpu_i/BUS_00642
    SLICE_X45Y48.A4      net (fanout=3)        3.012   fb_less_2d_gpu_i/BUS_00642
    SLICE_X45Y48.A       Tilo                  0.259   N95
                                                       fb_less_2d_gpu_i/_n7436_inv11_1
    SLICE_X40Y62.CX      net (fanout=18)       1.838   fb_less_2d_gpu_i/_n7436_inv11
    SLICE_X40Y62.CMUX    Tcxc                  0.192   fb_less_2d_gpu_i/x_s_15<9>
                                                       fb_less_2d_gpu_i/_n7550_inv2
    SLICE_X41Y62.CE      net (fanout=3)        0.840   fb_less_2d_gpu_i/_n7550_inv
    SLICE_X41Y62.CLK     Tceck                 0.405   fb_less_2d_gpu_i/weight_s_3<15>
                                                       fb_less_2d_gpu_i/weight_s_3_5
    -------------------------------------------------  ---------------------------
    Total                                     10.645ns (2.885ns logic, 7.760ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.020ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fb_less_2d_gpu_i/rect_height_reg/r_q_0 (FF)
  Destination:          fb_less_2d_gpu_i/weight_s_3_5 (FF)
  Requirement:          8.888ns
  Data Path Delay:      10.622ns (Levels of Logic = 8)
  Clock Path Skew:      -0.051ns (0.712 - 0.763)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 8.888ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fb_less_2d_gpu_i/rect_height_reg/r_q_0 to fb_less_2d_gpu_i/weight_s_3_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y74.AQ      Tcko                  0.476   fb_less_2d_gpu_i/rect_height_reg/r_q<3>
                                                       fb_less_2d_gpu_i/rect_height_reg/r_q_0
    SLICE_X26Y74.A4      net (fanout=1)        0.517   fb_less_2d_gpu_i/rect_height_reg/r_q<0>
    SLICE_X26Y74.COUT    Topcya                0.474   fb_less_2d_gpu_i/rect_row_reg/r_q<1>
                                                       fb_less_2d_gpu_i/Madd_rect_row_r[15]_rect_height_r[15]_add_314_OUT_lut<0>
                                                       fb_less_2d_gpu_i/Madd_rect_row_r[15]_rect_height_r[15]_add_314_OUT_cy<3>
    SLICE_X26Y75.CIN     net (fanout=1)        0.003   fb_less_2d_gpu_i/Madd_rect_row_r[15]_rect_height_r[15]_add_314_OUT_cy<3>
    SLICE_X26Y75.COUT    Tbyp                  0.093   fb_less_2d_gpu_i/rect_row_reg/r_q<5>
                                                       fb_less_2d_gpu_i/Madd_rect_row_r[15]_rect_height_r[15]_add_314_OUT_cy<7>
    SLICE_X26Y76.CIN     net (fanout=1)        0.003   fb_less_2d_gpu_i/Madd_rect_row_r[15]_rect_height_r[15]_add_314_OUT_cy<7>
    SLICE_X26Y76.COUT    Tbyp                  0.093   fb_less_2d_gpu_i/rect_row_reg/r_q<9>
                                                       fb_less_2d_gpu_i/Madd_rect_row_r[15]_rect_height_r[15]_add_314_OUT_cy<11>
    SLICE_X26Y77.CIN     net (fanout=1)        0.003   fb_less_2d_gpu_i/Madd_rect_row_r[15]_rect_height_r[15]_add_314_OUT_cy<11>
    SLICE_X26Y77.BMUX    Tcinb                 0.310   fb_less_2d_gpu_i/rect_row_reg/r_q<11>
                                                       fb_less_2d_gpu_i/Madd_rect_row_r[15]_rect_height_r[15]_add_314_OUT_xor<15>
    SLICE_X28Y76.C2      net (fanout=1)        0.756   fb_less_2d_gpu_i/rect_row_r[15]_rect_height_r[15]_add_314_OUT<13>
    SLICE_X28Y76.COUT    Topcyc                0.325   fb_less_2d_gpu_i/Mcompar_y_r[15]_rect_row_r[15]_LessThan_316_o_cy<7>
                                                       fb_less_2d_gpu_i/Mcompar_y_r[15]_rect_row_r[15]_LessThan_316_o_lut<6>
                                                       fb_less_2d_gpu_i/Mcompar_y_r[15]_rect_row_r[15]_LessThan_316_o_cy<7>
    SLICE_X28Y74.C4      net (fanout=2)        0.788   fb_less_2d_gpu_i/Mcompar_y_r[15]_rect_row_r[15]_LessThan_316_o_cy<7>
    SLICE_X28Y74.C       Tilo                  0.235   fb_less_2d_gpu_i/acc_r_r_4<3>
                                                       fb_less_2d_gpu_i/BUS_00642
    SLICE_X45Y48.A4      net (fanout=3)        3.012   fb_less_2d_gpu_i/BUS_00642
    SLICE_X45Y48.A       Tilo                  0.259   N95
                                                       fb_less_2d_gpu_i/_n7436_inv11_1
    SLICE_X40Y62.CX      net (fanout=18)       1.838   fb_less_2d_gpu_i/_n7436_inv11
    SLICE_X40Y62.CMUX    Tcxc                  0.192   fb_less_2d_gpu_i/x_s_15<9>
                                                       fb_less_2d_gpu_i/_n7550_inv2
    SLICE_X41Y62.CE      net (fanout=3)        0.840   fb_less_2d_gpu_i/_n7550_inv
    SLICE_X41Y62.CLK     Tceck                 0.405   fb_less_2d_gpu_i/weight_s_3<15>
                                                       fb_less_2d_gpu_i/weight_s_3_5
    -------------------------------------------------  ---------------------------
    Total                                     10.622ns (2.862ns logic, 7.760ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.012ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fb_less_2d_gpu_i/rect_row_reg/r_q_1 (FF)
  Destination:          fb_less_2d_gpu_i/weight_s_3_5 (FF)
  Requirement:          8.888ns
  Data Path Delay:      10.614ns (Levels of Logic = 8)
  Clock Path Skew:      -0.051ns (0.712 - 0.763)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 8.888ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fb_less_2d_gpu_i/rect_row_reg/r_q_1 to fb_less_2d_gpu_i/weight_s_3_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y74.DQ      Tcko                  0.525   fb_less_2d_gpu_i/rect_row_reg/r_q<1>
                                                       fb_less_2d_gpu_i/rect_row_reg/r_q_1
    SLICE_X26Y74.B5      net (fanout=3)        0.428   fb_less_2d_gpu_i/rect_row_reg/r_q<1>
    SLICE_X26Y74.COUT    Topcyb                0.483   fb_less_2d_gpu_i/rect_row_reg/r_q<1>
                                                       fb_less_2d_gpu_i/Madd_rect_row_r[15]_rect_height_r[15]_add_314_OUT_lut<1>
                                                       fb_less_2d_gpu_i/Madd_rect_row_r[15]_rect_height_r[15]_add_314_OUT_cy<3>
    SLICE_X26Y75.CIN     net (fanout=1)        0.003   fb_less_2d_gpu_i/Madd_rect_row_r[15]_rect_height_r[15]_add_314_OUT_cy<3>
    SLICE_X26Y75.COUT    Tbyp                  0.093   fb_less_2d_gpu_i/rect_row_reg/r_q<5>
                                                       fb_less_2d_gpu_i/Madd_rect_row_r[15]_rect_height_r[15]_add_314_OUT_cy<7>
    SLICE_X26Y76.CIN     net (fanout=1)        0.003   fb_less_2d_gpu_i/Madd_rect_row_r[15]_rect_height_r[15]_add_314_OUT_cy<7>
    SLICE_X26Y76.COUT    Tbyp                  0.093   fb_less_2d_gpu_i/rect_row_reg/r_q<9>
                                                       fb_less_2d_gpu_i/Madd_rect_row_r[15]_rect_height_r[15]_add_314_OUT_cy<11>
    SLICE_X26Y77.CIN     net (fanout=1)        0.003   fb_less_2d_gpu_i/Madd_rect_row_r[15]_rect_height_r[15]_add_314_OUT_cy<11>
    SLICE_X26Y77.BMUX    Tcinb                 0.310   fb_less_2d_gpu_i/rect_row_reg/r_q<11>
                                                       fb_less_2d_gpu_i/Madd_rect_row_r[15]_rect_height_r[15]_add_314_OUT_xor<15>
    SLICE_X28Y76.C2      net (fanout=1)        0.756   fb_less_2d_gpu_i/rect_row_r[15]_rect_height_r[15]_add_314_OUT<13>
    SLICE_X28Y76.COUT    Topcyc                0.348   fb_less_2d_gpu_i/Mcompar_y_r[15]_rect_row_r[15]_LessThan_316_o_cy<7>
                                                       fb_less_2d_gpu_i/Mcompar_y_r[15]_rect_row_r[15]_LessThan_316_o_lutdi6
                                                       fb_less_2d_gpu_i/Mcompar_y_r[15]_rect_row_r[15]_LessThan_316_o_cy<7>
    SLICE_X28Y74.C4      net (fanout=2)        0.788   fb_less_2d_gpu_i/Mcompar_y_r[15]_rect_row_r[15]_LessThan_316_o_cy<7>
    SLICE_X28Y74.C       Tilo                  0.235   fb_less_2d_gpu_i/acc_r_r_4<3>
                                                       fb_less_2d_gpu_i/BUS_00642
    SLICE_X45Y48.A4      net (fanout=3)        3.012   fb_less_2d_gpu_i/BUS_00642
    SLICE_X45Y48.A       Tilo                  0.259   N95
                                                       fb_less_2d_gpu_i/_n7436_inv11_1
    SLICE_X40Y62.CX      net (fanout=18)       1.838   fb_less_2d_gpu_i/_n7436_inv11
    SLICE_X40Y62.CMUX    Tcxc                  0.192   fb_less_2d_gpu_i/x_s_15<9>
                                                       fb_less_2d_gpu_i/_n7550_inv2
    SLICE_X41Y62.CE      net (fanout=3)        0.840   fb_less_2d_gpu_i/_n7550_inv
    SLICE_X41Y62.CLK     Tceck                 0.405   fb_less_2d_gpu_i/weight_s_3<15>
                                                       fb_less_2d_gpu_i/weight_s_3_5
    -------------------------------------------------  ---------------------------
    Total                                     10.614ns (2.943ns logic, 7.671ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_gen_clk_fx = PERIOD TIMEGRP "clk_gen_clk_fx" TS_CLK / 4.16666667 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point fb_less_2d_gpu_i/ram_i/Mram_mem9 (RAMB16_X1Y44.ADDRB1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.315ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fb_less_2d_gpu_i/mem_addr_r_0 (FF)
  Destination:          fb_less_2d_gpu_i/ram_i/Mram_mem9 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.316ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.067 - 0.066)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: fb_less_2d_gpu_i/mem_addr_r_0 to fb_less_2d_gpu_i/ram_i/Mram_mem9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y90.AQ      Tcko                  0.198   fb_less_2d_gpu_i/mem_addr_r<3>
                                                       fb_less_2d_gpu_i/mem_addr_r_0
    RAMB16_X1Y44.ADDRB1  net (fanout=16)       0.184   fb_less_2d_gpu_i/mem_addr_r<0>
    RAMB16_X1Y44.CLKB    Trckc_ADDRB (-Th)     0.066   fb_less_2d_gpu_i/ram_i/Mram_mem9
                                                       fb_less_2d_gpu_i/ram_i/Mram_mem9
    -------------------------------------------------  ---------------------------
    Total                                      0.316ns (0.132ns logic, 0.184ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------

Paths for end point fb_less_2d_gpu_i/tile_mat_r_7_5 (SLICE_X12Y95.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.381ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fb_less_2d_gpu_i/tile_mat_s_7_5 (FF)
  Destination:          fb_less_2d_gpu_i/tile_mat_r_7_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.383ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.045 - 0.043)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: fb_less_2d_gpu_i/tile_mat_s_7_5 to fb_less_2d_gpu_i/tile_mat_r_7_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y95.CQ      Tcko                  0.198   fb_less_2d_gpu_i/tile_mat_s_7<6>
                                                       fb_less_2d_gpu_i/tile_mat_s_7_5
    SLICE_X12Y95.CX      net (fanout=1)        0.137   fb_less_2d_gpu_i/tile_mat_s_7<5>
    SLICE_X12Y95.CLK     Tckdi       (-Th)    -0.048   fb_less_2d_gpu_i/tile_mat_r_7<6>
                                                       fb_less_2d_gpu_i/tile_mat_r_7_5
    -------------------------------------------------  ---------------------------
    Total                                      0.383ns (0.246ns logic, 0.137ns route)
                                                       (64.2% logic, 35.8% route)

--------------------------------------------------------------------------------

Paths for end point fb_less_2d_gpu_i/tile_mat_r_0_6 (SLICE_X12Y104.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.381ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fb_less_2d_gpu_i/tile_mat_s_0_6 (FF)
  Destination:          fb_less_2d_gpu_i/tile_mat_r_0_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.383ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.031 - 0.029)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: fb_less_2d_gpu_i/tile_mat_s_0_6 to fb_less_2d_gpu_i/tile_mat_r_0_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y104.CQ     Tcko                  0.198   fb_less_2d_gpu_i/tile_mat_s_0<7>
                                                       fb_less_2d_gpu_i/tile_mat_s_0_6
    SLICE_X12Y104.CX     net (fanout=1)        0.137   fb_less_2d_gpu_i/tile_mat_s_0<6>
    SLICE_X12Y104.CLK    Tckdi       (-Th)    -0.048   fb_less_2d_gpu_i/tile_mat_r_0<7>
                                                       fb_less_2d_gpu_i/tile_mat_r_0_6
    -------------------------------------------------  ---------------------------
    Total                                      0.383ns (0.246ns logic, 0.137ns route)
                                                       (64.2% logic, 35.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_gen_clk_fx = PERIOD TIMEGRP "clk_gen_clk_fx" TS_CLK / 4.16666667 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 5.318ns (period - min period limit)
  Period: 8.888ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: fb_less_2d_gpu_i/ram_i/Mram_mem1/CLKA
  Logical resource: fb_less_2d_gpu_i/ram_i/Mram_mem1/CLKA
  Location pin: RAMB16_X2Y34.CLKA
  Clock network: clk_100MHz
--------------------------------------------------------------------------------
Slack: 5.318ns (period - min period limit)
  Period: 8.888ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: fb_less_2d_gpu_i/ram_i/Mram_mem1/CLKB
  Logical resource: fb_less_2d_gpu_i/ram_i/Mram_mem1/CLKB
  Location pin: RAMB16_X2Y34.CLKB
  Clock network: clk_100MHz
--------------------------------------------------------------------------------
Slack: 5.318ns (period - min period limit)
  Period: 8.888ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: fb_less_2d_gpu_i/ram_i/Mram_mem2/CLKA
  Logical resource: fb_less_2d_gpu_i/ram_i/Mram_mem2/CLKA
  Location pin: RAMB16_X3Y34.CLKA
  Clock network: clk_100MHz
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLK                         |     37.037ns|     16.000ns|     45.558ns|            0|         1223|            0|      5562651|
| TS_clk_gen_clk_fx             |      8.889ns|     10.934ns|          N/A|         1223|            0|      5562651|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_24MHz_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_24MHz_i    |   10.934|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 1223  Score: 906010  (Setup/Max: 906010, Hold: 0)

Constraints cover 5562651 paths, 0 nets, and 17399 connections

Design statistics:
   Minimum period:  16.000ns{1}   (Maximum frequency:  62.500MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jun 06 18:22:53 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 338 MB



