#-----------------------------------------------------------
# PlanAhead v14.7
# Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
# Start of session at: Wed Dec 16 00:01:42 2020
# Process ID: 4312
# Log file: C:/Users/Ken/OneDrive - KMITL/Digital System Fundamentals/githubDigitalAssign/phol/DigitalProject/planAhead_run_3/planAhead.log
# Journal file: C:/Users/Ken/OneDrive - KMITL/Digital System Fundamentals/githubDigitalAssign/phol/DigitalProject/planAhead_run_3/planAhead.jou
#-----------------------------------------------------------
start_gui
source {C:/Users/Ken/OneDrive - KMITL/Digital System Fundamentals/githubDigitalAssign/phol/DigitalProject/pa.fromHdl.tcl}
update_compile_order -fileset sim_1
startgroup
set_property package_pin P30 [get_ports {common[3]}]
endgroup
startgroup
set_property package_pin P33 [get_ports {common[2]}]
endgroup
startgroup
set_property package_pin P43 [get_ports {common[1]}]
endgroup
startgroup
set_property package_pin P44 [get_ports {common[0]}]
endgroup
startgroup
set_property package_pin P41 [get_ports {seg7[6]}]
endgroup
startgroup
set_property package_pin P40 [get_ports {seg7[5]}]
endgroup
startgroup
set_property package_pin P35 [get_ports {seg7[4]}]
endgroup
startgroup
set_property package_pin P34 [get_ports {seg7[3]}]
endgroup
startgroup
set_property package_pin P32 [get_ports {seg7[2]}]
endgroup
startgroup
set_property package_pin P29 [get_ports {seg7[1]}]
endgroup
startgroup
set_property package_pin P27 [get_ports {seg7[0]}]
endgroup
startgroup
set_property package_pin P123 [get_ports clk_P123]
endgroup
startgroup
set_property package_pin P97 [get_ports rx_P97]
endgroup
set_property is_loc_fixed false [get_ports [list  rx_P97]]
set_property is_loc_fixed true [get_ports [list  rx_P97]]
save_constraints
refresh_design
refresh_design
refresh_design
refresh_design
startgroup
set_property package_pin P67 [get_ports {LED[2]}]
endgroup
startgroup
set_property package_pin P74 [get_ports {LED[1]}]
endgroup
startgroup
set_property package_pin P75 [get_ports {LED[0]}]
endgroup
set_property is_loc_fixed false [get_ports [list  {LED[0]}]]
set_property is_loc_fixed true [get_ports [list  {LED[0]}]]
save_constraints
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
refresh_design
refresh_design
update_compile_order -fileset sources_1
