// Seed: 3047559794
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout id_4;
  output id_3;
  output id_2;
  input id_1;
  logic id_4;
  assign id_2 = id_4 < id_4;
  logic id_5;
endmodule
