//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-28540450
// Cuda compilation tools, release 11.0, V11.0.194
// Based on LLVM 3.4svn
//

.version 7.0
.target sm_52
.address_size 64

	// .globl	_Z7insert2PjmmS_mmS_mPv

.visible .entry _Z7insert2PjmmS_mmS_mPv(
	.param .u64 _Z7insert2PjmmS_mmS_mPv_param_0,
	.param .u64 _Z7insert2PjmmS_mmS_mPv_param_1,
	.param .u64 _Z7insert2PjmmS_mmS_mPv_param_2,
	.param .u64 _Z7insert2PjmmS_mmS_mPv_param_3,
	.param .u64 _Z7insert2PjmmS_mmS_mPv_param_4,
	.param .u64 _Z7insert2PjmmS_mmS_mPv_param_5,
	.param .u64 _Z7insert2PjmmS_mmS_mPv_param_6,
	.param .u64 _Z7insert2PjmmS_mmS_mPv_param_7,
	.param .u64 _Z7insert2PjmmS_mmS_mPv_param_8
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<10>;


	ld.param.u64 	%rd5, [_Z7insert2PjmmS_mmS_mPv_param_2];
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	mad.lo.s32 	%r4, %r2, %r1, %r3;
	shr.u32 	%r5, %r4, 5;
	cvt.u64.u32	%rd6, %r5;
	add.s64 	%rd7, %rd6, 1;
	mul.lo.s64 	%rd1, %rd7, %rd5;
	mul.lo.s64 	%rd8, %rd5, %rd6;
	add.s64 	%rd9, %rd8, -32;

BB0_1:
	add.s64 	%rd9, %rd9, 32;
	setp.lt.u64	%p1, %rd9, %rd1;
	@%p1 bra 	BB0_1;

	ret;
}


