\subsection{fpga\+\_\+infifo.\+vhd}
\label{fpga__infifo_8vhd_source}\index{/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/ip/fpga\+\_\+infifo/fpga\+\_\+infifo.\+vhd@{/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/ip/fpga\+\_\+infifo/fpga\+\_\+infifo.\+vhd}}

\begin{DoxyCode}
00001 \textcolor{keyword}{-- megafunction wizard: %FIFO%}
00002 \textcolor{keyword}{-- GENERATION: STANDARD}
00003 \textcolor{keyword}{-- VERSION: WM1.0}
00004 \textcolor{keyword}{-- MODULE: dcfifo\_mixed\_widths }
00005 
00006 \textcolor{keyword}{-- ============================================================}
00007 \textcolor{keyword}{-- File Name: fpga\_infifo.vhd}
00008 \textcolor{keyword}{-- Megafunction Name(s):}
00009 \textcolor{keyword}{--          dcfifo\_mixed\_widths}
00010 \textcolor{keyword}{--}
00011 \textcolor{keyword}{-- Simulation Library Files(s):}
00012 \textcolor{keyword}{--          altera\_mf}
00013 \textcolor{keyword}{-- ============================================================}
00014 \textcolor{keyword}{-- ************************************************************}
00015 \textcolor{keyword}{-- THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!}
00016 \textcolor{keyword}{--}
00017 \textcolor{keyword}{-- 15.0.0 Build 145 04/22/2015 SJ Web Edition}
00018 \textcolor{keyword}{-- ************************************************************}
00019 
00020 
00021 \textcolor{keyword}{--Copyright (C) 1991-2015 Altera Corporation. All rights reserved.}
00022 \textcolor{keyword}{--Your use of Altera Corporation's design tools, logic functions }
00023 \textcolor{keyword}{--and other software and tools, and its AMPP partner logic }
00024 \textcolor{keyword}{--functions, and any output files from any of the foregoing }
00025 \textcolor{keyword}{--(including device programming or simulation files), and any }
00026 \textcolor{keyword}{--associated documentation or information are expressly subject }
00027 \textcolor{keyword}{--to the terms and conditions of the Altera Program License }
00028 \textcolor{keyword}{--Subscription Agreement, the Altera Quartus II License Agreement,}
00029 \textcolor{keyword}{--the Altera MegaCore Function License Agreement, or other }
00030 \textcolor{keyword}{--applicable license agreement, including, without limitation, }
00031 \textcolor{keyword}{--that your use is for the sole purpose of programming logic }
00032 \textcolor{keyword}{--devices manufactured by Altera and sold by Altera or its }
00033 \textcolor{keyword}{--authorized distributors.  Please refer to the applicable }
00034 \textcolor{keyword}{--agreement for further details.}
00035 
00036 
00037 \textcolor{vhdlkeyword}{LIBRARY }\textcolor{keywordflow}{ieee};
00038 \textcolor{vhdlkeyword}{USE }ieee.std\_logic\_1164.\textcolor{keywordflow}{all};
00039 
00040 \textcolor{vhdlkeyword}{LIBRARY }\textcolor{keywordflow}{altera\_mf};
00041 \textcolor{vhdlkeyword}{USE }\textcolor{keywordflow}{altera\_mf.all};
00042 
00043 \textcolor{keywordflow}{ENTITY }fpga_infifo \textcolor{keywordflow}{IS}
00044     \textcolor{keywordflow}{PORT}
00045     \textcolor{vhdlchar}{(}
00046         \textcolor{vhdlchar}{aclr}        \textcolor{vhdlchar}{:} \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC}  \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};
00047         \textcolor{vhdlchar}{data}        \textcolor{vhdlchar}{:} \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00048         \textcolor{vhdlchar}{rdclk}       \textcolor{vhdlchar}{:} \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC} ;
00049         \textcolor{vhdlchar}{rdreq}       \textcolor{vhdlchar}{:} \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC} ;
00050         \textcolor{vhdlchar}{wrclk}       \textcolor{vhdlchar}{:} \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC} ;
00051         \textcolor{vhdlchar}{wrreq}       \textcolor{vhdlchar}{:} \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC} ;
00052         \textcolor{vhdlchar}{q}       \textcolor{vhdlchar}{:} \textcolor{keywordflow}{OUT} \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00053         \textcolor{vhdlchar}{rdempty}     \textcolor{vhdlchar}{:} \textcolor{keywordflow}{OUT} \textcolor{comment}{STD\_LOGIC} ;
00054         \textcolor{vhdlchar}{rdusedw}     \textcolor{vhdlchar}{:} \textcolor{keywordflow}{OUT} \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{12} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00055         \textcolor{vhdlchar}{wrfull}      \textcolor{vhdlchar}{:} \textcolor{keywordflow}{OUT} \textcolor{comment}{STD\_LOGIC} ;
00056         \textcolor{vhdlchar}{wrusedw}     \textcolor{vhdlchar}{:} \textcolor{keywordflow}{OUT} \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{12} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}
00057     \textcolor{vhdlchar}{)};
00058 \textcolor{keywordflow}{END} \textcolor{vhdlchar}{fpga\_infifo};
00059 
00060 
00061 \textcolor{keywordflow}{ARCHITECTURE} SYN \textcolor{keywordflow}{OF} fpga_infifo IS
00062 
00063     \textcolor{keywordflow}{SIGNAL} \textcolor{vhdlchar}{sub_wire0}    \textcolor{vhdlchar}{:} \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00064     \textcolor{keywordflow}{SIGNAL} \textcolor{vhdlchar}{sub_wire1}    \textcolor{vhdlchar}{:} \textcolor{comment}{STD\_LOGIC} ;
00065     \textcolor{keywordflow}{SIGNAL} \textcolor{vhdlchar}{sub_wire2}    \textcolor{vhdlchar}{:} \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{12} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00066     \textcolor{keywordflow}{SIGNAL} \textcolor{vhdlchar}{sub_wire3}    \textcolor{vhdlchar}{:} \textcolor{comment}{STD\_LOGIC} ;
00067     \textcolor{keywordflow}{SIGNAL} \textcolor{vhdlchar}{sub_wire4}    \textcolor{vhdlchar}{:} \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{12} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00068 
00069 
00070 
00071     \textcolor{keywordflow}{COMPONENT} dcfifo\_mixed\_widths
00072     \textcolor{keywordflow}{GENERIC} (
00073         intended\_device\_family      : \textcolor{comment}{STRING};
00074         lpm\_numwords        : \textcolor{comment}{NATURAL};
00075         lpm\_showahead       : \textcolor{comment}{STRING};
00076         lpm\_type        : \textcolor{comment}{STRING};
00077         lpm\_width       : \textcolor{comment}{NATURAL};
00078         lpm\_widthu      : \textcolor{comment}{NATURAL};
00079         lpm\_widthu\_r        : \textcolor{comment}{NATURAL};
00080         lpm\_width\_r     : \textcolor{comment}{NATURAL};
00081         overflow\_checking       : \textcolor{comment}{STRING};
00082         rdsync\_delaypipe        : \textcolor{comment}{NATURAL};
00083         read\_aclr\_synch     : \textcolor{comment}{STRING};
00084         underflow\_checking      : \textcolor{comment}{STRING};
00085         use\_eab     : \textcolor{comment}{STRING};
00086         write\_aclr\_synch        : \textcolor{comment}{STRING};
00087         wrsync\_delaypipe        : \textcolor{comment}{NATURAL}
00088     );
00089     \textcolor{keywordflow}{PORT} (
00090             aclr    : \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC} ;
00091             data    : \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC\_VECTOR} (\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00092             rdclk   : \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC} ;
00093             rdreq   : \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC} ;
00094             wrclk   : \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC} ;
00095             wrreq   : \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC} ;
00096             q   : \textcolor{keywordflow}{OUT} \textcolor{comment}{STD\_LOGIC\_VECTOR} (\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00097             rdempty : \textcolor{keywordflow}{OUT} \textcolor{comment}{STD\_LOGIC} ;
00098             rdusedw : \textcolor{keywordflow}{OUT} \textcolor{comment}{STD\_LOGIC\_VECTOR} (\textcolor{vhdllogic}{}\textcolor{vhdllogic}{12} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00099             wrfull  : \textcolor{keywordflow}{OUT} \textcolor{comment}{STD\_LOGIC} ;
00100             wrusedw : \textcolor{keywordflow}{OUT} \textcolor{comment}{STD\_LOGIC\_VECTOR} (\textcolor{vhdllogic}{}\textcolor{vhdllogic}{12} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0})
00101     );
00102     \textcolor{keywordflow}{END} \textcolor{keywordflow}{COMPONENT};
00103 
00104 \textcolor{vhdlkeyword}{BEGIN}
00105     \textcolor{vhdlchar}{q}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire0}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00106     \textcolor{vhdlchar}{rdempty}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire1};
00107     \textcolor{vhdlchar}{rdusedw}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire2}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{12} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00108     \textcolor{vhdlchar}{wrfull}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire3};
00109     \textcolor{vhdlchar}{wrusedw}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire4}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{12} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00110 
00111     dcfifo_mixed_widths_component : dcfifo\_mixed\_widths
00112     \textcolor{keywordflow}{GENERIC} \textcolor{keywordflow}{MAP} (
00113         intended\_device\_family => \textcolor{keyword}{"Cyclone IV E"}  ,
00114         lpm\_numwords => \textcolor{vhdllogic}{8192},
00115         lpm\_showahead => \textcolor{keyword}{"ON"},
00116         lpm\_type => \textcolor{keyword}{"dcfifo\_mixed\_widths"},
00117         lpm\_width => \textcolor{vhdllogic}{32},
00118         lpm\_widthu => \textcolor{vhdllogic}{13},
00119         lpm\_widthu\_r => \textcolor{vhdllogic}{13},
00120         lpm\_width\_r => \textcolor{vhdllogic}{32},
00121         overflow\_checking => \textcolor{keyword}{"ON"},
00122         rdsync\_delaypipe => \textcolor{vhdllogic}{4},
00123         read\_aclr\_synch => \textcolor{keyword}{"OFF"},
00124         underflow\_checking => \textcolor{keyword}{"ON"},
00125         use\_eab => \textcolor{keyword}{"ON"},
00126         write\_aclr\_synch => \textcolor{keyword}{"OFF"},
00127         wrsync\_delaypipe => \textcolor{vhdllogic}{4}
00128     \textcolor{vhdlchar}{)}
00129     \textcolor{keywordflow}{PORT} \textcolor{keywordflow}{MAP} (
00130         aclr => aclr,
00131         data => data,
00132         rdclk => rdclk,
00133         rdreq => rdreq,
00134         wrclk => wrclk,
00135         wrreq => wrreq,
00136         q => sub_wire0,
00137         rdempty => sub_wire1,
00138         rdusedw => sub_wire2,
00139         wrfull => sub_wire3,
00140         wrusedw => sub_wire4
00141     \textcolor{vhdlchar}{)};
00142 
00143 
00144 
00145 \textcolor{keywordflow}{END} \textcolor{vhdlchar}{SYN};
00146 
00147 \textcolor{keyword}{-- ============================================================}
00148 \textcolor{keyword}{-- CNX file retrieval info}
00149 \textcolor{keyword}{-- ============================================================}
00150 \textcolor{keyword}{-- Retrieval info: PRIVATE: AlmostEmpty NUMERIC "0"}
00151 \textcolor{keyword}{-- Retrieval info: PRIVATE: AlmostEmptyThr NUMERIC "-1"}
00152 \textcolor{keyword}{-- Retrieval info: PRIVATE: AlmostFull NUMERIC "0"}
00153 \textcolor{keyword}{-- Retrieval info: PRIVATE: AlmostFullThr NUMERIC "-1"}
00154 \textcolor{keyword}{-- Retrieval info: PRIVATE: CLOCKS\_ARE\_SYNCHRONIZED NUMERIC "0"}
00155 \textcolor{keyword}{-- Retrieval info: PRIVATE: Clock NUMERIC "4"}
00156 \textcolor{keyword}{-- Retrieval info: PRIVATE: Depth NUMERIC "8192"}
00157 \textcolor{keyword}{-- Retrieval info: PRIVATE: Empty NUMERIC "1"}
00158 \textcolor{keyword}{-- Retrieval info: PRIVATE: Full NUMERIC "1"}
00159 \textcolor{keyword}{-- Retrieval info: PRIVATE: INTENDED\_DEVICE\_FAMILY STRING "Cyclone IV E"}
00160 \textcolor{keyword}{-- Retrieval info: PRIVATE: LE\_BasedFIFO NUMERIC "0"}
00161 \textcolor{keyword}{-- Retrieval info: PRIVATE: LegacyRREQ NUMERIC "0"}
00162 \textcolor{keyword}{-- Retrieval info: PRIVATE: MAX\_DEPTH\_BY\_9 NUMERIC "0"}
00163 \textcolor{keyword}{-- Retrieval info: PRIVATE: OVERFLOW\_CHECKING NUMERIC "0"}
00164 \textcolor{keyword}{-- Retrieval info: PRIVATE: Optimize NUMERIC "0"}
00165 \textcolor{keyword}{-- Retrieval info: PRIVATE: RAM\_BLOCK\_TYPE NUMERIC "0"}
00166 \textcolor{keyword}{-- Retrieval info: PRIVATE: SYNTH\_WRAPPER\_GEN\_POSTFIX STRING "0"}
00167 \textcolor{keyword}{-- Retrieval info: PRIVATE: UNDERFLOW\_CHECKING NUMERIC "0"}
00168 \textcolor{keyword}{-- Retrieval info: PRIVATE: UsedW NUMERIC "1"}
00169 \textcolor{keyword}{-- Retrieval info: PRIVATE: Width NUMERIC "32"}
00170 \textcolor{keyword}{-- Retrieval info: PRIVATE: dc\_aclr NUMERIC "1"}
00171 \textcolor{keyword}{-- Retrieval info: PRIVATE: diff\_widths NUMERIC "1"}
00172 \textcolor{keyword}{-- Retrieval info: PRIVATE: msb\_usedw NUMERIC "0"}
00173 \textcolor{keyword}{-- Retrieval info: PRIVATE: output\_width NUMERIC "32"}
00174 \textcolor{keyword}{-- Retrieval info: PRIVATE: rsEmpty NUMERIC "1"}
00175 \textcolor{keyword}{-- Retrieval info: PRIVATE: rsFull NUMERIC "0"}
00176 \textcolor{keyword}{-- Retrieval info: PRIVATE: rsUsedW NUMERIC "1"}
00177 \textcolor{keyword}{-- Retrieval info: PRIVATE: sc\_aclr NUMERIC "0"}
00178 \textcolor{keyword}{-- Retrieval info: PRIVATE: sc\_sclr NUMERIC "0"}
00179 \textcolor{keyword}{-- Retrieval info: PRIVATE: wsEmpty NUMERIC "0"}
00180 \textcolor{keyword}{-- Retrieval info: PRIVATE: wsFull NUMERIC "1"}
00181 \textcolor{keyword}{-- Retrieval info: PRIVATE: wsUsedW NUMERIC "1"}
00182 \textcolor{keyword}{-- Retrieval info: LIBRARY: altera\_mf altera\_mf.altera\_mf\_components.all}
00183 \textcolor{keyword}{-- Retrieval info: CONSTANT: INTENDED\_DEVICE\_FAMILY STRING "Cyclone IV E"}
00184 \textcolor{keyword}{-- Retrieval info: CONSTANT: LPM\_NUMWORDS NUMERIC "8192"}
00185 \textcolor{keyword}{-- Retrieval info: CONSTANT: LPM\_SHOWAHEAD STRING "ON"}
00186 \textcolor{keyword}{-- Retrieval info: CONSTANT: LPM\_TYPE STRING "dcfifo\_mixed\_widths"}
00187 \textcolor{keyword}{-- Retrieval info: CONSTANT: LPM\_WIDTH NUMERIC "32"}
00188 \textcolor{keyword}{-- Retrieval info: CONSTANT: LPM\_WIDTHU NUMERIC "13"}
00189 \textcolor{keyword}{-- Retrieval info: CONSTANT: LPM\_WIDTHU\_R NUMERIC "13"}
00190 \textcolor{keyword}{-- Retrieval info: CONSTANT: LPM\_WIDTH\_R NUMERIC "32"}
00191 \textcolor{keyword}{-- Retrieval info: CONSTANT: OVERFLOW\_CHECKING STRING "ON"}
00192 \textcolor{keyword}{-- Retrieval info: CONSTANT: RDSYNC\_DELAYPIPE NUMERIC "4"}
00193 \textcolor{keyword}{-- Retrieval info: CONSTANT: READ\_ACLR\_SYNCH STRING "OFF"}
00194 \textcolor{keyword}{-- Retrieval info: CONSTANT: UNDERFLOW\_CHECKING STRING "ON"}
00195 \textcolor{keyword}{-- Retrieval info: CONSTANT: USE\_EAB STRING "ON"}
00196 \textcolor{keyword}{-- Retrieval info: CONSTANT: WRITE\_ACLR\_SYNCH STRING "OFF"}
00197 \textcolor{keyword}{-- Retrieval info: CONSTANT: WRSYNC\_DELAYPIPE NUMERIC "4"}
00198 \textcolor{keyword}{-- Retrieval info: USED\_PORT: aclr 0 0 0 0 INPUT GND "aclr"}
00199 \textcolor{keyword}{-- Retrieval info: USED\_PORT: data 0 0 32 0 INPUT NODEFVAL "data[31..0]"}
00200 \textcolor{keyword}{-- Retrieval info: USED\_PORT: q 0 0 32 0 OUTPUT NODEFVAL "q[31..0]"}
00201 \textcolor{keyword}{-- Retrieval info: USED\_PORT: rdclk 0 0 0 0 INPUT NODEFVAL "rdclk"}
00202 \textcolor{keyword}{-- Retrieval info: USED\_PORT: rdempty 0 0 0 0 OUTPUT NODEFVAL "rdempty"}
00203 \textcolor{keyword}{-- Retrieval info: USED\_PORT: rdreq 0 0 0 0 INPUT NODEFVAL "rdreq"}
00204 \textcolor{keyword}{-- Retrieval info: USED\_PORT: rdusedw 0 0 13 0 OUTPUT NODEFVAL "rdusedw[12..0]"}
00205 \textcolor{keyword}{-- Retrieval info: USED\_PORT: wrclk 0 0 0 0 INPUT NODEFVAL "wrclk"}
00206 \textcolor{keyword}{-- Retrieval info: USED\_PORT: wrfull 0 0 0 0 OUTPUT NODEFVAL "wrfull"}
00207 \textcolor{keyword}{-- Retrieval info: USED\_PORT: wrreq 0 0 0 0 INPUT NODEFVAL "wrreq"}
00208 \textcolor{keyword}{-- Retrieval info: USED\_PORT: wrusedw 0 0 13 0 OUTPUT NODEFVAL "wrusedw[12..0]"}
00209 \textcolor{keyword}{-- Retrieval info: CONNECT: @aclr 0 0 0 0 aclr 0 0 0 0}
00210 \textcolor{keyword}{-- Retrieval info: CONNECT: @data 0 0 32 0 data 0 0 32 0}
00211 \textcolor{keyword}{-- Retrieval info: CONNECT: @rdclk 0 0 0 0 rdclk 0 0 0 0}
00212 \textcolor{keyword}{-- Retrieval info: CONNECT: @rdreq 0 0 0 0 rdreq 0 0 0 0}
00213 \textcolor{keyword}{-- Retrieval info: CONNECT: @wrclk 0 0 0 0 wrclk 0 0 0 0}
00214 \textcolor{keyword}{-- Retrieval info: CONNECT: @wrreq 0 0 0 0 wrreq 0 0 0 0}
00215 \textcolor{keyword}{-- Retrieval info: CONNECT: q 0 0 32 0 @q 0 0 32 0}
00216 \textcolor{keyword}{-- Retrieval info: CONNECT: rdempty 0 0 0 0 @rdempty 0 0 0 0}
00217 \textcolor{keyword}{-- Retrieval info: CONNECT: rdusedw 0 0 13 0 @rdusedw 0 0 13 0}
00218 \textcolor{keyword}{-- Retrieval info: CONNECT: wrfull 0 0 0 0 @wrfull 0 0 0 0}
00219 \textcolor{keyword}{-- Retrieval info: CONNECT: wrusedw 0 0 13 0 @wrusedw 0 0 13 0}
00220 \textcolor{keyword}{-- Retrieval info: GEN\_FILE: TYPE\_NORMAL fpga\_infifo.vhd TRUE}
00221 \textcolor{keyword}{-- Retrieval info: GEN\_FILE: TYPE\_NORMAL fpga\_infifo.inc FALSE}
00222 \textcolor{keyword}{-- Retrieval info: GEN\_FILE: TYPE\_NORMAL fpga\_infifo.cmp TRUE}
00223 \textcolor{keyword}{-- Retrieval info: GEN\_FILE: TYPE\_NORMAL fpga\_infifo.bsf TRUE}
00224 \textcolor{keyword}{-- Retrieval info: GEN\_FILE: TYPE\_NORMAL fpga\_infifo\_inst.vhd FALSE}
00225 \textcolor{keyword}{-- Retrieval info: LIB\_FILE: altera\_mf}
\end{DoxyCode}
