{
  "Top": "crc24a",
  "RtlTop": "crc24a",
  "RtlPrefix": "",
  "RtlSubPrefix": "crc24a_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu7ev",
    "Package": "-ffvc1156",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "input": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<ap_uint<8>, 0>&",
      "srcSize": "8",
      "hwRefs": [{
          "type": "interface",
          "interface": "input_r",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "output": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<ap_uint<8>, 0>&",
      "srcSize": "8",
      "hwRefs": [{
          "type": "interface",
          "interface": "output_r",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -output=\/home\/sam-admin\/Desktop\/iith\/Module-2\/sampractrice\/dummysam",
      "config_export -rtl=verilog"
    ],
    "DirectiveTcl": [
      "set_directive_top crc24a -name crc24a",
      "set_directive_top crc24a -name crc24a"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "crc24a"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "crc24a",
    "Version": "1.0",
    "DisplayName": "Crc24a",
    "Revision": "2113105341",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_crc24a_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/pract.cpp"],
    "Vhdl": [
      "impl\/vhdl\/crc24a_crc24a_Pipeline_loop1.vhd",
      "impl\/vhdl\/crc24a_crc24a_Pipeline_loop3.vhd",
      "impl\/vhdl\/crc24a_crc24a_Pipeline_loop4.vhd",
      "impl\/vhdl\/crc24a_crc24a_Pipeline_loop6.vhd",
      "impl\/vhdl\/crc24a_crc_V_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/crc24a_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/crc24a_mul_31ns_33ns_63_1_1.vhd",
      "impl\/vhdl\/crc24a_mul_32ns_34ns_64_1_1.vhd",
      "impl\/vhdl\/crc24a_mul_64ns_66ns_129_1_1.vhd",
      "impl\/vhdl\/crc24a_mux_255_1_1_1.vhd",
      "impl\/vhdl\/crc24a_regslice_both.vhd",
      "impl\/vhdl\/crc24a_rtc_V_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/crc24a_urem_64ns_6ns_5_68_1.vhd",
      "impl\/vhdl\/crc24a_urem_64s_6ns_5_68_1.vhd",
      "impl\/vhdl\/crc24a.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/crc24a_crc24a_Pipeline_loop1.v",
      "impl\/verilog\/crc24a_crc24a_Pipeline_loop3.v",
      "impl\/verilog\/crc24a_crc24a_Pipeline_loop4.v",
      "impl\/verilog\/crc24a_crc24a_Pipeline_loop6.v",
      "impl\/verilog\/crc24a_crc_V_RAM_AUTO_1R1W.v",
      "impl\/verilog\/crc24a_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/crc24a_mul_31ns_33ns_63_1_1.v",
      "impl\/verilog\/crc24a_mul_32ns_34ns_64_1_1.v",
      "impl\/verilog\/crc24a_mul_64ns_66ns_129_1_1.v",
      "impl\/verilog\/crc24a_mux_255_1_1_1.v",
      "impl\/verilog\/crc24a_regslice_both.v",
      "impl\/verilog\/crc24a_rtc_V_RAM_AUTO_1R1W.v",
      "impl\/verilog\/crc24a_urem_64ns_6ns_5_68_1.v",
      "impl\/verilog\/crc24a_urem_64s_6ns_5_68_1.v",
      "impl\/verilog\/crc24a.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/crc24a.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "input_r:output_r",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "input_r": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "8",
      "portPrefix": "input_r_",
      "ports": [
        "input_r_TDATA",
        "input_r_TREADY",
        "input_r_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "input"
        }]
    },
    "output_r": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "8",
      "portPrefix": "output_r_",
      "ports": [
        "output_r_TDATA",
        "output_r_TREADY",
        "output_r_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "output"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "input_r_TDATA": {
      "dir": "in",
      "width": "8"
    },
    "input_r_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "input_r_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "output_r_TDATA": {
      "dir": "out",
      "width": "8"
    },
    "output_r_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "output_r_TREADY": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "crc24a",
      "Instances": [
        {
          "ModuleName": "crc24a_Pipeline_loop1",
          "InstanceName": "grp_crc24a_Pipeline_loop1_fu_236"
        },
        {
          "ModuleName": "crc24a_Pipeline_loop3",
          "InstanceName": "grp_crc24a_Pipeline_loop3_fu_269"
        },
        {
          "ModuleName": "crc24a_Pipeline_loop4",
          "InstanceName": "grp_crc24a_Pipeline_loop4_fu_308"
        },
        {
          "ModuleName": "crc24a_Pipeline_loop6",
          "InstanceName": "grp_crc24a_Pipeline_loop6_fu_339"
        }
      ]
    },
    "Info": {
      "crc24a_Pipeline_loop1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "crc24a_Pipeline_loop3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "crc24a_Pipeline_loop4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "crc24a_Pipeline_loop6": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "crc24a": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "crc24a_Pipeline_loop1": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.614"
        },
        "Loops": [{
            "Name": "loop1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "8",
            "PipelineDepth": "76"
          }],
        "Area": {
          "DSP": "120",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "6",
          "FF": "71221",
          "AVAIL_FF": "460800",
          "UTIL_FF": "15",
          "LUT": "57231",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "24",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "crc24a_Pipeline_loop3": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.849"
        },
        "Loops": [{
            "Name": "loop3",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "146",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "431",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "crc24a_Pipeline_loop4": {
        "Latency": {
          "LatencyBest": "5",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineIIMin": "5",
          "PipelineIIMax": "-1",
          "PipelineII": "5 ~ -1",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.093"
        },
        "Loops": [{
            "Name": "loop4",
            "TripCount": "",
            "LatencyMin": "3",
            "LatencyMax": "?",
            "Latency": "3 ~ ?",
            "PipelineII": "3",
            "PipelineDepth": "3"
          }],
        "Area": {
          "DSP": "39",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "2",
          "FF": "2107",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "5205",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "crc24a_Pipeline_loop6": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.291"
        },
        "Loops": [{
            "Name": "loop6",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "70"
          }],
        "Area": {
          "DSP": "120",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "6",
          "FF": "9113",
          "AVAIL_FF": "460800",
          "UTIL_FF": "1",
          "LUT": "10149",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "4",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "crc24a": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.291"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "279",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "16",
          "FF": "82800",
          "AVAIL_FF": "460800",
          "UTIL_FF": "17",
          "LUT": "76242",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "33",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2023-07-05 16:21:47 IST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.2.2"
  }
}
