QuestaSim vlog 10.6c Compiler 2017.07 Jul 25 2017
Start time: 22:10:54 on Oct 09,2025
vlog -sv "+acc" "+cover" "+fcover" "+define+UVM_NO_DPI" "+define+WCLK=" "+define+RCLK=" -l fifo.log testbench.sv "+incdir+/tools/mentor/questasim_10.6c/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src" 
-- Compiling package uvm_pkg (uvm-1.1d Built-in)
-- Compiling package fifo_pkg
-- Importing package uvm_pkg (uvm-1.1d Built-in)
-- Compiling interface fifo_if
-- Compiling module FIFO
-- Compiling module FIFO_memory
-- Compiling module rptr_empty
-- Compiling module two_ff_sync
-- Compiling module wptr_full
-- Compiling module fifo_top
-- Importing package fifo_pkg

Top level modules:
	fifo_top
End time: 22:10:55 on Oct 09,2025, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
