{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1650554562315 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1650554562315 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 21 15:22:42 2022 " "Processing started: Thu Apr 21 15:22:42 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1650554562315 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1650554562315 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off OpenGDEMU -c OpenGDEMU " "Command: quartus_map --read_settings_files=on --write_settings_files=off OpenGDEMU -c OpenGDEMU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1650554562316 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1650554562551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/ip/Audio_PLL.v 1 1 " "Found 1 design units, including 1 entities, in source file source/ip/Audio_PLL.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_PLL " "Found entity 1: Audio_PLL" {  } { { "source/ip/Audio_PLL.v" "" { Text "/home/coltonp/Git/OpenGDEMU/FPGA/source/ip/Audio_PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1650554562597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1650554562597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/ip/FIFO.v 1 1 " "Found 1 design units, including 1 entities, in source file source/ip/FIFO.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO " "Found entity 1: FIFO" {  } { { "source/ip/FIFO.v" "" { Text "/home/coltonp/Git/OpenGDEMU/FPGA/source/ip/FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1650554562598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1650554562598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/OpenGDEMUTop.v 1 1 " "Found 1 design units, including 1 entities, in source file source/OpenGDEMUTop.v" { { "Info" "ISGN_ENTITY_NAME" "1 OpenGDEMUTop " "Found entity 1: OpenGDEMUTop" {  } { { "source/OpenGDEMUTop.v" "" { Text "/home/coltonp/Git/OpenGDEMU/FPGA/source/OpenGDEMUTop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1650554562599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1650554562599 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "async_reg spinalhdl/OpenGDEMU.v(789) " "Unrecognized synthesis attribute \"async_reg\" at spinalhdl/OpenGDEMU.v(789)" {  } { { "spinalhdl/OpenGDEMU.v" "" { Text "/home/coltonp/Git/OpenGDEMU/FPGA/spinalhdl/OpenGDEMU.v" 789 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1650554562601 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "async_reg spinalhdl/OpenGDEMU.v(790) " "Unrecognized synthesis attribute \"async_reg\" at spinalhdl/OpenGDEMU.v(790)" {  } { { "spinalhdl/OpenGDEMU.v" "" { Text "/home/coltonp/Git/OpenGDEMU/FPGA/spinalhdl/OpenGDEMU.v" 790 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1650554562601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spinalhdl/OpenGDEMU.v 3 3 " "Found 3 design units, including 3 entities, in source file spinalhdl/OpenGDEMU.v" { { "Info" "ISGN_ENTITY_NAME" "1 OpenGDEMU " "Found entity 1: OpenGDEMU" {  } { { "spinalhdl/OpenGDEMU.v" "" { Text "/home/coltonp/Git/OpenGDEMU/FPGA/spinalhdl/OpenGDEMU.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1650554562601 ""} { "Info" "ISGN_ENTITY_NAME" "2 PATA_HDD " "Found entity 2: PATA_HDD" {  } { { "spinalhdl/OpenGDEMU.v" "" { Text "/home/coltonp/Git/OpenGDEMU/FPGA/spinalhdl/OpenGDEMU.v" 188 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1650554562601 ""} { "Info" "ISGN_ENTITY_NAME" "3 BufferCC " "Found entity 3: BufferCC" {  } { { "spinalhdl/OpenGDEMU.v" "" { Text "/home/coltonp/Git/OpenGDEMU/FPGA/spinalhdl/OpenGDEMU.v" 782 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1650554562601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1650554562601 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "OpenGDEMUTop " "Elaborating entity \"OpenGDEMUTop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1650554562642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Audio_PLL Audio_PLL:cdda_pll " "Elaborating entity \"Audio_PLL\" for hierarchy \"Audio_PLL:cdda_pll\"" {  } { { "source/OpenGDEMUTop.v" "cdda_pll" { Text "/home/coltonp/Git/OpenGDEMU/FPGA/source/OpenGDEMUTop.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650554562645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Audio_PLL:cdda_pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"Audio_PLL:cdda_pll\|altpll:altpll_component\"" {  } { { "source/ip/Audio_PLL.v" "altpll_component" { Text "/home/coltonp/Git/OpenGDEMU/FPGA/source/ip/Audio_PLL.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650554562696 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Audio_PLL:cdda_pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"Audio_PLL:cdda_pll\|altpll:altpll_component\"" {  } { { "source/ip/Audio_PLL.v" "" { Text "/home/coltonp/Git/OpenGDEMU/FPGA/source/ip/Audio_PLL.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1650554562699 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Audio_PLL:cdda_pll\|altpll:altpll_component " "Instantiated megafunction \"Audio_PLL:cdda_pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650554562700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650554562700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 3 " "Parameter \"clk0_multiply_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650554562700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650554562700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650554562700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 88581 " "Parameter \"inclk0_input_frequency\" = \"88581\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650554562700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650554562700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=Audio_PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=Audio_PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650554562700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650554562700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650554562700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650554562700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650554562700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650554562700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650554562700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650554562700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650554562700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650554562700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650554562700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650554562700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650554562700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650554562700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650554562700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650554562700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650554562700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650554562700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650554562700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650554562700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650554562700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650554562700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650554562700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650554562700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650554562700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650554562700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650554562700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650554562700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650554562700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650554562700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650554562700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650554562700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650554562700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650554562700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650554562700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650554562700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650554562700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650554562700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650554562700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650554562700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650554562700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650554562700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650554562700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650554562700 ""}  } { { "source/ip/Audio_PLL.v" "" { Text "/home/coltonp/Git/OpenGDEMU/FPGA/source/ip/Audio_PLL.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1650554562700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OpenGDEMU OpenGDEMU:gdemu1 " "Elaborating entity \"OpenGDEMU\" for hierarchy \"OpenGDEMU:gdemu1\"" {  } { { "source/OpenGDEMUTop.v" "gdemu1" { Text "/home/coltonp/Git/OpenGDEMU/FPGA/source/OpenGDEMUTop.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650554562703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BufferCC OpenGDEMU:gdemu1\|BufferCC:bufferCC_4 " "Elaborating entity \"BufferCC\" for hierarchy \"OpenGDEMU:gdemu1\|BufferCC:bufferCC_4\"" {  } { { "spinalhdl/OpenGDEMU.v" "bufferCC_4" { Text "/home/coltonp/Git/OpenGDEMU/FPGA/spinalhdl/OpenGDEMU.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650554562704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PATA_HDD OpenGDEMU:gdemu1\|PATA_HDD:clockArea_slaveDevice " "Elaborating entity \"PATA_HDD\" for hierarchy \"OpenGDEMU:gdemu1\|PATA_HDD:clockArea_slaveDevice\"" {  } { { "spinalhdl/OpenGDEMU.v" "clockArea_slaveDevice" { Text "/home/coltonp/Git/OpenGDEMU/FPGA/spinalhdl/OpenGDEMU.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650554562707 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ideRegs_WR_STROBE OpenGDEMU.v(232) " "Verilog HDL or VHDL warning at OpenGDEMU.v(232): object \"ideRegs_WR_STROBE\" assigned a value but never read" {  } { { "spinalhdl/OpenGDEMU.v" "" { Text "/home/coltonp/Git/OpenGDEMU/FPGA/spinalhdl/OpenGDEMU.v" 232 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1650554562709 "|OpenGDEMUTop|OpenGDEMU:gdemu1|PATA_HDD:clockArea_slaveDevice"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ideRegs_nIEN OpenGDEMU.v(238) " "Verilog HDL or VHDL warning at OpenGDEMU.v(238): object \"ideRegs_nIEN\" assigned a value but never read" {  } { { "spinalhdl/OpenGDEMU.v" "" { Text "/home/coltonp/Git/OpenGDEMU/FPGA/spinalhdl/OpenGDEMU.v" 238 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1650554562709 "|OpenGDEMUTop|OpenGDEMU:gdemu1|PATA_HDD:clockArea_slaveDevice"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo OpenGDEMU:gdemu1\|PATA_HDD:clockArea_slaveDevice\|scfifo:ideRegs_readFIFO " "Elaborating entity \"scfifo\" for hierarchy \"OpenGDEMU:gdemu1\|PATA_HDD:clockArea_slaveDevice\|scfifo:ideRegs_readFIFO\"" {  } { { "spinalhdl/OpenGDEMU.v" "ideRegs_readFIFO" { Text "/home/coltonp/Git/OpenGDEMU/FPGA/spinalhdl/OpenGDEMU.v" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650554562746 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "OpenGDEMU:gdemu1\|PATA_HDD:clockArea_slaveDevice\|scfifo:ideRegs_readFIFO " "Elaborated megafunction instantiation \"OpenGDEMU:gdemu1\|PATA_HDD:clockArea_slaveDevice\|scfifo:ideRegs_readFIFO\"" {  } { { "spinalhdl/OpenGDEMU.v" "" { Text "/home/coltonp/Git/OpenGDEMU/FPGA/spinalhdl/OpenGDEMU.v" 330 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1650554562747 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "OpenGDEMU:gdemu1\|PATA_HDD:clockArea_slaveDevice\|scfifo:ideRegs_readFIFO " "Instantiated megafunction \"OpenGDEMU:gdemu1\|PATA_HDD:clockArea_slaveDevice\|scfifo:ideRegs_readFIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650554562747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650554562747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650554562747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650554562747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 0 " "Parameter \"almost_full_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650554562747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 0 " "Parameter \"almost_empty_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650554562747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650554562747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650554562747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650554562747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650554562747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_usedw_msb_bit ON " "Parameter \"add_usedw_msb_bit\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650554562747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650554562747 ""}  } { { "spinalhdl/OpenGDEMU.v" "" { Text "/home/coltonp/Git/OpenGDEMU/FPGA/spinalhdl/OpenGDEMU.v" 330 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1650554562747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_tt71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_tt71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_tt71 " "Found entity 1: scfifo_tt71" {  } { { "db/scfifo_tt71.tdf" "" { Text "/home/coltonp/Git/OpenGDEMU/FPGA/db/scfifo_tt71.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1650554562784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1650554562784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_tt71 OpenGDEMU:gdemu1\|PATA_HDD:clockArea_slaveDevice\|scfifo:ideRegs_readFIFO\|scfifo_tt71:auto_generated " "Elaborating entity \"scfifo_tt71\" for hierarchy \"OpenGDEMU:gdemu1\|PATA_HDD:clockArea_slaveDevice\|scfifo:ideRegs_readFIFO\|scfifo_tt71:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/opt/quartus/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650554562785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_u611.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_u611.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_u611 " "Found entity 1: a_dpfifo_u611" {  } { { "db/a_dpfifo_u611.tdf" "" { Text "/home/coltonp/Git/OpenGDEMU/FPGA/db/a_dpfifo_u611.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1650554562789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1650554562789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_u611 OpenGDEMU:gdemu1\|PATA_HDD:clockArea_slaveDevice\|scfifo:ideRegs_readFIFO\|scfifo_tt71:auto_generated\|a_dpfifo_u611:dpfifo " "Elaborating entity \"a_dpfifo_u611\" for hierarchy \"OpenGDEMU:gdemu1\|PATA_HDD:clockArea_slaveDevice\|scfifo:ideRegs_readFIFO\|scfifo_tt71:auto_generated\|a_dpfifo_u611:dpfifo\"" {  } { { "db/scfifo_tt71.tdf" "dpfifo" { Text "/home/coltonp/Git/OpenGDEMU/FPGA/db/scfifo_tt71.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650554562789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bi81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bi81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bi81 " "Found entity 1: altsyncram_bi81" {  } { { "db/altsyncram_bi81.tdf" "" { Text "/home/coltonp/Git/OpenGDEMU/FPGA/db/altsyncram_bi81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1650554562830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1650554562830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bi81 OpenGDEMU:gdemu1\|PATA_HDD:clockArea_slaveDevice\|scfifo:ideRegs_readFIFO\|scfifo_tt71:auto_generated\|a_dpfifo_u611:dpfifo\|altsyncram_bi81:FIFOram " "Elaborating entity \"altsyncram_bi81\" for hierarchy \"OpenGDEMU:gdemu1\|PATA_HDD:clockArea_slaveDevice\|scfifo:ideRegs_readFIFO\|scfifo_tt71:auto_generated\|a_dpfifo_u611:dpfifo\|altsyncram_bi81:FIFOram\"" {  } { { "db/a_dpfifo_u611.tdf" "FIFOram" { Text "/home/coltonp/Git/OpenGDEMU/FPGA/db/a_dpfifo_u611.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650554562831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_cp8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_cp8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_cp8 " "Found entity 1: cmpr_cp8" {  } { { "db/cmpr_cp8.tdf" "" { Text "/home/coltonp/Git/OpenGDEMU/FPGA/db/cmpr_cp8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1650554562868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1650554562868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_cp8 OpenGDEMU:gdemu1\|PATA_HDD:clockArea_slaveDevice\|scfifo:ideRegs_readFIFO\|scfifo_tt71:auto_generated\|a_dpfifo_u611:dpfifo\|cmpr_cp8:almost_full_comparer " "Elaborating entity \"cmpr_cp8\" for hierarchy \"OpenGDEMU:gdemu1\|PATA_HDD:clockArea_slaveDevice\|scfifo:ideRegs_readFIFO\|scfifo_tt71:auto_generated\|a_dpfifo_u611:dpfifo\|cmpr_cp8:almost_full_comparer\"" {  } { { "db/a_dpfifo_u611.tdf" "almost_full_comparer" { Text "/home/coltonp/Git/OpenGDEMU/FPGA/db/a_dpfifo_u611.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650554562868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_cp8 OpenGDEMU:gdemu1\|PATA_HDD:clockArea_slaveDevice\|scfifo:ideRegs_readFIFO\|scfifo_tt71:auto_generated\|a_dpfifo_u611:dpfifo\|cmpr_cp8:three_comparison " "Elaborating entity \"cmpr_cp8\" for hierarchy \"OpenGDEMU:gdemu1\|PATA_HDD:clockArea_slaveDevice\|scfifo:ideRegs_readFIFO\|scfifo_tt71:auto_generated\|a_dpfifo_u611:dpfifo\|cmpr_cp8:three_comparison\"" {  } { { "db/a_dpfifo_u611.tdf" "three_comparison" { Text "/home/coltonp/Git/OpenGDEMU/FPGA/db/a_dpfifo_u611.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650554562870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ijb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ijb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ijb " "Found entity 1: cntr_ijb" {  } { { "db/cntr_ijb.tdf" "" { Text "/home/coltonp/Git/OpenGDEMU/FPGA/db/cntr_ijb.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1650554562906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1650554562906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ijb OpenGDEMU:gdemu1\|PATA_HDD:clockArea_slaveDevice\|scfifo:ideRegs_readFIFO\|scfifo_tt71:auto_generated\|a_dpfifo_u611:dpfifo\|cntr_ijb:rd_ptr_msb " "Elaborating entity \"cntr_ijb\" for hierarchy \"OpenGDEMU:gdemu1\|PATA_HDD:clockArea_slaveDevice\|scfifo:ideRegs_readFIFO\|scfifo_tt71:auto_generated\|a_dpfifo_u611:dpfifo\|cntr_ijb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_u611.tdf" "rd_ptr_msb" { Text "/home/coltonp/Git/OpenGDEMU/FPGA/db/a_dpfifo_u611.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650554562907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6l7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6l7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6l7 " "Found entity 1: cntr_6l7" {  } { { "db/cntr_6l7.tdf" "" { Text "/home/coltonp/Git/OpenGDEMU/FPGA/db/cntr_6l7.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1650554562944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1650554562944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_6l7 OpenGDEMU:gdemu1\|PATA_HDD:clockArea_slaveDevice\|scfifo:ideRegs_readFIFO\|scfifo_tt71:auto_generated\|a_dpfifo_u611:dpfifo\|cntr_6l7:usedw_counter " "Elaborating entity \"cntr_6l7\" for hierarchy \"OpenGDEMU:gdemu1\|PATA_HDD:clockArea_slaveDevice\|scfifo:ideRegs_readFIFO\|scfifo_tt71:auto_generated\|a_dpfifo_u611:dpfifo\|cntr_6l7:usedw_counter\"" {  } { { "db/a_dpfifo_u611.tdf" "usedw_counter" { Text "/home/coltonp/Git/OpenGDEMU/FPGA/db/a_dpfifo_u611.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650554562944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qkb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qkb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qkb " "Found entity 1: cntr_qkb" {  } { { "db/cntr_qkb.tdf" "" { Text "/home/coltonp/Git/OpenGDEMU/FPGA/db/cntr_qkb.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1650554562981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1650554562981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_qkb OpenGDEMU:gdemu1\|PATA_HDD:clockArea_slaveDevice\|scfifo:ideRegs_readFIFO\|scfifo_tt71:auto_generated\|a_dpfifo_u611:dpfifo\|cntr_qkb:wr_ptr " "Elaborating entity \"cntr_qkb\" for hierarchy \"OpenGDEMU:gdemu1\|PATA_HDD:clockArea_slaveDevice\|scfifo:ideRegs_readFIFO\|scfifo_tt71:auto_generated\|a_dpfifo_u611:dpfifo\|cntr_qkb:wr_ptr\"" {  } { { "db/a_dpfifo_u611.tdf" "wr_ptr" { Text "/home/coltonp/Git/OpenGDEMU/FPGA/db/a_dpfifo_u611.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650554562982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo OpenGDEMU:gdemu1\|PATA_HDD:clockArea_slaveDevice\|scfifo:ideRegs_writeFIFO " "Elaborating entity \"scfifo\" for hierarchy \"OpenGDEMU:gdemu1\|PATA_HDD:clockArea_slaveDevice\|scfifo:ideRegs_writeFIFO\"" {  } { { "spinalhdl/OpenGDEMU.v" "ideRegs_writeFIFO" { Text "/home/coltonp/Git/OpenGDEMU/FPGA/spinalhdl/OpenGDEMU.v" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650554563008 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "OpenGDEMU:gdemu1\|PATA_HDD:clockArea_slaveDevice\|scfifo:ideRegs_writeFIFO " "Elaborated megafunction instantiation \"OpenGDEMU:gdemu1\|PATA_HDD:clockArea_slaveDevice\|scfifo:ideRegs_writeFIFO\"" {  } { { "spinalhdl/OpenGDEMU.v" "" { Text "/home/coltonp/Git/OpenGDEMU/FPGA/spinalhdl/OpenGDEMU.v" 357 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1650554563009 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "OpenGDEMU:gdemu1\|PATA_HDD:clockArea_slaveDevice\|scfifo:ideRegs_writeFIFO " "Instantiated megafunction \"OpenGDEMU:gdemu1\|PATA_HDD:clockArea_slaveDevice\|scfifo:ideRegs_writeFIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650554563009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650554563009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650554563009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650554563009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 0 " "Parameter \"almost_full_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650554563009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 0 " "Parameter \"almost_empty_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650554563009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650554563009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650554563009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650554563009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650554563009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_usedw_msb_bit ON " "Parameter \"add_usedw_msb_bit\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650554563009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1650554563009 ""}  } { { "spinalhdl/OpenGDEMU.v" "" { Text "/home/coltonp/Git/OpenGDEMU/FPGA/spinalhdl/OpenGDEMU.v" 357 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1650554563009 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "spinalhdl/OpenGDEMU.v" "" { Text "/home/coltonp/Git/OpenGDEMU/FPGA/spinalhdl/OpenGDEMU.v" 174 -1 0 } } { "spinalhdl/OpenGDEMU.v" "" { Text "/home/coltonp/Git/OpenGDEMU/FPGA/spinalhdl/OpenGDEMU.v" 239 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1650554563577 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1650554563577 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DC_SCK GND " "Pin \"DC_SCK\" is stuck at GND" {  } { { "source/OpenGDEMUTop.v" "" { Text "/home/coltonp/Git/OpenGDEMU/FPGA/source/OpenGDEMUTop.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1650554563823 "|OpenGDEMUTop|DC_SCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DC_SDAT VCC " "Pin \"DC_SDAT\" is stuck at VCC" {  } { { "source/OpenGDEMUTop.v" "" { Text "/home/coltonp/Git/OpenGDEMU/FPGA/source/OpenGDEMUTop.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1650554563823 "|OpenGDEMUTop|DC_SDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "DC_LRCK GND " "Pin \"DC_LRCK\" is stuck at GND" {  } { { "source/OpenGDEMUTop.v" "" { Text "/home/coltonp/Git/OpenGDEMU/FPGA/source/OpenGDEMUTop.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1650554563823 "|OpenGDEMUTop|DC_LRCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DC_EMPH VCC " "Pin \"DC_EMPH\" is stuck at VCC" {  } { { "source/OpenGDEMUTop.v" "" { Text "/home/coltonp/Git/OpenGDEMU/FPGA/source/OpenGDEMUTop.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1650554563823 "|OpenGDEMUTop|DC_EMPH"} { "Warning" "WMLS_MLS_STUCK_PIN" "DC_DMARQ GND " "Pin \"DC_DMARQ\" is stuck at GND" {  } { { "source/OpenGDEMUTop.v" "" { Text "/home/coltonp/Git/OpenGDEMU/FPGA/source/OpenGDEMUTop.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1650554563823 "|OpenGDEMUTop|DC_DMARQ"} { "Warning" "WMLS_MLS_STUCK_PIN" "DC_IORDY VCC " "Pin \"DC_IORDY\" is stuck at VCC" {  } { { "source/OpenGDEMUTop.v" "" { Text "/home/coltonp/Git/OpenGDEMU/FPGA/source/OpenGDEMUTop.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1650554563823 "|OpenGDEMUTop|DC_IORDY"} { "Warning" "WMLS_MLS_STUCK_PIN" "DC_INTRQ GND " "Pin \"DC_INTRQ\" is stuck at GND" {  } { { "source/OpenGDEMUTop.v" "" { Text "/home/coltonp/Git/OpenGDEMU/FPGA/source/OpenGDEMUTop.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1650554563823 "|OpenGDEMUTop|DC_INTRQ"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1650554563823 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1650554564952 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1650554564952 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DC_DMACKn " "No output dependent on input pin \"DC_DMACKn\"" {  } { { "source/OpenGDEMUTop.v" "" { Text "/home/coltonp/Git/OpenGDEMU/FPGA/source/OpenGDEMUTop.v" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1650554565036 "|OpenGDEMUTop|DC_DMACKn"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1650554565036 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "696 " "Implemented 696 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Implemented 25 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1650554565037 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1650554565037 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1650554565037 ""} { "Info" "ICUT_CUT_TM_LCELLS" "597 " "Implemented 597 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1650554565037 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1650554565037 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1650554565037 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1650554565037 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "349 " "Peak virtual memory: 349 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1650554565049 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 21 15:22:45 2022 " "Processing ended: Thu Apr 21 15:22:45 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1650554565049 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1650554565049 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1650554565049 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1650554565049 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1650554566140 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1650554566141 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 21 15:22:45 2022 " "Processing started: Thu Apr 21 15:22:45 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1650554566141 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1650554566141 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off OpenGDEMU -c OpenGDEMU " "Command: quartus_fit --read_settings_files=off --write_settings_files=off OpenGDEMU -c OpenGDEMU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1650554566141 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1650554566163 ""}
{ "Info" "0" "" "Project  = OpenGDEMU" {  } {  } 0 0 "Project  = OpenGDEMU" 0 0 "Fitter" 0 0 1650554566164 ""}
{ "Info" "0" "" "Revision = OpenGDEMU" {  } {  } 0 0 "Revision = OpenGDEMU" 0 0 "Fitter" 0 0 1650554566164 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1650554566262 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "OpenGDEMU EP2C5T144C8 " "Selected device EP2C5T144C8 for design \"OpenGDEMU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1650554566268 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1650554566283 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1650554566283 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Audio_PLL:cdda_pll\|altpll:altpll_component\|pll Cyclone II PLL " "Implemented PLL \"Audio_PLL:cdda_pll\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Audio_PLL:cdda_pll\|altpll:altpll_component\|_clk0 3 1 0 0 " "Implementing clock multiplication of 3, clock division of 1, and phase shift of 0 degrees (0 ps) for Audio_PLL:cdda_pll\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "/opt/quartus/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "/home/coltonp/Git/OpenGDEMU/FPGA/" { { 0 { 0 ""} 0 504 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1650554566306 ""}  } { { "altpll.tdf" "" { Text "/opt/quartus/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "/home/coltonp/Git/OpenGDEMU/FPGA/" { { 0 { 0 ""} 0 504 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1650554566306 ""}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "OpenGDEMU:gdemu1\|PATA_HDD:clockArea_slaveDevice\|scfifo:ideRegs_writeFIFO\|scfifo_tt71:auto_generated\|a_dpfifo_u611:dpfifo\|altsyncram_bi81:FIFOram\|ram_block1a0 " "Atom \"OpenGDEMU:gdemu1\|PATA_HDD:clockArea_slaveDevice\|scfifo:ideRegs_writeFIFO\|scfifo_tt71:auto_generated\|a_dpfifo_u611:dpfifo\|altsyncram_bi81:FIFOram\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1650554566309 "|OpenGDEMUTop|OpenGDEMU:gdemu1|PATA_HDD:clockArea_slaveDevice|scfifo:ideRegs_writeFIFO|scfifo_tt71:auto_generated|a_dpfifo_u611:dpfifo|altsyncram_bi81:FIFOram|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "OpenGDEMU:gdemu1\|PATA_HDD:clockArea_slaveDevice\|scfifo:ideRegs_writeFIFO\|scfifo_tt71:auto_generated\|a_dpfifo_u611:dpfifo\|altsyncram_bi81:FIFOram\|ram_block1a1 " "Atom \"OpenGDEMU:gdemu1\|PATA_HDD:clockArea_slaveDevice\|scfifo:ideRegs_writeFIFO\|scfifo_tt71:auto_generated\|a_dpfifo_u611:dpfifo\|altsyncram_bi81:FIFOram\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1650554566309 "|OpenGDEMUTop|OpenGDEMU:gdemu1|PATA_HDD:clockArea_slaveDevice|scfifo:ideRegs_writeFIFO|scfifo_tt71:auto_generated|a_dpfifo_u611:dpfifo|altsyncram_bi81:FIFOram|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "OpenGDEMU:gdemu1\|PATA_HDD:clockArea_slaveDevice\|scfifo:ideRegs_writeFIFO\|scfifo_tt71:auto_generated\|a_dpfifo_u611:dpfifo\|altsyncram_bi81:FIFOram\|ram_block1a2 " "Atom \"OpenGDEMU:gdemu1\|PATA_HDD:clockArea_slaveDevice\|scfifo:ideRegs_writeFIFO\|scfifo_tt71:auto_generated\|a_dpfifo_u611:dpfifo\|altsyncram_bi81:FIFOram\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1650554566309 "|OpenGDEMUTop|OpenGDEMU:gdemu1|PATA_HDD:clockArea_slaveDevice|scfifo:ideRegs_writeFIFO|scfifo_tt71:auto_generated|a_dpfifo_u611:dpfifo|altsyncram_bi81:FIFOram|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "OpenGDEMU:gdemu1\|PATA_HDD:clockArea_slaveDevice\|scfifo:ideRegs_writeFIFO\|scfifo_tt71:auto_generated\|a_dpfifo_u611:dpfifo\|altsyncram_bi81:FIFOram\|ram_block1a3 " "Atom \"OpenGDEMU:gdemu1\|PATA_HDD:clockArea_slaveDevice\|scfifo:ideRegs_writeFIFO\|scfifo_tt71:auto_generated\|a_dpfifo_u611:dpfifo\|altsyncram_bi81:FIFOram\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1650554566309 "|OpenGDEMUTop|OpenGDEMU:gdemu1|PATA_HDD:clockArea_slaveDevice|scfifo:ideRegs_writeFIFO|scfifo_tt71:auto_generated|a_dpfifo_u611:dpfifo|altsyncram_bi81:FIFOram|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "OpenGDEMU:gdemu1\|PATA_HDD:clockArea_slaveDevice\|scfifo:ideRegs_writeFIFO\|scfifo_tt71:auto_generated\|a_dpfifo_u611:dpfifo\|altsyncram_bi81:FIFOram\|ram_block1a4 " "Atom \"OpenGDEMU:gdemu1\|PATA_HDD:clockArea_slaveDevice\|scfifo:ideRegs_writeFIFO\|scfifo_tt71:auto_generated\|a_dpfifo_u611:dpfifo\|altsyncram_bi81:FIFOram\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1650554566309 "|OpenGDEMUTop|OpenGDEMU:gdemu1|PATA_HDD:clockArea_slaveDevice|scfifo:ideRegs_writeFIFO|scfifo_tt71:auto_generated|a_dpfifo_u611:dpfifo|altsyncram_bi81:FIFOram|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "OpenGDEMU:gdemu1\|PATA_HDD:clockArea_slaveDevice\|scfifo:ideRegs_writeFIFO\|scfifo_tt71:auto_generated\|a_dpfifo_u611:dpfifo\|altsyncram_bi81:FIFOram\|ram_block1a5 " "Atom \"OpenGDEMU:gdemu1\|PATA_HDD:clockArea_slaveDevice\|scfifo:ideRegs_writeFIFO\|scfifo_tt71:auto_generated\|a_dpfifo_u611:dpfifo\|altsyncram_bi81:FIFOram\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1650554566309 "|OpenGDEMUTop|OpenGDEMU:gdemu1|PATA_HDD:clockArea_slaveDevice|scfifo:ideRegs_writeFIFO|scfifo_tt71:auto_generated|a_dpfifo_u611:dpfifo|altsyncram_bi81:FIFOram|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "OpenGDEMU:gdemu1\|PATA_HDD:clockArea_slaveDevice\|scfifo:ideRegs_writeFIFO\|scfifo_tt71:auto_generated\|a_dpfifo_u611:dpfifo\|altsyncram_bi81:FIFOram\|ram_block1a6 " "Atom \"OpenGDEMU:gdemu1\|PATA_HDD:clockArea_slaveDevice\|scfifo:ideRegs_writeFIFO\|scfifo_tt71:auto_generated\|a_dpfifo_u611:dpfifo\|altsyncram_bi81:FIFOram\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1650554566309 "|OpenGDEMUTop|OpenGDEMU:gdemu1|PATA_HDD:clockArea_slaveDevice|scfifo:ideRegs_writeFIFO|scfifo_tt71:auto_generated|a_dpfifo_u611:dpfifo|altsyncram_bi81:FIFOram|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "OpenGDEMU:gdemu1\|PATA_HDD:clockArea_slaveDevice\|scfifo:ideRegs_writeFIFO\|scfifo_tt71:auto_generated\|a_dpfifo_u611:dpfifo\|altsyncram_bi81:FIFOram\|ram_block1a7 " "Atom \"OpenGDEMU:gdemu1\|PATA_HDD:clockArea_slaveDevice\|scfifo:ideRegs_writeFIFO\|scfifo_tt71:auto_generated\|a_dpfifo_u611:dpfifo\|altsyncram_bi81:FIFOram\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1650554566309 "|OpenGDEMUTop|OpenGDEMU:gdemu1|PATA_HDD:clockArea_slaveDevice|scfifo:ideRegs_writeFIFO|scfifo_tt71:auto_generated|a_dpfifo_u611:dpfifo|altsyncram_bi81:FIFOram|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "OpenGDEMU:gdemu1\|PATA_HDD:clockArea_slaveDevice\|scfifo:ideRegs_writeFIFO\|scfifo_tt71:auto_generated\|a_dpfifo_u611:dpfifo\|altsyncram_bi81:FIFOram\|ram_block1a8 " "Atom \"OpenGDEMU:gdemu1\|PATA_HDD:clockArea_slaveDevice\|scfifo:ideRegs_writeFIFO\|scfifo_tt71:auto_generated\|a_dpfifo_u611:dpfifo\|altsyncram_bi81:FIFOram\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1650554566309 "|OpenGDEMUTop|OpenGDEMU:gdemu1|PATA_HDD:clockArea_slaveDevice|scfifo:ideRegs_writeFIFO|scfifo_tt71:auto_generated|a_dpfifo_u611:dpfifo|altsyncram_bi81:FIFOram|ram_block1a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "OpenGDEMU:gdemu1\|PATA_HDD:clockArea_slaveDevice\|scfifo:ideRegs_writeFIFO\|scfifo_tt71:auto_generated\|a_dpfifo_u611:dpfifo\|altsyncram_bi81:FIFOram\|ram_block1a9 " "Atom \"OpenGDEMU:gdemu1\|PATA_HDD:clockArea_slaveDevice\|scfifo:ideRegs_writeFIFO\|scfifo_tt71:auto_generated\|a_dpfifo_u611:dpfifo\|altsyncram_bi81:FIFOram\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1650554566309 "|OpenGDEMUTop|OpenGDEMU:gdemu1|PATA_HDD:clockArea_slaveDevice|scfifo:ideRegs_writeFIFO|scfifo_tt71:auto_generated|a_dpfifo_u611:dpfifo|altsyncram_bi81:FIFOram|ram_block1a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "OpenGDEMU:gdemu1\|PATA_HDD:clockArea_slaveDevice\|scfifo:ideRegs_writeFIFO\|scfifo_tt71:auto_generated\|a_dpfifo_u611:dpfifo\|altsyncram_bi81:FIFOram\|ram_block1a10 " "Atom \"OpenGDEMU:gdemu1\|PATA_HDD:clockArea_slaveDevice\|scfifo:ideRegs_writeFIFO\|scfifo_tt71:auto_generated\|a_dpfifo_u611:dpfifo\|altsyncram_bi81:FIFOram\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1650554566309 "|OpenGDEMUTop|OpenGDEMU:gdemu1|PATA_HDD:clockArea_slaveDevice|scfifo:ideRegs_writeFIFO|scfifo_tt71:auto_generated|a_dpfifo_u611:dpfifo|altsyncram_bi81:FIFOram|ram_block1a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "OpenGDEMU:gdemu1\|PATA_HDD:clockArea_slaveDevice\|scfifo:ideRegs_writeFIFO\|scfifo_tt71:auto_generated\|a_dpfifo_u611:dpfifo\|altsyncram_bi81:FIFOram\|ram_block1a11 " "Atom \"OpenGDEMU:gdemu1\|PATA_HDD:clockArea_slaveDevice\|scfifo:ideRegs_writeFIFO\|scfifo_tt71:auto_generated\|a_dpfifo_u611:dpfifo\|altsyncram_bi81:FIFOram\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1650554566309 "|OpenGDEMUTop|OpenGDEMU:gdemu1|PATA_HDD:clockArea_slaveDevice|scfifo:ideRegs_writeFIFO|scfifo_tt71:auto_generated|a_dpfifo_u611:dpfifo|altsyncram_bi81:FIFOram|ram_block1a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "OpenGDEMU:gdemu1\|PATA_HDD:clockArea_slaveDevice\|scfifo:ideRegs_writeFIFO\|scfifo_tt71:auto_generated\|a_dpfifo_u611:dpfifo\|altsyncram_bi81:FIFOram\|ram_block1a12 " "Atom \"OpenGDEMU:gdemu1\|PATA_HDD:clockArea_slaveDevice\|scfifo:ideRegs_writeFIFO\|scfifo_tt71:auto_generated\|a_dpfifo_u611:dpfifo\|altsyncram_bi81:FIFOram\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1650554566309 "|OpenGDEMUTop|OpenGDEMU:gdemu1|PATA_HDD:clockArea_slaveDevice|scfifo:ideRegs_writeFIFO|scfifo_tt71:auto_generated|a_dpfifo_u611:dpfifo|altsyncram_bi81:FIFOram|ram_block1a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "OpenGDEMU:gdemu1\|PATA_HDD:clockArea_slaveDevice\|scfifo:ideRegs_writeFIFO\|scfifo_tt71:auto_generated\|a_dpfifo_u611:dpfifo\|altsyncram_bi81:FIFOram\|ram_block1a13 " "Atom \"OpenGDEMU:gdemu1\|PATA_HDD:clockArea_slaveDevice\|scfifo:ideRegs_writeFIFO\|scfifo_tt71:auto_generated\|a_dpfifo_u611:dpfifo\|altsyncram_bi81:FIFOram\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1650554566309 "|OpenGDEMUTop|OpenGDEMU:gdemu1|PATA_HDD:clockArea_slaveDevice|scfifo:ideRegs_writeFIFO|scfifo_tt71:auto_generated|a_dpfifo_u611:dpfifo|altsyncram_bi81:FIFOram|ram_block1a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "OpenGDEMU:gdemu1\|PATA_HDD:clockArea_slaveDevice\|scfifo:ideRegs_writeFIFO\|scfifo_tt71:auto_generated\|a_dpfifo_u611:dpfifo\|altsyncram_bi81:FIFOram\|ram_block1a14 " "Atom \"OpenGDEMU:gdemu1\|PATA_HDD:clockArea_slaveDevice\|scfifo:ideRegs_writeFIFO\|scfifo_tt71:auto_generated\|a_dpfifo_u611:dpfifo\|altsyncram_bi81:FIFOram\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1650554566309 "|OpenGDEMUTop|OpenGDEMU:gdemu1|PATA_HDD:clockArea_slaveDevice|scfifo:ideRegs_writeFIFO|scfifo_tt71:auto_generated|a_dpfifo_u611:dpfifo|altsyncram_bi81:FIFOram|ram_block1a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "OpenGDEMU:gdemu1\|PATA_HDD:clockArea_slaveDevice\|scfifo:ideRegs_writeFIFO\|scfifo_tt71:auto_generated\|a_dpfifo_u611:dpfifo\|altsyncram_bi81:FIFOram\|ram_block1a15 " "Atom \"OpenGDEMU:gdemu1\|PATA_HDD:clockArea_slaveDevice\|scfifo:ideRegs_writeFIFO\|scfifo_tt71:auto_generated\|a_dpfifo_u611:dpfifo\|altsyncram_bi81:FIFOram\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1650554566309 "|OpenGDEMUTop|OpenGDEMU:gdemu1|PATA_HDD:clockArea_slaveDevice|scfifo:ideRegs_writeFIFO|scfifo_tt71:auto_generated|a_dpfifo_u611:dpfifo|altsyncram_bi81:FIFOram|ram_block1a15"}  } {  } 0 119042 "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" 0 0 "Fitter" 0 -1 1650554566309 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1650554566407 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1650554566416 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Device EP2C5T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1650554566554 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Device EP2C8T144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1650554566554 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Device EP2C8T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1650554566554 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1650554566554 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "/opt/quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/quartus/quartus/linux/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/coltonp/Git/OpenGDEMU/FPGA/" { { 0 { 0 ""} 0 2036 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1650554566559 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1650554566559 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1650554566563 ""}
{ "Info" "ISTA_SDC_FOUND" "OpenGDEMU.sdc " "Reading SDC File: 'OpenGDEMU.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1650554566719 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1650554566735 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1650554566735 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1650554566735 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  29.527 Audio_PLL:cdda_pll\|altpll:altpll_component\|_clk0 " "  29.527 Audio_PLL:cdda_pll\|altpll:altpll_component\|_clk0" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1650554566735 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  88.581 CLK_11_2896_MHz " "  88.581 CLK_11_2896_MHz" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1650554566735 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.833   CLK_48_MHz " "  20.833   CLK_48_MHz" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1650554566735 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1650554566735 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Audio_PLL:cdda_pll\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1) " "Automatically promoted node Audio_PLL:cdda_pll\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1650554566784 ""}  } { { "altpll.tdf" "" { Text "/opt/quartus/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { Audio_PLL:cdda_pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/coltonp/Git/OpenGDEMU/FPGA/" { { 0 { 0 ""} 0 504 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1650554566784 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1650554566879 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1650554566880 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1650554566881 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1650554566882 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1650554566884 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1650554566885 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1650554566885 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1650554566886 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1650554566908 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1650554566909 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1650554566909 ""}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "Audio_PLL:cdda_pll\|altpll:altpll_component\|pll compensate_clock 0 " "PLL \"Audio_PLL:cdda_pll\|altpll:altpll_component\|pll\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[0\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "altpll.tdf" "" { Text "/opt/quartus/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "source/ip/Audio_PLL.v" "" { Text "/home/coltonp/Git/OpenGDEMU/FPGA/source/ip/Audio_PLL.v" 90 0 0 } } { "source/OpenGDEMUTop.v" "" { Text "/home/coltonp/Git/OpenGDEMU/FPGA/source/OpenGDEMUTop.v" 39 0 0 } }  } 0 15058 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "Fitter" 0 -1 1650554566929 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "Audio_PLL:cdda_pll\|altpll:altpll_component\|pll clk\[0\] DC_CDCLK " "PLL \"Audio_PLL:cdda_pll\|altpll:altpll_component\|pll\" output port clk\[0\] feeds output pin \"DC_CDCLK\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "/opt/quartus/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "source/ip/Audio_PLL.v" "" { Text "/home/coltonp/Git/OpenGDEMU/FPGA/source/ip/Audio_PLL.v" 90 0 0 } } { "source/OpenGDEMUTop.v" "" { Text "/home/coltonp/Git/OpenGDEMU/FPGA/source/OpenGDEMUTop.v" 39 0 0 } } { "source/OpenGDEMUTop.v" "" { Text "/home/coltonp/Git/OpenGDEMU/FPGA/source/OpenGDEMUTop.v" 17 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1650554566929 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1650554566941 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1650554567264 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1650554567445 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1650554567457 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1650554567665 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1650554567665 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1650554567795 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Router estimated average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X14_Y0 X28_Y14 " "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } { { "loc" "" { Generic "/home/coltonp/Git/OpenGDEMU/FPGA/" { { 1 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} 14 0 15 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1650554568594 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1650554568594 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1650554568658 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1650554568660 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1650554568660 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1650554568660 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.59 " "Total time spent on timing analysis during the Fitter is 0.59 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1650554568686 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1650554568691 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "41 " "Found 41 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MCU_DATA\[0\] 0 " "Pin \"MCU_DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1650554568710 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MCU_DATA\[1\] 0 " "Pin \"MCU_DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1650554568710 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MCU_DATA\[2\] 0 " "Pin \"MCU_DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1650554568710 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MCU_DATA\[3\] 0 " "Pin \"MCU_DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1650554568710 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MCU_DATA\[4\] 0 " "Pin \"MCU_DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1650554568710 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MCU_DATA\[5\] 0 " "Pin \"MCU_DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1650554568710 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MCU_DATA\[6\] 0 " "Pin \"MCU_DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1650554568710 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MCU_DATA\[7\] 0 " "Pin \"MCU_DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1650554568710 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MCU_DATA\[8\] 0 " "Pin \"MCU_DATA\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1650554568710 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MCU_DATA\[9\] 0 " "Pin \"MCU_DATA\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1650554568710 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MCU_DATA\[10\] 0 " "Pin \"MCU_DATA\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1650554568710 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MCU_DATA\[11\] 0 " "Pin \"MCU_DATA\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1650554568710 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MCU_DATA\[12\] 0 " "Pin \"MCU_DATA\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1650554568710 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MCU_DATA\[13\] 0 " "Pin \"MCU_DATA\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1650554568710 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MCU_DATA\[14\] 0 " "Pin \"MCU_DATA\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1650554568710 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MCU_DATA\[15\] 0 " "Pin \"MCU_DATA\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1650554568710 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DC_DATA\[0\] 0 " "Pin \"DC_DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1650554568710 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DC_DATA\[1\] 0 " "Pin \"DC_DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1650554568710 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DC_DATA\[2\] 0 " "Pin \"DC_DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1650554568710 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DC_DATA\[3\] 0 " "Pin \"DC_DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1650554568710 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DC_DATA\[4\] 0 " "Pin \"DC_DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1650554568710 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DC_DATA\[5\] 0 " "Pin \"DC_DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1650554568710 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DC_DATA\[6\] 0 " "Pin \"DC_DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1650554568710 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DC_DATA\[7\] 0 " "Pin \"DC_DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1650554568710 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DC_DATA\[8\] 0 " "Pin \"DC_DATA\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1650554568710 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DC_DATA\[9\] 0 " "Pin \"DC_DATA\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1650554568710 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DC_DATA\[10\] 0 " "Pin \"DC_DATA\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1650554568710 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DC_DATA\[11\] 0 " "Pin \"DC_DATA\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1650554568710 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DC_DATA\[12\] 0 " "Pin \"DC_DATA\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1650554568710 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DC_DATA\[13\] 0 " "Pin \"DC_DATA\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1650554568710 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DC_DATA\[14\] 0 " "Pin \"DC_DATA\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1650554568710 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DC_DATA\[15\] 0 " "Pin \"DC_DATA\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1650554568710 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MCU_IRQn 0 " "Pin \"MCU_IRQn\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1650554568710 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DC_CDCLK 0 " "Pin \"DC_CDCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1650554568710 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DC_SCK 0 " "Pin \"DC_SCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1650554568710 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DC_SDAT 0 " "Pin \"DC_SDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1650554568710 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DC_LRCK 0 " "Pin \"DC_LRCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1650554568710 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DC_EMPH 0 " "Pin \"DC_EMPH\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1650554568710 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DC_DMARQ 0 " "Pin \"DC_DMARQ\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1650554568710 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DC_IORDY 0 " "Pin \"DC_IORDY\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1650554568710 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DC_INTRQ 0 " "Pin \"DC_INTRQ\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1650554568710 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1650554568710 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1650554569039 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1650554569083 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1650554569429 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1650554569533 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1650554569544 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/coltonp/Git/OpenGDEMU/FPGA/output_files/OpenGDEMU.fit.smsg " "Generated suppressed messages file /home/coltonp/Git/OpenGDEMU/FPGA/output_files/OpenGDEMU.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1650554569658 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "404 " "Peak virtual memory: 404 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1650554569846 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 21 15:22:49 2022 " "Processing ended: Thu Apr 21 15:22:49 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1650554569846 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1650554569846 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1650554569846 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1650554569846 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1650554570857 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1650554570858 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 21 15:22:50 2022 " "Processing started: Thu Apr 21 15:22:50 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1650554570858 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1650554570858 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off OpenGDEMU -c OpenGDEMU " "Command: quartus_asm --read_settings_files=off --write_settings_files=off OpenGDEMU -c OpenGDEMU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1650554570858 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1650554571141 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1650554571151 ""}
{ "Info" "OPGMIO_DISCONTINUED_DEVICE" "EPC4 " "Configuration device EPC4 has been discontinued." {  } {  } 0 210125 "Configuration device %1!s! has been discontinued." 0 0 "Assembler" 0 -1 0 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "323 " "Peak virtual memory: 323 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1650554571278 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 21 15:22:51 2022 " "Processing ended: Thu Apr 21 15:22:51 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1650554571278 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1650554571278 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1650554571278 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1650554571278 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1650554571345 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1650554572145 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1650554572146 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 21 15:22:51 2022 " "Processing started: Thu Apr 21 15:22:51 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1650554572146 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1650554572146 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta OpenGDEMU -c OpenGDEMU " "Command: quartus_sta OpenGDEMU -c OpenGDEMU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1650554572146 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1650554572171 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1650554572271 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1650554572285 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1650554572285 ""}
{ "Info" "ISTA_SDC_FOUND" "OpenGDEMU.sdc " "Reading SDC File: 'OpenGDEMU.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1650554572358 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1650554572369 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1650554572376 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.012 " "Worst-case setup slack is 14.012" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1650554572385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1650554572385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.012         0.000 CLK_48_MHz  " "   14.012         0.000 CLK_48_MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1650554572385 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1650554572385 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.180 " "Worst-case hold slack is 0.180" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1650554572387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1650554572387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180         0.000 CLK_48_MHz  " "    0.180         0.000 CLK_48_MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1650554572387 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1650554572387 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1650554572388 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1650554572388 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 7.349 " "Worst-case minimum pulse width slack is 7.349" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1650554572389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1650554572389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.349         0.000 CLK_48_MHz  " "    7.349         0.000 CLK_48_MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1650554572389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.290         0.000 CLK_11_2896_MHz  " "   44.290         0.000 CLK_11_2896_MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1650554572389 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1650554572389 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1650554572444 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1650554572445 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 18.373 " "Worst-case setup slack is 18.373" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1650554572476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1650554572476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.373         0.000 CLK_48_MHz  " "   18.373         0.000 CLK_48_MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1650554572476 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1650554572476 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.079 " "Worst-case hold slack is 0.079" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1650554572478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1650554572478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.079         0.000 CLK_48_MHz  " "    0.079         0.000 CLK_48_MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1650554572478 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1650554572478 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1650554572480 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1650554572482 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.289 " "Worst-case minimum pulse width slack is 8.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1650554572484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1650554572484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.289         0.000 CLK_48_MHz  " "    8.289         0.000 CLK_48_MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1650554572484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.290         0.000 CLK_11_2896_MHz  " "   44.290         0.000 CLK_11_2896_MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1650554572484 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1650554572484 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1650554572542 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1650554572581 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1650554572586 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 1  Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "299 " "Peak virtual memory: 299 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1650554572642 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 21 15:22:52 2022 " "Processing ended: Thu Apr 21 15:22:52 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1650554572642 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1650554572642 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1650554572642 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1650554572642 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1650554573896 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1650554573897 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 21 15:22:53 2022 " "Processing started: Thu Apr 21 15:22:53 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1650554573897 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1650554573897 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off OpenGDEMU -c OpenGDEMU " "Command: quartus_eda --read_settings_files=off --write_settings_files=off OpenGDEMU -c OpenGDEMU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1650554573897 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "OpenGDEMU.vo\", \"OpenGDEMU_fast.vo OpenGDEMU_v.sdo OpenGDEMU_v_fast.sdo /home/coltonp/Git/OpenGDEMU/FPGA/simulation/modelsim/ simulation " "Generated files \"OpenGDEMU.vo\", \"OpenGDEMU_fast.vo\", \"OpenGDEMU_v.sdo\" and \"OpenGDEMU_v_fast.sdo\" in directory \"/home/coltonp/Git/OpenGDEMU/FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1650554574352 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "320 " "Peak virtual memory: 320 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1650554574388 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 21 15:22:54 2022 " "Processing ended: Thu Apr 21 15:22:54 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1650554574388 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1650554574388 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1650554574388 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1650554574388 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 21 s " "Quartus II Full Compilation was successful. 0 errors, 21 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1650554574474 ""}
