# Reading D:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do main_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/test/Test/Quartus_projects/single_port_ram {D:/test/Test/Quartus_projects/single_port_ram/main.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:39 on Apr 24,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/test/Test/Quartus_projects/single_port_ram" D:/test/Test/Quartus_projects/single_port_ram/main.v 
# -- Compiling module main
# 
# Top level modules:
# 	main
# End time: 12:22:39 on Apr 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/test/Test/Quartus_projects/single_port_ram/src {D:/test/Test/Quartus_projects/single_port_ram/src/single_port_ram_no_change_mode.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:39 on Apr 24,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/test/Test/Quartus_projects/single_port_ram/src" D:/test/Test/Quartus_projects/single_port_ram/src/single_port_ram_no_change_mode.v 
# -- Compiling module single_port_ram_no_change_mode
# 
# Top level modules:
# 	single_port_ram_no_change_mode
# End time: 12:22:39 on Apr 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/test/Test/Quartus_projects/single_port_ram/src {D:/test/Test/Quartus_projects/single_port_ram/src/single_port_ram_read_first_mode.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:39 on Apr 24,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/test/Test/Quartus_projects/single_port_ram/src" D:/test/Test/Quartus_projects/single_port_ram/src/single_port_ram_read_first_mode.v 
# -- Compiling module single_port_ram_read_first_mode
# 
# Top level modules:
# 	single_port_ram_read_first_mode
# End time: 12:22:40 on Apr 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/test/Test/Quartus_projects/single_port_ram/src {D:/test/Test/Quartus_projects/single_port_ram/src/single_port_ram_write_first_mode.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:40 on Apr 24,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/test/Test/Quartus_projects/single_port_ram/src" D:/test/Test/Quartus_projects/single_port_ram/src/single_port_ram_write_first_mode.v 
# -- Compiling module single_port_ram_write_first_mode
# 
# Top level modules:
# 	single_port_ram_write_first_mode
# End time: 12:22:40 on Apr 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work D:/test/Test/Quartus_projects/single_port_ram/main.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:53 on Apr 24,2025
# vlog -reportprogress 300 -work work D:/test/Test/Quartus_projects/single_port_ram/main.v 
# -- Compiling module main
# 
# Top level modules:
# 	main
# End time: 12:22:54 on Apr 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work D:/test/Test/Quartus_projects/single_port_ram/main_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:54 on Apr 24,2025
# vlog -reportprogress 300 -work work D:/test/Test/Quartus_projects/single_port_ram/main_tb.v 
# -- Compiling module main_tb
# 
# Top level modules:
# 	main_tb
# End time: 12:22:54 on Apr 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui -l msim_transcript work.main_tb
# vsim -gui -l msim_transcript work.main_tb 
# Start time: 12:23:07 on Apr 24,2025
# Loading work.main_tb
# Loading work.main
# Loading work.single_port_ram_read_first_mode
# Loading work.single_port_ram_write_first_mode
# Loading work.single_port_ram_no_change_mode
add wave -position insertpoint  \
sim:/main_tb/clk \
sim:/main_tb/we \
sim:/main_tb/addr \
sim:/main_tb/din \
sim:/main_tb/dout_rf \
sim:/main_tb/dout_wf \
sim:/main_tb/dout_nch
run -all
# Start simulation
# === End of test ===
# ** Note: $stop    : D:/test/Test/Quartus_projects/single_port_ram/main_tb.v(82)
#    Time: 80 ns  Iteration: 0  Instance: /main_tb
# Break in Module main_tb at D:/test/Test/Quartus_projects/single_port_ram/main_tb.v line 82
write format wave -window .main_pane.wave.interior.cs.body.pw.wf D:/test/Test/Quartus_projects/single_port_ram/simulation/modelsim/wave.do
write format wave -window .main_pane.wave.interior.cs.body.pw.wf D:/test/Test/Quartus_projects/single_port_ram/simulation/modelsim/wave.do
# End time: 12:24:26 on Apr 24,2025, Elapsed time: 0:01:19
# Errors: 0, Warnings: 0
