// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="myproject_myproject,hls_ip_2023_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu9p-flga2104-2-e,HLS_INPUT_CLOCK=25.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=17.337449,HLS_SYN_LAT=1,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=2851,HLS_SYN_LUT=133287,HLS_VERSION=2023_1}" *)

module myproject (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        inputs_ap_vld,
        inputs,
        layer8_out_0,
        layer8_out_0_ap_vld,
        layer8_out_1,
        layer8_out_1_ap_vld,
        layer8_out_2,
        layer8_out_2_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   inputs_ap_vld;
input  [1823:0] inputs;
output  [31:0] layer8_out_0;
output   layer8_out_0_ap_vld;
output  [31:0] layer8_out_1;
output   layer8_out_1_ap_vld;
output  [31:0] layer8_out_2;
output   layer8_out_2_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg layer8_out_0_ap_vld;
reg layer8_out_1_ap_vld;
reg layer8_out_2_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
reg    inputs_ap_vld_in_sig;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_subdone;
reg   [1823:0] inputs_preg;
reg   [1823:0] inputs_in_sig;
reg    inputs_ap_vld_preg;
reg    inputs_blk_n;
wire    ap_block_pp0_stage0;
reg   [31:0] layer4_out_reg_648;
reg    ap_block_pp0_stage0_11001;
reg   [31:0] layer4_out_1_reg_653;
reg   [31:0] layer4_out_2_reg_658;
reg   [31:0] layer4_out_3_reg_663;
reg   [31:0] layer4_out_4_reg_668;
reg   [31:0] layer4_out_5_reg_673;
reg   [31:0] layer4_out_6_reg_678;
reg   [31:0] layer4_out_7_reg_683;
reg   [31:0] layer4_out_8_reg_688;
reg   [31:0] layer4_out_9_reg_693;
reg   [31:0] layer4_out_10_reg_698;
reg   [31:0] layer4_out_11_reg_703;
reg   [31:0] layer4_out_12_reg_708;
reg   [31:0] layer4_out_13_reg_713;
reg   [31:0] layer4_out_14_reg_718;
reg   [31:0] layer4_out_15_reg_723;
reg   [31:0] layer4_out_16_reg_728;
reg   [31:0] layer4_out_17_reg_733;
reg   [31:0] layer4_out_18_reg_738;
reg   [31:0] layer4_out_19_reg_743;
reg   [31:0] layer4_out_20_reg_748;
reg   [31:0] layer4_out_21_reg_753;
reg   [31:0] layer4_out_22_reg_758;
reg   [31:0] layer4_out_23_reg_763;
reg   [31:0] layer4_out_24_reg_768;
reg   [31:0] layer4_out_25_reg_773;
reg   [31:0] layer4_out_26_reg_778;
reg   [31:0] layer4_out_27_reg_783;
reg   [31:0] layer4_out_28_reg_788;
reg   [31:0] layer4_out_29_reg_793;
reg   [31:0] layer4_out_30_reg_798;
reg   [31:0] layer4_out_31_reg_803;
wire    call_ret1_dense_latency_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s_fu_67_ap_ready;
wire   [31:0] call_ret1_dense_latency_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s_fu_67_ap_return_0;
wire   [31:0] call_ret1_dense_latency_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s_fu_67_ap_return_1;
wire   [31:0] call_ret1_dense_latency_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s_fu_67_ap_return_2;
wire   [31:0] call_ret1_dense_latency_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s_fu_67_ap_return_3;
wire   [31:0] call_ret1_dense_latency_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s_fu_67_ap_return_4;
wire   [31:0] call_ret1_dense_latency_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s_fu_67_ap_return_5;
wire   [31:0] call_ret1_dense_latency_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s_fu_67_ap_return_6;
wire   [31:0] call_ret1_dense_latency_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s_fu_67_ap_return_7;
wire   [31:0] call_ret1_dense_latency_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s_fu_67_ap_return_8;
wire   [31:0] call_ret1_dense_latency_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s_fu_67_ap_return_9;
wire   [31:0] call_ret1_dense_latency_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s_fu_67_ap_return_10;
wire   [31:0] call_ret1_dense_latency_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s_fu_67_ap_return_11;
wire   [31:0] call_ret1_dense_latency_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s_fu_67_ap_return_12;
wire   [31:0] call_ret1_dense_latency_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s_fu_67_ap_return_13;
wire   [31:0] call_ret1_dense_latency_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s_fu_67_ap_return_14;
wire   [31:0] call_ret1_dense_latency_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s_fu_67_ap_return_15;
wire   [31:0] call_ret1_dense_latency_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s_fu_67_ap_return_16;
wire   [31:0] call_ret1_dense_latency_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s_fu_67_ap_return_17;
wire   [31:0] call_ret1_dense_latency_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s_fu_67_ap_return_18;
wire   [31:0] call_ret1_dense_latency_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s_fu_67_ap_return_19;
wire   [31:0] call_ret1_dense_latency_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s_fu_67_ap_return_20;
wire   [31:0] call_ret1_dense_latency_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s_fu_67_ap_return_21;
wire   [31:0] call_ret1_dense_latency_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s_fu_67_ap_return_22;
wire   [31:0] call_ret1_dense_latency_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s_fu_67_ap_return_23;
wire   [31:0] call_ret1_dense_latency_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s_fu_67_ap_return_24;
wire   [31:0] call_ret1_dense_latency_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s_fu_67_ap_return_25;
wire   [31:0] call_ret1_dense_latency_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s_fu_67_ap_return_26;
wire   [31:0] call_ret1_dense_latency_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s_fu_67_ap_return_27;
wire   [31:0] call_ret1_dense_latency_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s_fu_67_ap_return_28;
wire   [31:0] call_ret1_dense_latency_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s_fu_67_ap_return_29;
wire   [31:0] call_ret1_dense_latency_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s_fu_67_ap_return_30;
wire   [31:0] call_ret1_dense_latency_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s_fu_67_ap_return_31;
wire    call_ret2_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s_fu_73_ap_ready;
wire   [31:0] call_ret2_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s_fu_73_ap_return_0;
wire   [31:0] call_ret2_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s_fu_73_ap_return_1;
wire   [31:0] call_ret2_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s_fu_73_ap_return_2;
wire   [31:0] call_ret2_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s_fu_73_ap_return_3;
wire   [31:0] call_ret2_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s_fu_73_ap_return_4;
wire   [31:0] call_ret2_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s_fu_73_ap_return_5;
wire   [31:0] call_ret2_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s_fu_73_ap_return_6;
wire   [31:0] call_ret2_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s_fu_73_ap_return_7;
wire   [31:0] call_ret2_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s_fu_73_ap_return_8;
wire   [31:0] call_ret2_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s_fu_73_ap_return_9;
wire   [31:0] call_ret2_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s_fu_73_ap_return_10;
wire   [31:0] call_ret2_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s_fu_73_ap_return_11;
wire   [31:0] call_ret2_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s_fu_73_ap_return_12;
wire   [31:0] call_ret2_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s_fu_73_ap_return_13;
wire   [31:0] call_ret2_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s_fu_73_ap_return_14;
wire   [31:0] call_ret2_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s_fu_73_ap_return_15;
wire   [31:0] call_ret2_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s_fu_73_ap_return_16;
wire   [31:0] call_ret2_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s_fu_73_ap_return_17;
wire   [31:0] call_ret2_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s_fu_73_ap_return_18;
wire   [31:0] call_ret2_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s_fu_73_ap_return_19;
wire   [31:0] call_ret2_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s_fu_73_ap_return_20;
wire   [31:0] call_ret2_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s_fu_73_ap_return_21;
wire   [31:0] call_ret2_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s_fu_73_ap_return_22;
wire   [31:0] call_ret2_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s_fu_73_ap_return_23;
wire   [31:0] call_ret2_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s_fu_73_ap_return_24;
wire   [31:0] call_ret2_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s_fu_73_ap_return_25;
wire   [31:0] call_ret2_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s_fu_73_ap_return_26;
wire   [31:0] call_ret2_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s_fu_73_ap_return_27;
wire   [31:0] call_ret2_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s_fu_73_ap_return_28;
wire   [31:0] call_ret2_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s_fu_73_ap_return_29;
wire   [31:0] call_ret2_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s_fu_73_ap_return_30;
wire   [31:0] call_ret2_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s_fu_73_ap_return_31;
wire    call_ret3_dense_latency_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_s_fu_109_ap_ready;
wire   [31:0] call_ret3_dense_latency_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_s_fu_109_ap_return_0;
wire   [31:0] call_ret3_dense_latency_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_s_fu_109_ap_return_1;
wire   [31:0] call_ret3_dense_latency_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_s_fu_109_ap_return_2;
wire   [31:0] call_ret3_dense_latency_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_s_fu_109_ap_return_3;
wire   [31:0] call_ret3_dense_latency_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_s_fu_109_ap_return_4;
wire   [31:0] call_ret3_dense_latency_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_s_fu_109_ap_return_5;
wire   [31:0] call_ret3_dense_latency_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_s_fu_109_ap_return_6;
wire   [31:0] call_ret3_dense_latency_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_s_fu_109_ap_return_7;
wire   [31:0] call_ret3_dense_latency_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_s_fu_109_ap_return_8;
wire   [31:0] call_ret3_dense_latency_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_s_fu_109_ap_return_9;
wire   [31:0] call_ret3_dense_latency_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_s_fu_109_ap_return_10;
wire   [31:0] call_ret3_dense_latency_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_s_fu_109_ap_return_11;
wire   [31:0] call_ret3_dense_latency_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_s_fu_109_ap_return_12;
wire   [31:0] call_ret3_dense_latency_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_s_fu_109_ap_return_13;
wire   [31:0] call_ret3_dense_latency_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_s_fu_109_ap_return_14;
wire   [31:0] call_ret3_dense_latency_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_s_fu_109_ap_return_15;
wire    call_ret_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s_fu_145_ap_ready;
wire   [31:0] call_ret_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s_fu_145_ap_return_0;
wire   [31:0] call_ret_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s_fu_145_ap_return_1;
wire   [31:0] call_ret_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s_fu_145_ap_return_2;
wire   [31:0] call_ret_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s_fu_145_ap_return_3;
wire   [31:0] call_ret_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s_fu_145_ap_return_4;
wire   [31:0] call_ret_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s_fu_145_ap_return_5;
wire   [31:0] call_ret_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s_fu_145_ap_return_6;
wire   [31:0] call_ret_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s_fu_145_ap_return_7;
wire   [31:0] call_ret_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s_fu_145_ap_return_8;
wire   [31:0] call_ret_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s_fu_145_ap_return_9;
wire   [31:0] call_ret_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s_fu_145_ap_return_10;
wire   [31:0] call_ret_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s_fu_145_ap_return_11;
wire   [31:0] call_ret_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s_fu_145_ap_return_12;
wire   [31:0] call_ret_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s_fu_145_ap_return_13;
wire   [31:0] call_ret_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s_fu_145_ap_return_14;
wire   [31:0] call_ret_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s_fu_145_ap_return_15;
wire    call_ret4_dense_latency_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_s_fu_165_ap_ready;
wire   [31:0] call_ret4_dense_latency_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_s_fu_165_ap_return_0;
wire   [31:0] call_ret4_dense_latency_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_s_fu_165_ap_return_1;
wire   [31:0] call_ret4_dense_latency_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_s_fu_165_ap_return_2;
reg    ap_block_pp0_stage0_01001;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 inputs_preg = 1824'd0;
#0 inputs_ap_vld_preg = 1'b0;
end

myproject_dense_latency_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s call_ret1_dense_latency_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s_fu_67(
    .ap_ready(call_ret1_dense_latency_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s_fu_67_ap_ready),
    .data_val(inputs_in_sig),
    .ap_return_0(call_ret1_dense_latency_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s_fu_67_ap_return_0),
    .ap_return_1(call_ret1_dense_latency_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s_fu_67_ap_return_1),
    .ap_return_2(call_ret1_dense_latency_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s_fu_67_ap_return_2),
    .ap_return_3(call_ret1_dense_latency_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s_fu_67_ap_return_3),
    .ap_return_4(call_ret1_dense_latency_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s_fu_67_ap_return_4),
    .ap_return_5(call_ret1_dense_latency_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s_fu_67_ap_return_5),
    .ap_return_6(call_ret1_dense_latency_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s_fu_67_ap_return_6),
    .ap_return_7(call_ret1_dense_latency_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s_fu_67_ap_return_7),
    .ap_return_8(call_ret1_dense_latency_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s_fu_67_ap_return_8),
    .ap_return_9(call_ret1_dense_latency_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s_fu_67_ap_return_9),
    .ap_return_10(call_ret1_dense_latency_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s_fu_67_ap_return_10),
    .ap_return_11(call_ret1_dense_latency_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s_fu_67_ap_return_11),
    .ap_return_12(call_ret1_dense_latency_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s_fu_67_ap_return_12),
    .ap_return_13(call_ret1_dense_latency_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s_fu_67_ap_return_13),
    .ap_return_14(call_ret1_dense_latency_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s_fu_67_ap_return_14),
    .ap_return_15(call_ret1_dense_latency_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s_fu_67_ap_return_15),
    .ap_return_16(call_ret1_dense_latency_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s_fu_67_ap_return_16),
    .ap_return_17(call_ret1_dense_latency_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s_fu_67_ap_return_17),
    .ap_return_18(call_ret1_dense_latency_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s_fu_67_ap_return_18),
    .ap_return_19(call_ret1_dense_latency_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s_fu_67_ap_return_19),
    .ap_return_20(call_ret1_dense_latency_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s_fu_67_ap_return_20),
    .ap_return_21(call_ret1_dense_latency_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s_fu_67_ap_return_21),
    .ap_return_22(call_ret1_dense_latency_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s_fu_67_ap_return_22),
    .ap_return_23(call_ret1_dense_latency_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s_fu_67_ap_return_23),
    .ap_return_24(call_ret1_dense_latency_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s_fu_67_ap_return_24),
    .ap_return_25(call_ret1_dense_latency_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s_fu_67_ap_return_25),
    .ap_return_26(call_ret1_dense_latency_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s_fu_67_ap_return_26),
    .ap_return_27(call_ret1_dense_latency_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s_fu_67_ap_return_27),
    .ap_return_28(call_ret1_dense_latency_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s_fu_67_ap_return_28),
    .ap_return_29(call_ret1_dense_latency_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s_fu_67_ap_return_29),
    .ap_return_30(call_ret1_dense_latency_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s_fu_67_ap_return_30),
    .ap_return_31(call_ret1_dense_latency_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s_fu_67_ap_return_31)
);

myproject_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s call_ret2_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s_fu_73(
    .ap_ready(call_ret2_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s_fu_73_ap_ready),
    .data_0_val(call_ret1_dense_latency_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s_fu_67_ap_return_0),
    .data_1_val(call_ret1_dense_latency_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s_fu_67_ap_return_1),
    .data_2_val(call_ret1_dense_latency_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s_fu_67_ap_return_2),
    .data_3_val(call_ret1_dense_latency_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s_fu_67_ap_return_3),
    .data_4_val(call_ret1_dense_latency_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s_fu_67_ap_return_4),
    .data_5_val(call_ret1_dense_latency_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s_fu_67_ap_return_5),
    .data_6_val(call_ret1_dense_latency_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s_fu_67_ap_return_6),
    .data_7_val(call_ret1_dense_latency_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s_fu_67_ap_return_7),
    .data_8_val(call_ret1_dense_latency_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s_fu_67_ap_return_8),
    .data_9_val(call_ret1_dense_latency_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s_fu_67_ap_return_9),
    .data_10_val(call_ret1_dense_latency_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s_fu_67_ap_return_10),
    .data_11_val(call_ret1_dense_latency_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s_fu_67_ap_return_11),
    .data_12_val(call_ret1_dense_latency_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s_fu_67_ap_return_12),
    .data_13_val(call_ret1_dense_latency_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s_fu_67_ap_return_13),
    .data_14_val(call_ret1_dense_latency_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s_fu_67_ap_return_14),
    .data_15_val(call_ret1_dense_latency_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s_fu_67_ap_return_15),
    .data_16_val(call_ret1_dense_latency_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s_fu_67_ap_return_16),
    .data_17_val(call_ret1_dense_latency_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s_fu_67_ap_return_17),
    .data_18_val(call_ret1_dense_latency_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s_fu_67_ap_return_18),
    .data_19_val(call_ret1_dense_latency_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s_fu_67_ap_return_19),
    .data_20_val(call_ret1_dense_latency_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s_fu_67_ap_return_20),
    .data_21_val(call_ret1_dense_latency_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s_fu_67_ap_return_21),
    .data_22_val(call_ret1_dense_latency_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s_fu_67_ap_return_22),
    .data_23_val(call_ret1_dense_latency_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s_fu_67_ap_return_23),
    .data_24_val(call_ret1_dense_latency_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s_fu_67_ap_return_24),
    .data_25_val(call_ret1_dense_latency_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s_fu_67_ap_return_25),
    .data_26_val(call_ret1_dense_latency_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s_fu_67_ap_return_26),
    .data_27_val(call_ret1_dense_latency_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s_fu_67_ap_return_27),
    .data_28_val(call_ret1_dense_latency_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s_fu_67_ap_return_28),
    .data_29_val(call_ret1_dense_latency_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s_fu_67_ap_return_29),
    .data_30_val(call_ret1_dense_latency_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s_fu_67_ap_return_30),
    .data_31_val(call_ret1_dense_latency_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s_fu_67_ap_return_31),
    .ap_return_0(call_ret2_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s_fu_73_ap_return_0),
    .ap_return_1(call_ret2_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s_fu_73_ap_return_1),
    .ap_return_2(call_ret2_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s_fu_73_ap_return_2),
    .ap_return_3(call_ret2_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s_fu_73_ap_return_3),
    .ap_return_4(call_ret2_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s_fu_73_ap_return_4),
    .ap_return_5(call_ret2_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s_fu_73_ap_return_5),
    .ap_return_6(call_ret2_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s_fu_73_ap_return_6),
    .ap_return_7(call_ret2_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s_fu_73_ap_return_7),
    .ap_return_8(call_ret2_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s_fu_73_ap_return_8),
    .ap_return_9(call_ret2_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s_fu_73_ap_return_9),
    .ap_return_10(call_ret2_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s_fu_73_ap_return_10),
    .ap_return_11(call_ret2_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s_fu_73_ap_return_11),
    .ap_return_12(call_ret2_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s_fu_73_ap_return_12),
    .ap_return_13(call_ret2_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s_fu_73_ap_return_13),
    .ap_return_14(call_ret2_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s_fu_73_ap_return_14),
    .ap_return_15(call_ret2_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s_fu_73_ap_return_15),
    .ap_return_16(call_ret2_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s_fu_73_ap_return_16),
    .ap_return_17(call_ret2_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s_fu_73_ap_return_17),
    .ap_return_18(call_ret2_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s_fu_73_ap_return_18),
    .ap_return_19(call_ret2_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s_fu_73_ap_return_19),
    .ap_return_20(call_ret2_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s_fu_73_ap_return_20),
    .ap_return_21(call_ret2_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s_fu_73_ap_return_21),
    .ap_return_22(call_ret2_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s_fu_73_ap_return_22),
    .ap_return_23(call_ret2_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s_fu_73_ap_return_23),
    .ap_return_24(call_ret2_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s_fu_73_ap_return_24),
    .ap_return_25(call_ret2_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s_fu_73_ap_return_25),
    .ap_return_26(call_ret2_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s_fu_73_ap_return_26),
    .ap_return_27(call_ret2_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s_fu_73_ap_return_27),
    .ap_return_28(call_ret2_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s_fu_73_ap_return_28),
    .ap_return_29(call_ret2_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s_fu_73_ap_return_29),
    .ap_return_30(call_ret2_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s_fu_73_ap_return_30),
    .ap_return_31(call_ret2_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s_fu_73_ap_return_31)
);

myproject_dense_latency_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_s call_ret3_dense_latency_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_s_fu_109(
    .ap_ready(call_ret3_dense_latency_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_s_fu_109_ap_ready),
    .data_0_val(layer4_out_reg_648),
    .data_1_val(layer4_out_1_reg_653),
    .data_2_val(layer4_out_2_reg_658),
    .data_3_val(layer4_out_3_reg_663),
    .data_4_val(layer4_out_4_reg_668),
    .data_5_val(layer4_out_5_reg_673),
    .data_6_val(layer4_out_6_reg_678),
    .data_7_val(layer4_out_7_reg_683),
    .data_8_val(layer4_out_8_reg_688),
    .data_9_val(layer4_out_9_reg_693),
    .data_10_val(layer4_out_10_reg_698),
    .data_11_val(layer4_out_11_reg_703),
    .data_12_val(layer4_out_12_reg_708),
    .data_13_val(layer4_out_13_reg_713),
    .data_14_val(layer4_out_14_reg_718),
    .data_15_val(layer4_out_15_reg_723),
    .data_16_val(layer4_out_16_reg_728),
    .data_17_val(layer4_out_17_reg_733),
    .data_18_val(layer4_out_18_reg_738),
    .data_19_val(layer4_out_19_reg_743),
    .data_20_val(layer4_out_20_reg_748),
    .data_21_val(layer4_out_21_reg_753),
    .data_22_val(layer4_out_22_reg_758),
    .data_23_val(layer4_out_23_reg_763),
    .data_24_val(layer4_out_24_reg_768),
    .data_25_val(layer4_out_25_reg_773),
    .data_26_val(layer4_out_26_reg_778),
    .data_27_val(layer4_out_27_reg_783),
    .data_28_val(layer4_out_28_reg_788),
    .data_29_val(layer4_out_29_reg_793),
    .data_30_val(layer4_out_30_reg_798),
    .data_31_val(layer4_out_31_reg_803),
    .ap_return_0(call_ret3_dense_latency_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_s_fu_109_ap_return_0),
    .ap_return_1(call_ret3_dense_latency_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_s_fu_109_ap_return_1),
    .ap_return_2(call_ret3_dense_latency_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_s_fu_109_ap_return_2),
    .ap_return_3(call_ret3_dense_latency_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_s_fu_109_ap_return_3),
    .ap_return_4(call_ret3_dense_latency_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_s_fu_109_ap_return_4),
    .ap_return_5(call_ret3_dense_latency_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_s_fu_109_ap_return_5),
    .ap_return_6(call_ret3_dense_latency_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_s_fu_109_ap_return_6),
    .ap_return_7(call_ret3_dense_latency_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_s_fu_109_ap_return_7),
    .ap_return_8(call_ret3_dense_latency_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_s_fu_109_ap_return_8),
    .ap_return_9(call_ret3_dense_latency_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_s_fu_109_ap_return_9),
    .ap_return_10(call_ret3_dense_latency_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_s_fu_109_ap_return_10),
    .ap_return_11(call_ret3_dense_latency_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_s_fu_109_ap_return_11),
    .ap_return_12(call_ret3_dense_latency_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_s_fu_109_ap_return_12),
    .ap_return_13(call_ret3_dense_latency_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_s_fu_109_ap_return_13),
    .ap_return_14(call_ret3_dense_latency_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_s_fu_109_ap_return_14),
    .ap_return_15(call_ret3_dense_latency_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_s_fu_109_ap_return_15)
);

myproject_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s call_ret_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s_fu_145(
    .ap_ready(call_ret_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s_fu_145_ap_ready),
    .data_0_val(call_ret3_dense_latency_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_s_fu_109_ap_return_0),
    .data_1_val(call_ret3_dense_latency_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_s_fu_109_ap_return_1),
    .data_2_val(call_ret3_dense_latency_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_s_fu_109_ap_return_2),
    .data_3_val(call_ret3_dense_latency_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_s_fu_109_ap_return_3),
    .data_4_val(call_ret3_dense_latency_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_s_fu_109_ap_return_4),
    .data_5_val(call_ret3_dense_latency_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_s_fu_109_ap_return_5),
    .data_6_val(call_ret3_dense_latency_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_s_fu_109_ap_return_6),
    .data_7_val(call_ret3_dense_latency_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_s_fu_109_ap_return_7),
    .data_8_val(call_ret3_dense_latency_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_s_fu_109_ap_return_8),
    .data_9_val(call_ret3_dense_latency_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_s_fu_109_ap_return_9),
    .data_10_val(call_ret3_dense_latency_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_s_fu_109_ap_return_10),
    .data_11_val(call_ret3_dense_latency_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_s_fu_109_ap_return_11),
    .data_12_val(call_ret3_dense_latency_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_s_fu_109_ap_return_12),
    .data_13_val(call_ret3_dense_latency_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_s_fu_109_ap_return_13),
    .data_14_val(call_ret3_dense_latency_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_s_fu_109_ap_return_14),
    .data_15_val(call_ret3_dense_latency_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_s_fu_109_ap_return_15),
    .ap_return_0(call_ret_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s_fu_145_ap_return_0),
    .ap_return_1(call_ret_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s_fu_145_ap_return_1),
    .ap_return_2(call_ret_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s_fu_145_ap_return_2),
    .ap_return_3(call_ret_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s_fu_145_ap_return_3),
    .ap_return_4(call_ret_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s_fu_145_ap_return_4),
    .ap_return_5(call_ret_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s_fu_145_ap_return_5),
    .ap_return_6(call_ret_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s_fu_145_ap_return_6),
    .ap_return_7(call_ret_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s_fu_145_ap_return_7),
    .ap_return_8(call_ret_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s_fu_145_ap_return_8),
    .ap_return_9(call_ret_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s_fu_145_ap_return_9),
    .ap_return_10(call_ret_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s_fu_145_ap_return_10),
    .ap_return_11(call_ret_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s_fu_145_ap_return_11),
    .ap_return_12(call_ret_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s_fu_145_ap_return_12),
    .ap_return_13(call_ret_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s_fu_145_ap_return_13),
    .ap_return_14(call_ret_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s_fu_145_ap_return_14),
    .ap_return_15(call_ret_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s_fu_145_ap_return_15)
);

myproject_dense_latency_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_s call_ret4_dense_latency_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_s_fu_165(
    .ap_ready(call_ret4_dense_latency_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_s_fu_165_ap_ready),
    .data_0_val(call_ret_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s_fu_145_ap_return_0),
    .data_1_val(call_ret_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s_fu_145_ap_return_1),
    .data_2_val(call_ret_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s_fu_145_ap_return_2),
    .data_3_val(call_ret_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s_fu_145_ap_return_3),
    .data_4_val(call_ret_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s_fu_145_ap_return_4),
    .data_5_val(call_ret_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s_fu_145_ap_return_5),
    .data_6_val(call_ret_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s_fu_145_ap_return_6),
    .data_7_val(call_ret_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s_fu_145_ap_return_7),
    .data_8_val(call_ret_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s_fu_145_ap_return_8),
    .data_9_val(call_ret_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s_fu_145_ap_return_9),
    .data_10_val(call_ret_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s_fu_145_ap_return_10),
    .data_11_val(call_ret_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s_fu_145_ap_return_11),
    .data_12_val(call_ret_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s_fu_145_ap_return_12),
    .data_13_val(call_ret_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s_fu_145_ap_return_13),
    .data_14_val(call_ret_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s_fu_145_ap_return_14),
    .data_15_val(call_ret_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s_fu_145_ap_return_15),
    .ap_return_0(call_ret4_dense_latency_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_s_fu_165_ap_return_0),
    .ap_return_1(call_ret4_dense_latency_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_s_fu_165_ap_return_1),
    .ap_return_2(call_ret4_dense_latency_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_s_fu_165_ap_return_2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        inputs_ap_vld_preg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            inputs_ap_vld_preg <= 1'b0;
        end else if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (inputs_ap_vld == 1'b1))) begin
            inputs_ap_vld_preg <= inputs_ap_vld;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        inputs_preg <= 1824'd0;
    end else begin
        if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (inputs_ap_vld == 1'b1))) begin
            inputs_preg <= inputs;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer4_out_10_reg_698 <= call_ret2_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s_fu_73_ap_return_10;
        layer4_out_11_reg_703 <= call_ret2_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s_fu_73_ap_return_11;
        layer4_out_12_reg_708 <= call_ret2_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s_fu_73_ap_return_12;
        layer4_out_13_reg_713 <= call_ret2_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s_fu_73_ap_return_13;
        layer4_out_14_reg_718 <= call_ret2_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s_fu_73_ap_return_14;
        layer4_out_15_reg_723 <= call_ret2_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s_fu_73_ap_return_15;
        layer4_out_16_reg_728 <= call_ret2_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s_fu_73_ap_return_16;
        layer4_out_17_reg_733 <= call_ret2_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s_fu_73_ap_return_17;
        layer4_out_18_reg_738 <= call_ret2_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s_fu_73_ap_return_18;
        layer4_out_19_reg_743 <= call_ret2_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s_fu_73_ap_return_19;
        layer4_out_1_reg_653 <= call_ret2_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s_fu_73_ap_return_1;
        layer4_out_20_reg_748 <= call_ret2_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s_fu_73_ap_return_20;
        layer4_out_21_reg_753 <= call_ret2_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s_fu_73_ap_return_21;
        layer4_out_22_reg_758 <= call_ret2_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s_fu_73_ap_return_22;
        layer4_out_23_reg_763 <= call_ret2_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s_fu_73_ap_return_23;
        layer4_out_24_reg_768 <= call_ret2_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s_fu_73_ap_return_24;
        layer4_out_25_reg_773 <= call_ret2_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s_fu_73_ap_return_25;
        layer4_out_26_reg_778 <= call_ret2_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s_fu_73_ap_return_26;
        layer4_out_27_reg_783 <= call_ret2_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s_fu_73_ap_return_27;
        layer4_out_28_reg_788 <= call_ret2_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s_fu_73_ap_return_28;
        layer4_out_29_reg_793 <= call_ret2_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s_fu_73_ap_return_29;
        layer4_out_2_reg_658 <= call_ret2_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s_fu_73_ap_return_2;
        layer4_out_30_reg_798 <= call_ret2_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s_fu_73_ap_return_30;
        layer4_out_31_reg_803 <= call_ret2_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s_fu_73_ap_return_31;
        layer4_out_3_reg_663 <= call_ret2_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s_fu_73_ap_return_3;
        layer4_out_4_reg_668 <= call_ret2_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s_fu_73_ap_return_4;
        layer4_out_5_reg_673 <= call_ret2_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s_fu_73_ap_return_5;
        layer4_out_6_reg_678 <= call_ret2_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s_fu_73_ap_return_6;
        layer4_out_7_reg_683 <= call_ret2_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s_fu_73_ap_return_7;
        layer4_out_8_reg_688 <= call_ret2_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s_fu_73_ap_return_8;
        layer4_out_9_reg_693 <= call_ret2_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s_fu_73_ap_return_9;
        layer4_out_reg_648 <= call_ret2_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s_fu_73_ap_return_0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((inputs_ap_vld == 1'b1)) begin
        inputs_ap_vld_in_sig = inputs_ap_vld;
    end else begin
        inputs_ap_vld_in_sig = inputs_ap_vld_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inputs_blk_n = inputs_ap_vld;
    end else begin
        inputs_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((inputs_ap_vld == 1'b1)) begin
        inputs_in_sig = inputs;
    end else begin
        inputs_in_sig = inputs_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer8_out_0_ap_vld = 1'b1;
    end else begin
        layer8_out_0_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer8_out_1_ap_vld = 1'b1;
    end else begin
        layer8_out_1_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer8_out_2_ap_vld = 1'b1;
    end else begin
        layer8_out_2_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((inputs_ap_vld_in_sig == 1'b0) & (ap_start == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((inputs_ap_vld_in_sig == 1'b0) & (ap_start == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((inputs_ap_vld_in_sig == 1'b0) & (ap_start == 1'b1));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (inputs_ap_vld_in_sig == 1'b0);
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign layer8_out_0 = call_ret4_dense_latency_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_s_fu_165_ap_return_0;

assign layer8_out_1 = call_ret4_dense_latency_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_s_fu_165_ap_return_1;

assign layer8_out_2 = call_ret4_dense_latency_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_s_fu_165_ap_return_2;

endmodule //myproject
