{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1463170035235 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1463170035241 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 13 17:07:14 2016 " "Processing started: Fri May 13 17:07:14 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1463170035241 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463170035241 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off contador_4ch -c contador_4ch " "Command: quartus_map --read_settings_files=on --write_settings_files=off contador_4ch -c contador_4ch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463170035241 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1463170036451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_4ch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_4ch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_4ch-beh " "Found design unit 1: contador_4ch-beh" {  } { { "contador_4ch.vhd" "" { Text "F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/contador_4ch.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463170070238 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_4ch " "Found entity 1: contador_4ch" {  } { { "contador_4ch.vhd" "" { Text "F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/contador_4ch.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463170070238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463170070238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deco7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file deco7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Deco7Seg-arc_ssa_Deco7Seg " "Found design unit 1: Deco7Seg-arc_ssa_Deco7Seg" {  } { { "Deco7Seg.vhd" "" { Text "F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/Deco7Seg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463170070243 ""} { "Info" "ISGN_ENTITY_NAME" "1 Deco7Seg " "Found entity 1: Deco7Seg" {  } { { "Deco7Seg.vhd" "" { Text "F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/Deco7Seg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463170070243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463170070243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4to1-arc_mux_4to1 " "Found design unit 1: mux_4to1-arc_mux_4to1" {  } { { "mux_4to1.vhd" "" { Text "F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/mux_4to1.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463170070246 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_4to1 " "Found entity 1: mux_4to1" {  } { { "mux_4to1.vhd" "" { Text "F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/mux_4to1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463170070246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463170070246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont_lfsr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont_lfsr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cont_lfsr-beh " "Found design unit 1: cont_lfsr-beh" {  } { { "Cont_lfsr.vhd" "" { Text "F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/Cont_lfsr.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463170070251 ""} { "Info" "ISGN_ENTITY_NAME" "1 cont_lfsr " "Found entity 1: cont_lfsr" {  } { { "Cont_lfsr.vhd" "" { Text "F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/Cont_lfsr.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463170070251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463170070251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "visor_contadores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file visor_contadores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 visor_contadores-arc_visor_contadores " "Found design unit 1: visor_contadores-arc_visor_contadores" {  } { { "Visor_contadores.vhd" "" { Text "F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/Visor_contadores.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463170070257 ""} { "Info" "ISGN_ENTITY_NAME" "1 visor_contadores " "Found entity 1: visor_contadores" {  } { { "Visor_contadores.vhd" "" { Text "F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/Visor_contadores.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463170070257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463170070257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorfrec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisorfrec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DivisorFrec-arc_DivisorFrec " "Found design unit 1: DivisorFrec-arc_DivisorFrec" {  } { { "DivisorFrec.vhd" "" { Text "F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/DivisorFrec.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463170070261 ""} { "Info" "ISGN_ENTITY_NAME" "1 DivisorFrec " "Found entity 1: DivisorFrec" {  } { { "DivisorFrec.vhd" "" { Text "F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/DivisorFrec.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463170070261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463170070261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont_up.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont_up.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cont_up-beh " "Found design unit 1: cont_up-beh" {  } { { "Cont_up.vhd" "" { Text "F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/Cont_up.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463170070265 ""} { "Info" "ISGN_ENTITY_NAME" "1 cont_up " "Found entity 1: cont_up" {  } { { "Cont_up.vhd" "" { Text "F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/Cont_up.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463170070265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463170070265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont_gray.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont_gray.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cont_gray-beh " "Found design unit 1: cont_gray-beh" {  } { { "Cont_gray.vhd" "" { Text "F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/Cont_gray.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463170070268 ""} { "Info" "ISGN_ENTITY_NAME" "1 cont_gray " "Found entity 1: cont_gray" {  } { { "Cont_gray.vhd" "" { Text "F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/Cont_gray.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463170070268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463170070268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont_down.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont_down.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cont_down-beh " "Found design unit 1: cont_down-beh" {  } { { "Cont_down.vhd" "" { Text "F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/Cont_down.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463170070272 ""} { "Info" "ISGN_ENTITY_NAME" "1 cont_down " "Found entity 1: cont_down" {  } { { "Cont_down.vhd" "" { Text "F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/Cont_down.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463170070272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463170070272 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "contador_4ch " "Elaborating entity \"contador_4ch\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1463170070763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DivisorFrec DivisorFrec:divisor " "Elaborating entity \"DivisorFrec\" for hierarchy \"DivisorFrec:divisor\"" {  } { { "contador_4ch.vhd" "divisor" { Text "F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/contador_4ch.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463170071009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cont_lfsr cont_lfsr:c_lfsr " "Elaborating entity \"cont_lfsr\" for hierarchy \"cont_lfsr:c_lfsr\"" {  } { { "contador_4ch.vhd" "c_lfsr" { Text "F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/contador_4ch.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463170071061 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "buses_post Cont_lfsr.vhd(51) " "VHDL Process Statement warning at Cont_lfsr.vhd(51): signal \"buses_post\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Cont_lfsr.vhd" "" { Text "F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/Cont_lfsr.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1463170071078 "|contador_4ch|cont_lfsr:c_lfsr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "buses_post Cont_lfsr.vhd(52) " "VHDL Process Statement warning at Cont_lfsr.vhd(52): signal \"buses_post\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Cont_lfsr.vhd" "" { Text "F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/Cont_lfsr.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1463170071078 "|contador_4ch|cont_lfsr:c_lfsr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cont_up cont_up:c_up " "Elaborating entity \"cont_up\" for hierarchy \"cont_up:c_up\"" {  } { { "contador_4ch.vhd" "c_up" { Text "F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/contador_4ch.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463170071079 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "buses_post Cont_up.vhd(53) " "VHDL Process Statement warning at Cont_up.vhd(53): signal \"buses_post\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Cont_up.vhd" "" { Text "F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/Cont_up.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1463170071130 "|contador_4ch|cont_up:c_up"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "buses_post Cont_up.vhd(54) " "VHDL Process Statement warning at Cont_up.vhd(54): signal \"buses_post\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Cont_up.vhd" "" { Text "F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/Cont_up.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1463170071130 "|contador_4ch|cont_up:c_up"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cont_down cont_down:c_down " "Elaborating entity \"cont_down\" for hierarchy \"cont_down:c_down\"" {  } { { "contador_4ch.vhd" "c_down" { Text "F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/contador_4ch.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463170071131 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "buses_post Cont_down.vhd(53) " "VHDL Process Statement warning at Cont_down.vhd(53): signal \"buses_post\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Cont_down.vhd" "" { Text "F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/Cont_down.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1463170071144 "|contador_4ch|cont_down:c_down"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "buses_post Cont_down.vhd(54) " "VHDL Process Statement warning at Cont_down.vhd(54): signal \"buses_post\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Cont_down.vhd" "" { Text "F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/Cont_down.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1463170071145 "|contador_4ch|cont_down:c_down"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cont_gray cont_gray:c_gray " "Elaborating entity \"cont_gray\" for hierarchy \"cont_gray:c_gray\"" {  } { { "contador_4ch.vhd" "c_gray" { Text "F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/contador_4ch.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463170071146 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "buses_post Cont_gray.vhd(52) " "VHDL Process Statement warning at Cont_gray.vhd(52): signal \"buses_post\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Cont_gray.vhd" "" { Text "F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/Cont_gray.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1463170071154 "|contador_4ch|cont_gray:c_gray"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "buses_post Cont_gray.vhd(53) " "VHDL Process Statement warning at Cont_gray.vhd(53): signal \"buses_post\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Cont_gray.vhd" "" { Text "F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/Cont_gray.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1463170071154 "|contador_4ch|cont_gray:c_gray"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "visor_contadores visor_contadores:v_cont " "Elaborating entity \"visor_contadores\" for hierarchy \"visor_contadores:v_cont\"" {  } { { "contador_4ch.vhd" "v_cont" { Text "F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/contador_4ch.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463170071155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Deco7Seg visor_contadores:v_cont\|Deco7Seg:Deco " "Elaborating entity \"Deco7Seg\" for hierarchy \"visor_contadores:v_cont\|Deco7Seg:Deco\"" {  } { { "Visor_contadores.vhd" "Deco" { Text "F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/Visor_contadores.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463170071171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4to1 visor_contadores:v_cont\|mux_4to1:\\mux_gen:3:mux " "Elaborating entity \"mux_4to1\" for hierarchy \"visor_contadores:v_cont\|mux_4to1:\\mux_gen:3:mux\"" {  } { { "Visor_contadores.vhd" "\\mux_gen:3:mux" { Text "F:/facultad/9 semestre/fpga/proyectos/parte d picna lab4 copia/Visor_contadores.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463170071195 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1463170074834 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1463170077606 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463170077606 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "105 " "Implemented 105 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1463170080209 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1463170080209 ""} { "Info" "ICUT_CUT_TM_LCELLS" "94 " "Implemented 94 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1463170080209 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1463170080209 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "853 " "Peak virtual memory: 853 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1463170080750 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 13 17:08:00 2016 " "Processing ended: Fri May 13 17:08:00 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1463170080750 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:46 " "Elapsed time: 00:00:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1463170080750 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1463170080750 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1463170080750 ""}
