
main.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008b0c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000444  08008ca0  08008ca0  00009ca0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080090e4  080090e4  0000b1d4  2**0
                  CONTENTS
  4 .ARM          00000008  080090e4  080090e4  0000a0e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080090ec  080090ec  0000b1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080090ec  080090ec  0000a0ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080090f0  080090f0  0000a0f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  080090f4  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000b1d4  2**0
                  CONTENTS
 10 .bss          00000400  200001d4  200001d4  0000b1d4  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200005d4  200005d4  0000b1d4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000b1d4  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000d682  00000000  00000000  0000b204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001e5a  00000000  00000000  00018886  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000db8  00000000  00000000  0001a6e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000abf  00000000  00000000  0001b498  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0000290c  00000000  00000000  0001bf57  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000f3d6  00000000  00000000  0001e863  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cd9ce  00000000  00000000  0002dc39  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000fb607  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004ee4  00000000  00000000  000fb64c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000065  00000000  00000000  00100530  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d4 	.word	0x200001d4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008c84 	.word	0x08008c84

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001d8 	.word	0x200001d8
 80001cc:	08008c84 	.word	0x08008c84

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9a0 	b.w	8000fe0 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	@ (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	@ (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	460c      	mov	r4, r1
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	d14e      	bne.n	8000dce <__udivmoddi4+0xaa>
 8000d30:	4694      	mov	ip, r2
 8000d32:	458c      	cmp	ip, r1
 8000d34:	4686      	mov	lr, r0
 8000d36:	fab2 f282 	clz	r2, r2
 8000d3a:	d962      	bls.n	8000e02 <__udivmoddi4+0xde>
 8000d3c:	b14a      	cbz	r2, 8000d52 <__udivmoddi4+0x2e>
 8000d3e:	f1c2 0320 	rsb	r3, r2, #32
 8000d42:	4091      	lsls	r1, r2
 8000d44:	fa20 f303 	lsr.w	r3, r0, r3
 8000d48:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d4c:	4319      	orrs	r1, r3
 8000d4e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d52:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d56:	fa1f f68c 	uxth.w	r6, ip
 8000d5a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d5e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d62:	fb07 1114 	mls	r1, r7, r4, r1
 8000d66:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d6a:	fb04 f106 	mul.w	r1, r4, r6
 8000d6e:	4299      	cmp	r1, r3
 8000d70:	d90a      	bls.n	8000d88 <__udivmoddi4+0x64>
 8000d72:	eb1c 0303 	adds.w	r3, ip, r3
 8000d76:	f104 30ff 	add.w	r0, r4, #4294967295
 8000d7a:	f080 8112 	bcs.w	8000fa2 <__udivmoddi4+0x27e>
 8000d7e:	4299      	cmp	r1, r3
 8000d80:	f240 810f 	bls.w	8000fa2 <__udivmoddi4+0x27e>
 8000d84:	3c02      	subs	r4, #2
 8000d86:	4463      	add	r3, ip
 8000d88:	1a59      	subs	r1, r3, r1
 8000d8a:	fa1f f38e 	uxth.w	r3, lr
 8000d8e:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d92:	fb07 1110 	mls	r1, r7, r0, r1
 8000d96:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d9a:	fb00 f606 	mul.w	r6, r0, r6
 8000d9e:	429e      	cmp	r6, r3
 8000da0:	d90a      	bls.n	8000db8 <__udivmoddi4+0x94>
 8000da2:	eb1c 0303 	adds.w	r3, ip, r3
 8000da6:	f100 31ff 	add.w	r1, r0, #4294967295
 8000daa:	f080 80fc 	bcs.w	8000fa6 <__udivmoddi4+0x282>
 8000dae:	429e      	cmp	r6, r3
 8000db0:	f240 80f9 	bls.w	8000fa6 <__udivmoddi4+0x282>
 8000db4:	4463      	add	r3, ip
 8000db6:	3802      	subs	r0, #2
 8000db8:	1b9b      	subs	r3, r3, r6
 8000dba:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000dbe:	2100      	movs	r1, #0
 8000dc0:	b11d      	cbz	r5, 8000dca <__udivmoddi4+0xa6>
 8000dc2:	40d3      	lsrs	r3, r2
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	e9c5 3200 	strd	r3, r2, [r5]
 8000dca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dce:	428b      	cmp	r3, r1
 8000dd0:	d905      	bls.n	8000dde <__udivmoddi4+0xba>
 8000dd2:	b10d      	cbz	r5, 8000dd8 <__udivmoddi4+0xb4>
 8000dd4:	e9c5 0100 	strd	r0, r1, [r5]
 8000dd8:	2100      	movs	r1, #0
 8000dda:	4608      	mov	r0, r1
 8000ddc:	e7f5      	b.n	8000dca <__udivmoddi4+0xa6>
 8000dde:	fab3 f183 	clz	r1, r3
 8000de2:	2900      	cmp	r1, #0
 8000de4:	d146      	bne.n	8000e74 <__udivmoddi4+0x150>
 8000de6:	42a3      	cmp	r3, r4
 8000de8:	d302      	bcc.n	8000df0 <__udivmoddi4+0xcc>
 8000dea:	4290      	cmp	r0, r2
 8000dec:	f0c0 80f0 	bcc.w	8000fd0 <__udivmoddi4+0x2ac>
 8000df0:	1a86      	subs	r6, r0, r2
 8000df2:	eb64 0303 	sbc.w	r3, r4, r3
 8000df6:	2001      	movs	r0, #1
 8000df8:	2d00      	cmp	r5, #0
 8000dfa:	d0e6      	beq.n	8000dca <__udivmoddi4+0xa6>
 8000dfc:	e9c5 6300 	strd	r6, r3, [r5]
 8000e00:	e7e3      	b.n	8000dca <__udivmoddi4+0xa6>
 8000e02:	2a00      	cmp	r2, #0
 8000e04:	f040 8090 	bne.w	8000f28 <__udivmoddi4+0x204>
 8000e08:	eba1 040c 	sub.w	r4, r1, ip
 8000e0c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e10:	fa1f f78c 	uxth.w	r7, ip
 8000e14:	2101      	movs	r1, #1
 8000e16:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e1a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e1e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e22:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e26:	fb07 f006 	mul.w	r0, r7, r6
 8000e2a:	4298      	cmp	r0, r3
 8000e2c:	d908      	bls.n	8000e40 <__udivmoddi4+0x11c>
 8000e2e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e32:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e36:	d202      	bcs.n	8000e3e <__udivmoddi4+0x11a>
 8000e38:	4298      	cmp	r0, r3
 8000e3a:	f200 80cd 	bhi.w	8000fd8 <__udivmoddi4+0x2b4>
 8000e3e:	4626      	mov	r6, r4
 8000e40:	1a1c      	subs	r4, r3, r0
 8000e42:	fa1f f38e 	uxth.w	r3, lr
 8000e46:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e4a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e4e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e52:	fb00 f707 	mul.w	r7, r0, r7
 8000e56:	429f      	cmp	r7, r3
 8000e58:	d908      	bls.n	8000e6c <__udivmoddi4+0x148>
 8000e5a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e5e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e62:	d202      	bcs.n	8000e6a <__udivmoddi4+0x146>
 8000e64:	429f      	cmp	r7, r3
 8000e66:	f200 80b0 	bhi.w	8000fca <__udivmoddi4+0x2a6>
 8000e6a:	4620      	mov	r0, r4
 8000e6c:	1bdb      	subs	r3, r3, r7
 8000e6e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e72:	e7a5      	b.n	8000dc0 <__udivmoddi4+0x9c>
 8000e74:	f1c1 0620 	rsb	r6, r1, #32
 8000e78:	408b      	lsls	r3, r1
 8000e7a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e7e:	431f      	orrs	r7, r3
 8000e80:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e84:	fa04 f301 	lsl.w	r3, r4, r1
 8000e88:	ea43 030c 	orr.w	r3, r3, ip
 8000e8c:	40f4      	lsrs	r4, r6
 8000e8e:	fa00 f801 	lsl.w	r8, r0, r1
 8000e92:	0c38      	lsrs	r0, r7, #16
 8000e94:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000e98:	fbb4 fef0 	udiv	lr, r4, r0
 8000e9c:	fa1f fc87 	uxth.w	ip, r7
 8000ea0:	fb00 441e 	mls	r4, r0, lr, r4
 8000ea4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ea8:	fb0e f90c 	mul.w	r9, lr, ip
 8000eac:	45a1      	cmp	r9, r4
 8000eae:	fa02 f201 	lsl.w	r2, r2, r1
 8000eb2:	d90a      	bls.n	8000eca <__udivmoddi4+0x1a6>
 8000eb4:	193c      	adds	r4, r7, r4
 8000eb6:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000eba:	f080 8084 	bcs.w	8000fc6 <__udivmoddi4+0x2a2>
 8000ebe:	45a1      	cmp	r9, r4
 8000ec0:	f240 8081 	bls.w	8000fc6 <__udivmoddi4+0x2a2>
 8000ec4:	f1ae 0e02 	sub.w	lr, lr, #2
 8000ec8:	443c      	add	r4, r7
 8000eca:	eba4 0409 	sub.w	r4, r4, r9
 8000ece:	fa1f f983 	uxth.w	r9, r3
 8000ed2:	fbb4 f3f0 	udiv	r3, r4, r0
 8000ed6:	fb00 4413 	mls	r4, r0, r3, r4
 8000eda:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ede:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ee2:	45a4      	cmp	ip, r4
 8000ee4:	d907      	bls.n	8000ef6 <__udivmoddi4+0x1d2>
 8000ee6:	193c      	adds	r4, r7, r4
 8000ee8:	f103 30ff 	add.w	r0, r3, #4294967295
 8000eec:	d267      	bcs.n	8000fbe <__udivmoddi4+0x29a>
 8000eee:	45a4      	cmp	ip, r4
 8000ef0:	d965      	bls.n	8000fbe <__udivmoddi4+0x29a>
 8000ef2:	3b02      	subs	r3, #2
 8000ef4:	443c      	add	r4, r7
 8000ef6:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000efa:	fba0 9302 	umull	r9, r3, r0, r2
 8000efe:	eba4 040c 	sub.w	r4, r4, ip
 8000f02:	429c      	cmp	r4, r3
 8000f04:	46ce      	mov	lr, r9
 8000f06:	469c      	mov	ip, r3
 8000f08:	d351      	bcc.n	8000fae <__udivmoddi4+0x28a>
 8000f0a:	d04e      	beq.n	8000faa <__udivmoddi4+0x286>
 8000f0c:	b155      	cbz	r5, 8000f24 <__udivmoddi4+0x200>
 8000f0e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f12:	eb64 040c 	sbc.w	r4, r4, ip
 8000f16:	fa04 f606 	lsl.w	r6, r4, r6
 8000f1a:	40cb      	lsrs	r3, r1
 8000f1c:	431e      	orrs	r6, r3
 8000f1e:	40cc      	lsrs	r4, r1
 8000f20:	e9c5 6400 	strd	r6, r4, [r5]
 8000f24:	2100      	movs	r1, #0
 8000f26:	e750      	b.n	8000dca <__udivmoddi4+0xa6>
 8000f28:	f1c2 0320 	rsb	r3, r2, #32
 8000f2c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f30:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f34:	fa24 f303 	lsr.w	r3, r4, r3
 8000f38:	4094      	lsls	r4, r2
 8000f3a:	430c      	orrs	r4, r1
 8000f3c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f40:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f44:	fa1f f78c 	uxth.w	r7, ip
 8000f48:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f4c:	fb08 3110 	mls	r1, r8, r0, r3
 8000f50:	0c23      	lsrs	r3, r4, #16
 8000f52:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f56:	fb00 f107 	mul.w	r1, r0, r7
 8000f5a:	4299      	cmp	r1, r3
 8000f5c:	d908      	bls.n	8000f70 <__udivmoddi4+0x24c>
 8000f5e:	eb1c 0303 	adds.w	r3, ip, r3
 8000f62:	f100 36ff 	add.w	r6, r0, #4294967295
 8000f66:	d22c      	bcs.n	8000fc2 <__udivmoddi4+0x29e>
 8000f68:	4299      	cmp	r1, r3
 8000f6a:	d92a      	bls.n	8000fc2 <__udivmoddi4+0x29e>
 8000f6c:	3802      	subs	r0, #2
 8000f6e:	4463      	add	r3, ip
 8000f70:	1a5b      	subs	r3, r3, r1
 8000f72:	b2a4      	uxth	r4, r4
 8000f74:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f78:	fb08 3311 	mls	r3, r8, r1, r3
 8000f7c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f80:	fb01 f307 	mul.w	r3, r1, r7
 8000f84:	42a3      	cmp	r3, r4
 8000f86:	d908      	bls.n	8000f9a <__udivmoddi4+0x276>
 8000f88:	eb1c 0404 	adds.w	r4, ip, r4
 8000f8c:	f101 36ff 	add.w	r6, r1, #4294967295
 8000f90:	d213      	bcs.n	8000fba <__udivmoddi4+0x296>
 8000f92:	42a3      	cmp	r3, r4
 8000f94:	d911      	bls.n	8000fba <__udivmoddi4+0x296>
 8000f96:	3902      	subs	r1, #2
 8000f98:	4464      	add	r4, ip
 8000f9a:	1ae4      	subs	r4, r4, r3
 8000f9c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000fa0:	e739      	b.n	8000e16 <__udivmoddi4+0xf2>
 8000fa2:	4604      	mov	r4, r0
 8000fa4:	e6f0      	b.n	8000d88 <__udivmoddi4+0x64>
 8000fa6:	4608      	mov	r0, r1
 8000fa8:	e706      	b.n	8000db8 <__udivmoddi4+0x94>
 8000faa:	45c8      	cmp	r8, r9
 8000fac:	d2ae      	bcs.n	8000f0c <__udivmoddi4+0x1e8>
 8000fae:	ebb9 0e02 	subs.w	lr, r9, r2
 8000fb2:	eb63 0c07 	sbc.w	ip, r3, r7
 8000fb6:	3801      	subs	r0, #1
 8000fb8:	e7a8      	b.n	8000f0c <__udivmoddi4+0x1e8>
 8000fba:	4631      	mov	r1, r6
 8000fbc:	e7ed      	b.n	8000f9a <__udivmoddi4+0x276>
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	e799      	b.n	8000ef6 <__udivmoddi4+0x1d2>
 8000fc2:	4630      	mov	r0, r6
 8000fc4:	e7d4      	b.n	8000f70 <__udivmoddi4+0x24c>
 8000fc6:	46d6      	mov	lr, sl
 8000fc8:	e77f      	b.n	8000eca <__udivmoddi4+0x1a6>
 8000fca:	4463      	add	r3, ip
 8000fcc:	3802      	subs	r0, #2
 8000fce:	e74d      	b.n	8000e6c <__udivmoddi4+0x148>
 8000fd0:	4606      	mov	r6, r0
 8000fd2:	4623      	mov	r3, r4
 8000fd4:	4608      	mov	r0, r1
 8000fd6:	e70f      	b.n	8000df8 <__udivmoddi4+0xd4>
 8000fd8:	3e02      	subs	r6, #2
 8000fda:	4463      	add	r3, ip
 8000fdc:	e730      	b.n	8000e40 <__udivmoddi4+0x11c>
 8000fde:	bf00      	nop

08000fe0 <__aeabi_idiv0>:
 8000fe0:	4770      	bx	lr
 8000fe2:	bf00      	nop

08000fe4 <Motor_Init>:

#define MAX_PWM 1000 // Maximum PWM value

#define k 0.1 // Motor characteristic constant (RPS per PWM)
// MOTOR
void Motor_Init(void) {
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	af00      	add	r7, sp, #0

	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);  // Init PWM1 -> RPWM
 8000fe8:	2108      	movs	r1, #8
 8000fea:	4810      	ldr	r0, [pc, #64]	@ (800102c <Motor_Init+0x48>)
 8000fec:	f002 f8fe 	bl	80031ec <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);  // Init PWM2 -> LPWM
 8000ff0:	210c      	movs	r1, #12
 8000ff2:	480e      	ldr	r0, [pc, #56]	@ (800102c <Motor_Init+0x48>)
 8000ff4:	f002 f8fa 	bl	80031ec <HAL_TIM_PWM_Start>

	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);  // Init PWM3 -> RPWM
 8000ff8:	2108      	movs	r1, #8
 8000ffa:	480d      	ldr	r0, [pc, #52]	@ (8001030 <Motor_Init+0x4c>)
 8000ffc:	f002 f8f6 	bl	80031ec <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);  // Init PWM4 -> LPWM
 8001000:	210c      	movs	r1, #12
 8001002:	480b      	ldr	r0, [pc, #44]	@ (8001030 <Motor_Init+0x4c>)
 8001004:	f002 f8f2 	bl	80031ec <HAL_TIM_PWM_Start>

	HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_1);  // Init PWM1 -> RPWM
 8001008:	2100      	movs	r1, #0
 800100a:	480a      	ldr	r0, [pc, #40]	@ (8001034 <Motor_Init+0x50>)
 800100c:	f002 f8ee 	bl	80031ec <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_2);  // Init PWM2 -> LPWM
 8001010:	2104      	movs	r1, #4
 8001012:	4808      	ldr	r0, [pc, #32]	@ (8001034 <Motor_Init+0x50>)
 8001014:	f002 f8ea 	bl	80031ec <HAL_TIM_PWM_Start>

	HAL_TIM_PWM_Start(&htim12, TIM_CHANNEL_1);  // Init PWM1 -> RPWM
 8001018:	2100      	movs	r1, #0
 800101a:	4807      	ldr	r0, [pc, #28]	@ (8001038 <Motor_Init+0x54>)
 800101c:	f002 f8e6 	bl	80031ec <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim12, TIM_CHANNEL_2);  // Init PWM2 -> LPWM
 8001020:	2104      	movs	r1, #4
 8001022:	4805      	ldr	r0, [pc, #20]	@ (8001038 <Motor_Init+0x54>)
 8001024:	f002 f8e2 	bl	80031ec <HAL_TIM_PWM_Start>
}
 8001028:	bf00      	nop
 800102a:	bd80      	pop	{r7, pc}
 800102c:	200002d0 	.word	0x200002d0
 8001030:	20000240 	.word	0x20000240
 8001034:	200003a8 	.word	0x200003a8
 8001038:	200003f0 	.word	0x200003f0

0800103c <Encoder_Init>:

}

// ENCODER

void Encoder_Init(void) {
 800103c:	b580      	push	{r7, lr}
 800103e:	af00      	add	r7, sp, #0
	HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL); // Init Timer 1 -> mode Encoder
 8001040:	213c      	movs	r1, #60	@ 0x3c
 8001042:	4808      	ldr	r0, [pc, #32]	@ (8001064 <Encoder_Init+0x28>)
 8001044:	f002 fa40 	bl	80034c8 <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL); // Init Timer 3 -> mode Encoder
 8001048:	213c      	movs	r1, #60	@ 0x3c
 800104a:	4807      	ldr	r0, [pc, #28]	@ (8001068 <Encoder_Init+0x2c>)
 800104c:	f002 fa3c 	bl	80034c8 <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim5, TIM_CHANNEL_ALL); // Init Timer 5 -> mode Encoder
 8001050:	213c      	movs	r1, #60	@ 0x3c
 8001052:	4806      	ldr	r0, [pc, #24]	@ (800106c <Encoder_Init+0x30>)
 8001054:	f002 fa38 	bl	80034c8 <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim8, TIM_CHANNEL_ALL); // Init Timer 8 -> mode Encoder
 8001058:	213c      	movs	r1, #60	@ 0x3c
 800105a:	4805      	ldr	r0, [pc, #20]	@ (8001070 <Encoder_Init+0x34>)
 800105c:	f002 fa34 	bl	80034c8 <HAL_TIM_Encoder_Start>
}
 8001060:	bf00      	nop
 8001062:	bd80      	pop	{r7, pc}
 8001064:	200001f8 	.word	0x200001f8
 8001068:	20000288 	.word	0x20000288
 800106c:	20000318 	.word	0x20000318
 8001070:	20000360 	.word	0x20000360

08001074 <Read_Encoder1>:
int16_t Read_Encoder1(void) {
 8001074:	b480      	push	{r7}
 8001076:	af00      	add	r7, sp, #0
	return __HAL_TIM_GET_COUNTER(&htim1);
 8001078:	4b04      	ldr	r3, [pc, #16]	@ (800108c <Read_Encoder1+0x18>)
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800107e:	b21b      	sxth	r3, r3
}
 8001080:	4618      	mov	r0, r3
 8001082:	46bd      	mov	sp, r7
 8001084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001088:	4770      	bx	lr
 800108a:	bf00      	nop
 800108c:	200001f8 	.word	0x200001f8

08001090 <Reset_Encoder1>:
void Reset_Encoder1(void) {
 8001090:	b480      	push	{r7}
 8001092:	af00      	add	r7, sp, #0
	__HAL_TIM_SET_COUNTER(&htim1, 0);
 8001094:	4b04      	ldr	r3, [pc, #16]	@ (80010a8 <Reset_Encoder1+0x18>)
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	2200      	movs	r2, #0
 800109a:	625a      	str	r2, [r3, #36]	@ 0x24
}
 800109c:	bf00      	nop
 800109e:	46bd      	mov	sp, r7
 80010a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a4:	4770      	bx	lr
 80010a6:	bf00      	nop
 80010a8:	200001f8 	.word	0x200001f8

080010ac <Read_Encoder2>:
int16_t Read_Encoder2(void) {
 80010ac:	b480      	push	{r7}
 80010ae:	af00      	add	r7, sp, #0
	return __HAL_TIM_GET_COUNTER(&htim3);
 80010b0:	4b04      	ldr	r3, [pc, #16]	@ (80010c4 <Read_Encoder2+0x18>)
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010b6:	b21b      	sxth	r3, r3
}
 80010b8:	4618      	mov	r0, r3
 80010ba:	46bd      	mov	sp, r7
 80010bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c0:	4770      	bx	lr
 80010c2:	bf00      	nop
 80010c4:	20000288 	.word	0x20000288

080010c8 <Reset_Encoder2>:
void Reset_Encoder2(void) {
 80010c8:	b480      	push	{r7}
 80010ca:	af00      	add	r7, sp, #0
	__HAL_TIM_SET_COUNTER(&htim3, 0);
 80010cc:	4b04      	ldr	r3, [pc, #16]	@ (80010e0 <Reset_Encoder2+0x18>)
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	2200      	movs	r2, #0
 80010d2:	625a      	str	r2, [r3, #36]	@ 0x24
}
 80010d4:	bf00      	nop
 80010d6:	46bd      	mov	sp, r7
 80010d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010dc:	4770      	bx	lr
 80010de:	bf00      	nop
 80010e0:	20000288 	.word	0x20000288

080010e4 <Read_Encoder3>:
int16_t Read_Encoder3(void) {
 80010e4:	b480      	push	{r7}
 80010e6:	af00      	add	r7, sp, #0
	return __HAL_TIM_GET_COUNTER(&htim5);
 80010e8:	4b04      	ldr	r3, [pc, #16]	@ (80010fc <Read_Encoder3+0x18>)
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010ee:	b21b      	sxth	r3, r3
}
 80010f0:	4618      	mov	r0, r3
 80010f2:	46bd      	mov	sp, r7
 80010f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f8:	4770      	bx	lr
 80010fa:	bf00      	nop
 80010fc:	20000318 	.word	0x20000318

08001100 <Reset_Encoder3>:
void Reset_Encoder3(void) {
 8001100:	b480      	push	{r7}
 8001102:	af00      	add	r7, sp, #0
	__HAL_TIM_SET_COUNTER(&htim5, 0);
 8001104:	4b04      	ldr	r3, [pc, #16]	@ (8001118 <Reset_Encoder3+0x18>)
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	2200      	movs	r2, #0
 800110a:	625a      	str	r2, [r3, #36]	@ 0x24
}
 800110c:	bf00      	nop
 800110e:	46bd      	mov	sp, r7
 8001110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001114:	4770      	bx	lr
 8001116:	bf00      	nop
 8001118:	20000318 	.word	0x20000318

0800111c <Read_Encoder4>:
int16_t Read_Encoder4(void) {
 800111c:	b480      	push	{r7}
 800111e:	af00      	add	r7, sp, #0
	return __HAL_TIM_GET_COUNTER(&htim8);
 8001120:	4b04      	ldr	r3, [pc, #16]	@ (8001134 <Read_Encoder4+0x18>)
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001126:	b21b      	sxth	r3, r3
}
 8001128:	4618      	mov	r0, r3
 800112a:	46bd      	mov	sp, r7
 800112c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001130:	4770      	bx	lr
 8001132:	bf00      	nop
 8001134:	20000360 	.word	0x20000360

08001138 <Reset_Encoder4>:
void Reset_Encoder4(void) {
 8001138:	b480      	push	{r7}
 800113a:	af00      	add	r7, sp, #0
	__HAL_TIM_SET_COUNTER(&htim8, 0);
 800113c:	4b04      	ldr	r3, [pc, #16]	@ (8001150 <Reset_Encoder4+0x18>)
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	2200      	movs	r2, #0
 8001142:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8001144:	bf00      	nop
 8001146:	46bd      	mov	sp, r7
 8001148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800114c:	4770      	bx	lr
 800114e:	bf00      	nop
 8001150:	20000360 	.word	0x20000360

08001154 <readEncoder>:

void readEncoder(void) {
 8001154:	b580      	push	{r7, lr}
 8001156:	af00      	add	r7, sp, #0
	positionMotor1 = Read_Encoder1();
 8001158:	f7ff ff8c 	bl	8001074 <Read_Encoder1>
 800115c:	4603      	mov	r3, r0
 800115e:	461a      	mov	r2, r3
 8001160:	4b0c      	ldr	r3, [pc, #48]	@ (8001194 <readEncoder+0x40>)
 8001162:	801a      	strh	r2, [r3, #0]
	positionMotor2 = Read_Encoder2();
 8001164:	f7ff ffa2 	bl	80010ac <Read_Encoder2>
 8001168:	4603      	mov	r3, r0
 800116a:	461a      	mov	r2, r3
 800116c:	4b0a      	ldr	r3, [pc, #40]	@ (8001198 <readEncoder+0x44>)
 800116e:	801a      	strh	r2, [r3, #0]
	positionMotor3 = Read_Encoder3();
 8001170:	f7ff ffb8 	bl	80010e4 <Read_Encoder3>
 8001174:	4603      	mov	r3, r0
 8001176:	461a      	mov	r2, r3
 8001178:	4b08      	ldr	r3, [pc, #32]	@ (800119c <readEncoder+0x48>)
 800117a:	801a      	strh	r2, [r3, #0]
	positionMotor4 = Read_Encoder4();
 800117c:	f7ff ffce 	bl	800111c <Read_Encoder4>
 8001180:	4603      	mov	r3, r0
 8001182:	461a      	mov	r2, r3
 8001184:	4b06      	ldr	r3, [pc, #24]	@ (80011a0 <readEncoder+0x4c>)
 8001186:	801a      	strh	r2, [r3, #0]
	HAL_Delay(100);
 8001188:	2064      	movs	r0, #100	@ 0x64
 800118a:	f001 f889 	bl	80022a0 <HAL_Delay>
}
 800118e:	bf00      	nop
 8001190:	bd80      	pop	{r7, pc}
 8001192:	bf00      	nop
 8001194:	200001f0 	.word	0x200001f0
 8001198:	200001f2 	.word	0x200001f2
 800119c:	200001f4 	.word	0x200001f4
 80011a0:	200001f6 	.word	0x200001f6

080011a4 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 80011a4:	b480      	push	{r7}
 80011a6:	b083      	sub	sp, #12
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80011ac:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80011b0:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 80011b4:	f003 0301 	and.w	r3, r3, #1
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d013      	beq.n	80011e4 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80011bc:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80011c0:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 80011c4:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d00b      	beq.n	80011e4 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80011cc:	e000      	b.n	80011d0 <ITM_SendChar+0x2c>
    {
      __NOP();
 80011ce:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80011d0:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d0f9      	beq.n	80011ce <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80011da:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80011de:	687a      	ldr	r2, [r7, #4]
 80011e0:	b2d2      	uxtb	r2, r2
 80011e2:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80011e4:	687b      	ldr	r3, [r7, #4]
}
 80011e6:	4618      	mov	r0, r3
 80011e8:	370c      	adds	r7, #12
 80011ea:	46bd      	mov	sp, r7
 80011ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f0:	4770      	bx	lr

080011f2 <main>:
  * @brief  The application entry point.
  * @retval int
  */

int main(void)
{
 80011f2:	b580      	push	{r7, lr}
 80011f4:	af00      	add	r7, sp, #0
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */


	HAL_Init();
 80011f6:	f000 ffe1 	bl	80021bc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80011fa:	f000 f823 	bl	8001244 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80011fe:	f000 fbe9 	bl	80019d4 <MX_GPIO_Init>
  MX_TIM1_Init();
 8001202:	f000 f887 	bl	8001314 <MX_TIM1_Init>
  MX_TIM2_Init();
 8001206:	f000 f8dd 	bl	80013c4 <MX_TIM2_Init>
  MX_TIM3_Init();
 800120a:	f000 f95b 	bl	80014c4 <MX_TIM3_Init>
  MX_TIM5_Init();
 800120e:	f000 fa2f 	bl	8001670 <MX_TIM5_Init>
  MX_TIM8_Init();
 8001212:	f000 fa81 	bl	8001718 <MX_TIM8_Init>
  MX_TIM9_Init();
 8001216:	f000 fad7 	bl	80017c8 <MX_TIM9_Init>
  MX_TIM12_Init();
 800121a:	f000 fb43 	bl	80018a4 <MX_TIM12_Init>
  MX_TIM4_Init();
 800121e:	f000 f9a5 	bl	800156c <MX_TIM4_Init>
  MX_USART2_UART_Init();
 8001222:	f000 fbad 	bl	8001980 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
	Encoder_Init();  // Khi ng encoder
 8001226:	f7ff ff09 	bl	800103c <Encoder_Init>
	Motor_Init();    // Khi ng Motor
 800122a:	f7ff fedb 	bl	8000fe4 <Motor_Init>
	Reset_Encoder1();
 800122e:	f7ff ff2f 	bl	8001090 <Reset_Encoder1>
	Reset_Encoder2();
 8001232:	f7ff ff49 	bl	80010c8 <Reset_Encoder2>
	Reset_Encoder3();
 8001236:	f7ff ff63 	bl	8001100 <Reset_Encoder3>
	Reset_Encoder4();
 800123a:	f7ff ff7d 	bl	8001138 <Reset_Encoder4>

		//standardMode(1);

	while (1) {
    /* USER CODE END WHILE */
		readEncoder();
 800123e:	f7ff ff89 	bl	8001154 <readEncoder>
 8001242:	e7fc      	b.n	800123e <main+0x4c>

08001244 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001244:	b580      	push	{r7, lr}
 8001246:	b094      	sub	sp, #80	@ 0x50
 8001248:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800124a:	f107 0320 	add.w	r3, r7, #32
 800124e:	2230      	movs	r2, #48	@ 0x30
 8001250:	2100      	movs	r1, #0
 8001252:	4618      	mov	r0, r3
 8001254:	f004 ffdc 	bl	8006210 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001258:	f107 030c 	add.w	r3, r7, #12
 800125c:	2200      	movs	r2, #0
 800125e:	601a      	str	r2, [r3, #0]
 8001260:	605a      	str	r2, [r3, #4]
 8001262:	609a      	str	r2, [r3, #8]
 8001264:	60da      	str	r2, [r3, #12]
 8001266:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001268:	2300      	movs	r3, #0
 800126a:	60bb      	str	r3, [r7, #8]
 800126c:	4b27      	ldr	r3, [pc, #156]	@ (800130c <SystemClock_Config+0xc8>)
 800126e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001270:	4a26      	ldr	r2, [pc, #152]	@ (800130c <SystemClock_Config+0xc8>)
 8001272:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001276:	6413      	str	r3, [r2, #64]	@ 0x40
 8001278:	4b24      	ldr	r3, [pc, #144]	@ (800130c <SystemClock_Config+0xc8>)
 800127a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800127c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001280:	60bb      	str	r3, [r7, #8]
 8001282:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001284:	2300      	movs	r3, #0
 8001286:	607b      	str	r3, [r7, #4]
 8001288:	4b21      	ldr	r3, [pc, #132]	@ (8001310 <SystemClock_Config+0xcc>)
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	4a20      	ldr	r2, [pc, #128]	@ (8001310 <SystemClock_Config+0xcc>)
 800128e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001292:	6013      	str	r3, [r2, #0]
 8001294:	4b1e      	ldr	r3, [pc, #120]	@ (8001310 <SystemClock_Config+0xcc>)
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800129c:	607b      	str	r3, [r7, #4]
 800129e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80012a0:	2302      	movs	r3, #2
 80012a2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80012a4:	2301      	movs	r3, #1
 80012a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80012a8:	2310      	movs	r3, #16
 80012aa:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80012ac:	2302      	movs	r3, #2
 80012ae:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80012b0:	2300      	movs	r3, #0
 80012b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80012b4:	2308      	movs	r3, #8
 80012b6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 80;
 80012b8:	2350      	movs	r3, #80	@ 0x50
 80012ba:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80012bc:	2302      	movs	r3, #2
 80012be:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80012c0:	2304      	movs	r3, #4
 80012c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012c4:	f107 0320 	add.w	r3, r7, #32
 80012c8:	4618      	mov	r0, r3
 80012ca:	f001 fa8f 	bl	80027ec <HAL_RCC_OscConfig>
 80012ce:	4603      	mov	r3, r0
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d001      	beq.n	80012d8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80012d4:	f000 fbec 	bl	8001ab0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012d8:	230f      	movs	r3, #15
 80012da:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80012dc:	2302      	movs	r3, #2
 80012de:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012e0:	2300      	movs	r3, #0
 80012e2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80012e4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80012e8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80012ea:	2300      	movs	r3, #0
 80012ec:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80012ee:	f107 030c 	add.w	r3, r7, #12
 80012f2:	2102      	movs	r1, #2
 80012f4:	4618      	mov	r0, r3
 80012f6:	f001 fcf1 	bl	8002cdc <HAL_RCC_ClockConfig>
 80012fa:	4603      	mov	r3, r0
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d001      	beq.n	8001304 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001300:	f000 fbd6 	bl	8001ab0 <Error_Handler>
  }
}
 8001304:	bf00      	nop
 8001306:	3750      	adds	r7, #80	@ 0x50
 8001308:	46bd      	mov	sp, r7
 800130a:	bd80      	pop	{r7, pc}
 800130c:	40023800 	.word	0x40023800
 8001310:	40007000 	.word	0x40007000

08001314 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	b08c      	sub	sp, #48	@ 0x30
 8001318:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800131a:	f107 030c 	add.w	r3, r7, #12
 800131e:	2224      	movs	r2, #36	@ 0x24
 8001320:	2100      	movs	r1, #0
 8001322:	4618      	mov	r0, r3
 8001324:	f004 ff74 	bl	8006210 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001328:	1d3b      	adds	r3, r7, #4
 800132a:	2200      	movs	r2, #0
 800132c:	601a      	str	r2, [r3, #0]
 800132e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001330:	4b22      	ldr	r3, [pc, #136]	@ (80013bc <MX_TIM1_Init+0xa8>)
 8001332:	4a23      	ldr	r2, [pc, #140]	@ (80013c0 <MX_TIM1_Init+0xac>)
 8001334:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 100-1;
 8001336:	4b21      	ldr	r3, [pc, #132]	@ (80013bc <MX_TIM1_Init+0xa8>)
 8001338:	2263      	movs	r2, #99	@ 0x63
 800133a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800133c:	4b1f      	ldr	r3, [pc, #124]	@ (80013bc <MX_TIM1_Init+0xa8>)
 800133e:	2200      	movs	r2, #0
 8001340:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001342:	4b1e      	ldr	r3, [pc, #120]	@ (80013bc <MX_TIM1_Init+0xa8>)
 8001344:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001348:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800134a:	4b1c      	ldr	r3, [pc, #112]	@ (80013bc <MX_TIM1_Init+0xa8>)
 800134c:	2200      	movs	r2, #0
 800134e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001350:	4b1a      	ldr	r3, [pc, #104]	@ (80013bc <MX_TIM1_Init+0xa8>)
 8001352:	2200      	movs	r2, #0
 8001354:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001356:	4b19      	ldr	r3, [pc, #100]	@ (80013bc <MX_TIM1_Init+0xa8>)
 8001358:	2200      	movs	r2, #0
 800135a:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800135c:	2303      	movs	r3, #3
 800135e:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001360:	2300      	movs	r3, #0
 8001362:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001364:	2301      	movs	r3, #1
 8001366:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001368:	2300      	movs	r3, #0
 800136a:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800136c:	2300      	movs	r3, #0
 800136e:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001370:	2300      	movs	r3, #0
 8001372:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001374:	2301      	movs	r3, #1
 8001376:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001378:	2300      	movs	r3, #0
 800137a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 800137c:	2300      	movs	r3, #0
 800137e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8001380:	f107 030c 	add.w	r3, r7, #12
 8001384:	4619      	mov	r1, r3
 8001386:	480d      	ldr	r0, [pc, #52]	@ (80013bc <MX_TIM1_Init+0xa8>)
 8001388:	f001 fff8 	bl	800337c <HAL_TIM_Encoder_Init>
 800138c:	4603      	mov	r3, r0
 800138e:	2b00      	cmp	r3, #0
 8001390:	d001      	beq.n	8001396 <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 8001392:	f000 fb8d 	bl	8001ab0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001396:	2300      	movs	r3, #0
 8001398:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800139a:	2300      	movs	r3, #0
 800139c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800139e:	1d3b      	adds	r3, r7, #4
 80013a0:	4619      	mov	r1, r3
 80013a2:	4806      	ldr	r0, [pc, #24]	@ (80013bc <MX_TIM1_Init+0xa8>)
 80013a4:	f002 fdc4 	bl	8003f30 <HAL_TIMEx_MasterConfigSynchronization>
 80013a8:	4603      	mov	r3, r0
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d001      	beq.n	80013b2 <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 80013ae:	f000 fb7f 	bl	8001ab0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80013b2:	bf00      	nop
 80013b4:	3730      	adds	r7, #48	@ 0x30
 80013b6:	46bd      	mov	sp, r7
 80013b8:	bd80      	pop	{r7, pc}
 80013ba:	bf00      	nop
 80013bc:	200001f8 	.word	0x200001f8
 80013c0:	40010000 	.word	0x40010000

080013c4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80013c4:	b580      	push	{r7, lr}
 80013c6:	b08e      	sub	sp, #56	@ 0x38
 80013c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80013ca:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80013ce:	2200      	movs	r2, #0
 80013d0:	601a      	str	r2, [r3, #0]
 80013d2:	605a      	str	r2, [r3, #4]
 80013d4:	609a      	str	r2, [r3, #8]
 80013d6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013d8:	f107 0320 	add.w	r3, r7, #32
 80013dc:	2200      	movs	r2, #0
 80013de:	601a      	str	r2, [r3, #0]
 80013e0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80013e2:	1d3b      	adds	r3, r7, #4
 80013e4:	2200      	movs	r2, #0
 80013e6:	601a      	str	r2, [r3, #0]
 80013e8:	605a      	str	r2, [r3, #4]
 80013ea:	609a      	str	r2, [r3, #8]
 80013ec:	60da      	str	r2, [r3, #12]
 80013ee:	611a      	str	r2, [r3, #16]
 80013f0:	615a      	str	r2, [r3, #20]
 80013f2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80013f4:	4b32      	ldr	r3, [pc, #200]	@ (80014c0 <MX_TIM2_Init+0xfc>)
 80013f6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80013fa:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 80-1;
 80013fc:	4b30      	ldr	r3, [pc, #192]	@ (80014c0 <MX_TIM2_Init+0xfc>)
 80013fe:	224f      	movs	r2, #79	@ 0x4f
 8001400:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001402:	4b2f      	ldr	r3, [pc, #188]	@ (80014c0 <MX_TIM2_Init+0xfc>)
 8001404:	2200      	movs	r2, #0
 8001406:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 8001408:	4b2d      	ldr	r3, [pc, #180]	@ (80014c0 <MX_TIM2_Init+0xfc>)
 800140a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800140e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001410:	4b2b      	ldr	r3, [pc, #172]	@ (80014c0 <MX_TIM2_Init+0xfc>)
 8001412:	2200      	movs	r2, #0
 8001414:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001416:	4b2a      	ldr	r3, [pc, #168]	@ (80014c0 <MX_TIM2_Init+0xfc>)
 8001418:	2200      	movs	r2, #0
 800141a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800141c:	4828      	ldr	r0, [pc, #160]	@ (80014c0 <MX_TIM2_Init+0xfc>)
 800141e:	f001 fe3d 	bl	800309c <HAL_TIM_Base_Init>
 8001422:	4603      	mov	r3, r0
 8001424:	2b00      	cmp	r3, #0
 8001426:	d001      	beq.n	800142c <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8001428:	f000 fb42 	bl	8001ab0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800142c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001430:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001432:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001436:	4619      	mov	r1, r3
 8001438:	4821      	ldr	r0, [pc, #132]	@ (80014c0 <MX_TIM2_Init+0xfc>)
 800143a:	f002 f995 	bl	8003768 <HAL_TIM_ConfigClockSource>
 800143e:	4603      	mov	r3, r0
 8001440:	2b00      	cmp	r3, #0
 8001442:	d001      	beq.n	8001448 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8001444:	f000 fb34 	bl	8001ab0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001448:	481d      	ldr	r0, [pc, #116]	@ (80014c0 <MX_TIM2_Init+0xfc>)
 800144a:	f001 fe76 	bl	800313a <HAL_TIM_PWM_Init>
 800144e:	4603      	mov	r3, r0
 8001450:	2b00      	cmp	r3, #0
 8001452:	d001      	beq.n	8001458 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8001454:	f000 fb2c 	bl	8001ab0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001458:	2300      	movs	r3, #0
 800145a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800145c:	2300      	movs	r3, #0
 800145e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001460:	f107 0320 	add.w	r3, r7, #32
 8001464:	4619      	mov	r1, r3
 8001466:	4816      	ldr	r0, [pc, #88]	@ (80014c0 <MX_TIM2_Init+0xfc>)
 8001468:	f002 fd62 	bl	8003f30 <HAL_TIMEx_MasterConfigSynchronization>
 800146c:	4603      	mov	r3, r0
 800146e:	2b00      	cmp	r3, #0
 8001470:	d001      	beq.n	8001476 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8001472:	f000 fb1d 	bl	8001ab0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001476:	2360      	movs	r3, #96	@ 0x60
 8001478:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800147a:	2300      	movs	r3, #0
 800147c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800147e:	2300      	movs	r3, #0
 8001480:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001482:	2300      	movs	r3, #0
 8001484:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001486:	1d3b      	adds	r3, r7, #4
 8001488:	2208      	movs	r2, #8
 800148a:	4619      	mov	r1, r3
 800148c:	480c      	ldr	r0, [pc, #48]	@ (80014c0 <MX_TIM2_Init+0xfc>)
 800148e:	f002 f8a9 	bl	80035e4 <HAL_TIM_PWM_ConfigChannel>
 8001492:	4603      	mov	r3, r0
 8001494:	2b00      	cmp	r3, #0
 8001496:	d001      	beq.n	800149c <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8001498:	f000 fb0a 	bl	8001ab0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800149c:	1d3b      	adds	r3, r7, #4
 800149e:	220c      	movs	r2, #12
 80014a0:	4619      	mov	r1, r3
 80014a2:	4807      	ldr	r0, [pc, #28]	@ (80014c0 <MX_TIM2_Init+0xfc>)
 80014a4:	f002 f89e 	bl	80035e4 <HAL_TIM_PWM_ConfigChannel>
 80014a8:	4603      	mov	r3, r0
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d001      	beq.n	80014b2 <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 80014ae:	f000 faff 	bl	8001ab0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80014b2:	4803      	ldr	r0, [pc, #12]	@ (80014c0 <MX_TIM2_Init+0xfc>)
 80014b4:	f000 fc74 	bl	8001da0 <HAL_TIM_MspPostInit>

}
 80014b8:	bf00      	nop
 80014ba:	3738      	adds	r7, #56	@ 0x38
 80014bc:	46bd      	mov	sp, r7
 80014be:	bd80      	pop	{r7, pc}
 80014c0:	20000240 	.word	0x20000240

080014c4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b08c      	sub	sp, #48	@ 0x30
 80014c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80014ca:	f107 030c 	add.w	r3, r7, #12
 80014ce:	2224      	movs	r2, #36	@ 0x24
 80014d0:	2100      	movs	r1, #0
 80014d2:	4618      	mov	r0, r3
 80014d4:	f004 fe9c 	bl	8006210 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80014d8:	1d3b      	adds	r3, r7, #4
 80014da:	2200      	movs	r2, #0
 80014dc:	601a      	str	r2, [r3, #0]
 80014de:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80014e0:	4b20      	ldr	r3, [pc, #128]	@ (8001564 <MX_TIM3_Init+0xa0>)
 80014e2:	4a21      	ldr	r2, [pc, #132]	@ (8001568 <MX_TIM3_Init+0xa4>)
 80014e4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 80-1;
 80014e6:	4b1f      	ldr	r3, [pc, #124]	@ (8001564 <MX_TIM3_Init+0xa0>)
 80014e8:	224f      	movs	r2, #79	@ 0x4f
 80014ea:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014ec:	4b1d      	ldr	r3, [pc, #116]	@ (8001564 <MX_TIM3_Init+0xa0>)
 80014ee:	2200      	movs	r2, #0
 80014f0:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80014f2:	4b1c      	ldr	r3, [pc, #112]	@ (8001564 <MX_TIM3_Init+0xa0>)
 80014f4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80014f8:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014fa:	4b1a      	ldr	r3, [pc, #104]	@ (8001564 <MX_TIM3_Init+0xa0>)
 80014fc:	2200      	movs	r2, #0
 80014fe:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001500:	4b18      	ldr	r3, [pc, #96]	@ (8001564 <MX_TIM3_Init+0xa0>)
 8001502:	2200      	movs	r2, #0
 8001504:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001506:	2303      	movs	r3, #3
 8001508:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800150a:	2300      	movs	r3, #0
 800150c:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800150e:	2301      	movs	r3, #1
 8001510:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001512:	2300      	movs	r3, #0
 8001514:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001516:	2300      	movs	r3, #0
 8001518:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800151a:	2300      	movs	r3, #0
 800151c:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800151e:	2301      	movs	r3, #1
 8001520:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001522:	2300      	movs	r3, #0
 8001524:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001526:	2300      	movs	r3, #0
 8001528:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 800152a:	f107 030c 	add.w	r3, r7, #12
 800152e:	4619      	mov	r1, r3
 8001530:	480c      	ldr	r0, [pc, #48]	@ (8001564 <MX_TIM3_Init+0xa0>)
 8001532:	f001 ff23 	bl	800337c <HAL_TIM_Encoder_Init>
 8001536:	4603      	mov	r3, r0
 8001538:	2b00      	cmp	r3, #0
 800153a:	d001      	beq.n	8001540 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 800153c:	f000 fab8 	bl	8001ab0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001540:	2300      	movs	r3, #0
 8001542:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001544:	2300      	movs	r3, #0
 8001546:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001548:	1d3b      	adds	r3, r7, #4
 800154a:	4619      	mov	r1, r3
 800154c:	4805      	ldr	r0, [pc, #20]	@ (8001564 <MX_TIM3_Init+0xa0>)
 800154e:	f002 fcef 	bl	8003f30 <HAL_TIMEx_MasterConfigSynchronization>
 8001552:	4603      	mov	r3, r0
 8001554:	2b00      	cmp	r3, #0
 8001556:	d001      	beq.n	800155c <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8001558:	f000 faaa 	bl	8001ab0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800155c:	bf00      	nop
 800155e:	3730      	adds	r7, #48	@ 0x30
 8001560:	46bd      	mov	sp, r7
 8001562:	bd80      	pop	{r7, pc}
 8001564:	20000288 	.word	0x20000288
 8001568:	40000400 	.word	0x40000400

0800156c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 800156c:	b580      	push	{r7, lr}
 800156e:	b08e      	sub	sp, #56	@ 0x38
 8001570:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001572:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001576:	2200      	movs	r2, #0
 8001578:	601a      	str	r2, [r3, #0]
 800157a:	605a      	str	r2, [r3, #4]
 800157c:	609a      	str	r2, [r3, #8]
 800157e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001580:	f107 0320 	add.w	r3, r7, #32
 8001584:	2200      	movs	r2, #0
 8001586:	601a      	str	r2, [r3, #0]
 8001588:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800158a:	1d3b      	adds	r3, r7, #4
 800158c:	2200      	movs	r2, #0
 800158e:	601a      	str	r2, [r3, #0]
 8001590:	605a      	str	r2, [r3, #4]
 8001592:	609a      	str	r2, [r3, #8]
 8001594:	60da      	str	r2, [r3, #12]
 8001596:	611a      	str	r2, [r3, #16]
 8001598:	615a      	str	r2, [r3, #20]
 800159a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800159c:	4b32      	ldr	r3, [pc, #200]	@ (8001668 <MX_TIM4_Init+0xfc>)
 800159e:	4a33      	ldr	r2, [pc, #204]	@ (800166c <MX_TIM4_Init+0x100>)
 80015a0:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 80-1;
 80015a2:	4b31      	ldr	r3, [pc, #196]	@ (8001668 <MX_TIM4_Init+0xfc>)
 80015a4:	224f      	movs	r2, #79	@ 0x4f
 80015a6:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015a8:	4b2f      	ldr	r3, [pc, #188]	@ (8001668 <MX_TIM4_Init+0xfc>)
 80015aa:	2200      	movs	r2, #0
 80015ac:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1000-1;
 80015ae:	4b2e      	ldr	r3, [pc, #184]	@ (8001668 <MX_TIM4_Init+0xfc>)
 80015b0:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80015b4:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015b6:	4b2c      	ldr	r3, [pc, #176]	@ (8001668 <MX_TIM4_Init+0xfc>)
 80015b8:	2200      	movs	r2, #0
 80015ba:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015bc:	4b2a      	ldr	r3, [pc, #168]	@ (8001668 <MX_TIM4_Init+0xfc>)
 80015be:	2200      	movs	r2, #0
 80015c0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80015c2:	4829      	ldr	r0, [pc, #164]	@ (8001668 <MX_TIM4_Init+0xfc>)
 80015c4:	f001 fd6a 	bl	800309c <HAL_TIM_Base_Init>
 80015c8:	4603      	mov	r3, r0
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d001      	beq.n	80015d2 <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 80015ce:	f000 fa6f 	bl	8001ab0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80015d2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80015d6:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80015d8:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80015dc:	4619      	mov	r1, r3
 80015de:	4822      	ldr	r0, [pc, #136]	@ (8001668 <MX_TIM4_Init+0xfc>)
 80015e0:	f002 f8c2 	bl	8003768 <HAL_TIM_ConfigClockSource>
 80015e4:	4603      	mov	r3, r0
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d001      	beq.n	80015ee <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 80015ea:	f000 fa61 	bl	8001ab0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80015ee:	481e      	ldr	r0, [pc, #120]	@ (8001668 <MX_TIM4_Init+0xfc>)
 80015f0:	f001 fda3 	bl	800313a <HAL_TIM_PWM_Init>
 80015f4:	4603      	mov	r3, r0
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d001      	beq.n	80015fe <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 80015fa:	f000 fa59 	bl	8001ab0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015fe:	2300      	movs	r3, #0
 8001600:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001602:	2300      	movs	r3, #0
 8001604:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001606:	f107 0320 	add.w	r3, r7, #32
 800160a:	4619      	mov	r1, r3
 800160c:	4816      	ldr	r0, [pc, #88]	@ (8001668 <MX_TIM4_Init+0xfc>)
 800160e:	f002 fc8f 	bl	8003f30 <HAL_TIMEx_MasterConfigSynchronization>
 8001612:	4603      	mov	r3, r0
 8001614:	2b00      	cmp	r3, #0
 8001616:	d001      	beq.n	800161c <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8001618:	f000 fa4a 	bl	8001ab0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800161c:	2360      	movs	r3, #96	@ 0x60
 800161e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001620:	2300      	movs	r3, #0
 8001622:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001624:	2300      	movs	r3, #0
 8001626:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001628:	2300      	movs	r3, #0
 800162a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800162c:	1d3b      	adds	r3, r7, #4
 800162e:	2208      	movs	r2, #8
 8001630:	4619      	mov	r1, r3
 8001632:	480d      	ldr	r0, [pc, #52]	@ (8001668 <MX_TIM4_Init+0xfc>)
 8001634:	f001 ffd6 	bl	80035e4 <HAL_TIM_PWM_ConfigChannel>
 8001638:	4603      	mov	r3, r0
 800163a:	2b00      	cmp	r3, #0
 800163c:	d001      	beq.n	8001642 <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 800163e:	f000 fa37 	bl	8001ab0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001642:	1d3b      	adds	r3, r7, #4
 8001644:	220c      	movs	r2, #12
 8001646:	4619      	mov	r1, r3
 8001648:	4807      	ldr	r0, [pc, #28]	@ (8001668 <MX_TIM4_Init+0xfc>)
 800164a:	f001 ffcb 	bl	80035e4 <HAL_TIM_PWM_ConfigChannel>
 800164e:	4603      	mov	r3, r0
 8001650:	2b00      	cmp	r3, #0
 8001652:	d001      	beq.n	8001658 <MX_TIM4_Init+0xec>
  {
    Error_Handler();
 8001654:	f000 fa2c 	bl	8001ab0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8001658:	4803      	ldr	r0, [pc, #12]	@ (8001668 <MX_TIM4_Init+0xfc>)
 800165a:	f000 fba1 	bl	8001da0 <HAL_TIM_MspPostInit>

}
 800165e:	bf00      	nop
 8001660:	3738      	adds	r7, #56	@ 0x38
 8001662:	46bd      	mov	sp, r7
 8001664:	bd80      	pop	{r7, pc}
 8001666:	bf00      	nop
 8001668:	200002d0 	.word	0x200002d0
 800166c:	40000800 	.word	0x40000800

08001670 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	b08c      	sub	sp, #48	@ 0x30
 8001674:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001676:	f107 030c 	add.w	r3, r7, #12
 800167a:	2224      	movs	r2, #36	@ 0x24
 800167c:	2100      	movs	r1, #0
 800167e:	4618      	mov	r0, r3
 8001680:	f004 fdc6 	bl	8006210 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001684:	1d3b      	adds	r3, r7, #4
 8001686:	2200      	movs	r2, #0
 8001688:	601a      	str	r2, [r3, #0]
 800168a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 800168c:	4b20      	ldr	r3, [pc, #128]	@ (8001710 <MX_TIM5_Init+0xa0>)
 800168e:	4a21      	ldr	r2, [pc, #132]	@ (8001714 <MX_TIM5_Init+0xa4>)
 8001690:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 80-1;
 8001692:	4b1f      	ldr	r3, [pc, #124]	@ (8001710 <MX_TIM5_Init+0xa0>)
 8001694:	224f      	movs	r2, #79	@ 0x4f
 8001696:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001698:	4b1d      	ldr	r3, [pc, #116]	@ (8001710 <MX_TIM5_Init+0xa0>)
 800169a:	2200      	movs	r2, #0
 800169c:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 65535;
 800169e:	4b1c      	ldr	r3, [pc, #112]	@ (8001710 <MX_TIM5_Init+0xa0>)
 80016a0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80016a4:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016a6:	4b1a      	ldr	r3, [pc, #104]	@ (8001710 <MX_TIM5_Init+0xa0>)
 80016a8:	2200      	movs	r2, #0
 80016aa:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016ac:	4b18      	ldr	r3, [pc, #96]	@ (8001710 <MX_TIM5_Init+0xa0>)
 80016ae:	2200      	movs	r2, #0
 80016b0:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80016b2:	2303      	movs	r3, #3
 80016b4:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80016b6:	2300      	movs	r3, #0
 80016b8:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80016ba:	2301      	movs	r3, #1
 80016bc:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80016be:	2300      	movs	r3, #0
 80016c0:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80016c2:	2300      	movs	r3, #0
 80016c4:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80016c6:	2300      	movs	r3, #0
 80016c8:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80016ca:	2301      	movs	r3, #1
 80016cc:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80016ce:	2300      	movs	r3, #0
 80016d0:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80016d2:	2300      	movs	r3, #0
 80016d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 80016d6:	f107 030c 	add.w	r3, r7, #12
 80016da:	4619      	mov	r1, r3
 80016dc:	480c      	ldr	r0, [pc, #48]	@ (8001710 <MX_TIM5_Init+0xa0>)
 80016de:	f001 fe4d 	bl	800337c <HAL_TIM_Encoder_Init>
 80016e2:	4603      	mov	r3, r0
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d001      	beq.n	80016ec <MX_TIM5_Init+0x7c>
  {
    Error_Handler();
 80016e8:	f000 f9e2 	bl	8001ab0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016ec:	2300      	movs	r3, #0
 80016ee:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016f0:	2300      	movs	r3, #0
 80016f2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80016f4:	1d3b      	adds	r3, r7, #4
 80016f6:	4619      	mov	r1, r3
 80016f8:	4805      	ldr	r0, [pc, #20]	@ (8001710 <MX_TIM5_Init+0xa0>)
 80016fa:	f002 fc19 	bl	8003f30 <HAL_TIMEx_MasterConfigSynchronization>
 80016fe:	4603      	mov	r3, r0
 8001700:	2b00      	cmp	r3, #0
 8001702:	d001      	beq.n	8001708 <MX_TIM5_Init+0x98>
  {
    Error_Handler();
 8001704:	f000 f9d4 	bl	8001ab0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8001708:	bf00      	nop
 800170a:	3730      	adds	r7, #48	@ 0x30
 800170c:	46bd      	mov	sp, r7
 800170e:	bd80      	pop	{r7, pc}
 8001710:	20000318 	.word	0x20000318
 8001714:	40000c00 	.word	0x40000c00

08001718 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8001718:	b580      	push	{r7, lr}
 800171a:	b08c      	sub	sp, #48	@ 0x30
 800171c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800171e:	f107 030c 	add.w	r3, r7, #12
 8001722:	2224      	movs	r2, #36	@ 0x24
 8001724:	2100      	movs	r1, #0
 8001726:	4618      	mov	r0, r3
 8001728:	f004 fd72 	bl	8006210 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800172c:	1d3b      	adds	r3, r7, #4
 800172e:	2200      	movs	r2, #0
 8001730:	601a      	str	r2, [r3, #0]
 8001732:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8001734:	4b22      	ldr	r3, [pc, #136]	@ (80017c0 <MX_TIM8_Init+0xa8>)
 8001736:	4a23      	ldr	r2, [pc, #140]	@ (80017c4 <MX_TIM8_Init+0xac>)
 8001738:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 80-1;
 800173a:	4b21      	ldr	r3, [pc, #132]	@ (80017c0 <MX_TIM8_Init+0xa8>)
 800173c:	224f      	movs	r2, #79	@ 0x4f
 800173e:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001740:	4b1f      	ldr	r3, [pc, #124]	@ (80017c0 <MX_TIM8_Init+0xa8>)
 8001742:	2200      	movs	r2, #0
 8001744:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8001746:	4b1e      	ldr	r3, [pc, #120]	@ (80017c0 <MX_TIM8_Init+0xa8>)
 8001748:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800174c:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800174e:	4b1c      	ldr	r3, [pc, #112]	@ (80017c0 <MX_TIM8_Init+0xa8>)
 8001750:	2200      	movs	r2, #0
 8001752:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8001754:	4b1a      	ldr	r3, [pc, #104]	@ (80017c0 <MX_TIM8_Init+0xa8>)
 8001756:	2200      	movs	r2, #0
 8001758:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800175a:	4b19      	ldr	r3, [pc, #100]	@ (80017c0 <MX_TIM8_Init+0xa8>)
 800175c:	2200      	movs	r2, #0
 800175e:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001760:	2303      	movs	r3, #3
 8001762:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001764:	2300      	movs	r3, #0
 8001766:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001768:	2301      	movs	r3, #1
 800176a:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800176c:	2300      	movs	r3, #0
 800176e:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001770:	2300      	movs	r3, #0
 8001772:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001774:	2300      	movs	r3, #0
 8001776:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001778:	2301      	movs	r3, #1
 800177a:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800177c:	2300      	movs	r3, #0
 800177e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001780:	2300      	movs	r3, #0
 8001782:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 8001784:	f107 030c 	add.w	r3, r7, #12
 8001788:	4619      	mov	r1, r3
 800178a:	480d      	ldr	r0, [pc, #52]	@ (80017c0 <MX_TIM8_Init+0xa8>)
 800178c:	f001 fdf6 	bl	800337c <HAL_TIM_Encoder_Init>
 8001790:	4603      	mov	r3, r0
 8001792:	2b00      	cmp	r3, #0
 8001794:	d001      	beq.n	800179a <MX_TIM8_Init+0x82>
  {
    Error_Handler();
 8001796:	f000 f98b 	bl	8001ab0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800179a:	2300      	movs	r3, #0
 800179c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800179e:	2300      	movs	r3, #0
 80017a0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80017a2:	1d3b      	adds	r3, r7, #4
 80017a4:	4619      	mov	r1, r3
 80017a6:	4806      	ldr	r0, [pc, #24]	@ (80017c0 <MX_TIM8_Init+0xa8>)
 80017a8:	f002 fbc2 	bl	8003f30 <HAL_TIMEx_MasterConfigSynchronization>
 80017ac:	4603      	mov	r3, r0
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d001      	beq.n	80017b6 <MX_TIM8_Init+0x9e>
  {
    Error_Handler();
 80017b2:	f000 f97d 	bl	8001ab0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 80017b6:	bf00      	nop
 80017b8:	3730      	adds	r7, #48	@ 0x30
 80017ba:	46bd      	mov	sp, r7
 80017bc:	bd80      	pop	{r7, pc}
 80017be:	bf00      	nop
 80017c0:	20000360 	.word	0x20000360
 80017c4:	40010400 	.word	0x40010400

080017c8 <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	b08c      	sub	sp, #48	@ 0x30
 80017cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80017ce:	f107 0320 	add.w	r3, r7, #32
 80017d2:	2200      	movs	r2, #0
 80017d4:	601a      	str	r2, [r3, #0]
 80017d6:	605a      	str	r2, [r3, #4]
 80017d8:	609a      	str	r2, [r3, #8]
 80017da:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80017dc:	1d3b      	adds	r3, r7, #4
 80017de:	2200      	movs	r2, #0
 80017e0:	601a      	str	r2, [r3, #0]
 80017e2:	605a      	str	r2, [r3, #4]
 80017e4:	609a      	str	r2, [r3, #8]
 80017e6:	60da      	str	r2, [r3, #12]
 80017e8:	611a      	str	r2, [r3, #16]
 80017ea:	615a      	str	r2, [r3, #20]
 80017ec:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 80017ee:	4b2b      	ldr	r3, [pc, #172]	@ (800189c <MX_TIM9_Init+0xd4>)
 80017f0:	4a2b      	ldr	r2, [pc, #172]	@ (80018a0 <MX_TIM9_Init+0xd8>)
 80017f2:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 80-1;
 80017f4:	4b29      	ldr	r3, [pc, #164]	@ (800189c <MX_TIM9_Init+0xd4>)
 80017f6:	224f      	movs	r2, #79	@ 0x4f
 80017f8:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017fa:	4b28      	ldr	r3, [pc, #160]	@ (800189c <MX_TIM9_Init+0xd4>)
 80017fc:	2200      	movs	r2, #0
 80017fe:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 1000-1;
 8001800:	4b26      	ldr	r3, [pc, #152]	@ (800189c <MX_TIM9_Init+0xd4>)
 8001802:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001806:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001808:	4b24      	ldr	r3, [pc, #144]	@ (800189c <MX_TIM9_Init+0xd4>)
 800180a:	2200      	movs	r2, #0
 800180c:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800180e:	4b23      	ldr	r3, [pc, #140]	@ (800189c <MX_TIM9_Init+0xd4>)
 8001810:	2200      	movs	r2, #0
 8001812:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 8001814:	4821      	ldr	r0, [pc, #132]	@ (800189c <MX_TIM9_Init+0xd4>)
 8001816:	f001 fc41 	bl	800309c <HAL_TIM_Base_Init>
 800181a:	4603      	mov	r3, r0
 800181c:	2b00      	cmp	r3, #0
 800181e:	d001      	beq.n	8001824 <MX_TIM9_Init+0x5c>
  {
    Error_Handler();
 8001820:	f000 f946 	bl	8001ab0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001824:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001828:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 800182a:	f107 0320 	add.w	r3, r7, #32
 800182e:	4619      	mov	r1, r3
 8001830:	481a      	ldr	r0, [pc, #104]	@ (800189c <MX_TIM9_Init+0xd4>)
 8001832:	f001 ff99 	bl	8003768 <HAL_TIM_ConfigClockSource>
 8001836:	4603      	mov	r3, r0
 8001838:	2b00      	cmp	r3, #0
 800183a:	d001      	beq.n	8001840 <MX_TIM9_Init+0x78>
  {
    Error_Handler();
 800183c:	f000 f938 	bl	8001ab0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 8001840:	4816      	ldr	r0, [pc, #88]	@ (800189c <MX_TIM9_Init+0xd4>)
 8001842:	f001 fc7a 	bl	800313a <HAL_TIM_PWM_Init>
 8001846:	4603      	mov	r3, r0
 8001848:	2b00      	cmp	r3, #0
 800184a:	d001      	beq.n	8001850 <MX_TIM9_Init+0x88>
  {
    Error_Handler();
 800184c:	f000 f930 	bl	8001ab0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001850:	2360      	movs	r3, #96	@ 0x60
 8001852:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001854:	2300      	movs	r3, #0
 8001856:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001858:	2300      	movs	r3, #0
 800185a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800185c:	2300      	movs	r3, #0
 800185e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001860:	1d3b      	adds	r3, r7, #4
 8001862:	2200      	movs	r2, #0
 8001864:	4619      	mov	r1, r3
 8001866:	480d      	ldr	r0, [pc, #52]	@ (800189c <MX_TIM9_Init+0xd4>)
 8001868:	f001 febc 	bl	80035e4 <HAL_TIM_PWM_ConfigChannel>
 800186c:	4603      	mov	r3, r0
 800186e:	2b00      	cmp	r3, #0
 8001870:	d001      	beq.n	8001876 <MX_TIM9_Init+0xae>
  {
    Error_Handler();
 8001872:	f000 f91d 	bl	8001ab0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001876:	1d3b      	adds	r3, r7, #4
 8001878:	2204      	movs	r2, #4
 800187a:	4619      	mov	r1, r3
 800187c:	4807      	ldr	r0, [pc, #28]	@ (800189c <MX_TIM9_Init+0xd4>)
 800187e:	f001 feb1 	bl	80035e4 <HAL_TIM_PWM_ConfigChannel>
 8001882:	4603      	mov	r3, r0
 8001884:	2b00      	cmp	r3, #0
 8001886:	d001      	beq.n	800188c <MX_TIM9_Init+0xc4>
  {
    Error_Handler();
 8001888:	f000 f912 	bl	8001ab0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */
  HAL_TIM_MspPostInit(&htim9);
 800188c:	4803      	ldr	r0, [pc, #12]	@ (800189c <MX_TIM9_Init+0xd4>)
 800188e:	f000 fa87 	bl	8001da0 <HAL_TIM_MspPostInit>

}
 8001892:	bf00      	nop
 8001894:	3730      	adds	r7, #48	@ 0x30
 8001896:	46bd      	mov	sp, r7
 8001898:	bd80      	pop	{r7, pc}
 800189a:	bf00      	nop
 800189c:	200003a8 	.word	0x200003a8
 80018a0:	40014000 	.word	0x40014000

080018a4 <MX_TIM12_Init>:
  * @brief TIM12 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM12_Init(void)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	b08c      	sub	sp, #48	@ 0x30
 80018a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80018aa:	f107 0320 	add.w	r3, r7, #32
 80018ae:	2200      	movs	r2, #0
 80018b0:	601a      	str	r2, [r3, #0]
 80018b2:	605a      	str	r2, [r3, #4]
 80018b4:	609a      	str	r2, [r3, #8]
 80018b6:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80018b8:	1d3b      	adds	r3, r7, #4
 80018ba:	2200      	movs	r2, #0
 80018bc:	601a      	str	r2, [r3, #0]
 80018be:	605a      	str	r2, [r3, #4]
 80018c0:	609a      	str	r2, [r3, #8]
 80018c2:	60da      	str	r2, [r3, #12]
 80018c4:	611a      	str	r2, [r3, #16]
 80018c6:	615a      	str	r2, [r3, #20]
 80018c8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 80018ca:	4b2b      	ldr	r3, [pc, #172]	@ (8001978 <MX_TIM12_Init+0xd4>)
 80018cc:	4a2b      	ldr	r2, [pc, #172]	@ (800197c <MX_TIM12_Init+0xd8>)
 80018ce:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 80-1;
 80018d0:	4b29      	ldr	r3, [pc, #164]	@ (8001978 <MX_TIM12_Init+0xd4>)
 80018d2:	224f      	movs	r2, #79	@ 0x4f
 80018d4:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018d6:	4b28      	ldr	r3, [pc, #160]	@ (8001978 <MX_TIM12_Init+0xd4>)
 80018d8:	2200      	movs	r2, #0
 80018da:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 1000-1;
 80018dc:	4b26      	ldr	r3, [pc, #152]	@ (8001978 <MX_TIM12_Init+0xd4>)
 80018de:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80018e2:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80018e4:	4b24      	ldr	r3, [pc, #144]	@ (8001978 <MX_TIM12_Init+0xd4>)
 80018e6:	2200      	movs	r2, #0
 80018e8:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018ea:	4b23      	ldr	r3, [pc, #140]	@ (8001978 <MX_TIM12_Init+0xd4>)
 80018ec:	2200      	movs	r2, #0
 80018ee:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim12) != HAL_OK)
 80018f0:	4821      	ldr	r0, [pc, #132]	@ (8001978 <MX_TIM12_Init+0xd4>)
 80018f2:	f001 fbd3 	bl	800309c <HAL_TIM_Base_Init>
 80018f6:	4603      	mov	r3, r0
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d001      	beq.n	8001900 <MX_TIM12_Init+0x5c>
  {
    Error_Handler();
 80018fc:	f000 f8d8 	bl	8001ab0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001900:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001904:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim12, &sClockSourceConfig) != HAL_OK)
 8001906:	f107 0320 	add.w	r3, r7, #32
 800190a:	4619      	mov	r1, r3
 800190c:	481a      	ldr	r0, [pc, #104]	@ (8001978 <MX_TIM12_Init+0xd4>)
 800190e:	f001 ff2b 	bl	8003768 <HAL_TIM_ConfigClockSource>
 8001912:	4603      	mov	r3, r0
 8001914:	2b00      	cmp	r3, #0
 8001916:	d001      	beq.n	800191c <MX_TIM12_Init+0x78>
  {
    Error_Handler();
 8001918:	f000 f8ca 	bl	8001ab0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 800191c:	4816      	ldr	r0, [pc, #88]	@ (8001978 <MX_TIM12_Init+0xd4>)
 800191e:	f001 fc0c 	bl	800313a <HAL_TIM_PWM_Init>
 8001922:	4603      	mov	r3, r0
 8001924:	2b00      	cmp	r3, #0
 8001926:	d001      	beq.n	800192c <MX_TIM12_Init+0x88>
  {
    Error_Handler();
 8001928:	f000 f8c2 	bl	8001ab0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800192c:	2360      	movs	r3, #96	@ 0x60
 800192e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001930:	2300      	movs	r3, #0
 8001932:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001934:	2300      	movs	r3, #0
 8001936:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001938:	2300      	movs	r3, #0
 800193a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800193c:	1d3b      	adds	r3, r7, #4
 800193e:	2200      	movs	r2, #0
 8001940:	4619      	mov	r1, r3
 8001942:	480d      	ldr	r0, [pc, #52]	@ (8001978 <MX_TIM12_Init+0xd4>)
 8001944:	f001 fe4e 	bl	80035e4 <HAL_TIM_PWM_ConfigChannel>
 8001948:	4603      	mov	r3, r0
 800194a:	2b00      	cmp	r3, #0
 800194c:	d001      	beq.n	8001952 <MX_TIM12_Init+0xae>
  {
    Error_Handler();
 800194e:	f000 f8af 	bl	8001ab0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001952:	1d3b      	adds	r3, r7, #4
 8001954:	2204      	movs	r2, #4
 8001956:	4619      	mov	r1, r3
 8001958:	4807      	ldr	r0, [pc, #28]	@ (8001978 <MX_TIM12_Init+0xd4>)
 800195a:	f001 fe43 	bl	80035e4 <HAL_TIM_PWM_ConfigChannel>
 800195e:	4603      	mov	r3, r0
 8001960:	2b00      	cmp	r3, #0
 8001962:	d001      	beq.n	8001968 <MX_TIM12_Init+0xc4>
  {
    Error_Handler();
 8001964:	f000 f8a4 	bl	8001ab0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */
  HAL_TIM_MspPostInit(&htim12);
 8001968:	4803      	ldr	r0, [pc, #12]	@ (8001978 <MX_TIM12_Init+0xd4>)
 800196a:	f000 fa19 	bl	8001da0 <HAL_TIM_MspPostInit>

}
 800196e:	bf00      	nop
 8001970:	3730      	adds	r7, #48	@ 0x30
 8001972:	46bd      	mov	sp, r7
 8001974:	bd80      	pop	{r7, pc}
 8001976:	bf00      	nop
 8001978:	200003f0 	.word	0x200003f0
 800197c:	40001800 	.word	0x40001800

08001980 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001984:	4b11      	ldr	r3, [pc, #68]	@ (80019cc <MX_USART2_UART_Init+0x4c>)
 8001986:	4a12      	ldr	r2, [pc, #72]	@ (80019d0 <MX_USART2_UART_Init+0x50>)
 8001988:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800198a:	4b10      	ldr	r3, [pc, #64]	@ (80019cc <MX_USART2_UART_Init+0x4c>)
 800198c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001990:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001992:	4b0e      	ldr	r3, [pc, #56]	@ (80019cc <MX_USART2_UART_Init+0x4c>)
 8001994:	2200      	movs	r2, #0
 8001996:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001998:	4b0c      	ldr	r3, [pc, #48]	@ (80019cc <MX_USART2_UART_Init+0x4c>)
 800199a:	2200      	movs	r2, #0
 800199c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800199e:	4b0b      	ldr	r3, [pc, #44]	@ (80019cc <MX_USART2_UART_Init+0x4c>)
 80019a0:	2200      	movs	r2, #0
 80019a2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80019a4:	4b09      	ldr	r3, [pc, #36]	@ (80019cc <MX_USART2_UART_Init+0x4c>)
 80019a6:	220c      	movs	r2, #12
 80019a8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80019aa:	4b08      	ldr	r3, [pc, #32]	@ (80019cc <MX_USART2_UART_Init+0x4c>)
 80019ac:	2200      	movs	r2, #0
 80019ae:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80019b0:	4b06      	ldr	r3, [pc, #24]	@ (80019cc <MX_USART2_UART_Init+0x4c>)
 80019b2:	2200      	movs	r2, #0
 80019b4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80019b6:	4805      	ldr	r0, [pc, #20]	@ (80019cc <MX_USART2_UART_Init+0x4c>)
 80019b8:	f002 fb36 	bl	8004028 <HAL_UART_Init>
 80019bc:	4603      	mov	r3, r0
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d001      	beq.n	80019c6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80019c2:	f000 f875 	bl	8001ab0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80019c6:	bf00      	nop
 80019c8:	bd80      	pop	{r7, pc}
 80019ca:	bf00      	nop
 80019cc:	20000438 	.word	0x20000438
 80019d0:	40004400 	.word	0x40004400

080019d4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80019d4:	b480      	push	{r7}
 80019d6:	b087      	sub	sp, #28
 80019d8:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80019da:	2300      	movs	r3, #0
 80019dc:	617b      	str	r3, [r7, #20]
 80019de:	4b25      	ldr	r3, [pc, #148]	@ (8001a74 <MX_GPIO_Init+0xa0>)
 80019e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019e2:	4a24      	ldr	r2, [pc, #144]	@ (8001a74 <MX_GPIO_Init+0xa0>)
 80019e4:	f043 0310 	orr.w	r3, r3, #16
 80019e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80019ea:	4b22      	ldr	r3, [pc, #136]	@ (8001a74 <MX_GPIO_Init+0xa0>)
 80019ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019ee:	f003 0310 	and.w	r3, r3, #16
 80019f2:	617b      	str	r3, [r7, #20]
 80019f4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80019f6:	2300      	movs	r3, #0
 80019f8:	613b      	str	r3, [r7, #16]
 80019fa:	4b1e      	ldr	r3, [pc, #120]	@ (8001a74 <MX_GPIO_Init+0xa0>)
 80019fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019fe:	4a1d      	ldr	r2, [pc, #116]	@ (8001a74 <MX_GPIO_Init+0xa0>)
 8001a00:	f043 0301 	orr.w	r3, r3, #1
 8001a04:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a06:	4b1b      	ldr	r3, [pc, #108]	@ (8001a74 <MX_GPIO_Init+0xa0>)
 8001a08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a0a:	f003 0301 	and.w	r3, r3, #1
 8001a0e:	613b      	str	r3, [r7, #16]
 8001a10:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a12:	2300      	movs	r3, #0
 8001a14:	60fb      	str	r3, [r7, #12]
 8001a16:	4b17      	ldr	r3, [pc, #92]	@ (8001a74 <MX_GPIO_Init+0xa0>)
 8001a18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a1a:	4a16      	ldr	r2, [pc, #88]	@ (8001a74 <MX_GPIO_Init+0xa0>)
 8001a1c:	f043 0302 	orr.w	r3, r3, #2
 8001a20:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a22:	4b14      	ldr	r3, [pc, #80]	@ (8001a74 <MX_GPIO_Init+0xa0>)
 8001a24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a26:	f003 0302 	and.w	r3, r3, #2
 8001a2a:	60fb      	str	r3, [r7, #12]
 8001a2c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001a2e:	2300      	movs	r3, #0
 8001a30:	60bb      	str	r3, [r7, #8]
 8001a32:	4b10      	ldr	r3, [pc, #64]	@ (8001a74 <MX_GPIO_Init+0xa0>)
 8001a34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a36:	4a0f      	ldr	r2, [pc, #60]	@ (8001a74 <MX_GPIO_Init+0xa0>)
 8001a38:	f043 0308 	orr.w	r3, r3, #8
 8001a3c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a3e:	4b0d      	ldr	r3, [pc, #52]	@ (8001a74 <MX_GPIO_Init+0xa0>)
 8001a40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a42:	f003 0308 	and.w	r3, r3, #8
 8001a46:	60bb      	str	r3, [r7, #8]
 8001a48:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	607b      	str	r3, [r7, #4]
 8001a4e:	4b09      	ldr	r3, [pc, #36]	@ (8001a74 <MX_GPIO_Init+0xa0>)
 8001a50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a52:	4a08      	ldr	r2, [pc, #32]	@ (8001a74 <MX_GPIO_Init+0xa0>)
 8001a54:	f043 0304 	orr.w	r3, r3, #4
 8001a58:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a5a:	4b06      	ldr	r3, [pc, #24]	@ (8001a74 <MX_GPIO_Init+0xa0>)
 8001a5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a5e:	f003 0304 	and.w	r3, r3, #4
 8001a62:	607b      	str	r3, [r7, #4]
 8001a64:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001a66:	bf00      	nop
 8001a68:	371c      	adds	r7, #28
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a70:	4770      	bx	lr
 8001a72:	bf00      	nop
 8001a74:	40023800 	.word	0x40023800

08001a78 <_write>:

/* USER CODE BEGIN 4 */
int _write(int file, char *ptr, int len) {
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	b086      	sub	sp, #24
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	60f8      	str	r0, [r7, #12]
 8001a80:	60b9      	str	r1, [r7, #8]
 8001a82:	607a      	str	r2, [r7, #4]

	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8001a84:	2300      	movs	r3, #0
 8001a86:	617b      	str	r3, [r7, #20]
 8001a88:	e009      	b.n	8001a9e <_write+0x26>
		ITM_SendChar(*ptr++);
 8001a8a:	68bb      	ldr	r3, [r7, #8]
 8001a8c:	1c5a      	adds	r2, r3, #1
 8001a8e:	60ba      	str	r2, [r7, #8]
 8001a90:	781b      	ldrb	r3, [r3, #0]
 8001a92:	4618      	mov	r0, r3
 8001a94:	f7ff fb86 	bl	80011a4 <ITM_SendChar>
	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8001a98:	697b      	ldr	r3, [r7, #20]
 8001a9a:	3301      	adds	r3, #1
 8001a9c:	617b      	str	r3, [r7, #20]
 8001a9e:	697a      	ldr	r2, [r7, #20]
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	429a      	cmp	r2, r3
 8001aa4:	dbf1      	blt.n	8001a8a <_write+0x12>
	}
	return len;
 8001aa6:	687b      	ldr	r3, [r7, #4]
}
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	3718      	adds	r7, #24
 8001aac:	46bd      	mov	sp, r7
 8001aae:	bd80      	pop	{r7, pc}

08001ab0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001ab0:	b480      	push	{r7}
 8001ab2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ab4:	b672      	cpsid	i
}
 8001ab6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001ab8:	bf00      	nop
 8001aba:	e7fd      	b.n	8001ab8 <Error_Handler+0x8>

08001abc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001abc:	b480      	push	{r7}
 8001abe:	b083      	sub	sp, #12
 8001ac0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ac2:	2300      	movs	r3, #0
 8001ac4:	607b      	str	r3, [r7, #4]
 8001ac6:	4b10      	ldr	r3, [pc, #64]	@ (8001b08 <HAL_MspInit+0x4c>)
 8001ac8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001aca:	4a0f      	ldr	r2, [pc, #60]	@ (8001b08 <HAL_MspInit+0x4c>)
 8001acc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001ad0:	6453      	str	r3, [r2, #68]	@ 0x44
 8001ad2:	4b0d      	ldr	r3, [pc, #52]	@ (8001b08 <HAL_MspInit+0x4c>)
 8001ad4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ad6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001ada:	607b      	str	r3, [r7, #4]
 8001adc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ade:	2300      	movs	r3, #0
 8001ae0:	603b      	str	r3, [r7, #0]
 8001ae2:	4b09      	ldr	r3, [pc, #36]	@ (8001b08 <HAL_MspInit+0x4c>)
 8001ae4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ae6:	4a08      	ldr	r2, [pc, #32]	@ (8001b08 <HAL_MspInit+0x4c>)
 8001ae8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001aec:	6413      	str	r3, [r2, #64]	@ 0x40
 8001aee:	4b06      	ldr	r3, [pc, #24]	@ (8001b08 <HAL_MspInit+0x4c>)
 8001af0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001af2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001af6:	603b      	str	r3, [r7, #0]
 8001af8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001afa:	bf00      	nop
 8001afc:	370c      	adds	r7, #12
 8001afe:	46bd      	mov	sp, r7
 8001b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b04:	4770      	bx	lr
 8001b06:	bf00      	nop
 8001b08:	40023800 	.word	0x40023800

08001b0c <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	b090      	sub	sp, #64	@ 0x40
 8001b10:	af00      	add	r7, sp, #0
 8001b12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b14:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001b18:	2200      	movs	r2, #0
 8001b1a:	601a      	str	r2, [r3, #0]
 8001b1c:	605a      	str	r2, [r3, #4]
 8001b1e:	609a      	str	r2, [r3, #8]
 8001b20:	60da      	str	r2, [r3, #12]
 8001b22:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM1)
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	4a64      	ldr	r2, [pc, #400]	@ (8001cbc <HAL_TIM_Encoder_MspInit+0x1b0>)
 8001b2a:	4293      	cmp	r3, r2
 8001b2c:	d12d      	bne.n	8001b8a <HAL_TIM_Encoder_MspInit+0x7e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001b2e:	2300      	movs	r3, #0
 8001b30:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001b32:	4b63      	ldr	r3, [pc, #396]	@ (8001cc0 <HAL_TIM_Encoder_MspInit+0x1b4>)
 8001b34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b36:	4a62      	ldr	r2, [pc, #392]	@ (8001cc0 <HAL_TIM_Encoder_MspInit+0x1b4>)
 8001b38:	f043 0301 	orr.w	r3, r3, #1
 8001b3c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001b3e:	4b60      	ldr	r3, [pc, #384]	@ (8001cc0 <HAL_TIM_Encoder_MspInit+0x1b4>)
 8001b40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b42:	f003 0301 	and.w	r3, r3, #1
 8001b46:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001b48:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	627b      	str	r3, [r7, #36]	@ 0x24
 8001b4e:	4b5c      	ldr	r3, [pc, #368]	@ (8001cc0 <HAL_TIM_Encoder_MspInit+0x1b4>)
 8001b50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b52:	4a5b      	ldr	r2, [pc, #364]	@ (8001cc0 <HAL_TIM_Encoder_MspInit+0x1b4>)
 8001b54:	f043 0310 	orr.w	r3, r3, #16
 8001b58:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b5a:	4b59      	ldr	r3, [pc, #356]	@ (8001cc0 <HAL_TIM_Encoder_MspInit+0x1b4>)
 8001b5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b5e:	f003 0310 	and.w	r3, r3, #16
 8001b62:	627b      	str	r3, [r7, #36]	@ 0x24
 8001b64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 8001b66:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 8001b6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b6c:	2302      	movs	r3, #2
 8001b6e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001b70:	2301      	movs	r3, #1
 8001b72:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b74:	2300      	movs	r3, #0
 8001b76:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001b78:	2301      	movs	r3, #1
 8001b7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001b7c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001b80:	4619      	mov	r1, r3
 8001b82:	4850      	ldr	r0, [pc, #320]	@ (8001cc4 <HAL_TIM_Encoder_MspInit+0x1b8>)
 8001b84:	f000 fc96 	bl	80024b4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8001b88:	e094      	b.n	8001cb4 <HAL_TIM_Encoder_MspInit+0x1a8>
  else if(htim_encoder->Instance==TIM3)
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	4a4e      	ldr	r2, [pc, #312]	@ (8001cc8 <HAL_TIM_Encoder_MspInit+0x1bc>)
 8001b90:	4293      	cmp	r3, r2
 8001b92:	d12c      	bne.n	8001bee <HAL_TIM_Encoder_MspInit+0xe2>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001b94:	2300      	movs	r3, #0
 8001b96:	623b      	str	r3, [r7, #32]
 8001b98:	4b49      	ldr	r3, [pc, #292]	@ (8001cc0 <HAL_TIM_Encoder_MspInit+0x1b4>)
 8001b9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b9c:	4a48      	ldr	r2, [pc, #288]	@ (8001cc0 <HAL_TIM_Encoder_MspInit+0x1b4>)
 8001b9e:	f043 0302 	orr.w	r3, r3, #2
 8001ba2:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ba4:	4b46      	ldr	r3, [pc, #280]	@ (8001cc0 <HAL_TIM_Encoder_MspInit+0x1b4>)
 8001ba6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ba8:	f003 0302 	and.w	r3, r3, #2
 8001bac:	623b      	str	r3, [r7, #32]
 8001bae:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bb0:	2300      	movs	r3, #0
 8001bb2:	61fb      	str	r3, [r7, #28]
 8001bb4:	4b42      	ldr	r3, [pc, #264]	@ (8001cc0 <HAL_TIM_Encoder_MspInit+0x1b4>)
 8001bb6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bb8:	4a41      	ldr	r2, [pc, #260]	@ (8001cc0 <HAL_TIM_Encoder_MspInit+0x1b4>)
 8001bba:	f043 0301 	orr.w	r3, r3, #1
 8001bbe:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bc0:	4b3f      	ldr	r3, [pc, #252]	@ (8001cc0 <HAL_TIM_Encoder_MspInit+0x1b4>)
 8001bc2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bc4:	f003 0301 	and.w	r3, r3, #1
 8001bc8:	61fb      	str	r3, [r7, #28]
 8001bca:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001bcc:	23c0      	movs	r3, #192	@ 0xc0
 8001bce:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bd0:	2302      	movs	r3, #2
 8001bd2:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bd8:	2300      	movs	r3, #0
 8001bda:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001bdc:	2302      	movs	r3, #2
 8001bde:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001be0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001be4:	4619      	mov	r1, r3
 8001be6:	4839      	ldr	r0, [pc, #228]	@ (8001ccc <HAL_TIM_Encoder_MspInit+0x1c0>)
 8001be8:	f000 fc64 	bl	80024b4 <HAL_GPIO_Init>
}
 8001bec:	e062      	b.n	8001cb4 <HAL_TIM_Encoder_MspInit+0x1a8>
  else if(htim_encoder->Instance==TIM5)
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	4a37      	ldr	r2, [pc, #220]	@ (8001cd0 <HAL_TIM_Encoder_MspInit+0x1c4>)
 8001bf4:	4293      	cmp	r3, r2
 8001bf6:	d12c      	bne.n	8001c52 <HAL_TIM_Encoder_MspInit+0x146>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8001bf8:	2300      	movs	r3, #0
 8001bfa:	61bb      	str	r3, [r7, #24]
 8001bfc:	4b30      	ldr	r3, [pc, #192]	@ (8001cc0 <HAL_TIM_Encoder_MspInit+0x1b4>)
 8001bfe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c00:	4a2f      	ldr	r2, [pc, #188]	@ (8001cc0 <HAL_TIM_Encoder_MspInit+0x1b4>)
 8001c02:	f043 0308 	orr.w	r3, r3, #8
 8001c06:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c08:	4b2d      	ldr	r3, [pc, #180]	@ (8001cc0 <HAL_TIM_Encoder_MspInit+0x1b4>)
 8001c0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c0c:	f003 0308 	and.w	r3, r3, #8
 8001c10:	61bb      	str	r3, [r7, #24]
 8001c12:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c14:	2300      	movs	r3, #0
 8001c16:	617b      	str	r3, [r7, #20]
 8001c18:	4b29      	ldr	r3, [pc, #164]	@ (8001cc0 <HAL_TIM_Encoder_MspInit+0x1b4>)
 8001c1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c1c:	4a28      	ldr	r2, [pc, #160]	@ (8001cc0 <HAL_TIM_Encoder_MspInit+0x1b4>)
 8001c1e:	f043 0301 	orr.w	r3, r3, #1
 8001c22:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c24:	4b26      	ldr	r3, [pc, #152]	@ (8001cc0 <HAL_TIM_Encoder_MspInit+0x1b4>)
 8001c26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c28:	f003 0301 	and.w	r3, r3, #1
 8001c2c:	617b      	str	r3, [r7, #20]
 8001c2e:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001c30:	2303      	movs	r3, #3
 8001c32:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c34:	2302      	movs	r3, #2
 8001c36:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c38:	2300      	movs	r3, #0
 8001c3a:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c3c:	2300      	movs	r3, #0
 8001c3e:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8001c40:	2302      	movs	r3, #2
 8001c42:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c44:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001c48:	4619      	mov	r1, r3
 8001c4a:	4820      	ldr	r0, [pc, #128]	@ (8001ccc <HAL_TIM_Encoder_MspInit+0x1c0>)
 8001c4c:	f000 fc32 	bl	80024b4 <HAL_GPIO_Init>
}
 8001c50:	e030      	b.n	8001cb4 <HAL_TIM_Encoder_MspInit+0x1a8>
  else if(htim_encoder->Instance==TIM8)
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	4a1f      	ldr	r2, [pc, #124]	@ (8001cd4 <HAL_TIM_Encoder_MspInit+0x1c8>)
 8001c58:	4293      	cmp	r3, r2
 8001c5a:	d12b      	bne.n	8001cb4 <HAL_TIM_Encoder_MspInit+0x1a8>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8001c5c:	2300      	movs	r3, #0
 8001c5e:	613b      	str	r3, [r7, #16]
 8001c60:	4b17      	ldr	r3, [pc, #92]	@ (8001cc0 <HAL_TIM_Encoder_MspInit+0x1b4>)
 8001c62:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c64:	4a16      	ldr	r2, [pc, #88]	@ (8001cc0 <HAL_TIM_Encoder_MspInit+0x1b4>)
 8001c66:	f043 0302 	orr.w	r3, r3, #2
 8001c6a:	6453      	str	r3, [r2, #68]	@ 0x44
 8001c6c:	4b14      	ldr	r3, [pc, #80]	@ (8001cc0 <HAL_TIM_Encoder_MspInit+0x1b4>)
 8001c6e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c70:	f003 0302 	and.w	r3, r3, #2
 8001c74:	613b      	str	r3, [r7, #16]
 8001c76:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c78:	2300      	movs	r3, #0
 8001c7a:	60fb      	str	r3, [r7, #12]
 8001c7c:	4b10      	ldr	r3, [pc, #64]	@ (8001cc0 <HAL_TIM_Encoder_MspInit+0x1b4>)
 8001c7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c80:	4a0f      	ldr	r2, [pc, #60]	@ (8001cc0 <HAL_TIM_Encoder_MspInit+0x1b4>)
 8001c82:	f043 0304 	orr.w	r3, r3, #4
 8001c86:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c88:	4b0d      	ldr	r3, [pc, #52]	@ (8001cc0 <HAL_TIM_Encoder_MspInit+0x1b4>)
 8001c8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c8c:	f003 0304 	and.w	r3, r3, #4
 8001c90:	60fb      	str	r3, [r7, #12]
 8001c92:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001c94:	23c0      	movs	r3, #192	@ 0xc0
 8001c96:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c98:	2302      	movs	r3, #2
 8001c9a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c9c:	2300      	movs	r3, #0
 8001c9e:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ca0:	2300      	movs	r3, #0
 8001ca2:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8001ca4:	2303      	movs	r3, #3
 8001ca6:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ca8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001cac:	4619      	mov	r1, r3
 8001cae:	480a      	ldr	r0, [pc, #40]	@ (8001cd8 <HAL_TIM_Encoder_MspInit+0x1cc>)
 8001cb0:	f000 fc00 	bl	80024b4 <HAL_GPIO_Init>
}
 8001cb4:	bf00      	nop
 8001cb6:	3740      	adds	r7, #64	@ 0x40
 8001cb8:	46bd      	mov	sp, r7
 8001cba:	bd80      	pop	{r7, pc}
 8001cbc:	40010000 	.word	0x40010000
 8001cc0:	40023800 	.word	0x40023800
 8001cc4:	40021000 	.word	0x40021000
 8001cc8:	40000400 	.word	0x40000400
 8001ccc:	40020000 	.word	0x40020000
 8001cd0:	40000c00 	.word	0x40000c00
 8001cd4:	40010400 	.word	0x40010400
 8001cd8:	40020800 	.word	0x40020800

08001cdc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001cdc:	b480      	push	{r7}
 8001cde:	b087      	sub	sp, #28
 8001ce0:	af00      	add	r7, sp, #0
 8001ce2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001cec:	d10e      	bne.n	8001d0c <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001cee:	2300      	movs	r3, #0
 8001cf0:	617b      	str	r3, [r7, #20]
 8001cf2:	4b27      	ldr	r3, [pc, #156]	@ (8001d90 <HAL_TIM_Base_MspInit+0xb4>)
 8001cf4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cf6:	4a26      	ldr	r2, [pc, #152]	@ (8001d90 <HAL_TIM_Base_MspInit+0xb4>)
 8001cf8:	f043 0301 	orr.w	r3, r3, #1
 8001cfc:	6413      	str	r3, [r2, #64]	@ 0x40
 8001cfe:	4b24      	ldr	r3, [pc, #144]	@ (8001d90 <HAL_TIM_Base_MspInit+0xb4>)
 8001d00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d02:	f003 0301 	and.w	r3, r3, #1
 8001d06:	617b      	str	r3, [r7, #20]
 8001d08:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }

}
 8001d0a:	e03a      	b.n	8001d82 <HAL_TIM_Base_MspInit+0xa6>
  else if(htim_base->Instance==TIM4)
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	4a20      	ldr	r2, [pc, #128]	@ (8001d94 <HAL_TIM_Base_MspInit+0xb8>)
 8001d12:	4293      	cmp	r3, r2
 8001d14:	d10e      	bne.n	8001d34 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001d16:	2300      	movs	r3, #0
 8001d18:	613b      	str	r3, [r7, #16]
 8001d1a:	4b1d      	ldr	r3, [pc, #116]	@ (8001d90 <HAL_TIM_Base_MspInit+0xb4>)
 8001d1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d1e:	4a1c      	ldr	r2, [pc, #112]	@ (8001d90 <HAL_TIM_Base_MspInit+0xb4>)
 8001d20:	f043 0304 	orr.w	r3, r3, #4
 8001d24:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d26:	4b1a      	ldr	r3, [pc, #104]	@ (8001d90 <HAL_TIM_Base_MspInit+0xb4>)
 8001d28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d2a:	f003 0304 	and.w	r3, r3, #4
 8001d2e:	613b      	str	r3, [r7, #16]
 8001d30:	693b      	ldr	r3, [r7, #16]
}
 8001d32:	e026      	b.n	8001d82 <HAL_TIM_Base_MspInit+0xa6>
  else if(htim_base->Instance==TIM9)
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	4a17      	ldr	r2, [pc, #92]	@ (8001d98 <HAL_TIM_Base_MspInit+0xbc>)
 8001d3a:	4293      	cmp	r3, r2
 8001d3c:	d10e      	bne.n	8001d5c <HAL_TIM_Base_MspInit+0x80>
    __HAL_RCC_TIM9_CLK_ENABLE();
 8001d3e:	2300      	movs	r3, #0
 8001d40:	60fb      	str	r3, [r7, #12]
 8001d42:	4b13      	ldr	r3, [pc, #76]	@ (8001d90 <HAL_TIM_Base_MspInit+0xb4>)
 8001d44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d46:	4a12      	ldr	r2, [pc, #72]	@ (8001d90 <HAL_TIM_Base_MspInit+0xb4>)
 8001d48:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001d4c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001d4e:	4b10      	ldr	r3, [pc, #64]	@ (8001d90 <HAL_TIM_Base_MspInit+0xb4>)
 8001d50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d52:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001d56:	60fb      	str	r3, [r7, #12]
 8001d58:	68fb      	ldr	r3, [r7, #12]
}
 8001d5a:	e012      	b.n	8001d82 <HAL_TIM_Base_MspInit+0xa6>
  else if(htim_base->Instance==TIM12)
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	4a0e      	ldr	r2, [pc, #56]	@ (8001d9c <HAL_TIM_Base_MspInit+0xc0>)
 8001d62:	4293      	cmp	r3, r2
 8001d64:	d10d      	bne.n	8001d82 <HAL_TIM_Base_MspInit+0xa6>
    __HAL_RCC_TIM12_CLK_ENABLE();
 8001d66:	2300      	movs	r3, #0
 8001d68:	60bb      	str	r3, [r7, #8]
 8001d6a:	4b09      	ldr	r3, [pc, #36]	@ (8001d90 <HAL_TIM_Base_MspInit+0xb4>)
 8001d6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d6e:	4a08      	ldr	r2, [pc, #32]	@ (8001d90 <HAL_TIM_Base_MspInit+0xb4>)
 8001d70:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001d74:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d76:	4b06      	ldr	r3, [pc, #24]	@ (8001d90 <HAL_TIM_Base_MspInit+0xb4>)
 8001d78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d7a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001d7e:	60bb      	str	r3, [r7, #8]
 8001d80:	68bb      	ldr	r3, [r7, #8]
}
 8001d82:	bf00      	nop
 8001d84:	371c      	adds	r7, #28
 8001d86:	46bd      	mov	sp, r7
 8001d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8c:	4770      	bx	lr
 8001d8e:	bf00      	nop
 8001d90:	40023800 	.word	0x40023800
 8001d94:	40000800 	.word	0x40000800
 8001d98:	40014000 	.word	0x40014000
 8001d9c:	40001800 	.word	0x40001800

08001da0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	b08c      	sub	sp, #48	@ 0x30
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001da8:	f107 031c 	add.w	r3, r7, #28
 8001dac:	2200      	movs	r2, #0
 8001dae:	601a      	str	r2, [r3, #0]
 8001db0:	605a      	str	r2, [r3, #4]
 8001db2:	609a      	str	r2, [r3, #8]
 8001db4:	60da      	str	r2, [r3, #12]
 8001db6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001dc0:	d11f      	bne.n	8001e02 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	61bb      	str	r3, [r7, #24]
 8001dc6:	4b47      	ldr	r3, [pc, #284]	@ (8001ee4 <HAL_TIM_MspPostInit+0x144>)
 8001dc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dca:	4a46      	ldr	r2, [pc, #280]	@ (8001ee4 <HAL_TIM_MspPostInit+0x144>)
 8001dcc:	f043 0302 	orr.w	r3, r3, #2
 8001dd0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001dd2:	4b44      	ldr	r3, [pc, #272]	@ (8001ee4 <HAL_TIM_MspPostInit+0x144>)
 8001dd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dd6:	f003 0302 	and.w	r3, r3, #2
 8001dda:	61bb      	str	r3, [r7, #24]
 8001ddc:	69bb      	ldr	r3, [r7, #24]
    /**TIM2 GPIO Configuration
    PB10     ------> TIM2_CH3
    PB11     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001dde:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001de2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001de4:	2302      	movs	r3, #2
 8001de6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001de8:	2300      	movs	r3, #0
 8001dea:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dec:	2300      	movs	r3, #0
 8001dee:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001df0:	2301      	movs	r3, #1
 8001df2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001df4:	f107 031c 	add.w	r3, r7, #28
 8001df8:	4619      	mov	r1, r3
 8001dfa:	483b      	ldr	r0, [pc, #236]	@ (8001ee8 <HAL_TIM_MspPostInit+0x148>)
 8001dfc:	f000 fb5a 	bl	80024b4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM12_MspPostInit 1 */

  /* USER CODE END TIM12_MspPostInit 1 */
  }

}
 8001e00:	e06c      	b.n	8001edc <HAL_TIM_MspPostInit+0x13c>
  else if(htim->Instance==TIM4)
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	4a39      	ldr	r2, [pc, #228]	@ (8001eec <HAL_TIM_MspPostInit+0x14c>)
 8001e08:	4293      	cmp	r3, r2
 8001e0a:	d11f      	bne.n	8001e4c <HAL_TIM_MspPostInit+0xac>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	617b      	str	r3, [r7, #20]
 8001e10:	4b34      	ldr	r3, [pc, #208]	@ (8001ee4 <HAL_TIM_MspPostInit+0x144>)
 8001e12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e14:	4a33      	ldr	r2, [pc, #204]	@ (8001ee4 <HAL_TIM_MspPostInit+0x144>)
 8001e16:	f043 0308 	orr.w	r3, r3, #8
 8001e1a:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e1c:	4b31      	ldr	r3, [pc, #196]	@ (8001ee4 <HAL_TIM_MspPostInit+0x144>)
 8001e1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e20:	f003 0308 	and.w	r3, r3, #8
 8001e24:	617b      	str	r3, [r7, #20]
 8001e26:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8001e28:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8001e2c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e2e:	2302      	movs	r3, #2
 8001e30:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e32:	2300      	movs	r3, #0
 8001e34:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e36:	2300      	movs	r3, #0
 8001e38:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001e3a:	2302      	movs	r3, #2
 8001e3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001e3e:	f107 031c 	add.w	r3, r7, #28
 8001e42:	4619      	mov	r1, r3
 8001e44:	482a      	ldr	r0, [pc, #168]	@ (8001ef0 <HAL_TIM_MspPostInit+0x150>)
 8001e46:	f000 fb35 	bl	80024b4 <HAL_GPIO_Init>
}
 8001e4a:	e047      	b.n	8001edc <HAL_TIM_MspPostInit+0x13c>
  else if(htim->Instance==TIM9)
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	4a28      	ldr	r2, [pc, #160]	@ (8001ef4 <HAL_TIM_MspPostInit+0x154>)
 8001e52:	4293      	cmp	r3, r2
 8001e54:	d11e      	bne.n	8001e94 <HAL_TIM_MspPostInit+0xf4>
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001e56:	2300      	movs	r3, #0
 8001e58:	613b      	str	r3, [r7, #16]
 8001e5a:	4b22      	ldr	r3, [pc, #136]	@ (8001ee4 <HAL_TIM_MspPostInit+0x144>)
 8001e5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e5e:	4a21      	ldr	r2, [pc, #132]	@ (8001ee4 <HAL_TIM_MspPostInit+0x144>)
 8001e60:	f043 0310 	orr.w	r3, r3, #16
 8001e64:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e66:	4b1f      	ldr	r3, [pc, #124]	@ (8001ee4 <HAL_TIM_MspPostInit+0x144>)
 8001e68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e6a:	f003 0310 	and.w	r3, r3, #16
 8001e6e:	613b      	str	r3, [r7, #16]
 8001e70:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8001e72:	2360      	movs	r3, #96	@ 0x60
 8001e74:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e76:	2302      	movs	r3, #2
 8001e78:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e7a:	2300      	movs	r3, #0
 8001e7c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e7e:	2300      	movs	r3, #0
 8001e80:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 8001e82:	2303      	movs	r3, #3
 8001e84:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001e86:	f107 031c 	add.w	r3, r7, #28
 8001e8a:	4619      	mov	r1, r3
 8001e8c:	481a      	ldr	r0, [pc, #104]	@ (8001ef8 <HAL_TIM_MspPostInit+0x158>)
 8001e8e:	f000 fb11 	bl	80024b4 <HAL_GPIO_Init>
}
 8001e92:	e023      	b.n	8001edc <HAL_TIM_MspPostInit+0x13c>
  else if(htim->Instance==TIM12)
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	4a18      	ldr	r2, [pc, #96]	@ (8001efc <HAL_TIM_MspPostInit+0x15c>)
 8001e9a:	4293      	cmp	r3, r2
 8001e9c:	d11e      	bne.n	8001edc <HAL_TIM_MspPostInit+0x13c>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e9e:	2300      	movs	r3, #0
 8001ea0:	60fb      	str	r3, [r7, #12]
 8001ea2:	4b10      	ldr	r3, [pc, #64]	@ (8001ee4 <HAL_TIM_MspPostInit+0x144>)
 8001ea4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ea6:	4a0f      	ldr	r2, [pc, #60]	@ (8001ee4 <HAL_TIM_MspPostInit+0x144>)
 8001ea8:	f043 0302 	orr.w	r3, r3, #2
 8001eac:	6313      	str	r3, [r2, #48]	@ 0x30
 8001eae:	4b0d      	ldr	r3, [pc, #52]	@ (8001ee4 <HAL_TIM_MspPostInit+0x144>)
 8001eb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001eb2:	f003 0302 	and.w	r3, r3, #2
 8001eb6:	60fb      	str	r3, [r7, #12]
 8001eb8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8001eba:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8001ebe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ec0:	2302      	movs	r3, #2
 8001ec2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001ec4:	2301      	movs	r3, #1
 8001ec6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ec8:	2300      	movs	r3, #0
 8001eca:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 8001ecc:	2309      	movs	r3, #9
 8001ece:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ed0:	f107 031c 	add.w	r3, r7, #28
 8001ed4:	4619      	mov	r1, r3
 8001ed6:	4804      	ldr	r0, [pc, #16]	@ (8001ee8 <HAL_TIM_MspPostInit+0x148>)
 8001ed8:	f000 faec 	bl	80024b4 <HAL_GPIO_Init>
}
 8001edc:	bf00      	nop
 8001ede:	3730      	adds	r7, #48	@ 0x30
 8001ee0:	46bd      	mov	sp, r7
 8001ee2:	bd80      	pop	{r7, pc}
 8001ee4:	40023800 	.word	0x40023800
 8001ee8:	40020400 	.word	0x40020400
 8001eec:	40000800 	.word	0x40000800
 8001ef0:	40020c00 	.word	0x40020c00
 8001ef4:	40014000 	.word	0x40014000
 8001ef8:	40021000 	.word	0x40021000
 8001efc:	40001800 	.word	0x40001800

08001f00 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b08a      	sub	sp, #40	@ 0x28
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f08:	f107 0314 	add.w	r3, r7, #20
 8001f0c:	2200      	movs	r2, #0
 8001f0e:	601a      	str	r2, [r3, #0]
 8001f10:	605a      	str	r2, [r3, #4]
 8001f12:	609a      	str	r2, [r3, #8]
 8001f14:	60da      	str	r2, [r3, #12]
 8001f16:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	4a19      	ldr	r2, [pc, #100]	@ (8001f84 <HAL_UART_MspInit+0x84>)
 8001f1e:	4293      	cmp	r3, r2
 8001f20:	d12b      	bne.n	8001f7a <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001f22:	2300      	movs	r3, #0
 8001f24:	613b      	str	r3, [r7, #16]
 8001f26:	4b18      	ldr	r3, [pc, #96]	@ (8001f88 <HAL_UART_MspInit+0x88>)
 8001f28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f2a:	4a17      	ldr	r2, [pc, #92]	@ (8001f88 <HAL_UART_MspInit+0x88>)
 8001f2c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001f30:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f32:	4b15      	ldr	r3, [pc, #84]	@ (8001f88 <HAL_UART_MspInit+0x88>)
 8001f34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f3a:	613b      	str	r3, [r7, #16]
 8001f3c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f3e:	2300      	movs	r3, #0
 8001f40:	60fb      	str	r3, [r7, #12]
 8001f42:	4b11      	ldr	r3, [pc, #68]	@ (8001f88 <HAL_UART_MspInit+0x88>)
 8001f44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f46:	4a10      	ldr	r2, [pc, #64]	@ (8001f88 <HAL_UART_MspInit+0x88>)
 8001f48:	f043 0301 	orr.w	r3, r3, #1
 8001f4c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f4e:	4b0e      	ldr	r3, [pc, #56]	@ (8001f88 <HAL_UART_MspInit+0x88>)
 8001f50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f52:	f003 0301 	and.w	r3, r3, #1
 8001f56:	60fb      	str	r3, [r7, #12]
 8001f58:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001f5a:	230c      	movs	r3, #12
 8001f5c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f5e:	2302      	movs	r3, #2
 8001f60:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f62:	2300      	movs	r3, #0
 8001f64:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f66:	2303      	movs	r3, #3
 8001f68:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001f6a:	2307      	movs	r3, #7
 8001f6c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f6e:	f107 0314 	add.w	r3, r7, #20
 8001f72:	4619      	mov	r1, r3
 8001f74:	4805      	ldr	r0, [pc, #20]	@ (8001f8c <HAL_UART_MspInit+0x8c>)
 8001f76:	f000 fa9d 	bl	80024b4 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8001f7a:	bf00      	nop
 8001f7c:	3728      	adds	r7, #40	@ 0x28
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	bd80      	pop	{r7, pc}
 8001f82:	bf00      	nop
 8001f84:	40004400 	.word	0x40004400
 8001f88:	40023800 	.word	0x40023800
 8001f8c:	40020000 	.word	0x40020000

08001f90 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001f90:	b480      	push	{r7}
 8001f92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001f94:	bf00      	nop
 8001f96:	e7fd      	b.n	8001f94 <NMI_Handler+0x4>

08001f98 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001f98:	b480      	push	{r7}
 8001f9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f9c:	bf00      	nop
 8001f9e:	e7fd      	b.n	8001f9c <HardFault_Handler+0x4>

08001fa0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001fa0:	b480      	push	{r7}
 8001fa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001fa4:	bf00      	nop
 8001fa6:	e7fd      	b.n	8001fa4 <MemManage_Handler+0x4>

08001fa8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001fa8:	b480      	push	{r7}
 8001faa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001fac:	bf00      	nop
 8001fae:	e7fd      	b.n	8001fac <BusFault_Handler+0x4>

08001fb0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001fb0:	b480      	push	{r7}
 8001fb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001fb4:	bf00      	nop
 8001fb6:	e7fd      	b.n	8001fb4 <UsageFault_Handler+0x4>

08001fb8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001fb8:	b480      	push	{r7}
 8001fba:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001fbc:	bf00      	nop
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc4:	4770      	bx	lr

08001fc6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001fc6:	b480      	push	{r7}
 8001fc8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001fca:	bf00      	nop
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd2:	4770      	bx	lr

08001fd4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001fd4:	b480      	push	{r7}
 8001fd6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001fd8:	bf00      	nop
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe0:	4770      	bx	lr

08001fe2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001fe2:	b580      	push	{r7, lr}
 8001fe4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001fe6:	f000 f93b 	bl	8002260 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001fea:	bf00      	nop
 8001fec:	bd80      	pop	{r7, pc}

08001fee <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001fee:	b480      	push	{r7}
 8001ff0:	af00      	add	r7, sp, #0
  return 1;
 8001ff2:	2301      	movs	r3, #1
}
 8001ff4:	4618      	mov	r0, r3
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffc:	4770      	bx	lr

08001ffe <_kill>:

int _kill(int pid, int sig)
{
 8001ffe:	b580      	push	{r7, lr}
 8002000:	b082      	sub	sp, #8
 8002002:	af00      	add	r7, sp, #0
 8002004:	6078      	str	r0, [r7, #4]
 8002006:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002008:	f004 f966 	bl	80062d8 <__errno>
 800200c:	4603      	mov	r3, r0
 800200e:	2216      	movs	r2, #22
 8002010:	601a      	str	r2, [r3, #0]
  return -1;
 8002012:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002016:	4618      	mov	r0, r3
 8002018:	3708      	adds	r7, #8
 800201a:	46bd      	mov	sp, r7
 800201c:	bd80      	pop	{r7, pc}

0800201e <_exit>:

void _exit (int status)
{
 800201e:	b580      	push	{r7, lr}
 8002020:	b082      	sub	sp, #8
 8002022:	af00      	add	r7, sp, #0
 8002024:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002026:	f04f 31ff 	mov.w	r1, #4294967295
 800202a:	6878      	ldr	r0, [r7, #4]
 800202c:	f7ff ffe7 	bl	8001ffe <_kill>
  while (1) {}    /* Make sure we hang here */
 8002030:	bf00      	nop
 8002032:	e7fd      	b.n	8002030 <_exit+0x12>

08002034 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	b086      	sub	sp, #24
 8002038:	af00      	add	r7, sp, #0
 800203a:	60f8      	str	r0, [r7, #12]
 800203c:	60b9      	str	r1, [r7, #8]
 800203e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002040:	2300      	movs	r3, #0
 8002042:	617b      	str	r3, [r7, #20]
 8002044:	e00a      	b.n	800205c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002046:	f3af 8000 	nop.w
 800204a:	4601      	mov	r1, r0
 800204c:	68bb      	ldr	r3, [r7, #8]
 800204e:	1c5a      	adds	r2, r3, #1
 8002050:	60ba      	str	r2, [r7, #8]
 8002052:	b2ca      	uxtb	r2, r1
 8002054:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002056:	697b      	ldr	r3, [r7, #20]
 8002058:	3301      	adds	r3, #1
 800205a:	617b      	str	r3, [r7, #20]
 800205c:	697a      	ldr	r2, [r7, #20]
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	429a      	cmp	r2, r3
 8002062:	dbf0      	blt.n	8002046 <_read+0x12>
  }

  return len;
 8002064:	687b      	ldr	r3, [r7, #4]
}
 8002066:	4618      	mov	r0, r3
 8002068:	3718      	adds	r7, #24
 800206a:	46bd      	mov	sp, r7
 800206c:	bd80      	pop	{r7, pc}

0800206e <_close>:
  }
  return len;
}

int _close(int file)
{
 800206e:	b480      	push	{r7}
 8002070:	b083      	sub	sp, #12
 8002072:	af00      	add	r7, sp, #0
 8002074:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002076:	f04f 33ff 	mov.w	r3, #4294967295
}
 800207a:	4618      	mov	r0, r3
 800207c:	370c      	adds	r7, #12
 800207e:	46bd      	mov	sp, r7
 8002080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002084:	4770      	bx	lr

08002086 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002086:	b480      	push	{r7}
 8002088:	b083      	sub	sp, #12
 800208a:	af00      	add	r7, sp, #0
 800208c:	6078      	str	r0, [r7, #4]
 800208e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002090:	683b      	ldr	r3, [r7, #0]
 8002092:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002096:	605a      	str	r2, [r3, #4]
  return 0;
 8002098:	2300      	movs	r3, #0
}
 800209a:	4618      	mov	r0, r3
 800209c:	370c      	adds	r7, #12
 800209e:	46bd      	mov	sp, r7
 80020a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a4:	4770      	bx	lr

080020a6 <_isatty>:

int _isatty(int file)
{
 80020a6:	b480      	push	{r7}
 80020a8:	b083      	sub	sp, #12
 80020aa:	af00      	add	r7, sp, #0
 80020ac:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80020ae:	2301      	movs	r3, #1
}
 80020b0:	4618      	mov	r0, r3
 80020b2:	370c      	adds	r7, #12
 80020b4:	46bd      	mov	sp, r7
 80020b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ba:	4770      	bx	lr

080020bc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80020bc:	b480      	push	{r7}
 80020be:	b085      	sub	sp, #20
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	60f8      	str	r0, [r7, #12]
 80020c4:	60b9      	str	r1, [r7, #8]
 80020c6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80020c8:	2300      	movs	r3, #0
}
 80020ca:	4618      	mov	r0, r3
 80020cc:	3714      	adds	r7, #20
 80020ce:	46bd      	mov	sp, r7
 80020d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d4:	4770      	bx	lr
	...

080020d8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	b086      	sub	sp, #24
 80020dc:	af00      	add	r7, sp, #0
 80020de:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80020e0:	4a14      	ldr	r2, [pc, #80]	@ (8002134 <_sbrk+0x5c>)
 80020e2:	4b15      	ldr	r3, [pc, #84]	@ (8002138 <_sbrk+0x60>)
 80020e4:	1ad3      	subs	r3, r2, r3
 80020e6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80020e8:	697b      	ldr	r3, [r7, #20]
 80020ea:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80020ec:	4b13      	ldr	r3, [pc, #76]	@ (800213c <_sbrk+0x64>)
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d102      	bne.n	80020fa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80020f4:	4b11      	ldr	r3, [pc, #68]	@ (800213c <_sbrk+0x64>)
 80020f6:	4a12      	ldr	r2, [pc, #72]	@ (8002140 <_sbrk+0x68>)
 80020f8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80020fa:	4b10      	ldr	r3, [pc, #64]	@ (800213c <_sbrk+0x64>)
 80020fc:	681a      	ldr	r2, [r3, #0]
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	4413      	add	r3, r2
 8002102:	693a      	ldr	r2, [r7, #16]
 8002104:	429a      	cmp	r2, r3
 8002106:	d207      	bcs.n	8002118 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002108:	f004 f8e6 	bl	80062d8 <__errno>
 800210c:	4603      	mov	r3, r0
 800210e:	220c      	movs	r2, #12
 8002110:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002112:	f04f 33ff 	mov.w	r3, #4294967295
 8002116:	e009      	b.n	800212c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002118:	4b08      	ldr	r3, [pc, #32]	@ (800213c <_sbrk+0x64>)
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800211e:	4b07      	ldr	r3, [pc, #28]	@ (800213c <_sbrk+0x64>)
 8002120:	681a      	ldr	r2, [r3, #0]
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	4413      	add	r3, r2
 8002126:	4a05      	ldr	r2, [pc, #20]	@ (800213c <_sbrk+0x64>)
 8002128:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800212a:	68fb      	ldr	r3, [r7, #12]
}
 800212c:	4618      	mov	r0, r3
 800212e:	3718      	adds	r7, #24
 8002130:	46bd      	mov	sp, r7
 8002132:	bd80      	pop	{r7, pc}
 8002134:	20020000 	.word	0x20020000
 8002138:	00000400 	.word	0x00000400
 800213c:	20000480 	.word	0x20000480
 8002140:	200005d8 	.word	0x200005d8

08002144 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002144:	b480      	push	{r7}
 8002146:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002148:	4b06      	ldr	r3, [pc, #24]	@ (8002164 <SystemInit+0x20>)
 800214a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800214e:	4a05      	ldr	r2, [pc, #20]	@ (8002164 <SystemInit+0x20>)
 8002150:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002154:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002158:	bf00      	nop
 800215a:	46bd      	mov	sp, r7
 800215c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002160:	4770      	bx	lr
 8002162:	bf00      	nop
 8002164:	e000ed00 	.word	0xe000ed00

08002168 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002168:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80021a0 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 800216c:	f7ff ffea 	bl	8002144 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002170:	480c      	ldr	r0, [pc, #48]	@ (80021a4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002172:	490d      	ldr	r1, [pc, #52]	@ (80021a8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002174:	4a0d      	ldr	r2, [pc, #52]	@ (80021ac <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002176:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002178:	e002      	b.n	8002180 <LoopCopyDataInit>

0800217a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800217a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800217c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800217e:	3304      	adds	r3, #4

08002180 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002180:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002182:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002184:	d3f9      	bcc.n	800217a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002186:	4a0a      	ldr	r2, [pc, #40]	@ (80021b0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002188:	4c0a      	ldr	r4, [pc, #40]	@ (80021b4 <LoopFillZerobss+0x22>)
  movs r3, #0
 800218a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800218c:	e001      	b.n	8002192 <LoopFillZerobss>

0800218e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800218e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002190:	3204      	adds	r2, #4

08002192 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002192:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002194:	d3fb      	bcc.n	800218e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002196:	f004 f8a5 	bl	80062e4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800219a:	f7ff f82a 	bl	80011f2 <main>
  bx  lr    
 800219e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80021a0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80021a4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80021a8:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 80021ac:	080090f4 	.word	0x080090f4
  ldr r2, =_sbss
 80021b0:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 80021b4:	200005d4 	.word	0x200005d4

080021b8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80021b8:	e7fe      	b.n	80021b8 <ADC_IRQHandler>
	...

080021bc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80021bc:	b580      	push	{r7, lr}
 80021be:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80021c0:	4b0e      	ldr	r3, [pc, #56]	@ (80021fc <HAL_Init+0x40>)
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	4a0d      	ldr	r2, [pc, #52]	@ (80021fc <HAL_Init+0x40>)
 80021c6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80021ca:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80021cc:	4b0b      	ldr	r3, [pc, #44]	@ (80021fc <HAL_Init+0x40>)
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	4a0a      	ldr	r2, [pc, #40]	@ (80021fc <HAL_Init+0x40>)
 80021d2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80021d6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80021d8:	4b08      	ldr	r3, [pc, #32]	@ (80021fc <HAL_Init+0x40>)
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	4a07      	ldr	r2, [pc, #28]	@ (80021fc <HAL_Init+0x40>)
 80021de:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80021e2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80021e4:	2003      	movs	r0, #3
 80021e6:	f000 f931 	bl	800244c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80021ea:	200f      	movs	r0, #15
 80021ec:	f000 f808 	bl	8002200 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80021f0:	f7ff fc64 	bl	8001abc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80021f4:	2300      	movs	r3, #0
}
 80021f6:	4618      	mov	r0, r3
 80021f8:	bd80      	pop	{r7, pc}
 80021fa:	bf00      	nop
 80021fc:	40023c00 	.word	0x40023c00

08002200 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002200:	b580      	push	{r7, lr}
 8002202:	b082      	sub	sp, #8
 8002204:	af00      	add	r7, sp, #0
 8002206:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002208:	4b12      	ldr	r3, [pc, #72]	@ (8002254 <HAL_InitTick+0x54>)
 800220a:	681a      	ldr	r2, [r3, #0]
 800220c:	4b12      	ldr	r3, [pc, #72]	@ (8002258 <HAL_InitTick+0x58>)
 800220e:	781b      	ldrb	r3, [r3, #0]
 8002210:	4619      	mov	r1, r3
 8002212:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002216:	fbb3 f3f1 	udiv	r3, r3, r1
 800221a:	fbb2 f3f3 	udiv	r3, r2, r3
 800221e:	4618      	mov	r0, r3
 8002220:	f000 f93b 	bl	800249a <HAL_SYSTICK_Config>
 8002224:	4603      	mov	r3, r0
 8002226:	2b00      	cmp	r3, #0
 8002228:	d001      	beq.n	800222e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800222a:	2301      	movs	r3, #1
 800222c:	e00e      	b.n	800224c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	2b0f      	cmp	r3, #15
 8002232:	d80a      	bhi.n	800224a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002234:	2200      	movs	r2, #0
 8002236:	6879      	ldr	r1, [r7, #4]
 8002238:	f04f 30ff 	mov.w	r0, #4294967295
 800223c:	f000 f911 	bl	8002462 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002240:	4a06      	ldr	r2, [pc, #24]	@ (800225c <HAL_InitTick+0x5c>)
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002246:	2300      	movs	r3, #0
 8002248:	e000      	b.n	800224c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800224a:	2301      	movs	r3, #1
}
 800224c:	4618      	mov	r0, r3
 800224e:	3708      	adds	r7, #8
 8002250:	46bd      	mov	sp, r7
 8002252:	bd80      	pop	{r7, pc}
 8002254:	20000000 	.word	0x20000000
 8002258:	20000008 	.word	0x20000008
 800225c:	20000004 	.word	0x20000004

08002260 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002260:	b480      	push	{r7}
 8002262:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002264:	4b06      	ldr	r3, [pc, #24]	@ (8002280 <HAL_IncTick+0x20>)
 8002266:	781b      	ldrb	r3, [r3, #0]
 8002268:	461a      	mov	r2, r3
 800226a:	4b06      	ldr	r3, [pc, #24]	@ (8002284 <HAL_IncTick+0x24>)
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	4413      	add	r3, r2
 8002270:	4a04      	ldr	r2, [pc, #16]	@ (8002284 <HAL_IncTick+0x24>)
 8002272:	6013      	str	r3, [r2, #0]
}
 8002274:	bf00      	nop
 8002276:	46bd      	mov	sp, r7
 8002278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800227c:	4770      	bx	lr
 800227e:	bf00      	nop
 8002280:	20000008 	.word	0x20000008
 8002284:	20000484 	.word	0x20000484

08002288 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002288:	b480      	push	{r7}
 800228a:	af00      	add	r7, sp, #0
  return uwTick;
 800228c:	4b03      	ldr	r3, [pc, #12]	@ (800229c <HAL_GetTick+0x14>)
 800228e:	681b      	ldr	r3, [r3, #0]
}
 8002290:	4618      	mov	r0, r3
 8002292:	46bd      	mov	sp, r7
 8002294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002298:	4770      	bx	lr
 800229a:	bf00      	nop
 800229c:	20000484 	.word	0x20000484

080022a0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	b084      	sub	sp, #16
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80022a8:	f7ff ffee 	bl	8002288 <HAL_GetTick>
 80022ac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80022b8:	d005      	beq.n	80022c6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80022ba:	4b0a      	ldr	r3, [pc, #40]	@ (80022e4 <HAL_Delay+0x44>)
 80022bc:	781b      	ldrb	r3, [r3, #0]
 80022be:	461a      	mov	r2, r3
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	4413      	add	r3, r2
 80022c4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80022c6:	bf00      	nop
 80022c8:	f7ff ffde 	bl	8002288 <HAL_GetTick>
 80022cc:	4602      	mov	r2, r0
 80022ce:	68bb      	ldr	r3, [r7, #8]
 80022d0:	1ad3      	subs	r3, r2, r3
 80022d2:	68fa      	ldr	r2, [r7, #12]
 80022d4:	429a      	cmp	r2, r3
 80022d6:	d8f7      	bhi.n	80022c8 <HAL_Delay+0x28>
  {
  }
}
 80022d8:	bf00      	nop
 80022da:	bf00      	nop
 80022dc:	3710      	adds	r7, #16
 80022de:	46bd      	mov	sp, r7
 80022e0:	bd80      	pop	{r7, pc}
 80022e2:	bf00      	nop
 80022e4:	20000008 	.word	0x20000008

080022e8 <__NVIC_SetPriorityGrouping>:
{
 80022e8:	b480      	push	{r7}
 80022ea:	b085      	sub	sp, #20
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	f003 0307 	and.w	r3, r3, #7
 80022f6:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80022f8:	4b0c      	ldr	r3, [pc, #48]	@ (800232c <__NVIC_SetPriorityGrouping+0x44>)
 80022fa:	68db      	ldr	r3, [r3, #12]
 80022fc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80022fe:	68ba      	ldr	r2, [r7, #8]
 8002300:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002304:	4013      	ands	r3, r2
 8002306:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800230c:	68bb      	ldr	r3, [r7, #8]
 800230e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002310:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002314:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002318:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800231a:	4a04      	ldr	r2, [pc, #16]	@ (800232c <__NVIC_SetPriorityGrouping+0x44>)
 800231c:	68bb      	ldr	r3, [r7, #8]
 800231e:	60d3      	str	r3, [r2, #12]
}
 8002320:	bf00      	nop
 8002322:	3714      	adds	r7, #20
 8002324:	46bd      	mov	sp, r7
 8002326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800232a:	4770      	bx	lr
 800232c:	e000ed00 	.word	0xe000ed00

08002330 <__NVIC_GetPriorityGrouping>:
{
 8002330:	b480      	push	{r7}
 8002332:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002334:	4b04      	ldr	r3, [pc, #16]	@ (8002348 <__NVIC_GetPriorityGrouping+0x18>)
 8002336:	68db      	ldr	r3, [r3, #12]
 8002338:	0a1b      	lsrs	r3, r3, #8
 800233a:	f003 0307 	and.w	r3, r3, #7
}
 800233e:	4618      	mov	r0, r3
 8002340:	46bd      	mov	sp, r7
 8002342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002346:	4770      	bx	lr
 8002348:	e000ed00 	.word	0xe000ed00

0800234c <__NVIC_SetPriority>:
{
 800234c:	b480      	push	{r7}
 800234e:	b083      	sub	sp, #12
 8002350:	af00      	add	r7, sp, #0
 8002352:	4603      	mov	r3, r0
 8002354:	6039      	str	r1, [r7, #0]
 8002356:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002358:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800235c:	2b00      	cmp	r3, #0
 800235e:	db0a      	blt.n	8002376 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002360:	683b      	ldr	r3, [r7, #0]
 8002362:	b2da      	uxtb	r2, r3
 8002364:	490c      	ldr	r1, [pc, #48]	@ (8002398 <__NVIC_SetPriority+0x4c>)
 8002366:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800236a:	0112      	lsls	r2, r2, #4
 800236c:	b2d2      	uxtb	r2, r2
 800236e:	440b      	add	r3, r1
 8002370:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8002374:	e00a      	b.n	800238c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002376:	683b      	ldr	r3, [r7, #0]
 8002378:	b2da      	uxtb	r2, r3
 800237a:	4908      	ldr	r1, [pc, #32]	@ (800239c <__NVIC_SetPriority+0x50>)
 800237c:	79fb      	ldrb	r3, [r7, #7]
 800237e:	f003 030f 	and.w	r3, r3, #15
 8002382:	3b04      	subs	r3, #4
 8002384:	0112      	lsls	r2, r2, #4
 8002386:	b2d2      	uxtb	r2, r2
 8002388:	440b      	add	r3, r1
 800238a:	761a      	strb	r2, [r3, #24]
}
 800238c:	bf00      	nop
 800238e:	370c      	adds	r7, #12
 8002390:	46bd      	mov	sp, r7
 8002392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002396:	4770      	bx	lr
 8002398:	e000e100 	.word	0xe000e100
 800239c:	e000ed00 	.word	0xe000ed00

080023a0 <NVIC_EncodePriority>:
{
 80023a0:	b480      	push	{r7}
 80023a2:	b089      	sub	sp, #36	@ 0x24
 80023a4:	af00      	add	r7, sp, #0
 80023a6:	60f8      	str	r0, [r7, #12]
 80023a8:	60b9      	str	r1, [r7, #8]
 80023aa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	f003 0307 	and.w	r3, r3, #7
 80023b2:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80023b4:	69fb      	ldr	r3, [r7, #28]
 80023b6:	f1c3 0307 	rsb	r3, r3, #7
 80023ba:	2b04      	cmp	r3, #4
 80023bc:	bf28      	it	cs
 80023be:	2304      	movcs	r3, #4
 80023c0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80023c2:	69fb      	ldr	r3, [r7, #28]
 80023c4:	3304      	adds	r3, #4
 80023c6:	2b06      	cmp	r3, #6
 80023c8:	d902      	bls.n	80023d0 <NVIC_EncodePriority+0x30>
 80023ca:	69fb      	ldr	r3, [r7, #28]
 80023cc:	3b03      	subs	r3, #3
 80023ce:	e000      	b.n	80023d2 <NVIC_EncodePriority+0x32>
 80023d0:	2300      	movs	r3, #0
 80023d2:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023d4:	f04f 32ff 	mov.w	r2, #4294967295
 80023d8:	69bb      	ldr	r3, [r7, #24]
 80023da:	fa02 f303 	lsl.w	r3, r2, r3
 80023de:	43da      	mvns	r2, r3
 80023e0:	68bb      	ldr	r3, [r7, #8]
 80023e2:	401a      	ands	r2, r3
 80023e4:	697b      	ldr	r3, [r7, #20]
 80023e6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80023e8:	f04f 31ff 	mov.w	r1, #4294967295
 80023ec:	697b      	ldr	r3, [r7, #20]
 80023ee:	fa01 f303 	lsl.w	r3, r1, r3
 80023f2:	43d9      	mvns	r1, r3
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023f8:	4313      	orrs	r3, r2
}
 80023fa:	4618      	mov	r0, r3
 80023fc:	3724      	adds	r7, #36	@ 0x24
 80023fe:	46bd      	mov	sp, r7
 8002400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002404:	4770      	bx	lr
	...

08002408 <SysTick_Config>:
{
 8002408:	b580      	push	{r7, lr}
 800240a:	b082      	sub	sp, #8
 800240c:	af00      	add	r7, sp, #0
 800240e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	3b01      	subs	r3, #1
 8002414:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002418:	d301      	bcc.n	800241e <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 800241a:	2301      	movs	r3, #1
 800241c:	e00f      	b.n	800243e <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800241e:	4a0a      	ldr	r2, [pc, #40]	@ (8002448 <SysTick_Config+0x40>)
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	3b01      	subs	r3, #1
 8002424:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002426:	210f      	movs	r1, #15
 8002428:	f04f 30ff 	mov.w	r0, #4294967295
 800242c:	f7ff ff8e 	bl	800234c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002430:	4b05      	ldr	r3, [pc, #20]	@ (8002448 <SysTick_Config+0x40>)
 8002432:	2200      	movs	r2, #0
 8002434:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002436:	4b04      	ldr	r3, [pc, #16]	@ (8002448 <SysTick_Config+0x40>)
 8002438:	2207      	movs	r2, #7
 800243a:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 800243c:	2300      	movs	r3, #0
}
 800243e:	4618      	mov	r0, r3
 8002440:	3708      	adds	r7, #8
 8002442:	46bd      	mov	sp, r7
 8002444:	bd80      	pop	{r7, pc}
 8002446:	bf00      	nop
 8002448:	e000e010 	.word	0xe000e010

0800244c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800244c:	b580      	push	{r7, lr}
 800244e:	b082      	sub	sp, #8
 8002450:	af00      	add	r7, sp, #0
 8002452:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002454:	6878      	ldr	r0, [r7, #4]
 8002456:	f7ff ff47 	bl	80022e8 <__NVIC_SetPriorityGrouping>
}
 800245a:	bf00      	nop
 800245c:	3708      	adds	r7, #8
 800245e:	46bd      	mov	sp, r7
 8002460:	bd80      	pop	{r7, pc}

08002462 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002462:	b580      	push	{r7, lr}
 8002464:	b086      	sub	sp, #24
 8002466:	af00      	add	r7, sp, #0
 8002468:	4603      	mov	r3, r0
 800246a:	60b9      	str	r1, [r7, #8]
 800246c:	607a      	str	r2, [r7, #4]
 800246e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002470:	2300      	movs	r3, #0
 8002472:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002474:	f7ff ff5c 	bl	8002330 <__NVIC_GetPriorityGrouping>
 8002478:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800247a:	687a      	ldr	r2, [r7, #4]
 800247c:	68b9      	ldr	r1, [r7, #8]
 800247e:	6978      	ldr	r0, [r7, #20]
 8002480:	f7ff ff8e 	bl	80023a0 <NVIC_EncodePriority>
 8002484:	4602      	mov	r2, r0
 8002486:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800248a:	4611      	mov	r1, r2
 800248c:	4618      	mov	r0, r3
 800248e:	f7ff ff5d 	bl	800234c <__NVIC_SetPriority>
}
 8002492:	bf00      	nop
 8002494:	3718      	adds	r7, #24
 8002496:	46bd      	mov	sp, r7
 8002498:	bd80      	pop	{r7, pc}

0800249a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800249a:	b580      	push	{r7, lr}
 800249c:	b082      	sub	sp, #8
 800249e:	af00      	add	r7, sp, #0
 80024a0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80024a2:	6878      	ldr	r0, [r7, #4]
 80024a4:	f7ff ffb0 	bl	8002408 <SysTick_Config>
 80024a8:	4603      	mov	r3, r0
}
 80024aa:	4618      	mov	r0, r3
 80024ac:	3708      	adds	r7, #8
 80024ae:	46bd      	mov	sp, r7
 80024b0:	bd80      	pop	{r7, pc}
	...

080024b4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80024b4:	b480      	push	{r7}
 80024b6:	b089      	sub	sp, #36	@ 0x24
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	6078      	str	r0, [r7, #4]
 80024bc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80024be:	2300      	movs	r3, #0
 80024c0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80024c2:	2300      	movs	r3, #0
 80024c4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80024c6:	2300      	movs	r3, #0
 80024c8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80024ca:	2300      	movs	r3, #0
 80024cc:	61fb      	str	r3, [r7, #28]
 80024ce:	e16b      	b.n	80027a8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80024d0:	2201      	movs	r2, #1
 80024d2:	69fb      	ldr	r3, [r7, #28]
 80024d4:	fa02 f303 	lsl.w	r3, r2, r3
 80024d8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80024da:	683b      	ldr	r3, [r7, #0]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	697a      	ldr	r2, [r7, #20]
 80024e0:	4013      	ands	r3, r2
 80024e2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80024e4:	693a      	ldr	r2, [r7, #16]
 80024e6:	697b      	ldr	r3, [r7, #20]
 80024e8:	429a      	cmp	r2, r3
 80024ea:	f040 815a 	bne.w	80027a2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80024ee:	683b      	ldr	r3, [r7, #0]
 80024f0:	685b      	ldr	r3, [r3, #4]
 80024f2:	f003 0303 	and.w	r3, r3, #3
 80024f6:	2b01      	cmp	r3, #1
 80024f8:	d005      	beq.n	8002506 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80024fa:	683b      	ldr	r3, [r7, #0]
 80024fc:	685b      	ldr	r3, [r3, #4]
 80024fe:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002502:	2b02      	cmp	r3, #2
 8002504:	d130      	bne.n	8002568 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	689b      	ldr	r3, [r3, #8]
 800250a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800250c:	69fb      	ldr	r3, [r7, #28]
 800250e:	005b      	lsls	r3, r3, #1
 8002510:	2203      	movs	r2, #3
 8002512:	fa02 f303 	lsl.w	r3, r2, r3
 8002516:	43db      	mvns	r3, r3
 8002518:	69ba      	ldr	r2, [r7, #24]
 800251a:	4013      	ands	r3, r2
 800251c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800251e:	683b      	ldr	r3, [r7, #0]
 8002520:	68da      	ldr	r2, [r3, #12]
 8002522:	69fb      	ldr	r3, [r7, #28]
 8002524:	005b      	lsls	r3, r3, #1
 8002526:	fa02 f303 	lsl.w	r3, r2, r3
 800252a:	69ba      	ldr	r2, [r7, #24]
 800252c:	4313      	orrs	r3, r2
 800252e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	69ba      	ldr	r2, [r7, #24]
 8002534:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	685b      	ldr	r3, [r3, #4]
 800253a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800253c:	2201      	movs	r2, #1
 800253e:	69fb      	ldr	r3, [r7, #28]
 8002540:	fa02 f303 	lsl.w	r3, r2, r3
 8002544:	43db      	mvns	r3, r3
 8002546:	69ba      	ldr	r2, [r7, #24]
 8002548:	4013      	ands	r3, r2
 800254a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800254c:	683b      	ldr	r3, [r7, #0]
 800254e:	685b      	ldr	r3, [r3, #4]
 8002550:	091b      	lsrs	r3, r3, #4
 8002552:	f003 0201 	and.w	r2, r3, #1
 8002556:	69fb      	ldr	r3, [r7, #28]
 8002558:	fa02 f303 	lsl.w	r3, r2, r3
 800255c:	69ba      	ldr	r2, [r7, #24]
 800255e:	4313      	orrs	r3, r2
 8002560:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	69ba      	ldr	r2, [r7, #24]
 8002566:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002568:	683b      	ldr	r3, [r7, #0]
 800256a:	685b      	ldr	r3, [r3, #4]
 800256c:	f003 0303 	and.w	r3, r3, #3
 8002570:	2b03      	cmp	r3, #3
 8002572:	d017      	beq.n	80025a4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	68db      	ldr	r3, [r3, #12]
 8002578:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800257a:	69fb      	ldr	r3, [r7, #28]
 800257c:	005b      	lsls	r3, r3, #1
 800257e:	2203      	movs	r2, #3
 8002580:	fa02 f303 	lsl.w	r3, r2, r3
 8002584:	43db      	mvns	r3, r3
 8002586:	69ba      	ldr	r2, [r7, #24]
 8002588:	4013      	ands	r3, r2
 800258a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800258c:	683b      	ldr	r3, [r7, #0]
 800258e:	689a      	ldr	r2, [r3, #8]
 8002590:	69fb      	ldr	r3, [r7, #28]
 8002592:	005b      	lsls	r3, r3, #1
 8002594:	fa02 f303 	lsl.w	r3, r2, r3
 8002598:	69ba      	ldr	r2, [r7, #24]
 800259a:	4313      	orrs	r3, r2
 800259c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	69ba      	ldr	r2, [r7, #24]
 80025a2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80025a4:	683b      	ldr	r3, [r7, #0]
 80025a6:	685b      	ldr	r3, [r3, #4]
 80025a8:	f003 0303 	and.w	r3, r3, #3
 80025ac:	2b02      	cmp	r3, #2
 80025ae:	d123      	bne.n	80025f8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80025b0:	69fb      	ldr	r3, [r7, #28]
 80025b2:	08da      	lsrs	r2, r3, #3
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	3208      	adds	r2, #8
 80025b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80025bc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80025be:	69fb      	ldr	r3, [r7, #28]
 80025c0:	f003 0307 	and.w	r3, r3, #7
 80025c4:	009b      	lsls	r3, r3, #2
 80025c6:	220f      	movs	r2, #15
 80025c8:	fa02 f303 	lsl.w	r3, r2, r3
 80025cc:	43db      	mvns	r3, r3
 80025ce:	69ba      	ldr	r2, [r7, #24]
 80025d0:	4013      	ands	r3, r2
 80025d2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80025d4:	683b      	ldr	r3, [r7, #0]
 80025d6:	691a      	ldr	r2, [r3, #16]
 80025d8:	69fb      	ldr	r3, [r7, #28]
 80025da:	f003 0307 	and.w	r3, r3, #7
 80025de:	009b      	lsls	r3, r3, #2
 80025e0:	fa02 f303 	lsl.w	r3, r2, r3
 80025e4:	69ba      	ldr	r2, [r7, #24]
 80025e6:	4313      	orrs	r3, r2
 80025e8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80025ea:	69fb      	ldr	r3, [r7, #28]
 80025ec:	08da      	lsrs	r2, r3, #3
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	3208      	adds	r2, #8
 80025f2:	69b9      	ldr	r1, [r7, #24]
 80025f4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80025fe:	69fb      	ldr	r3, [r7, #28]
 8002600:	005b      	lsls	r3, r3, #1
 8002602:	2203      	movs	r2, #3
 8002604:	fa02 f303 	lsl.w	r3, r2, r3
 8002608:	43db      	mvns	r3, r3
 800260a:	69ba      	ldr	r2, [r7, #24]
 800260c:	4013      	ands	r3, r2
 800260e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002610:	683b      	ldr	r3, [r7, #0]
 8002612:	685b      	ldr	r3, [r3, #4]
 8002614:	f003 0203 	and.w	r2, r3, #3
 8002618:	69fb      	ldr	r3, [r7, #28]
 800261a:	005b      	lsls	r3, r3, #1
 800261c:	fa02 f303 	lsl.w	r3, r2, r3
 8002620:	69ba      	ldr	r2, [r7, #24]
 8002622:	4313      	orrs	r3, r2
 8002624:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	69ba      	ldr	r2, [r7, #24]
 800262a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800262c:	683b      	ldr	r3, [r7, #0]
 800262e:	685b      	ldr	r3, [r3, #4]
 8002630:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002634:	2b00      	cmp	r3, #0
 8002636:	f000 80b4 	beq.w	80027a2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800263a:	2300      	movs	r3, #0
 800263c:	60fb      	str	r3, [r7, #12]
 800263e:	4b60      	ldr	r3, [pc, #384]	@ (80027c0 <HAL_GPIO_Init+0x30c>)
 8002640:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002642:	4a5f      	ldr	r2, [pc, #380]	@ (80027c0 <HAL_GPIO_Init+0x30c>)
 8002644:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002648:	6453      	str	r3, [r2, #68]	@ 0x44
 800264a:	4b5d      	ldr	r3, [pc, #372]	@ (80027c0 <HAL_GPIO_Init+0x30c>)
 800264c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800264e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002652:	60fb      	str	r3, [r7, #12]
 8002654:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002656:	4a5b      	ldr	r2, [pc, #364]	@ (80027c4 <HAL_GPIO_Init+0x310>)
 8002658:	69fb      	ldr	r3, [r7, #28]
 800265a:	089b      	lsrs	r3, r3, #2
 800265c:	3302      	adds	r3, #2
 800265e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002662:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002664:	69fb      	ldr	r3, [r7, #28]
 8002666:	f003 0303 	and.w	r3, r3, #3
 800266a:	009b      	lsls	r3, r3, #2
 800266c:	220f      	movs	r2, #15
 800266e:	fa02 f303 	lsl.w	r3, r2, r3
 8002672:	43db      	mvns	r3, r3
 8002674:	69ba      	ldr	r2, [r7, #24]
 8002676:	4013      	ands	r3, r2
 8002678:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	4a52      	ldr	r2, [pc, #328]	@ (80027c8 <HAL_GPIO_Init+0x314>)
 800267e:	4293      	cmp	r3, r2
 8002680:	d02b      	beq.n	80026da <HAL_GPIO_Init+0x226>
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	4a51      	ldr	r2, [pc, #324]	@ (80027cc <HAL_GPIO_Init+0x318>)
 8002686:	4293      	cmp	r3, r2
 8002688:	d025      	beq.n	80026d6 <HAL_GPIO_Init+0x222>
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	4a50      	ldr	r2, [pc, #320]	@ (80027d0 <HAL_GPIO_Init+0x31c>)
 800268e:	4293      	cmp	r3, r2
 8002690:	d01f      	beq.n	80026d2 <HAL_GPIO_Init+0x21e>
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	4a4f      	ldr	r2, [pc, #316]	@ (80027d4 <HAL_GPIO_Init+0x320>)
 8002696:	4293      	cmp	r3, r2
 8002698:	d019      	beq.n	80026ce <HAL_GPIO_Init+0x21a>
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	4a4e      	ldr	r2, [pc, #312]	@ (80027d8 <HAL_GPIO_Init+0x324>)
 800269e:	4293      	cmp	r3, r2
 80026a0:	d013      	beq.n	80026ca <HAL_GPIO_Init+0x216>
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	4a4d      	ldr	r2, [pc, #308]	@ (80027dc <HAL_GPIO_Init+0x328>)
 80026a6:	4293      	cmp	r3, r2
 80026a8:	d00d      	beq.n	80026c6 <HAL_GPIO_Init+0x212>
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	4a4c      	ldr	r2, [pc, #304]	@ (80027e0 <HAL_GPIO_Init+0x32c>)
 80026ae:	4293      	cmp	r3, r2
 80026b0:	d007      	beq.n	80026c2 <HAL_GPIO_Init+0x20e>
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	4a4b      	ldr	r2, [pc, #300]	@ (80027e4 <HAL_GPIO_Init+0x330>)
 80026b6:	4293      	cmp	r3, r2
 80026b8:	d101      	bne.n	80026be <HAL_GPIO_Init+0x20a>
 80026ba:	2307      	movs	r3, #7
 80026bc:	e00e      	b.n	80026dc <HAL_GPIO_Init+0x228>
 80026be:	2308      	movs	r3, #8
 80026c0:	e00c      	b.n	80026dc <HAL_GPIO_Init+0x228>
 80026c2:	2306      	movs	r3, #6
 80026c4:	e00a      	b.n	80026dc <HAL_GPIO_Init+0x228>
 80026c6:	2305      	movs	r3, #5
 80026c8:	e008      	b.n	80026dc <HAL_GPIO_Init+0x228>
 80026ca:	2304      	movs	r3, #4
 80026cc:	e006      	b.n	80026dc <HAL_GPIO_Init+0x228>
 80026ce:	2303      	movs	r3, #3
 80026d0:	e004      	b.n	80026dc <HAL_GPIO_Init+0x228>
 80026d2:	2302      	movs	r3, #2
 80026d4:	e002      	b.n	80026dc <HAL_GPIO_Init+0x228>
 80026d6:	2301      	movs	r3, #1
 80026d8:	e000      	b.n	80026dc <HAL_GPIO_Init+0x228>
 80026da:	2300      	movs	r3, #0
 80026dc:	69fa      	ldr	r2, [r7, #28]
 80026de:	f002 0203 	and.w	r2, r2, #3
 80026e2:	0092      	lsls	r2, r2, #2
 80026e4:	4093      	lsls	r3, r2
 80026e6:	69ba      	ldr	r2, [r7, #24]
 80026e8:	4313      	orrs	r3, r2
 80026ea:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80026ec:	4935      	ldr	r1, [pc, #212]	@ (80027c4 <HAL_GPIO_Init+0x310>)
 80026ee:	69fb      	ldr	r3, [r7, #28]
 80026f0:	089b      	lsrs	r3, r3, #2
 80026f2:	3302      	adds	r3, #2
 80026f4:	69ba      	ldr	r2, [r7, #24]
 80026f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80026fa:	4b3b      	ldr	r3, [pc, #236]	@ (80027e8 <HAL_GPIO_Init+0x334>)
 80026fc:	689b      	ldr	r3, [r3, #8]
 80026fe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002700:	693b      	ldr	r3, [r7, #16]
 8002702:	43db      	mvns	r3, r3
 8002704:	69ba      	ldr	r2, [r7, #24]
 8002706:	4013      	ands	r3, r2
 8002708:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800270a:	683b      	ldr	r3, [r7, #0]
 800270c:	685b      	ldr	r3, [r3, #4]
 800270e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002712:	2b00      	cmp	r3, #0
 8002714:	d003      	beq.n	800271e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002716:	69ba      	ldr	r2, [r7, #24]
 8002718:	693b      	ldr	r3, [r7, #16]
 800271a:	4313      	orrs	r3, r2
 800271c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800271e:	4a32      	ldr	r2, [pc, #200]	@ (80027e8 <HAL_GPIO_Init+0x334>)
 8002720:	69bb      	ldr	r3, [r7, #24]
 8002722:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002724:	4b30      	ldr	r3, [pc, #192]	@ (80027e8 <HAL_GPIO_Init+0x334>)
 8002726:	68db      	ldr	r3, [r3, #12]
 8002728:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800272a:	693b      	ldr	r3, [r7, #16]
 800272c:	43db      	mvns	r3, r3
 800272e:	69ba      	ldr	r2, [r7, #24]
 8002730:	4013      	ands	r3, r2
 8002732:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002734:	683b      	ldr	r3, [r7, #0]
 8002736:	685b      	ldr	r3, [r3, #4]
 8002738:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800273c:	2b00      	cmp	r3, #0
 800273e:	d003      	beq.n	8002748 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002740:	69ba      	ldr	r2, [r7, #24]
 8002742:	693b      	ldr	r3, [r7, #16]
 8002744:	4313      	orrs	r3, r2
 8002746:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002748:	4a27      	ldr	r2, [pc, #156]	@ (80027e8 <HAL_GPIO_Init+0x334>)
 800274a:	69bb      	ldr	r3, [r7, #24]
 800274c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800274e:	4b26      	ldr	r3, [pc, #152]	@ (80027e8 <HAL_GPIO_Init+0x334>)
 8002750:	685b      	ldr	r3, [r3, #4]
 8002752:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002754:	693b      	ldr	r3, [r7, #16]
 8002756:	43db      	mvns	r3, r3
 8002758:	69ba      	ldr	r2, [r7, #24]
 800275a:	4013      	ands	r3, r2
 800275c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800275e:	683b      	ldr	r3, [r7, #0]
 8002760:	685b      	ldr	r3, [r3, #4]
 8002762:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002766:	2b00      	cmp	r3, #0
 8002768:	d003      	beq.n	8002772 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800276a:	69ba      	ldr	r2, [r7, #24]
 800276c:	693b      	ldr	r3, [r7, #16]
 800276e:	4313      	orrs	r3, r2
 8002770:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002772:	4a1d      	ldr	r2, [pc, #116]	@ (80027e8 <HAL_GPIO_Init+0x334>)
 8002774:	69bb      	ldr	r3, [r7, #24]
 8002776:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002778:	4b1b      	ldr	r3, [pc, #108]	@ (80027e8 <HAL_GPIO_Init+0x334>)
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800277e:	693b      	ldr	r3, [r7, #16]
 8002780:	43db      	mvns	r3, r3
 8002782:	69ba      	ldr	r2, [r7, #24]
 8002784:	4013      	ands	r3, r2
 8002786:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002788:	683b      	ldr	r3, [r7, #0]
 800278a:	685b      	ldr	r3, [r3, #4]
 800278c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002790:	2b00      	cmp	r3, #0
 8002792:	d003      	beq.n	800279c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002794:	69ba      	ldr	r2, [r7, #24]
 8002796:	693b      	ldr	r3, [r7, #16]
 8002798:	4313      	orrs	r3, r2
 800279a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800279c:	4a12      	ldr	r2, [pc, #72]	@ (80027e8 <HAL_GPIO_Init+0x334>)
 800279e:	69bb      	ldr	r3, [r7, #24]
 80027a0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80027a2:	69fb      	ldr	r3, [r7, #28]
 80027a4:	3301      	adds	r3, #1
 80027a6:	61fb      	str	r3, [r7, #28]
 80027a8:	69fb      	ldr	r3, [r7, #28]
 80027aa:	2b0f      	cmp	r3, #15
 80027ac:	f67f ae90 	bls.w	80024d0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80027b0:	bf00      	nop
 80027b2:	bf00      	nop
 80027b4:	3724      	adds	r7, #36	@ 0x24
 80027b6:	46bd      	mov	sp, r7
 80027b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027bc:	4770      	bx	lr
 80027be:	bf00      	nop
 80027c0:	40023800 	.word	0x40023800
 80027c4:	40013800 	.word	0x40013800
 80027c8:	40020000 	.word	0x40020000
 80027cc:	40020400 	.word	0x40020400
 80027d0:	40020800 	.word	0x40020800
 80027d4:	40020c00 	.word	0x40020c00
 80027d8:	40021000 	.word	0x40021000
 80027dc:	40021400 	.word	0x40021400
 80027e0:	40021800 	.word	0x40021800
 80027e4:	40021c00 	.word	0x40021c00
 80027e8:	40013c00 	.word	0x40013c00

080027ec <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80027ec:	b580      	push	{r7, lr}
 80027ee:	b086      	sub	sp, #24
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d101      	bne.n	80027fe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80027fa:	2301      	movs	r3, #1
 80027fc:	e267      	b.n	8002cce <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	f003 0301 	and.w	r3, r3, #1
 8002806:	2b00      	cmp	r3, #0
 8002808:	d075      	beq.n	80028f6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800280a:	4b88      	ldr	r3, [pc, #544]	@ (8002a2c <HAL_RCC_OscConfig+0x240>)
 800280c:	689b      	ldr	r3, [r3, #8]
 800280e:	f003 030c 	and.w	r3, r3, #12
 8002812:	2b04      	cmp	r3, #4
 8002814:	d00c      	beq.n	8002830 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002816:	4b85      	ldr	r3, [pc, #532]	@ (8002a2c <HAL_RCC_OscConfig+0x240>)
 8002818:	689b      	ldr	r3, [r3, #8]
 800281a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800281e:	2b08      	cmp	r3, #8
 8002820:	d112      	bne.n	8002848 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002822:	4b82      	ldr	r3, [pc, #520]	@ (8002a2c <HAL_RCC_OscConfig+0x240>)
 8002824:	685b      	ldr	r3, [r3, #4]
 8002826:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800282a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800282e:	d10b      	bne.n	8002848 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002830:	4b7e      	ldr	r3, [pc, #504]	@ (8002a2c <HAL_RCC_OscConfig+0x240>)
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002838:	2b00      	cmp	r3, #0
 800283a:	d05b      	beq.n	80028f4 <HAL_RCC_OscConfig+0x108>
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	685b      	ldr	r3, [r3, #4]
 8002840:	2b00      	cmp	r3, #0
 8002842:	d157      	bne.n	80028f4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002844:	2301      	movs	r3, #1
 8002846:	e242      	b.n	8002cce <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	685b      	ldr	r3, [r3, #4]
 800284c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002850:	d106      	bne.n	8002860 <HAL_RCC_OscConfig+0x74>
 8002852:	4b76      	ldr	r3, [pc, #472]	@ (8002a2c <HAL_RCC_OscConfig+0x240>)
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	4a75      	ldr	r2, [pc, #468]	@ (8002a2c <HAL_RCC_OscConfig+0x240>)
 8002858:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800285c:	6013      	str	r3, [r2, #0]
 800285e:	e01d      	b.n	800289c <HAL_RCC_OscConfig+0xb0>
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	685b      	ldr	r3, [r3, #4]
 8002864:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002868:	d10c      	bne.n	8002884 <HAL_RCC_OscConfig+0x98>
 800286a:	4b70      	ldr	r3, [pc, #448]	@ (8002a2c <HAL_RCC_OscConfig+0x240>)
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	4a6f      	ldr	r2, [pc, #444]	@ (8002a2c <HAL_RCC_OscConfig+0x240>)
 8002870:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002874:	6013      	str	r3, [r2, #0]
 8002876:	4b6d      	ldr	r3, [pc, #436]	@ (8002a2c <HAL_RCC_OscConfig+0x240>)
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	4a6c      	ldr	r2, [pc, #432]	@ (8002a2c <HAL_RCC_OscConfig+0x240>)
 800287c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002880:	6013      	str	r3, [r2, #0]
 8002882:	e00b      	b.n	800289c <HAL_RCC_OscConfig+0xb0>
 8002884:	4b69      	ldr	r3, [pc, #420]	@ (8002a2c <HAL_RCC_OscConfig+0x240>)
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	4a68      	ldr	r2, [pc, #416]	@ (8002a2c <HAL_RCC_OscConfig+0x240>)
 800288a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800288e:	6013      	str	r3, [r2, #0]
 8002890:	4b66      	ldr	r3, [pc, #408]	@ (8002a2c <HAL_RCC_OscConfig+0x240>)
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	4a65      	ldr	r2, [pc, #404]	@ (8002a2c <HAL_RCC_OscConfig+0x240>)
 8002896:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800289a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	685b      	ldr	r3, [r3, #4]
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d013      	beq.n	80028cc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028a4:	f7ff fcf0 	bl	8002288 <HAL_GetTick>
 80028a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80028aa:	e008      	b.n	80028be <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80028ac:	f7ff fcec 	bl	8002288 <HAL_GetTick>
 80028b0:	4602      	mov	r2, r0
 80028b2:	693b      	ldr	r3, [r7, #16]
 80028b4:	1ad3      	subs	r3, r2, r3
 80028b6:	2b64      	cmp	r3, #100	@ 0x64
 80028b8:	d901      	bls.n	80028be <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80028ba:	2303      	movs	r3, #3
 80028bc:	e207      	b.n	8002cce <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80028be:	4b5b      	ldr	r3, [pc, #364]	@ (8002a2c <HAL_RCC_OscConfig+0x240>)
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d0f0      	beq.n	80028ac <HAL_RCC_OscConfig+0xc0>
 80028ca:	e014      	b.n	80028f6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028cc:	f7ff fcdc 	bl	8002288 <HAL_GetTick>
 80028d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80028d2:	e008      	b.n	80028e6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80028d4:	f7ff fcd8 	bl	8002288 <HAL_GetTick>
 80028d8:	4602      	mov	r2, r0
 80028da:	693b      	ldr	r3, [r7, #16]
 80028dc:	1ad3      	subs	r3, r2, r3
 80028de:	2b64      	cmp	r3, #100	@ 0x64
 80028e0:	d901      	bls.n	80028e6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80028e2:	2303      	movs	r3, #3
 80028e4:	e1f3      	b.n	8002cce <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80028e6:	4b51      	ldr	r3, [pc, #324]	@ (8002a2c <HAL_RCC_OscConfig+0x240>)
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d1f0      	bne.n	80028d4 <HAL_RCC_OscConfig+0xe8>
 80028f2:	e000      	b.n	80028f6 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80028f4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	f003 0302 	and.w	r3, r3, #2
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d063      	beq.n	80029ca <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002902:	4b4a      	ldr	r3, [pc, #296]	@ (8002a2c <HAL_RCC_OscConfig+0x240>)
 8002904:	689b      	ldr	r3, [r3, #8]
 8002906:	f003 030c 	and.w	r3, r3, #12
 800290a:	2b00      	cmp	r3, #0
 800290c:	d00b      	beq.n	8002926 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800290e:	4b47      	ldr	r3, [pc, #284]	@ (8002a2c <HAL_RCC_OscConfig+0x240>)
 8002910:	689b      	ldr	r3, [r3, #8]
 8002912:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002916:	2b08      	cmp	r3, #8
 8002918:	d11c      	bne.n	8002954 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800291a:	4b44      	ldr	r3, [pc, #272]	@ (8002a2c <HAL_RCC_OscConfig+0x240>)
 800291c:	685b      	ldr	r3, [r3, #4]
 800291e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002922:	2b00      	cmp	r3, #0
 8002924:	d116      	bne.n	8002954 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002926:	4b41      	ldr	r3, [pc, #260]	@ (8002a2c <HAL_RCC_OscConfig+0x240>)
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	f003 0302 	and.w	r3, r3, #2
 800292e:	2b00      	cmp	r3, #0
 8002930:	d005      	beq.n	800293e <HAL_RCC_OscConfig+0x152>
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	68db      	ldr	r3, [r3, #12]
 8002936:	2b01      	cmp	r3, #1
 8002938:	d001      	beq.n	800293e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800293a:	2301      	movs	r3, #1
 800293c:	e1c7      	b.n	8002cce <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800293e:	4b3b      	ldr	r3, [pc, #236]	@ (8002a2c <HAL_RCC_OscConfig+0x240>)
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	691b      	ldr	r3, [r3, #16]
 800294a:	00db      	lsls	r3, r3, #3
 800294c:	4937      	ldr	r1, [pc, #220]	@ (8002a2c <HAL_RCC_OscConfig+0x240>)
 800294e:	4313      	orrs	r3, r2
 8002950:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002952:	e03a      	b.n	80029ca <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	68db      	ldr	r3, [r3, #12]
 8002958:	2b00      	cmp	r3, #0
 800295a:	d020      	beq.n	800299e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800295c:	4b34      	ldr	r3, [pc, #208]	@ (8002a30 <HAL_RCC_OscConfig+0x244>)
 800295e:	2201      	movs	r2, #1
 8002960:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002962:	f7ff fc91 	bl	8002288 <HAL_GetTick>
 8002966:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002968:	e008      	b.n	800297c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800296a:	f7ff fc8d 	bl	8002288 <HAL_GetTick>
 800296e:	4602      	mov	r2, r0
 8002970:	693b      	ldr	r3, [r7, #16]
 8002972:	1ad3      	subs	r3, r2, r3
 8002974:	2b02      	cmp	r3, #2
 8002976:	d901      	bls.n	800297c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002978:	2303      	movs	r3, #3
 800297a:	e1a8      	b.n	8002cce <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800297c:	4b2b      	ldr	r3, [pc, #172]	@ (8002a2c <HAL_RCC_OscConfig+0x240>)
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	f003 0302 	and.w	r3, r3, #2
 8002984:	2b00      	cmp	r3, #0
 8002986:	d0f0      	beq.n	800296a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002988:	4b28      	ldr	r3, [pc, #160]	@ (8002a2c <HAL_RCC_OscConfig+0x240>)
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	691b      	ldr	r3, [r3, #16]
 8002994:	00db      	lsls	r3, r3, #3
 8002996:	4925      	ldr	r1, [pc, #148]	@ (8002a2c <HAL_RCC_OscConfig+0x240>)
 8002998:	4313      	orrs	r3, r2
 800299a:	600b      	str	r3, [r1, #0]
 800299c:	e015      	b.n	80029ca <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800299e:	4b24      	ldr	r3, [pc, #144]	@ (8002a30 <HAL_RCC_OscConfig+0x244>)
 80029a0:	2200      	movs	r2, #0
 80029a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029a4:	f7ff fc70 	bl	8002288 <HAL_GetTick>
 80029a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80029aa:	e008      	b.n	80029be <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80029ac:	f7ff fc6c 	bl	8002288 <HAL_GetTick>
 80029b0:	4602      	mov	r2, r0
 80029b2:	693b      	ldr	r3, [r7, #16]
 80029b4:	1ad3      	subs	r3, r2, r3
 80029b6:	2b02      	cmp	r3, #2
 80029b8:	d901      	bls.n	80029be <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80029ba:	2303      	movs	r3, #3
 80029bc:	e187      	b.n	8002cce <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80029be:	4b1b      	ldr	r3, [pc, #108]	@ (8002a2c <HAL_RCC_OscConfig+0x240>)
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	f003 0302 	and.w	r3, r3, #2
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d1f0      	bne.n	80029ac <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	f003 0308 	and.w	r3, r3, #8
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d036      	beq.n	8002a44 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	695b      	ldr	r3, [r3, #20]
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d016      	beq.n	8002a0c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80029de:	4b15      	ldr	r3, [pc, #84]	@ (8002a34 <HAL_RCC_OscConfig+0x248>)
 80029e0:	2201      	movs	r2, #1
 80029e2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029e4:	f7ff fc50 	bl	8002288 <HAL_GetTick>
 80029e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80029ea:	e008      	b.n	80029fe <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80029ec:	f7ff fc4c 	bl	8002288 <HAL_GetTick>
 80029f0:	4602      	mov	r2, r0
 80029f2:	693b      	ldr	r3, [r7, #16]
 80029f4:	1ad3      	subs	r3, r2, r3
 80029f6:	2b02      	cmp	r3, #2
 80029f8:	d901      	bls.n	80029fe <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80029fa:	2303      	movs	r3, #3
 80029fc:	e167      	b.n	8002cce <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80029fe:	4b0b      	ldr	r3, [pc, #44]	@ (8002a2c <HAL_RCC_OscConfig+0x240>)
 8002a00:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002a02:	f003 0302 	and.w	r3, r3, #2
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d0f0      	beq.n	80029ec <HAL_RCC_OscConfig+0x200>
 8002a0a:	e01b      	b.n	8002a44 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002a0c:	4b09      	ldr	r3, [pc, #36]	@ (8002a34 <HAL_RCC_OscConfig+0x248>)
 8002a0e:	2200      	movs	r2, #0
 8002a10:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a12:	f7ff fc39 	bl	8002288 <HAL_GetTick>
 8002a16:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a18:	e00e      	b.n	8002a38 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a1a:	f7ff fc35 	bl	8002288 <HAL_GetTick>
 8002a1e:	4602      	mov	r2, r0
 8002a20:	693b      	ldr	r3, [r7, #16]
 8002a22:	1ad3      	subs	r3, r2, r3
 8002a24:	2b02      	cmp	r3, #2
 8002a26:	d907      	bls.n	8002a38 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002a28:	2303      	movs	r3, #3
 8002a2a:	e150      	b.n	8002cce <HAL_RCC_OscConfig+0x4e2>
 8002a2c:	40023800 	.word	0x40023800
 8002a30:	42470000 	.word	0x42470000
 8002a34:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a38:	4b88      	ldr	r3, [pc, #544]	@ (8002c5c <HAL_RCC_OscConfig+0x470>)
 8002a3a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002a3c:	f003 0302 	and.w	r3, r3, #2
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d1ea      	bne.n	8002a1a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	f003 0304 	and.w	r3, r3, #4
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	f000 8097 	beq.w	8002b80 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002a52:	2300      	movs	r3, #0
 8002a54:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002a56:	4b81      	ldr	r3, [pc, #516]	@ (8002c5c <HAL_RCC_OscConfig+0x470>)
 8002a58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a5a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d10f      	bne.n	8002a82 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a62:	2300      	movs	r3, #0
 8002a64:	60bb      	str	r3, [r7, #8]
 8002a66:	4b7d      	ldr	r3, [pc, #500]	@ (8002c5c <HAL_RCC_OscConfig+0x470>)
 8002a68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a6a:	4a7c      	ldr	r2, [pc, #496]	@ (8002c5c <HAL_RCC_OscConfig+0x470>)
 8002a6c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002a70:	6413      	str	r3, [r2, #64]	@ 0x40
 8002a72:	4b7a      	ldr	r3, [pc, #488]	@ (8002c5c <HAL_RCC_OscConfig+0x470>)
 8002a74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a76:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a7a:	60bb      	str	r3, [r7, #8]
 8002a7c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002a7e:	2301      	movs	r3, #1
 8002a80:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a82:	4b77      	ldr	r3, [pc, #476]	@ (8002c60 <HAL_RCC_OscConfig+0x474>)
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d118      	bne.n	8002ac0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002a8e:	4b74      	ldr	r3, [pc, #464]	@ (8002c60 <HAL_RCC_OscConfig+0x474>)
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	4a73      	ldr	r2, [pc, #460]	@ (8002c60 <HAL_RCC_OscConfig+0x474>)
 8002a94:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002a98:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002a9a:	f7ff fbf5 	bl	8002288 <HAL_GetTick>
 8002a9e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002aa0:	e008      	b.n	8002ab4 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002aa2:	f7ff fbf1 	bl	8002288 <HAL_GetTick>
 8002aa6:	4602      	mov	r2, r0
 8002aa8:	693b      	ldr	r3, [r7, #16]
 8002aaa:	1ad3      	subs	r3, r2, r3
 8002aac:	2b02      	cmp	r3, #2
 8002aae:	d901      	bls.n	8002ab4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002ab0:	2303      	movs	r3, #3
 8002ab2:	e10c      	b.n	8002cce <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ab4:	4b6a      	ldr	r3, [pc, #424]	@ (8002c60 <HAL_RCC_OscConfig+0x474>)
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d0f0      	beq.n	8002aa2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	689b      	ldr	r3, [r3, #8]
 8002ac4:	2b01      	cmp	r3, #1
 8002ac6:	d106      	bne.n	8002ad6 <HAL_RCC_OscConfig+0x2ea>
 8002ac8:	4b64      	ldr	r3, [pc, #400]	@ (8002c5c <HAL_RCC_OscConfig+0x470>)
 8002aca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002acc:	4a63      	ldr	r2, [pc, #396]	@ (8002c5c <HAL_RCC_OscConfig+0x470>)
 8002ace:	f043 0301 	orr.w	r3, r3, #1
 8002ad2:	6713      	str	r3, [r2, #112]	@ 0x70
 8002ad4:	e01c      	b.n	8002b10 <HAL_RCC_OscConfig+0x324>
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	689b      	ldr	r3, [r3, #8]
 8002ada:	2b05      	cmp	r3, #5
 8002adc:	d10c      	bne.n	8002af8 <HAL_RCC_OscConfig+0x30c>
 8002ade:	4b5f      	ldr	r3, [pc, #380]	@ (8002c5c <HAL_RCC_OscConfig+0x470>)
 8002ae0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ae2:	4a5e      	ldr	r2, [pc, #376]	@ (8002c5c <HAL_RCC_OscConfig+0x470>)
 8002ae4:	f043 0304 	orr.w	r3, r3, #4
 8002ae8:	6713      	str	r3, [r2, #112]	@ 0x70
 8002aea:	4b5c      	ldr	r3, [pc, #368]	@ (8002c5c <HAL_RCC_OscConfig+0x470>)
 8002aec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002aee:	4a5b      	ldr	r2, [pc, #364]	@ (8002c5c <HAL_RCC_OscConfig+0x470>)
 8002af0:	f043 0301 	orr.w	r3, r3, #1
 8002af4:	6713      	str	r3, [r2, #112]	@ 0x70
 8002af6:	e00b      	b.n	8002b10 <HAL_RCC_OscConfig+0x324>
 8002af8:	4b58      	ldr	r3, [pc, #352]	@ (8002c5c <HAL_RCC_OscConfig+0x470>)
 8002afa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002afc:	4a57      	ldr	r2, [pc, #348]	@ (8002c5c <HAL_RCC_OscConfig+0x470>)
 8002afe:	f023 0301 	bic.w	r3, r3, #1
 8002b02:	6713      	str	r3, [r2, #112]	@ 0x70
 8002b04:	4b55      	ldr	r3, [pc, #340]	@ (8002c5c <HAL_RCC_OscConfig+0x470>)
 8002b06:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b08:	4a54      	ldr	r2, [pc, #336]	@ (8002c5c <HAL_RCC_OscConfig+0x470>)
 8002b0a:	f023 0304 	bic.w	r3, r3, #4
 8002b0e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	689b      	ldr	r3, [r3, #8]
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d015      	beq.n	8002b44 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b18:	f7ff fbb6 	bl	8002288 <HAL_GetTick>
 8002b1c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b1e:	e00a      	b.n	8002b36 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b20:	f7ff fbb2 	bl	8002288 <HAL_GetTick>
 8002b24:	4602      	mov	r2, r0
 8002b26:	693b      	ldr	r3, [r7, #16]
 8002b28:	1ad3      	subs	r3, r2, r3
 8002b2a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b2e:	4293      	cmp	r3, r2
 8002b30:	d901      	bls.n	8002b36 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002b32:	2303      	movs	r3, #3
 8002b34:	e0cb      	b.n	8002cce <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b36:	4b49      	ldr	r3, [pc, #292]	@ (8002c5c <HAL_RCC_OscConfig+0x470>)
 8002b38:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b3a:	f003 0302 	and.w	r3, r3, #2
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d0ee      	beq.n	8002b20 <HAL_RCC_OscConfig+0x334>
 8002b42:	e014      	b.n	8002b6e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b44:	f7ff fba0 	bl	8002288 <HAL_GetTick>
 8002b48:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b4a:	e00a      	b.n	8002b62 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b4c:	f7ff fb9c 	bl	8002288 <HAL_GetTick>
 8002b50:	4602      	mov	r2, r0
 8002b52:	693b      	ldr	r3, [r7, #16]
 8002b54:	1ad3      	subs	r3, r2, r3
 8002b56:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b5a:	4293      	cmp	r3, r2
 8002b5c:	d901      	bls.n	8002b62 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002b5e:	2303      	movs	r3, #3
 8002b60:	e0b5      	b.n	8002cce <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b62:	4b3e      	ldr	r3, [pc, #248]	@ (8002c5c <HAL_RCC_OscConfig+0x470>)
 8002b64:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b66:	f003 0302 	and.w	r3, r3, #2
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d1ee      	bne.n	8002b4c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002b6e:	7dfb      	ldrb	r3, [r7, #23]
 8002b70:	2b01      	cmp	r3, #1
 8002b72:	d105      	bne.n	8002b80 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b74:	4b39      	ldr	r3, [pc, #228]	@ (8002c5c <HAL_RCC_OscConfig+0x470>)
 8002b76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b78:	4a38      	ldr	r2, [pc, #224]	@ (8002c5c <HAL_RCC_OscConfig+0x470>)
 8002b7a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002b7e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	699b      	ldr	r3, [r3, #24]
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	f000 80a1 	beq.w	8002ccc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002b8a:	4b34      	ldr	r3, [pc, #208]	@ (8002c5c <HAL_RCC_OscConfig+0x470>)
 8002b8c:	689b      	ldr	r3, [r3, #8]
 8002b8e:	f003 030c 	and.w	r3, r3, #12
 8002b92:	2b08      	cmp	r3, #8
 8002b94:	d05c      	beq.n	8002c50 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	699b      	ldr	r3, [r3, #24]
 8002b9a:	2b02      	cmp	r3, #2
 8002b9c:	d141      	bne.n	8002c22 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b9e:	4b31      	ldr	r3, [pc, #196]	@ (8002c64 <HAL_RCC_OscConfig+0x478>)
 8002ba0:	2200      	movs	r2, #0
 8002ba2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ba4:	f7ff fb70 	bl	8002288 <HAL_GetTick>
 8002ba8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002baa:	e008      	b.n	8002bbe <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002bac:	f7ff fb6c 	bl	8002288 <HAL_GetTick>
 8002bb0:	4602      	mov	r2, r0
 8002bb2:	693b      	ldr	r3, [r7, #16]
 8002bb4:	1ad3      	subs	r3, r2, r3
 8002bb6:	2b02      	cmp	r3, #2
 8002bb8:	d901      	bls.n	8002bbe <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002bba:	2303      	movs	r3, #3
 8002bbc:	e087      	b.n	8002cce <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002bbe:	4b27      	ldr	r3, [pc, #156]	@ (8002c5c <HAL_RCC_OscConfig+0x470>)
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d1f0      	bne.n	8002bac <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	69da      	ldr	r2, [r3, #28]
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	6a1b      	ldr	r3, [r3, #32]
 8002bd2:	431a      	orrs	r2, r3
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bd8:	019b      	lsls	r3, r3, #6
 8002bda:	431a      	orrs	r2, r3
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002be0:	085b      	lsrs	r3, r3, #1
 8002be2:	3b01      	subs	r3, #1
 8002be4:	041b      	lsls	r3, r3, #16
 8002be6:	431a      	orrs	r2, r3
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bec:	061b      	lsls	r3, r3, #24
 8002bee:	491b      	ldr	r1, [pc, #108]	@ (8002c5c <HAL_RCC_OscConfig+0x470>)
 8002bf0:	4313      	orrs	r3, r2
 8002bf2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002bf4:	4b1b      	ldr	r3, [pc, #108]	@ (8002c64 <HAL_RCC_OscConfig+0x478>)
 8002bf6:	2201      	movs	r2, #1
 8002bf8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bfa:	f7ff fb45 	bl	8002288 <HAL_GetTick>
 8002bfe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c00:	e008      	b.n	8002c14 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c02:	f7ff fb41 	bl	8002288 <HAL_GetTick>
 8002c06:	4602      	mov	r2, r0
 8002c08:	693b      	ldr	r3, [r7, #16]
 8002c0a:	1ad3      	subs	r3, r2, r3
 8002c0c:	2b02      	cmp	r3, #2
 8002c0e:	d901      	bls.n	8002c14 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002c10:	2303      	movs	r3, #3
 8002c12:	e05c      	b.n	8002cce <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c14:	4b11      	ldr	r3, [pc, #68]	@ (8002c5c <HAL_RCC_OscConfig+0x470>)
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d0f0      	beq.n	8002c02 <HAL_RCC_OscConfig+0x416>
 8002c20:	e054      	b.n	8002ccc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c22:	4b10      	ldr	r3, [pc, #64]	@ (8002c64 <HAL_RCC_OscConfig+0x478>)
 8002c24:	2200      	movs	r2, #0
 8002c26:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c28:	f7ff fb2e 	bl	8002288 <HAL_GetTick>
 8002c2c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c2e:	e008      	b.n	8002c42 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c30:	f7ff fb2a 	bl	8002288 <HAL_GetTick>
 8002c34:	4602      	mov	r2, r0
 8002c36:	693b      	ldr	r3, [r7, #16]
 8002c38:	1ad3      	subs	r3, r2, r3
 8002c3a:	2b02      	cmp	r3, #2
 8002c3c:	d901      	bls.n	8002c42 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002c3e:	2303      	movs	r3, #3
 8002c40:	e045      	b.n	8002cce <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c42:	4b06      	ldr	r3, [pc, #24]	@ (8002c5c <HAL_RCC_OscConfig+0x470>)
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d1f0      	bne.n	8002c30 <HAL_RCC_OscConfig+0x444>
 8002c4e:	e03d      	b.n	8002ccc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	699b      	ldr	r3, [r3, #24]
 8002c54:	2b01      	cmp	r3, #1
 8002c56:	d107      	bne.n	8002c68 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002c58:	2301      	movs	r3, #1
 8002c5a:	e038      	b.n	8002cce <HAL_RCC_OscConfig+0x4e2>
 8002c5c:	40023800 	.word	0x40023800
 8002c60:	40007000 	.word	0x40007000
 8002c64:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002c68:	4b1b      	ldr	r3, [pc, #108]	@ (8002cd8 <HAL_RCC_OscConfig+0x4ec>)
 8002c6a:	685b      	ldr	r3, [r3, #4]
 8002c6c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	699b      	ldr	r3, [r3, #24]
 8002c72:	2b01      	cmp	r3, #1
 8002c74:	d028      	beq.n	8002cc8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002c80:	429a      	cmp	r2, r3
 8002c82:	d121      	bne.n	8002cc8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c8e:	429a      	cmp	r2, r3
 8002c90:	d11a      	bne.n	8002cc8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002c92:	68fa      	ldr	r2, [r7, #12]
 8002c94:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002c98:	4013      	ands	r3, r2
 8002c9a:	687a      	ldr	r2, [r7, #4]
 8002c9c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002c9e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002ca0:	4293      	cmp	r3, r2
 8002ca2:	d111      	bne.n	8002cc8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cae:	085b      	lsrs	r3, r3, #1
 8002cb0:	3b01      	subs	r3, #1
 8002cb2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002cb4:	429a      	cmp	r2, r3
 8002cb6:	d107      	bne.n	8002cc8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cc2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002cc4:	429a      	cmp	r2, r3
 8002cc6:	d001      	beq.n	8002ccc <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002cc8:	2301      	movs	r3, #1
 8002cca:	e000      	b.n	8002cce <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002ccc:	2300      	movs	r3, #0
}
 8002cce:	4618      	mov	r0, r3
 8002cd0:	3718      	adds	r7, #24
 8002cd2:	46bd      	mov	sp, r7
 8002cd4:	bd80      	pop	{r7, pc}
 8002cd6:	bf00      	nop
 8002cd8:	40023800 	.word	0x40023800

08002cdc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002cdc:	b580      	push	{r7, lr}
 8002cde:	b084      	sub	sp, #16
 8002ce0:	af00      	add	r7, sp, #0
 8002ce2:	6078      	str	r0, [r7, #4]
 8002ce4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d101      	bne.n	8002cf0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002cec:	2301      	movs	r3, #1
 8002cee:	e0cc      	b.n	8002e8a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002cf0:	4b68      	ldr	r3, [pc, #416]	@ (8002e94 <HAL_RCC_ClockConfig+0x1b8>)
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	f003 0307 	and.w	r3, r3, #7
 8002cf8:	683a      	ldr	r2, [r7, #0]
 8002cfa:	429a      	cmp	r2, r3
 8002cfc:	d90c      	bls.n	8002d18 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002cfe:	4b65      	ldr	r3, [pc, #404]	@ (8002e94 <HAL_RCC_ClockConfig+0x1b8>)
 8002d00:	683a      	ldr	r2, [r7, #0]
 8002d02:	b2d2      	uxtb	r2, r2
 8002d04:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d06:	4b63      	ldr	r3, [pc, #396]	@ (8002e94 <HAL_RCC_ClockConfig+0x1b8>)
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	f003 0307 	and.w	r3, r3, #7
 8002d0e:	683a      	ldr	r2, [r7, #0]
 8002d10:	429a      	cmp	r2, r3
 8002d12:	d001      	beq.n	8002d18 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002d14:	2301      	movs	r3, #1
 8002d16:	e0b8      	b.n	8002e8a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	f003 0302 	and.w	r3, r3, #2
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d020      	beq.n	8002d66 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	f003 0304 	and.w	r3, r3, #4
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d005      	beq.n	8002d3c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002d30:	4b59      	ldr	r3, [pc, #356]	@ (8002e98 <HAL_RCC_ClockConfig+0x1bc>)
 8002d32:	689b      	ldr	r3, [r3, #8]
 8002d34:	4a58      	ldr	r2, [pc, #352]	@ (8002e98 <HAL_RCC_ClockConfig+0x1bc>)
 8002d36:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002d3a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	f003 0308 	and.w	r3, r3, #8
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d005      	beq.n	8002d54 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002d48:	4b53      	ldr	r3, [pc, #332]	@ (8002e98 <HAL_RCC_ClockConfig+0x1bc>)
 8002d4a:	689b      	ldr	r3, [r3, #8]
 8002d4c:	4a52      	ldr	r2, [pc, #328]	@ (8002e98 <HAL_RCC_ClockConfig+0x1bc>)
 8002d4e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002d52:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002d54:	4b50      	ldr	r3, [pc, #320]	@ (8002e98 <HAL_RCC_ClockConfig+0x1bc>)
 8002d56:	689b      	ldr	r3, [r3, #8]
 8002d58:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	689b      	ldr	r3, [r3, #8]
 8002d60:	494d      	ldr	r1, [pc, #308]	@ (8002e98 <HAL_RCC_ClockConfig+0x1bc>)
 8002d62:	4313      	orrs	r3, r2
 8002d64:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	f003 0301 	and.w	r3, r3, #1
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d044      	beq.n	8002dfc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	685b      	ldr	r3, [r3, #4]
 8002d76:	2b01      	cmp	r3, #1
 8002d78:	d107      	bne.n	8002d8a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d7a:	4b47      	ldr	r3, [pc, #284]	@ (8002e98 <HAL_RCC_ClockConfig+0x1bc>)
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d119      	bne.n	8002dba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d86:	2301      	movs	r3, #1
 8002d88:	e07f      	b.n	8002e8a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	685b      	ldr	r3, [r3, #4]
 8002d8e:	2b02      	cmp	r3, #2
 8002d90:	d003      	beq.n	8002d9a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002d96:	2b03      	cmp	r3, #3
 8002d98:	d107      	bne.n	8002daa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d9a:	4b3f      	ldr	r3, [pc, #252]	@ (8002e98 <HAL_RCC_ClockConfig+0x1bc>)
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d109      	bne.n	8002dba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002da6:	2301      	movs	r3, #1
 8002da8:	e06f      	b.n	8002e8a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002daa:	4b3b      	ldr	r3, [pc, #236]	@ (8002e98 <HAL_RCC_ClockConfig+0x1bc>)
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	f003 0302 	and.w	r3, r3, #2
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d101      	bne.n	8002dba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002db6:	2301      	movs	r3, #1
 8002db8:	e067      	b.n	8002e8a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002dba:	4b37      	ldr	r3, [pc, #220]	@ (8002e98 <HAL_RCC_ClockConfig+0x1bc>)
 8002dbc:	689b      	ldr	r3, [r3, #8]
 8002dbe:	f023 0203 	bic.w	r2, r3, #3
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	685b      	ldr	r3, [r3, #4]
 8002dc6:	4934      	ldr	r1, [pc, #208]	@ (8002e98 <HAL_RCC_ClockConfig+0x1bc>)
 8002dc8:	4313      	orrs	r3, r2
 8002dca:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002dcc:	f7ff fa5c 	bl	8002288 <HAL_GetTick>
 8002dd0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002dd2:	e00a      	b.n	8002dea <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002dd4:	f7ff fa58 	bl	8002288 <HAL_GetTick>
 8002dd8:	4602      	mov	r2, r0
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	1ad3      	subs	r3, r2, r3
 8002dde:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002de2:	4293      	cmp	r3, r2
 8002de4:	d901      	bls.n	8002dea <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002de6:	2303      	movs	r3, #3
 8002de8:	e04f      	b.n	8002e8a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002dea:	4b2b      	ldr	r3, [pc, #172]	@ (8002e98 <HAL_RCC_ClockConfig+0x1bc>)
 8002dec:	689b      	ldr	r3, [r3, #8]
 8002dee:	f003 020c 	and.w	r2, r3, #12
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	685b      	ldr	r3, [r3, #4]
 8002df6:	009b      	lsls	r3, r3, #2
 8002df8:	429a      	cmp	r2, r3
 8002dfa:	d1eb      	bne.n	8002dd4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002dfc:	4b25      	ldr	r3, [pc, #148]	@ (8002e94 <HAL_RCC_ClockConfig+0x1b8>)
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	f003 0307 	and.w	r3, r3, #7
 8002e04:	683a      	ldr	r2, [r7, #0]
 8002e06:	429a      	cmp	r2, r3
 8002e08:	d20c      	bcs.n	8002e24 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e0a:	4b22      	ldr	r3, [pc, #136]	@ (8002e94 <HAL_RCC_ClockConfig+0x1b8>)
 8002e0c:	683a      	ldr	r2, [r7, #0]
 8002e0e:	b2d2      	uxtb	r2, r2
 8002e10:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e12:	4b20      	ldr	r3, [pc, #128]	@ (8002e94 <HAL_RCC_ClockConfig+0x1b8>)
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	f003 0307 	and.w	r3, r3, #7
 8002e1a:	683a      	ldr	r2, [r7, #0]
 8002e1c:	429a      	cmp	r2, r3
 8002e1e:	d001      	beq.n	8002e24 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002e20:	2301      	movs	r3, #1
 8002e22:	e032      	b.n	8002e8a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	f003 0304 	and.w	r3, r3, #4
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d008      	beq.n	8002e42 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002e30:	4b19      	ldr	r3, [pc, #100]	@ (8002e98 <HAL_RCC_ClockConfig+0x1bc>)
 8002e32:	689b      	ldr	r3, [r3, #8]
 8002e34:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	68db      	ldr	r3, [r3, #12]
 8002e3c:	4916      	ldr	r1, [pc, #88]	@ (8002e98 <HAL_RCC_ClockConfig+0x1bc>)
 8002e3e:	4313      	orrs	r3, r2
 8002e40:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	f003 0308 	and.w	r3, r3, #8
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d009      	beq.n	8002e62 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002e4e:	4b12      	ldr	r3, [pc, #72]	@ (8002e98 <HAL_RCC_ClockConfig+0x1bc>)
 8002e50:	689b      	ldr	r3, [r3, #8]
 8002e52:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	691b      	ldr	r3, [r3, #16]
 8002e5a:	00db      	lsls	r3, r3, #3
 8002e5c:	490e      	ldr	r1, [pc, #56]	@ (8002e98 <HAL_RCC_ClockConfig+0x1bc>)
 8002e5e:	4313      	orrs	r3, r2
 8002e60:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002e62:	f000 f821 	bl	8002ea8 <HAL_RCC_GetSysClockFreq>
 8002e66:	4602      	mov	r2, r0
 8002e68:	4b0b      	ldr	r3, [pc, #44]	@ (8002e98 <HAL_RCC_ClockConfig+0x1bc>)
 8002e6a:	689b      	ldr	r3, [r3, #8]
 8002e6c:	091b      	lsrs	r3, r3, #4
 8002e6e:	f003 030f 	and.w	r3, r3, #15
 8002e72:	490a      	ldr	r1, [pc, #40]	@ (8002e9c <HAL_RCC_ClockConfig+0x1c0>)
 8002e74:	5ccb      	ldrb	r3, [r1, r3]
 8002e76:	fa22 f303 	lsr.w	r3, r2, r3
 8002e7a:	4a09      	ldr	r2, [pc, #36]	@ (8002ea0 <HAL_RCC_ClockConfig+0x1c4>)
 8002e7c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002e7e:	4b09      	ldr	r3, [pc, #36]	@ (8002ea4 <HAL_RCC_ClockConfig+0x1c8>)
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	4618      	mov	r0, r3
 8002e84:	f7ff f9bc 	bl	8002200 <HAL_InitTick>

  return HAL_OK;
 8002e88:	2300      	movs	r3, #0
}
 8002e8a:	4618      	mov	r0, r3
 8002e8c:	3710      	adds	r7, #16
 8002e8e:	46bd      	mov	sp, r7
 8002e90:	bd80      	pop	{r7, pc}
 8002e92:	bf00      	nop
 8002e94:	40023c00 	.word	0x40023c00
 8002e98:	40023800 	.word	0x40023800
 8002e9c:	08008ca0 	.word	0x08008ca0
 8002ea0:	20000000 	.word	0x20000000
 8002ea4:	20000004 	.word	0x20000004

08002ea8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002ea8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002eac:	b090      	sub	sp, #64	@ 0x40
 8002eae:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002eb0:	2300      	movs	r3, #0
 8002eb2:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8002eb4:	2300      	movs	r3, #0
 8002eb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8002eb8:	2300      	movs	r3, #0
 8002eba:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8002ebc:	2300      	movs	r3, #0
 8002ebe:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002ec0:	4b59      	ldr	r3, [pc, #356]	@ (8003028 <HAL_RCC_GetSysClockFreq+0x180>)
 8002ec2:	689b      	ldr	r3, [r3, #8]
 8002ec4:	f003 030c 	and.w	r3, r3, #12
 8002ec8:	2b08      	cmp	r3, #8
 8002eca:	d00d      	beq.n	8002ee8 <HAL_RCC_GetSysClockFreq+0x40>
 8002ecc:	2b08      	cmp	r3, #8
 8002ece:	f200 80a1 	bhi.w	8003014 <HAL_RCC_GetSysClockFreq+0x16c>
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d002      	beq.n	8002edc <HAL_RCC_GetSysClockFreq+0x34>
 8002ed6:	2b04      	cmp	r3, #4
 8002ed8:	d003      	beq.n	8002ee2 <HAL_RCC_GetSysClockFreq+0x3a>
 8002eda:	e09b      	b.n	8003014 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002edc:	4b53      	ldr	r3, [pc, #332]	@ (800302c <HAL_RCC_GetSysClockFreq+0x184>)
 8002ede:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002ee0:	e09b      	b.n	800301a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002ee2:	4b53      	ldr	r3, [pc, #332]	@ (8003030 <HAL_RCC_GetSysClockFreq+0x188>)
 8002ee4:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002ee6:	e098      	b.n	800301a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002ee8:	4b4f      	ldr	r3, [pc, #316]	@ (8003028 <HAL_RCC_GetSysClockFreq+0x180>)
 8002eea:	685b      	ldr	r3, [r3, #4]
 8002eec:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002ef0:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002ef2:	4b4d      	ldr	r3, [pc, #308]	@ (8003028 <HAL_RCC_GetSysClockFreq+0x180>)
 8002ef4:	685b      	ldr	r3, [r3, #4]
 8002ef6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d028      	beq.n	8002f50 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002efe:	4b4a      	ldr	r3, [pc, #296]	@ (8003028 <HAL_RCC_GetSysClockFreq+0x180>)
 8002f00:	685b      	ldr	r3, [r3, #4]
 8002f02:	099b      	lsrs	r3, r3, #6
 8002f04:	2200      	movs	r2, #0
 8002f06:	623b      	str	r3, [r7, #32]
 8002f08:	627a      	str	r2, [r7, #36]	@ 0x24
 8002f0a:	6a3b      	ldr	r3, [r7, #32]
 8002f0c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002f10:	2100      	movs	r1, #0
 8002f12:	4b47      	ldr	r3, [pc, #284]	@ (8003030 <HAL_RCC_GetSysClockFreq+0x188>)
 8002f14:	fb03 f201 	mul.w	r2, r3, r1
 8002f18:	2300      	movs	r3, #0
 8002f1a:	fb00 f303 	mul.w	r3, r0, r3
 8002f1e:	4413      	add	r3, r2
 8002f20:	4a43      	ldr	r2, [pc, #268]	@ (8003030 <HAL_RCC_GetSysClockFreq+0x188>)
 8002f22:	fba0 1202 	umull	r1, r2, r0, r2
 8002f26:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002f28:	460a      	mov	r2, r1
 8002f2a:	62ba      	str	r2, [r7, #40]	@ 0x28
 8002f2c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002f2e:	4413      	add	r3, r2
 8002f30:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002f32:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002f34:	2200      	movs	r2, #0
 8002f36:	61bb      	str	r3, [r7, #24]
 8002f38:	61fa      	str	r2, [r7, #28]
 8002f3a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002f3e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8002f42:	f7fd fea1 	bl	8000c88 <__aeabi_uldivmod>
 8002f46:	4602      	mov	r2, r0
 8002f48:	460b      	mov	r3, r1
 8002f4a:	4613      	mov	r3, r2
 8002f4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002f4e:	e053      	b.n	8002ff8 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002f50:	4b35      	ldr	r3, [pc, #212]	@ (8003028 <HAL_RCC_GetSysClockFreq+0x180>)
 8002f52:	685b      	ldr	r3, [r3, #4]
 8002f54:	099b      	lsrs	r3, r3, #6
 8002f56:	2200      	movs	r2, #0
 8002f58:	613b      	str	r3, [r7, #16]
 8002f5a:	617a      	str	r2, [r7, #20]
 8002f5c:	693b      	ldr	r3, [r7, #16]
 8002f5e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8002f62:	f04f 0b00 	mov.w	fp, #0
 8002f66:	4652      	mov	r2, sl
 8002f68:	465b      	mov	r3, fp
 8002f6a:	f04f 0000 	mov.w	r0, #0
 8002f6e:	f04f 0100 	mov.w	r1, #0
 8002f72:	0159      	lsls	r1, r3, #5
 8002f74:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002f78:	0150      	lsls	r0, r2, #5
 8002f7a:	4602      	mov	r2, r0
 8002f7c:	460b      	mov	r3, r1
 8002f7e:	ebb2 080a 	subs.w	r8, r2, sl
 8002f82:	eb63 090b 	sbc.w	r9, r3, fp
 8002f86:	f04f 0200 	mov.w	r2, #0
 8002f8a:	f04f 0300 	mov.w	r3, #0
 8002f8e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8002f92:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8002f96:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8002f9a:	ebb2 0408 	subs.w	r4, r2, r8
 8002f9e:	eb63 0509 	sbc.w	r5, r3, r9
 8002fa2:	f04f 0200 	mov.w	r2, #0
 8002fa6:	f04f 0300 	mov.w	r3, #0
 8002faa:	00eb      	lsls	r3, r5, #3
 8002fac:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002fb0:	00e2      	lsls	r2, r4, #3
 8002fb2:	4614      	mov	r4, r2
 8002fb4:	461d      	mov	r5, r3
 8002fb6:	eb14 030a 	adds.w	r3, r4, sl
 8002fba:	603b      	str	r3, [r7, #0]
 8002fbc:	eb45 030b 	adc.w	r3, r5, fp
 8002fc0:	607b      	str	r3, [r7, #4]
 8002fc2:	f04f 0200 	mov.w	r2, #0
 8002fc6:	f04f 0300 	mov.w	r3, #0
 8002fca:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002fce:	4629      	mov	r1, r5
 8002fd0:	028b      	lsls	r3, r1, #10
 8002fd2:	4621      	mov	r1, r4
 8002fd4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002fd8:	4621      	mov	r1, r4
 8002fda:	028a      	lsls	r2, r1, #10
 8002fdc:	4610      	mov	r0, r2
 8002fde:	4619      	mov	r1, r3
 8002fe0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002fe2:	2200      	movs	r2, #0
 8002fe4:	60bb      	str	r3, [r7, #8]
 8002fe6:	60fa      	str	r2, [r7, #12]
 8002fe8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002fec:	f7fd fe4c 	bl	8000c88 <__aeabi_uldivmod>
 8002ff0:	4602      	mov	r2, r0
 8002ff2:	460b      	mov	r3, r1
 8002ff4:	4613      	mov	r3, r2
 8002ff6:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002ff8:	4b0b      	ldr	r3, [pc, #44]	@ (8003028 <HAL_RCC_GetSysClockFreq+0x180>)
 8002ffa:	685b      	ldr	r3, [r3, #4]
 8002ffc:	0c1b      	lsrs	r3, r3, #16
 8002ffe:	f003 0303 	and.w	r3, r3, #3
 8003002:	3301      	adds	r3, #1
 8003004:	005b      	lsls	r3, r3, #1
 8003006:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8003008:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800300a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800300c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003010:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003012:	e002      	b.n	800301a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003014:	4b05      	ldr	r3, [pc, #20]	@ (800302c <HAL_RCC_GetSysClockFreq+0x184>)
 8003016:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003018:	bf00      	nop
    }
  }
  return sysclockfreq;
 800301a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 800301c:	4618      	mov	r0, r3
 800301e:	3740      	adds	r7, #64	@ 0x40
 8003020:	46bd      	mov	sp, r7
 8003022:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003026:	bf00      	nop
 8003028:	40023800 	.word	0x40023800
 800302c:	00f42400 	.word	0x00f42400
 8003030:	017d7840 	.word	0x017d7840

08003034 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003034:	b480      	push	{r7}
 8003036:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003038:	4b03      	ldr	r3, [pc, #12]	@ (8003048 <HAL_RCC_GetHCLKFreq+0x14>)
 800303a:	681b      	ldr	r3, [r3, #0]
}
 800303c:	4618      	mov	r0, r3
 800303e:	46bd      	mov	sp, r7
 8003040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003044:	4770      	bx	lr
 8003046:	bf00      	nop
 8003048:	20000000 	.word	0x20000000

0800304c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800304c:	b580      	push	{r7, lr}
 800304e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003050:	f7ff fff0 	bl	8003034 <HAL_RCC_GetHCLKFreq>
 8003054:	4602      	mov	r2, r0
 8003056:	4b05      	ldr	r3, [pc, #20]	@ (800306c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003058:	689b      	ldr	r3, [r3, #8]
 800305a:	0a9b      	lsrs	r3, r3, #10
 800305c:	f003 0307 	and.w	r3, r3, #7
 8003060:	4903      	ldr	r1, [pc, #12]	@ (8003070 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003062:	5ccb      	ldrb	r3, [r1, r3]
 8003064:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003068:	4618      	mov	r0, r3
 800306a:	bd80      	pop	{r7, pc}
 800306c:	40023800 	.word	0x40023800
 8003070:	08008cb0 	.word	0x08008cb0

08003074 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003074:	b580      	push	{r7, lr}
 8003076:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003078:	f7ff ffdc 	bl	8003034 <HAL_RCC_GetHCLKFreq>
 800307c:	4602      	mov	r2, r0
 800307e:	4b05      	ldr	r3, [pc, #20]	@ (8003094 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003080:	689b      	ldr	r3, [r3, #8]
 8003082:	0b5b      	lsrs	r3, r3, #13
 8003084:	f003 0307 	and.w	r3, r3, #7
 8003088:	4903      	ldr	r1, [pc, #12]	@ (8003098 <HAL_RCC_GetPCLK2Freq+0x24>)
 800308a:	5ccb      	ldrb	r3, [r1, r3]
 800308c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003090:	4618      	mov	r0, r3
 8003092:	bd80      	pop	{r7, pc}
 8003094:	40023800 	.word	0x40023800
 8003098:	08008cb0 	.word	0x08008cb0

0800309c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800309c:	b580      	push	{r7, lr}
 800309e:	b082      	sub	sp, #8
 80030a0:	af00      	add	r7, sp, #0
 80030a2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d101      	bne.n	80030ae <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80030aa:	2301      	movs	r3, #1
 80030ac:	e041      	b.n	8003132 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80030b4:	b2db      	uxtb	r3, r3
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d106      	bne.n	80030c8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	2200      	movs	r2, #0
 80030be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80030c2:	6878      	ldr	r0, [r7, #4]
 80030c4:	f7fe fe0a 	bl	8001cdc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	2202      	movs	r2, #2
 80030cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681a      	ldr	r2, [r3, #0]
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	3304      	adds	r3, #4
 80030d8:	4619      	mov	r1, r3
 80030da:	4610      	mov	r0, r2
 80030dc:	f000 fc0c 	bl	80038f8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	2201      	movs	r2, #1
 80030e4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	2201      	movs	r2, #1
 80030ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	2201      	movs	r2, #1
 80030f4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	2201      	movs	r2, #1
 80030fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	2201      	movs	r2, #1
 8003104:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	2201      	movs	r2, #1
 800310c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	2201      	movs	r2, #1
 8003114:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	2201      	movs	r2, #1
 800311c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	2201      	movs	r2, #1
 8003124:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	2201      	movs	r2, #1
 800312c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003130:	2300      	movs	r3, #0
}
 8003132:	4618      	mov	r0, r3
 8003134:	3708      	adds	r7, #8
 8003136:	46bd      	mov	sp, r7
 8003138:	bd80      	pop	{r7, pc}

0800313a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800313a:	b580      	push	{r7, lr}
 800313c:	b082      	sub	sp, #8
 800313e:	af00      	add	r7, sp, #0
 8003140:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	2b00      	cmp	r3, #0
 8003146:	d101      	bne.n	800314c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003148:	2301      	movs	r3, #1
 800314a:	e041      	b.n	80031d0 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003152:	b2db      	uxtb	r3, r3
 8003154:	2b00      	cmp	r3, #0
 8003156:	d106      	bne.n	8003166 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	2200      	movs	r2, #0
 800315c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003160:	6878      	ldr	r0, [r7, #4]
 8003162:	f000 f839 	bl	80031d8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	2202      	movs	r2, #2
 800316a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681a      	ldr	r2, [r3, #0]
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	3304      	adds	r3, #4
 8003176:	4619      	mov	r1, r3
 8003178:	4610      	mov	r0, r2
 800317a:	f000 fbbd 	bl	80038f8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	2201      	movs	r2, #1
 8003182:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	2201      	movs	r2, #1
 800318a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	2201      	movs	r2, #1
 8003192:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	2201      	movs	r2, #1
 800319a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	2201      	movs	r2, #1
 80031a2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	2201      	movs	r2, #1
 80031aa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	2201      	movs	r2, #1
 80031b2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	2201      	movs	r2, #1
 80031ba:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	2201      	movs	r2, #1
 80031c2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	2201      	movs	r2, #1
 80031ca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80031ce:	2300      	movs	r3, #0
}
 80031d0:	4618      	mov	r0, r3
 80031d2:	3708      	adds	r7, #8
 80031d4:	46bd      	mov	sp, r7
 80031d6:	bd80      	pop	{r7, pc}

080031d8 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80031d8:	b480      	push	{r7}
 80031da:	b083      	sub	sp, #12
 80031dc:	af00      	add	r7, sp, #0
 80031de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80031e0:	bf00      	nop
 80031e2:	370c      	adds	r7, #12
 80031e4:	46bd      	mov	sp, r7
 80031e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ea:	4770      	bx	lr

080031ec <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80031ec:	b580      	push	{r7, lr}
 80031ee:	b084      	sub	sp, #16
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	6078      	str	r0, [r7, #4]
 80031f4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80031f6:	683b      	ldr	r3, [r7, #0]
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d109      	bne.n	8003210 <HAL_TIM_PWM_Start+0x24>
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003202:	b2db      	uxtb	r3, r3
 8003204:	2b01      	cmp	r3, #1
 8003206:	bf14      	ite	ne
 8003208:	2301      	movne	r3, #1
 800320a:	2300      	moveq	r3, #0
 800320c:	b2db      	uxtb	r3, r3
 800320e:	e022      	b.n	8003256 <HAL_TIM_PWM_Start+0x6a>
 8003210:	683b      	ldr	r3, [r7, #0]
 8003212:	2b04      	cmp	r3, #4
 8003214:	d109      	bne.n	800322a <HAL_TIM_PWM_Start+0x3e>
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800321c:	b2db      	uxtb	r3, r3
 800321e:	2b01      	cmp	r3, #1
 8003220:	bf14      	ite	ne
 8003222:	2301      	movne	r3, #1
 8003224:	2300      	moveq	r3, #0
 8003226:	b2db      	uxtb	r3, r3
 8003228:	e015      	b.n	8003256 <HAL_TIM_PWM_Start+0x6a>
 800322a:	683b      	ldr	r3, [r7, #0]
 800322c:	2b08      	cmp	r3, #8
 800322e:	d109      	bne.n	8003244 <HAL_TIM_PWM_Start+0x58>
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003236:	b2db      	uxtb	r3, r3
 8003238:	2b01      	cmp	r3, #1
 800323a:	bf14      	ite	ne
 800323c:	2301      	movne	r3, #1
 800323e:	2300      	moveq	r3, #0
 8003240:	b2db      	uxtb	r3, r3
 8003242:	e008      	b.n	8003256 <HAL_TIM_PWM_Start+0x6a>
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800324a:	b2db      	uxtb	r3, r3
 800324c:	2b01      	cmp	r3, #1
 800324e:	bf14      	ite	ne
 8003250:	2301      	movne	r3, #1
 8003252:	2300      	moveq	r3, #0
 8003254:	b2db      	uxtb	r3, r3
 8003256:	2b00      	cmp	r3, #0
 8003258:	d001      	beq.n	800325e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800325a:	2301      	movs	r3, #1
 800325c:	e07c      	b.n	8003358 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800325e:	683b      	ldr	r3, [r7, #0]
 8003260:	2b00      	cmp	r3, #0
 8003262:	d104      	bne.n	800326e <HAL_TIM_PWM_Start+0x82>
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	2202      	movs	r2, #2
 8003268:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800326c:	e013      	b.n	8003296 <HAL_TIM_PWM_Start+0xaa>
 800326e:	683b      	ldr	r3, [r7, #0]
 8003270:	2b04      	cmp	r3, #4
 8003272:	d104      	bne.n	800327e <HAL_TIM_PWM_Start+0x92>
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	2202      	movs	r2, #2
 8003278:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800327c:	e00b      	b.n	8003296 <HAL_TIM_PWM_Start+0xaa>
 800327e:	683b      	ldr	r3, [r7, #0]
 8003280:	2b08      	cmp	r3, #8
 8003282:	d104      	bne.n	800328e <HAL_TIM_PWM_Start+0xa2>
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	2202      	movs	r2, #2
 8003288:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800328c:	e003      	b.n	8003296 <HAL_TIM_PWM_Start+0xaa>
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	2202      	movs	r2, #2
 8003292:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	2201      	movs	r2, #1
 800329c:	6839      	ldr	r1, [r7, #0]
 800329e:	4618      	mov	r0, r3
 80032a0:	f000 fe20 	bl	8003ee4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	4a2d      	ldr	r2, [pc, #180]	@ (8003360 <HAL_TIM_PWM_Start+0x174>)
 80032aa:	4293      	cmp	r3, r2
 80032ac:	d004      	beq.n	80032b8 <HAL_TIM_PWM_Start+0xcc>
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	4a2c      	ldr	r2, [pc, #176]	@ (8003364 <HAL_TIM_PWM_Start+0x178>)
 80032b4:	4293      	cmp	r3, r2
 80032b6:	d101      	bne.n	80032bc <HAL_TIM_PWM_Start+0xd0>
 80032b8:	2301      	movs	r3, #1
 80032ba:	e000      	b.n	80032be <HAL_TIM_PWM_Start+0xd2>
 80032bc:	2300      	movs	r3, #0
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d007      	beq.n	80032d2 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80032d0:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	4a22      	ldr	r2, [pc, #136]	@ (8003360 <HAL_TIM_PWM_Start+0x174>)
 80032d8:	4293      	cmp	r3, r2
 80032da:	d022      	beq.n	8003322 <HAL_TIM_PWM_Start+0x136>
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80032e4:	d01d      	beq.n	8003322 <HAL_TIM_PWM_Start+0x136>
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	4a1f      	ldr	r2, [pc, #124]	@ (8003368 <HAL_TIM_PWM_Start+0x17c>)
 80032ec:	4293      	cmp	r3, r2
 80032ee:	d018      	beq.n	8003322 <HAL_TIM_PWM_Start+0x136>
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	4a1d      	ldr	r2, [pc, #116]	@ (800336c <HAL_TIM_PWM_Start+0x180>)
 80032f6:	4293      	cmp	r3, r2
 80032f8:	d013      	beq.n	8003322 <HAL_TIM_PWM_Start+0x136>
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	4a1c      	ldr	r2, [pc, #112]	@ (8003370 <HAL_TIM_PWM_Start+0x184>)
 8003300:	4293      	cmp	r3, r2
 8003302:	d00e      	beq.n	8003322 <HAL_TIM_PWM_Start+0x136>
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	4a16      	ldr	r2, [pc, #88]	@ (8003364 <HAL_TIM_PWM_Start+0x178>)
 800330a:	4293      	cmp	r3, r2
 800330c:	d009      	beq.n	8003322 <HAL_TIM_PWM_Start+0x136>
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	4a18      	ldr	r2, [pc, #96]	@ (8003374 <HAL_TIM_PWM_Start+0x188>)
 8003314:	4293      	cmp	r3, r2
 8003316:	d004      	beq.n	8003322 <HAL_TIM_PWM_Start+0x136>
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	4a16      	ldr	r2, [pc, #88]	@ (8003378 <HAL_TIM_PWM_Start+0x18c>)
 800331e:	4293      	cmp	r3, r2
 8003320:	d111      	bne.n	8003346 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	689b      	ldr	r3, [r3, #8]
 8003328:	f003 0307 	and.w	r3, r3, #7
 800332c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	2b06      	cmp	r3, #6
 8003332:	d010      	beq.n	8003356 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	681a      	ldr	r2, [r3, #0]
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	f042 0201 	orr.w	r2, r2, #1
 8003342:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003344:	e007      	b.n	8003356 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	681a      	ldr	r2, [r3, #0]
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	f042 0201 	orr.w	r2, r2, #1
 8003354:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003356:	2300      	movs	r3, #0
}
 8003358:	4618      	mov	r0, r3
 800335a:	3710      	adds	r7, #16
 800335c:	46bd      	mov	sp, r7
 800335e:	bd80      	pop	{r7, pc}
 8003360:	40010000 	.word	0x40010000
 8003364:	40010400 	.word	0x40010400
 8003368:	40000400 	.word	0x40000400
 800336c:	40000800 	.word	0x40000800
 8003370:	40000c00 	.word	0x40000c00
 8003374:	40014000 	.word	0x40014000
 8003378:	40001800 	.word	0x40001800

0800337c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800337c:	b580      	push	{r7, lr}
 800337e:	b086      	sub	sp, #24
 8003380:	af00      	add	r7, sp, #0
 8003382:	6078      	str	r0, [r7, #4]
 8003384:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	2b00      	cmp	r3, #0
 800338a:	d101      	bne.n	8003390 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800338c:	2301      	movs	r3, #1
 800338e:	e097      	b.n	80034c0 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003396:	b2db      	uxtb	r3, r3
 8003398:	2b00      	cmp	r3, #0
 800339a:	d106      	bne.n	80033aa <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	2200      	movs	r2, #0
 80033a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80033a4:	6878      	ldr	r0, [r7, #4]
 80033a6:	f7fe fbb1 	bl	8001b0c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	2202      	movs	r2, #2
 80033ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	689b      	ldr	r3, [r3, #8]
 80033b8:	687a      	ldr	r2, [r7, #4]
 80033ba:	6812      	ldr	r2, [r2, #0]
 80033bc:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80033c0:	f023 0307 	bic.w	r3, r3, #7
 80033c4:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681a      	ldr	r2, [r3, #0]
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	3304      	adds	r3, #4
 80033ce:	4619      	mov	r1, r3
 80033d0:	4610      	mov	r0, r2
 80033d2:	f000 fa91 	bl	80038f8 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	689b      	ldr	r3, [r3, #8]
 80033dc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	699b      	ldr	r3, [r3, #24]
 80033e4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	6a1b      	ldr	r3, [r3, #32]
 80033ec:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80033ee:	683b      	ldr	r3, [r7, #0]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	697a      	ldr	r2, [r7, #20]
 80033f4:	4313      	orrs	r3, r2
 80033f6:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80033f8:	693b      	ldr	r3, [r7, #16]
 80033fa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80033fe:	f023 0303 	bic.w	r3, r3, #3
 8003402:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8003404:	683b      	ldr	r3, [r7, #0]
 8003406:	689a      	ldr	r2, [r3, #8]
 8003408:	683b      	ldr	r3, [r7, #0]
 800340a:	699b      	ldr	r3, [r3, #24]
 800340c:	021b      	lsls	r3, r3, #8
 800340e:	4313      	orrs	r3, r2
 8003410:	693a      	ldr	r2, [r7, #16]
 8003412:	4313      	orrs	r3, r2
 8003414:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8003416:	693b      	ldr	r3, [r7, #16]
 8003418:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 800341c:	f023 030c 	bic.w	r3, r3, #12
 8003420:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8003422:	693b      	ldr	r3, [r7, #16]
 8003424:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003428:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800342c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800342e:	683b      	ldr	r3, [r7, #0]
 8003430:	68da      	ldr	r2, [r3, #12]
 8003432:	683b      	ldr	r3, [r7, #0]
 8003434:	69db      	ldr	r3, [r3, #28]
 8003436:	021b      	lsls	r3, r3, #8
 8003438:	4313      	orrs	r3, r2
 800343a:	693a      	ldr	r2, [r7, #16]
 800343c:	4313      	orrs	r3, r2
 800343e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8003440:	683b      	ldr	r3, [r7, #0]
 8003442:	691b      	ldr	r3, [r3, #16]
 8003444:	011a      	lsls	r2, r3, #4
 8003446:	683b      	ldr	r3, [r7, #0]
 8003448:	6a1b      	ldr	r3, [r3, #32]
 800344a:	031b      	lsls	r3, r3, #12
 800344c:	4313      	orrs	r3, r2
 800344e:	693a      	ldr	r2, [r7, #16]
 8003450:	4313      	orrs	r3, r2
 8003452:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800345a:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8003462:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8003464:	683b      	ldr	r3, [r7, #0]
 8003466:	685a      	ldr	r2, [r3, #4]
 8003468:	683b      	ldr	r3, [r7, #0]
 800346a:	695b      	ldr	r3, [r3, #20]
 800346c:	011b      	lsls	r3, r3, #4
 800346e:	4313      	orrs	r3, r2
 8003470:	68fa      	ldr	r2, [r7, #12]
 8003472:	4313      	orrs	r3, r2
 8003474:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	697a      	ldr	r2, [r7, #20]
 800347c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	693a      	ldr	r2, [r7, #16]
 8003484:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	68fa      	ldr	r2, [r7, #12]
 800348c:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	2201      	movs	r2, #1
 8003492:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	2201      	movs	r2, #1
 800349a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	2201      	movs	r2, #1
 80034a2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	2201      	movs	r2, #1
 80034aa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	2201      	movs	r2, #1
 80034b2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	2201      	movs	r2, #1
 80034ba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80034be:	2300      	movs	r3, #0
}
 80034c0:	4618      	mov	r0, r3
 80034c2:	3718      	adds	r7, #24
 80034c4:	46bd      	mov	sp, r7
 80034c6:	bd80      	pop	{r7, pc}

080034c8 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80034c8:	b580      	push	{r7, lr}
 80034ca:	b084      	sub	sp, #16
 80034cc:	af00      	add	r7, sp, #0
 80034ce:	6078      	str	r0, [r7, #4]
 80034d0:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80034d8:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80034e0:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80034e8:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80034f0:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80034f2:	683b      	ldr	r3, [r7, #0]
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d110      	bne.n	800351a <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80034f8:	7bfb      	ldrb	r3, [r7, #15]
 80034fa:	2b01      	cmp	r3, #1
 80034fc:	d102      	bne.n	8003504 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80034fe:	7b7b      	ldrb	r3, [r7, #13]
 8003500:	2b01      	cmp	r3, #1
 8003502:	d001      	beq.n	8003508 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8003504:	2301      	movs	r3, #1
 8003506:	e069      	b.n	80035dc <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	2202      	movs	r2, #2
 800350c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	2202      	movs	r2, #2
 8003514:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003518:	e031      	b.n	800357e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800351a:	683b      	ldr	r3, [r7, #0]
 800351c:	2b04      	cmp	r3, #4
 800351e:	d110      	bne.n	8003542 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003520:	7bbb      	ldrb	r3, [r7, #14]
 8003522:	2b01      	cmp	r3, #1
 8003524:	d102      	bne.n	800352c <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8003526:	7b3b      	ldrb	r3, [r7, #12]
 8003528:	2b01      	cmp	r3, #1
 800352a:	d001      	beq.n	8003530 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 800352c:	2301      	movs	r3, #1
 800352e:	e055      	b.n	80035dc <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	2202      	movs	r2, #2
 8003534:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	2202      	movs	r2, #2
 800353c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003540:	e01d      	b.n	800357e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003542:	7bfb      	ldrb	r3, [r7, #15]
 8003544:	2b01      	cmp	r3, #1
 8003546:	d108      	bne.n	800355a <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003548:	7bbb      	ldrb	r3, [r7, #14]
 800354a:	2b01      	cmp	r3, #1
 800354c:	d105      	bne.n	800355a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800354e:	7b7b      	ldrb	r3, [r7, #13]
 8003550:	2b01      	cmp	r3, #1
 8003552:	d102      	bne.n	800355a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8003554:	7b3b      	ldrb	r3, [r7, #12]
 8003556:	2b01      	cmp	r3, #1
 8003558:	d001      	beq.n	800355e <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800355a:	2301      	movs	r3, #1
 800355c:	e03e      	b.n	80035dc <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	2202      	movs	r2, #2
 8003562:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	2202      	movs	r2, #2
 800356a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	2202      	movs	r2, #2
 8003572:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	2202      	movs	r2, #2
 800357a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800357e:	683b      	ldr	r3, [r7, #0]
 8003580:	2b00      	cmp	r3, #0
 8003582:	d003      	beq.n	800358c <HAL_TIM_Encoder_Start+0xc4>
 8003584:	683b      	ldr	r3, [r7, #0]
 8003586:	2b04      	cmp	r3, #4
 8003588:	d008      	beq.n	800359c <HAL_TIM_Encoder_Start+0xd4>
 800358a:	e00f      	b.n	80035ac <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	2201      	movs	r2, #1
 8003592:	2100      	movs	r1, #0
 8003594:	4618      	mov	r0, r3
 8003596:	f000 fca5 	bl	8003ee4 <TIM_CCxChannelCmd>
      break;
 800359a:	e016      	b.n	80035ca <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	2201      	movs	r2, #1
 80035a2:	2104      	movs	r1, #4
 80035a4:	4618      	mov	r0, r3
 80035a6:	f000 fc9d 	bl	8003ee4 <TIM_CCxChannelCmd>
      break;
 80035aa:	e00e      	b.n	80035ca <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	2201      	movs	r2, #1
 80035b2:	2100      	movs	r1, #0
 80035b4:	4618      	mov	r0, r3
 80035b6:	f000 fc95 	bl	8003ee4 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	2201      	movs	r2, #1
 80035c0:	2104      	movs	r1, #4
 80035c2:	4618      	mov	r0, r3
 80035c4:	f000 fc8e 	bl	8003ee4 <TIM_CCxChannelCmd>
      break;
 80035c8:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	681a      	ldr	r2, [r3, #0]
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	f042 0201 	orr.w	r2, r2, #1
 80035d8:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80035da:	2300      	movs	r3, #0
}
 80035dc:	4618      	mov	r0, r3
 80035de:	3710      	adds	r7, #16
 80035e0:	46bd      	mov	sp, r7
 80035e2:	bd80      	pop	{r7, pc}

080035e4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80035e4:	b580      	push	{r7, lr}
 80035e6:	b086      	sub	sp, #24
 80035e8:	af00      	add	r7, sp, #0
 80035ea:	60f8      	str	r0, [r7, #12]
 80035ec:	60b9      	str	r1, [r7, #8]
 80035ee:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80035f0:	2300      	movs	r3, #0
 80035f2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80035fa:	2b01      	cmp	r3, #1
 80035fc:	d101      	bne.n	8003602 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80035fe:	2302      	movs	r3, #2
 8003600:	e0ae      	b.n	8003760 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	2201      	movs	r2, #1
 8003606:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	2b0c      	cmp	r3, #12
 800360e:	f200 809f 	bhi.w	8003750 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8003612:	a201      	add	r2, pc, #4	@ (adr r2, 8003618 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003614:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003618:	0800364d 	.word	0x0800364d
 800361c:	08003751 	.word	0x08003751
 8003620:	08003751 	.word	0x08003751
 8003624:	08003751 	.word	0x08003751
 8003628:	0800368d 	.word	0x0800368d
 800362c:	08003751 	.word	0x08003751
 8003630:	08003751 	.word	0x08003751
 8003634:	08003751 	.word	0x08003751
 8003638:	080036cf 	.word	0x080036cf
 800363c:	08003751 	.word	0x08003751
 8003640:	08003751 	.word	0x08003751
 8003644:	08003751 	.word	0x08003751
 8003648:	0800370f 	.word	0x0800370f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	68b9      	ldr	r1, [r7, #8]
 8003652:	4618      	mov	r0, r3
 8003654:	f000 f9fc 	bl	8003a50 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	699a      	ldr	r2, [r3, #24]
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	f042 0208 	orr.w	r2, r2, #8
 8003666:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	699a      	ldr	r2, [r3, #24]
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	f022 0204 	bic.w	r2, r2, #4
 8003676:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	6999      	ldr	r1, [r3, #24]
 800367e:	68bb      	ldr	r3, [r7, #8]
 8003680:	691a      	ldr	r2, [r3, #16]
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	430a      	orrs	r2, r1
 8003688:	619a      	str	r2, [r3, #24]
      break;
 800368a:	e064      	b.n	8003756 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	68b9      	ldr	r1, [r7, #8]
 8003692:	4618      	mov	r0, r3
 8003694:	f000 fa4c 	bl	8003b30 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	699a      	ldr	r2, [r3, #24]
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80036a6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	699a      	ldr	r2, [r3, #24]
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80036b6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	6999      	ldr	r1, [r3, #24]
 80036be:	68bb      	ldr	r3, [r7, #8]
 80036c0:	691b      	ldr	r3, [r3, #16]
 80036c2:	021a      	lsls	r2, r3, #8
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	430a      	orrs	r2, r1
 80036ca:	619a      	str	r2, [r3, #24]
      break;
 80036cc:	e043      	b.n	8003756 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	68b9      	ldr	r1, [r7, #8]
 80036d4:	4618      	mov	r0, r3
 80036d6:	f000 faa1 	bl	8003c1c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	69da      	ldr	r2, [r3, #28]
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	f042 0208 	orr.w	r2, r2, #8
 80036e8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	69da      	ldr	r2, [r3, #28]
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	f022 0204 	bic.w	r2, r2, #4
 80036f8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	69d9      	ldr	r1, [r3, #28]
 8003700:	68bb      	ldr	r3, [r7, #8]
 8003702:	691a      	ldr	r2, [r3, #16]
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	430a      	orrs	r2, r1
 800370a:	61da      	str	r2, [r3, #28]
      break;
 800370c:	e023      	b.n	8003756 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	68b9      	ldr	r1, [r7, #8]
 8003714:	4618      	mov	r0, r3
 8003716:	f000 faf5 	bl	8003d04 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	69da      	ldr	r2, [r3, #28]
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003728:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	69da      	ldr	r2, [r3, #28]
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003738:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	69d9      	ldr	r1, [r3, #28]
 8003740:	68bb      	ldr	r3, [r7, #8]
 8003742:	691b      	ldr	r3, [r3, #16]
 8003744:	021a      	lsls	r2, r3, #8
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	430a      	orrs	r2, r1
 800374c:	61da      	str	r2, [r3, #28]
      break;
 800374e:	e002      	b.n	8003756 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8003750:	2301      	movs	r3, #1
 8003752:	75fb      	strb	r3, [r7, #23]
      break;
 8003754:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	2200      	movs	r2, #0
 800375a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800375e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003760:	4618      	mov	r0, r3
 8003762:	3718      	adds	r7, #24
 8003764:	46bd      	mov	sp, r7
 8003766:	bd80      	pop	{r7, pc}

08003768 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003768:	b580      	push	{r7, lr}
 800376a:	b084      	sub	sp, #16
 800376c:	af00      	add	r7, sp, #0
 800376e:	6078      	str	r0, [r7, #4]
 8003770:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003772:	2300      	movs	r3, #0
 8003774:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800377c:	2b01      	cmp	r3, #1
 800377e:	d101      	bne.n	8003784 <HAL_TIM_ConfigClockSource+0x1c>
 8003780:	2302      	movs	r3, #2
 8003782:	e0b4      	b.n	80038ee <HAL_TIM_ConfigClockSource+0x186>
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	2201      	movs	r2, #1
 8003788:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	2202      	movs	r2, #2
 8003790:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	689b      	ldr	r3, [r3, #8]
 800379a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800379c:	68bb      	ldr	r3, [r7, #8]
 800379e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80037a2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80037a4:	68bb      	ldr	r3, [r7, #8]
 80037a6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80037aa:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	68ba      	ldr	r2, [r7, #8]
 80037b2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80037b4:	683b      	ldr	r3, [r7, #0]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80037bc:	d03e      	beq.n	800383c <HAL_TIM_ConfigClockSource+0xd4>
 80037be:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80037c2:	f200 8087 	bhi.w	80038d4 <HAL_TIM_ConfigClockSource+0x16c>
 80037c6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80037ca:	f000 8086 	beq.w	80038da <HAL_TIM_ConfigClockSource+0x172>
 80037ce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80037d2:	d87f      	bhi.n	80038d4 <HAL_TIM_ConfigClockSource+0x16c>
 80037d4:	2b70      	cmp	r3, #112	@ 0x70
 80037d6:	d01a      	beq.n	800380e <HAL_TIM_ConfigClockSource+0xa6>
 80037d8:	2b70      	cmp	r3, #112	@ 0x70
 80037da:	d87b      	bhi.n	80038d4 <HAL_TIM_ConfigClockSource+0x16c>
 80037dc:	2b60      	cmp	r3, #96	@ 0x60
 80037de:	d050      	beq.n	8003882 <HAL_TIM_ConfigClockSource+0x11a>
 80037e0:	2b60      	cmp	r3, #96	@ 0x60
 80037e2:	d877      	bhi.n	80038d4 <HAL_TIM_ConfigClockSource+0x16c>
 80037e4:	2b50      	cmp	r3, #80	@ 0x50
 80037e6:	d03c      	beq.n	8003862 <HAL_TIM_ConfigClockSource+0xfa>
 80037e8:	2b50      	cmp	r3, #80	@ 0x50
 80037ea:	d873      	bhi.n	80038d4 <HAL_TIM_ConfigClockSource+0x16c>
 80037ec:	2b40      	cmp	r3, #64	@ 0x40
 80037ee:	d058      	beq.n	80038a2 <HAL_TIM_ConfigClockSource+0x13a>
 80037f0:	2b40      	cmp	r3, #64	@ 0x40
 80037f2:	d86f      	bhi.n	80038d4 <HAL_TIM_ConfigClockSource+0x16c>
 80037f4:	2b30      	cmp	r3, #48	@ 0x30
 80037f6:	d064      	beq.n	80038c2 <HAL_TIM_ConfigClockSource+0x15a>
 80037f8:	2b30      	cmp	r3, #48	@ 0x30
 80037fa:	d86b      	bhi.n	80038d4 <HAL_TIM_ConfigClockSource+0x16c>
 80037fc:	2b20      	cmp	r3, #32
 80037fe:	d060      	beq.n	80038c2 <HAL_TIM_ConfigClockSource+0x15a>
 8003800:	2b20      	cmp	r3, #32
 8003802:	d867      	bhi.n	80038d4 <HAL_TIM_ConfigClockSource+0x16c>
 8003804:	2b00      	cmp	r3, #0
 8003806:	d05c      	beq.n	80038c2 <HAL_TIM_ConfigClockSource+0x15a>
 8003808:	2b10      	cmp	r3, #16
 800380a:	d05a      	beq.n	80038c2 <HAL_TIM_ConfigClockSource+0x15a>
 800380c:	e062      	b.n	80038d4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003812:	683b      	ldr	r3, [r7, #0]
 8003814:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003816:	683b      	ldr	r3, [r7, #0]
 8003818:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800381a:	683b      	ldr	r3, [r7, #0]
 800381c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800381e:	f000 fb41 	bl	8003ea4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	689b      	ldr	r3, [r3, #8]
 8003828:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800382a:	68bb      	ldr	r3, [r7, #8]
 800382c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003830:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	68ba      	ldr	r2, [r7, #8]
 8003838:	609a      	str	r2, [r3, #8]
      break;
 800383a:	e04f      	b.n	80038dc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003840:	683b      	ldr	r3, [r7, #0]
 8003842:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003844:	683b      	ldr	r3, [r7, #0]
 8003846:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003848:	683b      	ldr	r3, [r7, #0]
 800384a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800384c:	f000 fb2a 	bl	8003ea4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	689a      	ldr	r2, [r3, #8]
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800385e:	609a      	str	r2, [r3, #8]
      break;
 8003860:	e03c      	b.n	80038dc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003866:	683b      	ldr	r3, [r7, #0]
 8003868:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800386a:	683b      	ldr	r3, [r7, #0]
 800386c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800386e:	461a      	mov	r2, r3
 8003870:	f000 fa9e 	bl	8003db0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	2150      	movs	r1, #80	@ 0x50
 800387a:	4618      	mov	r0, r3
 800387c:	f000 faf7 	bl	8003e6e <TIM_ITRx_SetConfig>
      break;
 8003880:	e02c      	b.n	80038dc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003886:	683b      	ldr	r3, [r7, #0]
 8003888:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800388a:	683b      	ldr	r3, [r7, #0]
 800388c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800388e:	461a      	mov	r2, r3
 8003890:	f000 fabd 	bl	8003e0e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	2160      	movs	r1, #96	@ 0x60
 800389a:	4618      	mov	r0, r3
 800389c:	f000 fae7 	bl	8003e6e <TIM_ITRx_SetConfig>
      break;
 80038a0:	e01c      	b.n	80038dc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80038a6:	683b      	ldr	r3, [r7, #0]
 80038a8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80038aa:	683b      	ldr	r3, [r7, #0]
 80038ac:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80038ae:	461a      	mov	r2, r3
 80038b0:	f000 fa7e 	bl	8003db0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	2140      	movs	r1, #64	@ 0x40
 80038ba:	4618      	mov	r0, r3
 80038bc:	f000 fad7 	bl	8003e6e <TIM_ITRx_SetConfig>
      break;
 80038c0:	e00c      	b.n	80038dc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681a      	ldr	r2, [r3, #0]
 80038c6:	683b      	ldr	r3, [r7, #0]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	4619      	mov	r1, r3
 80038cc:	4610      	mov	r0, r2
 80038ce:	f000 face 	bl	8003e6e <TIM_ITRx_SetConfig>
      break;
 80038d2:	e003      	b.n	80038dc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80038d4:	2301      	movs	r3, #1
 80038d6:	73fb      	strb	r3, [r7, #15]
      break;
 80038d8:	e000      	b.n	80038dc <HAL_TIM_ConfigClockSource+0x174>
      break;
 80038da:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	2201      	movs	r2, #1
 80038e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	2200      	movs	r2, #0
 80038e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80038ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80038ee:	4618      	mov	r0, r3
 80038f0:	3710      	adds	r7, #16
 80038f2:	46bd      	mov	sp, r7
 80038f4:	bd80      	pop	{r7, pc}
	...

080038f8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80038f8:	b480      	push	{r7}
 80038fa:	b085      	sub	sp, #20
 80038fc:	af00      	add	r7, sp, #0
 80038fe:	6078      	str	r0, [r7, #4]
 8003900:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	4a46      	ldr	r2, [pc, #280]	@ (8003a24 <TIM_Base_SetConfig+0x12c>)
 800390c:	4293      	cmp	r3, r2
 800390e:	d013      	beq.n	8003938 <TIM_Base_SetConfig+0x40>
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003916:	d00f      	beq.n	8003938 <TIM_Base_SetConfig+0x40>
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	4a43      	ldr	r2, [pc, #268]	@ (8003a28 <TIM_Base_SetConfig+0x130>)
 800391c:	4293      	cmp	r3, r2
 800391e:	d00b      	beq.n	8003938 <TIM_Base_SetConfig+0x40>
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	4a42      	ldr	r2, [pc, #264]	@ (8003a2c <TIM_Base_SetConfig+0x134>)
 8003924:	4293      	cmp	r3, r2
 8003926:	d007      	beq.n	8003938 <TIM_Base_SetConfig+0x40>
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	4a41      	ldr	r2, [pc, #260]	@ (8003a30 <TIM_Base_SetConfig+0x138>)
 800392c:	4293      	cmp	r3, r2
 800392e:	d003      	beq.n	8003938 <TIM_Base_SetConfig+0x40>
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	4a40      	ldr	r2, [pc, #256]	@ (8003a34 <TIM_Base_SetConfig+0x13c>)
 8003934:	4293      	cmp	r3, r2
 8003936:	d108      	bne.n	800394a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800393e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003940:	683b      	ldr	r3, [r7, #0]
 8003942:	685b      	ldr	r3, [r3, #4]
 8003944:	68fa      	ldr	r2, [r7, #12]
 8003946:	4313      	orrs	r3, r2
 8003948:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	4a35      	ldr	r2, [pc, #212]	@ (8003a24 <TIM_Base_SetConfig+0x12c>)
 800394e:	4293      	cmp	r3, r2
 8003950:	d02b      	beq.n	80039aa <TIM_Base_SetConfig+0xb2>
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003958:	d027      	beq.n	80039aa <TIM_Base_SetConfig+0xb2>
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	4a32      	ldr	r2, [pc, #200]	@ (8003a28 <TIM_Base_SetConfig+0x130>)
 800395e:	4293      	cmp	r3, r2
 8003960:	d023      	beq.n	80039aa <TIM_Base_SetConfig+0xb2>
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	4a31      	ldr	r2, [pc, #196]	@ (8003a2c <TIM_Base_SetConfig+0x134>)
 8003966:	4293      	cmp	r3, r2
 8003968:	d01f      	beq.n	80039aa <TIM_Base_SetConfig+0xb2>
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	4a30      	ldr	r2, [pc, #192]	@ (8003a30 <TIM_Base_SetConfig+0x138>)
 800396e:	4293      	cmp	r3, r2
 8003970:	d01b      	beq.n	80039aa <TIM_Base_SetConfig+0xb2>
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	4a2f      	ldr	r2, [pc, #188]	@ (8003a34 <TIM_Base_SetConfig+0x13c>)
 8003976:	4293      	cmp	r3, r2
 8003978:	d017      	beq.n	80039aa <TIM_Base_SetConfig+0xb2>
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	4a2e      	ldr	r2, [pc, #184]	@ (8003a38 <TIM_Base_SetConfig+0x140>)
 800397e:	4293      	cmp	r3, r2
 8003980:	d013      	beq.n	80039aa <TIM_Base_SetConfig+0xb2>
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	4a2d      	ldr	r2, [pc, #180]	@ (8003a3c <TIM_Base_SetConfig+0x144>)
 8003986:	4293      	cmp	r3, r2
 8003988:	d00f      	beq.n	80039aa <TIM_Base_SetConfig+0xb2>
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	4a2c      	ldr	r2, [pc, #176]	@ (8003a40 <TIM_Base_SetConfig+0x148>)
 800398e:	4293      	cmp	r3, r2
 8003990:	d00b      	beq.n	80039aa <TIM_Base_SetConfig+0xb2>
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	4a2b      	ldr	r2, [pc, #172]	@ (8003a44 <TIM_Base_SetConfig+0x14c>)
 8003996:	4293      	cmp	r3, r2
 8003998:	d007      	beq.n	80039aa <TIM_Base_SetConfig+0xb2>
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	4a2a      	ldr	r2, [pc, #168]	@ (8003a48 <TIM_Base_SetConfig+0x150>)
 800399e:	4293      	cmp	r3, r2
 80039a0:	d003      	beq.n	80039aa <TIM_Base_SetConfig+0xb2>
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	4a29      	ldr	r2, [pc, #164]	@ (8003a4c <TIM_Base_SetConfig+0x154>)
 80039a6:	4293      	cmp	r3, r2
 80039a8:	d108      	bne.n	80039bc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80039b0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80039b2:	683b      	ldr	r3, [r7, #0]
 80039b4:	68db      	ldr	r3, [r3, #12]
 80039b6:	68fa      	ldr	r2, [r7, #12]
 80039b8:	4313      	orrs	r3, r2
 80039ba:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80039c2:	683b      	ldr	r3, [r7, #0]
 80039c4:	695b      	ldr	r3, [r3, #20]
 80039c6:	4313      	orrs	r3, r2
 80039c8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	68fa      	ldr	r2, [r7, #12]
 80039ce:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80039d0:	683b      	ldr	r3, [r7, #0]
 80039d2:	689a      	ldr	r2, [r3, #8]
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80039d8:	683b      	ldr	r3, [r7, #0]
 80039da:	681a      	ldr	r2, [r3, #0]
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	4a10      	ldr	r2, [pc, #64]	@ (8003a24 <TIM_Base_SetConfig+0x12c>)
 80039e4:	4293      	cmp	r3, r2
 80039e6:	d003      	beq.n	80039f0 <TIM_Base_SetConfig+0xf8>
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	4a12      	ldr	r2, [pc, #72]	@ (8003a34 <TIM_Base_SetConfig+0x13c>)
 80039ec:	4293      	cmp	r3, r2
 80039ee:	d103      	bne.n	80039f8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80039f0:	683b      	ldr	r3, [r7, #0]
 80039f2:	691a      	ldr	r2, [r3, #16]
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	2201      	movs	r2, #1
 80039fc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	691b      	ldr	r3, [r3, #16]
 8003a02:	f003 0301 	and.w	r3, r3, #1
 8003a06:	2b01      	cmp	r3, #1
 8003a08:	d105      	bne.n	8003a16 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	691b      	ldr	r3, [r3, #16]
 8003a0e:	f023 0201 	bic.w	r2, r3, #1
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	611a      	str	r2, [r3, #16]
  }
}
 8003a16:	bf00      	nop
 8003a18:	3714      	adds	r7, #20
 8003a1a:	46bd      	mov	sp, r7
 8003a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a20:	4770      	bx	lr
 8003a22:	bf00      	nop
 8003a24:	40010000 	.word	0x40010000
 8003a28:	40000400 	.word	0x40000400
 8003a2c:	40000800 	.word	0x40000800
 8003a30:	40000c00 	.word	0x40000c00
 8003a34:	40010400 	.word	0x40010400
 8003a38:	40014000 	.word	0x40014000
 8003a3c:	40014400 	.word	0x40014400
 8003a40:	40014800 	.word	0x40014800
 8003a44:	40001800 	.word	0x40001800
 8003a48:	40001c00 	.word	0x40001c00
 8003a4c:	40002000 	.word	0x40002000

08003a50 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003a50:	b480      	push	{r7}
 8003a52:	b087      	sub	sp, #28
 8003a54:	af00      	add	r7, sp, #0
 8003a56:	6078      	str	r0, [r7, #4]
 8003a58:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	6a1b      	ldr	r3, [r3, #32]
 8003a5e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	6a1b      	ldr	r3, [r3, #32]
 8003a64:	f023 0201 	bic.w	r2, r3, #1
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	685b      	ldr	r3, [r3, #4]
 8003a70:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	699b      	ldr	r3, [r3, #24]
 8003a76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003a7e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	f023 0303 	bic.w	r3, r3, #3
 8003a86:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003a88:	683b      	ldr	r3, [r7, #0]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	68fa      	ldr	r2, [r7, #12]
 8003a8e:	4313      	orrs	r3, r2
 8003a90:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003a92:	697b      	ldr	r3, [r7, #20]
 8003a94:	f023 0302 	bic.w	r3, r3, #2
 8003a98:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003a9a:	683b      	ldr	r3, [r7, #0]
 8003a9c:	689b      	ldr	r3, [r3, #8]
 8003a9e:	697a      	ldr	r2, [r7, #20]
 8003aa0:	4313      	orrs	r3, r2
 8003aa2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	4a20      	ldr	r2, [pc, #128]	@ (8003b28 <TIM_OC1_SetConfig+0xd8>)
 8003aa8:	4293      	cmp	r3, r2
 8003aaa:	d003      	beq.n	8003ab4 <TIM_OC1_SetConfig+0x64>
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	4a1f      	ldr	r2, [pc, #124]	@ (8003b2c <TIM_OC1_SetConfig+0xdc>)
 8003ab0:	4293      	cmp	r3, r2
 8003ab2:	d10c      	bne.n	8003ace <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003ab4:	697b      	ldr	r3, [r7, #20]
 8003ab6:	f023 0308 	bic.w	r3, r3, #8
 8003aba:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003abc:	683b      	ldr	r3, [r7, #0]
 8003abe:	68db      	ldr	r3, [r3, #12]
 8003ac0:	697a      	ldr	r2, [r7, #20]
 8003ac2:	4313      	orrs	r3, r2
 8003ac4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003ac6:	697b      	ldr	r3, [r7, #20]
 8003ac8:	f023 0304 	bic.w	r3, r3, #4
 8003acc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	4a15      	ldr	r2, [pc, #84]	@ (8003b28 <TIM_OC1_SetConfig+0xd8>)
 8003ad2:	4293      	cmp	r3, r2
 8003ad4:	d003      	beq.n	8003ade <TIM_OC1_SetConfig+0x8e>
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	4a14      	ldr	r2, [pc, #80]	@ (8003b2c <TIM_OC1_SetConfig+0xdc>)
 8003ada:	4293      	cmp	r3, r2
 8003adc:	d111      	bne.n	8003b02 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003ade:	693b      	ldr	r3, [r7, #16]
 8003ae0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003ae4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003ae6:	693b      	ldr	r3, [r7, #16]
 8003ae8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003aec:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003aee:	683b      	ldr	r3, [r7, #0]
 8003af0:	695b      	ldr	r3, [r3, #20]
 8003af2:	693a      	ldr	r2, [r7, #16]
 8003af4:	4313      	orrs	r3, r2
 8003af6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003af8:	683b      	ldr	r3, [r7, #0]
 8003afa:	699b      	ldr	r3, [r3, #24]
 8003afc:	693a      	ldr	r2, [r7, #16]
 8003afe:	4313      	orrs	r3, r2
 8003b00:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	693a      	ldr	r2, [r7, #16]
 8003b06:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	68fa      	ldr	r2, [r7, #12]
 8003b0c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003b0e:	683b      	ldr	r3, [r7, #0]
 8003b10:	685a      	ldr	r2, [r3, #4]
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	697a      	ldr	r2, [r7, #20]
 8003b1a:	621a      	str	r2, [r3, #32]
}
 8003b1c:	bf00      	nop
 8003b1e:	371c      	adds	r7, #28
 8003b20:	46bd      	mov	sp, r7
 8003b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b26:	4770      	bx	lr
 8003b28:	40010000 	.word	0x40010000
 8003b2c:	40010400 	.word	0x40010400

08003b30 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003b30:	b480      	push	{r7}
 8003b32:	b087      	sub	sp, #28
 8003b34:	af00      	add	r7, sp, #0
 8003b36:	6078      	str	r0, [r7, #4]
 8003b38:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	6a1b      	ldr	r3, [r3, #32]
 8003b3e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	6a1b      	ldr	r3, [r3, #32]
 8003b44:	f023 0210 	bic.w	r2, r3, #16
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	685b      	ldr	r3, [r3, #4]
 8003b50:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	699b      	ldr	r3, [r3, #24]
 8003b56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003b5e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003b66:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003b68:	683b      	ldr	r3, [r7, #0]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	021b      	lsls	r3, r3, #8
 8003b6e:	68fa      	ldr	r2, [r7, #12]
 8003b70:	4313      	orrs	r3, r2
 8003b72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003b74:	697b      	ldr	r3, [r7, #20]
 8003b76:	f023 0320 	bic.w	r3, r3, #32
 8003b7a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003b7c:	683b      	ldr	r3, [r7, #0]
 8003b7e:	689b      	ldr	r3, [r3, #8]
 8003b80:	011b      	lsls	r3, r3, #4
 8003b82:	697a      	ldr	r2, [r7, #20]
 8003b84:	4313      	orrs	r3, r2
 8003b86:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	4a22      	ldr	r2, [pc, #136]	@ (8003c14 <TIM_OC2_SetConfig+0xe4>)
 8003b8c:	4293      	cmp	r3, r2
 8003b8e:	d003      	beq.n	8003b98 <TIM_OC2_SetConfig+0x68>
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	4a21      	ldr	r2, [pc, #132]	@ (8003c18 <TIM_OC2_SetConfig+0xe8>)
 8003b94:	4293      	cmp	r3, r2
 8003b96:	d10d      	bne.n	8003bb4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003b98:	697b      	ldr	r3, [r7, #20]
 8003b9a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003b9e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003ba0:	683b      	ldr	r3, [r7, #0]
 8003ba2:	68db      	ldr	r3, [r3, #12]
 8003ba4:	011b      	lsls	r3, r3, #4
 8003ba6:	697a      	ldr	r2, [r7, #20]
 8003ba8:	4313      	orrs	r3, r2
 8003baa:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003bac:	697b      	ldr	r3, [r7, #20]
 8003bae:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003bb2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	4a17      	ldr	r2, [pc, #92]	@ (8003c14 <TIM_OC2_SetConfig+0xe4>)
 8003bb8:	4293      	cmp	r3, r2
 8003bba:	d003      	beq.n	8003bc4 <TIM_OC2_SetConfig+0x94>
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	4a16      	ldr	r2, [pc, #88]	@ (8003c18 <TIM_OC2_SetConfig+0xe8>)
 8003bc0:	4293      	cmp	r3, r2
 8003bc2:	d113      	bne.n	8003bec <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003bc4:	693b      	ldr	r3, [r7, #16]
 8003bc6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003bca:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003bcc:	693b      	ldr	r3, [r7, #16]
 8003bce:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003bd2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003bd4:	683b      	ldr	r3, [r7, #0]
 8003bd6:	695b      	ldr	r3, [r3, #20]
 8003bd8:	009b      	lsls	r3, r3, #2
 8003bda:	693a      	ldr	r2, [r7, #16]
 8003bdc:	4313      	orrs	r3, r2
 8003bde:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003be0:	683b      	ldr	r3, [r7, #0]
 8003be2:	699b      	ldr	r3, [r3, #24]
 8003be4:	009b      	lsls	r3, r3, #2
 8003be6:	693a      	ldr	r2, [r7, #16]
 8003be8:	4313      	orrs	r3, r2
 8003bea:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	693a      	ldr	r2, [r7, #16]
 8003bf0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	68fa      	ldr	r2, [r7, #12]
 8003bf6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003bf8:	683b      	ldr	r3, [r7, #0]
 8003bfa:	685a      	ldr	r2, [r3, #4]
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	697a      	ldr	r2, [r7, #20]
 8003c04:	621a      	str	r2, [r3, #32]
}
 8003c06:	bf00      	nop
 8003c08:	371c      	adds	r7, #28
 8003c0a:	46bd      	mov	sp, r7
 8003c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c10:	4770      	bx	lr
 8003c12:	bf00      	nop
 8003c14:	40010000 	.word	0x40010000
 8003c18:	40010400 	.word	0x40010400

08003c1c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003c1c:	b480      	push	{r7}
 8003c1e:	b087      	sub	sp, #28
 8003c20:	af00      	add	r7, sp, #0
 8003c22:	6078      	str	r0, [r7, #4]
 8003c24:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	6a1b      	ldr	r3, [r3, #32]
 8003c2a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	6a1b      	ldr	r3, [r3, #32]
 8003c30:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	685b      	ldr	r3, [r3, #4]
 8003c3c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	69db      	ldr	r3, [r3, #28]
 8003c42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003c4a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	f023 0303 	bic.w	r3, r3, #3
 8003c52:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003c54:	683b      	ldr	r3, [r7, #0]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	68fa      	ldr	r2, [r7, #12]
 8003c5a:	4313      	orrs	r3, r2
 8003c5c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003c5e:	697b      	ldr	r3, [r7, #20]
 8003c60:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003c64:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003c66:	683b      	ldr	r3, [r7, #0]
 8003c68:	689b      	ldr	r3, [r3, #8]
 8003c6a:	021b      	lsls	r3, r3, #8
 8003c6c:	697a      	ldr	r2, [r7, #20]
 8003c6e:	4313      	orrs	r3, r2
 8003c70:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	4a21      	ldr	r2, [pc, #132]	@ (8003cfc <TIM_OC3_SetConfig+0xe0>)
 8003c76:	4293      	cmp	r3, r2
 8003c78:	d003      	beq.n	8003c82 <TIM_OC3_SetConfig+0x66>
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	4a20      	ldr	r2, [pc, #128]	@ (8003d00 <TIM_OC3_SetConfig+0xe4>)
 8003c7e:	4293      	cmp	r3, r2
 8003c80:	d10d      	bne.n	8003c9e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003c82:	697b      	ldr	r3, [r7, #20]
 8003c84:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003c88:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003c8a:	683b      	ldr	r3, [r7, #0]
 8003c8c:	68db      	ldr	r3, [r3, #12]
 8003c8e:	021b      	lsls	r3, r3, #8
 8003c90:	697a      	ldr	r2, [r7, #20]
 8003c92:	4313      	orrs	r3, r2
 8003c94:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003c96:	697b      	ldr	r3, [r7, #20]
 8003c98:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003c9c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	4a16      	ldr	r2, [pc, #88]	@ (8003cfc <TIM_OC3_SetConfig+0xe0>)
 8003ca2:	4293      	cmp	r3, r2
 8003ca4:	d003      	beq.n	8003cae <TIM_OC3_SetConfig+0x92>
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	4a15      	ldr	r2, [pc, #84]	@ (8003d00 <TIM_OC3_SetConfig+0xe4>)
 8003caa:	4293      	cmp	r3, r2
 8003cac:	d113      	bne.n	8003cd6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003cae:	693b      	ldr	r3, [r7, #16]
 8003cb0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003cb4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003cb6:	693b      	ldr	r3, [r7, #16]
 8003cb8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003cbc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003cbe:	683b      	ldr	r3, [r7, #0]
 8003cc0:	695b      	ldr	r3, [r3, #20]
 8003cc2:	011b      	lsls	r3, r3, #4
 8003cc4:	693a      	ldr	r2, [r7, #16]
 8003cc6:	4313      	orrs	r3, r2
 8003cc8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003cca:	683b      	ldr	r3, [r7, #0]
 8003ccc:	699b      	ldr	r3, [r3, #24]
 8003cce:	011b      	lsls	r3, r3, #4
 8003cd0:	693a      	ldr	r2, [r7, #16]
 8003cd2:	4313      	orrs	r3, r2
 8003cd4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	693a      	ldr	r2, [r7, #16]
 8003cda:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	68fa      	ldr	r2, [r7, #12]
 8003ce0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003ce2:	683b      	ldr	r3, [r7, #0]
 8003ce4:	685a      	ldr	r2, [r3, #4]
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	697a      	ldr	r2, [r7, #20]
 8003cee:	621a      	str	r2, [r3, #32]
}
 8003cf0:	bf00      	nop
 8003cf2:	371c      	adds	r7, #28
 8003cf4:	46bd      	mov	sp, r7
 8003cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cfa:	4770      	bx	lr
 8003cfc:	40010000 	.word	0x40010000
 8003d00:	40010400 	.word	0x40010400

08003d04 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003d04:	b480      	push	{r7}
 8003d06:	b087      	sub	sp, #28
 8003d08:	af00      	add	r7, sp, #0
 8003d0a:	6078      	str	r0, [r7, #4]
 8003d0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	6a1b      	ldr	r3, [r3, #32]
 8003d12:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	6a1b      	ldr	r3, [r3, #32]
 8003d18:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	685b      	ldr	r3, [r3, #4]
 8003d24:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	69db      	ldr	r3, [r3, #28]
 8003d2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003d32:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003d3a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003d3c:	683b      	ldr	r3, [r7, #0]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	021b      	lsls	r3, r3, #8
 8003d42:	68fa      	ldr	r2, [r7, #12]
 8003d44:	4313      	orrs	r3, r2
 8003d46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003d48:	693b      	ldr	r3, [r7, #16]
 8003d4a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003d4e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003d50:	683b      	ldr	r3, [r7, #0]
 8003d52:	689b      	ldr	r3, [r3, #8]
 8003d54:	031b      	lsls	r3, r3, #12
 8003d56:	693a      	ldr	r2, [r7, #16]
 8003d58:	4313      	orrs	r3, r2
 8003d5a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	4a12      	ldr	r2, [pc, #72]	@ (8003da8 <TIM_OC4_SetConfig+0xa4>)
 8003d60:	4293      	cmp	r3, r2
 8003d62:	d003      	beq.n	8003d6c <TIM_OC4_SetConfig+0x68>
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	4a11      	ldr	r2, [pc, #68]	@ (8003dac <TIM_OC4_SetConfig+0xa8>)
 8003d68:	4293      	cmp	r3, r2
 8003d6a:	d109      	bne.n	8003d80 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003d6c:	697b      	ldr	r3, [r7, #20]
 8003d6e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003d72:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003d74:	683b      	ldr	r3, [r7, #0]
 8003d76:	695b      	ldr	r3, [r3, #20]
 8003d78:	019b      	lsls	r3, r3, #6
 8003d7a:	697a      	ldr	r2, [r7, #20]
 8003d7c:	4313      	orrs	r3, r2
 8003d7e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	697a      	ldr	r2, [r7, #20]
 8003d84:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	68fa      	ldr	r2, [r7, #12]
 8003d8a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003d8c:	683b      	ldr	r3, [r7, #0]
 8003d8e:	685a      	ldr	r2, [r3, #4]
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	693a      	ldr	r2, [r7, #16]
 8003d98:	621a      	str	r2, [r3, #32]
}
 8003d9a:	bf00      	nop
 8003d9c:	371c      	adds	r7, #28
 8003d9e:	46bd      	mov	sp, r7
 8003da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003da4:	4770      	bx	lr
 8003da6:	bf00      	nop
 8003da8:	40010000 	.word	0x40010000
 8003dac:	40010400 	.word	0x40010400

08003db0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003db0:	b480      	push	{r7}
 8003db2:	b087      	sub	sp, #28
 8003db4:	af00      	add	r7, sp, #0
 8003db6:	60f8      	str	r0, [r7, #12]
 8003db8:	60b9      	str	r1, [r7, #8]
 8003dba:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	6a1b      	ldr	r3, [r3, #32]
 8003dc0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	6a1b      	ldr	r3, [r3, #32]
 8003dc6:	f023 0201 	bic.w	r2, r3, #1
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	699b      	ldr	r3, [r3, #24]
 8003dd2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003dd4:	693b      	ldr	r3, [r7, #16]
 8003dd6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003dda:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	011b      	lsls	r3, r3, #4
 8003de0:	693a      	ldr	r2, [r7, #16]
 8003de2:	4313      	orrs	r3, r2
 8003de4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003de6:	697b      	ldr	r3, [r7, #20]
 8003de8:	f023 030a 	bic.w	r3, r3, #10
 8003dec:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003dee:	697a      	ldr	r2, [r7, #20]
 8003df0:	68bb      	ldr	r3, [r7, #8]
 8003df2:	4313      	orrs	r3, r2
 8003df4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	693a      	ldr	r2, [r7, #16]
 8003dfa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	697a      	ldr	r2, [r7, #20]
 8003e00:	621a      	str	r2, [r3, #32]
}
 8003e02:	bf00      	nop
 8003e04:	371c      	adds	r7, #28
 8003e06:	46bd      	mov	sp, r7
 8003e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e0c:	4770      	bx	lr

08003e0e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003e0e:	b480      	push	{r7}
 8003e10:	b087      	sub	sp, #28
 8003e12:	af00      	add	r7, sp, #0
 8003e14:	60f8      	str	r0, [r7, #12]
 8003e16:	60b9      	str	r1, [r7, #8]
 8003e18:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	6a1b      	ldr	r3, [r3, #32]
 8003e1e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	6a1b      	ldr	r3, [r3, #32]
 8003e24:	f023 0210 	bic.w	r2, r3, #16
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	699b      	ldr	r3, [r3, #24]
 8003e30:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003e32:	693b      	ldr	r3, [r7, #16]
 8003e34:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003e38:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	031b      	lsls	r3, r3, #12
 8003e3e:	693a      	ldr	r2, [r7, #16]
 8003e40:	4313      	orrs	r3, r2
 8003e42:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003e44:	697b      	ldr	r3, [r7, #20]
 8003e46:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003e4a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003e4c:	68bb      	ldr	r3, [r7, #8]
 8003e4e:	011b      	lsls	r3, r3, #4
 8003e50:	697a      	ldr	r2, [r7, #20]
 8003e52:	4313      	orrs	r3, r2
 8003e54:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	693a      	ldr	r2, [r7, #16]
 8003e5a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	697a      	ldr	r2, [r7, #20]
 8003e60:	621a      	str	r2, [r3, #32]
}
 8003e62:	bf00      	nop
 8003e64:	371c      	adds	r7, #28
 8003e66:	46bd      	mov	sp, r7
 8003e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e6c:	4770      	bx	lr

08003e6e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003e6e:	b480      	push	{r7}
 8003e70:	b085      	sub	sp, #20
 8003e72:	af00      	add	r7, sp, #0
 8003e74:	6078      	str	r0, [r7, #4]
 8003e76:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	689b      	ldr	r3, [r3, #8]
 8003e7c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003e84:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003e86:	683a      	ldr	r2, [r7, #0]
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	4313      	orrs	r3, r2
 8003e8c:	f043 0307 	orr.w	r3, r3, #7
 8003e90:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	68fa      	ldr	r2, [r7, #12]
 8003e96:	609a      	str	r2, [r3, #8]
}
 8003e98:	bf00      	nop
 8003e9a:	3714      	adds	r7, #20
 8003e9c:	46bd      	mov	sp, r7
 8003e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea2:	4770      	bx	lr

08003ea4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003ea4:	b480      	push	{r7}
 8003ea6:	b087      	sub	sp, #28
 8003ea8:	af00      	add	r7, sp, #0
 8003eaa:	60f8      	str	r0, [r7, #12]
 8003eac:	60b9      	str	r1, [r7, #8]
 8003eae:	607a      	str	r2, [r7, #4]
 8003eb0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	689b      	ldr	r3, [r3, #8]
 8003eb6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003eb8:	697b      	ldr	r3, [r7, #20]
 8003eba:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003ebe:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003ec0:	683b      	ldr	r3, [r7, #0]
 8003ec2:	021a      	lsls	r2, r3, #8
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	431a      	orrs	r2, r3
 8003ec8:	68bb      	ldr	r3, [r7, #8]
 8003eca:	4313      	orrs	r3, r2
 8003ecc:	697a      	ldr	r2, [r7, #20]
 8003ece:	4313      	orrs	r3, r2
 8003ed0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	697a      	ldr	r2, [r7, #20]
 8003ed6:	609a      	str	r2, [r3, #8]
}
 8003ed8:	bf00      	nop
 8003eda:	371c      	adds	r7, #28
 8003edc:	46bd      	mov	sp, r7
 8003ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee2:	4770      	bx	lr

08003ee4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003ee4:	b480      	push	{r7}
 8003ee6:	b087      	sub	sp, #28
 8003ee8:	af00      	add	r7, sp, #0
 8003eea:	60f8      	str	r0, [r7, #12]
 8003eec:	60b9      	str	r1, [r7, #8]
 8003eee:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003ef0:	68bb      	ldr	r3, [r7, #8]
 8003ef2:	f003 031f 	and.w	r3, r3, #31
 8003ef6:	2201      	movs	r2, #1
 8003ef8:	fa02 f303 	lsl.w	r3, r2, r3
 8003efc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	6a1a      	ldr	r2, [r3, #32]
 8003f02:	697b      	ldr	r3, [r7, #20]
 8003f04:	43db      	mvns	r3, r3
 8003f06:	401a      	ands	r2, r3
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	6a1a      	ldr	r2, [r3, #32]
 8003f10:	68bb      	ldr	r3, [r7, #8]
 8003f12:	f003 031f 	and.w	r3, r3, #31
 8003f16:	6879      	ldr	r1, [r7, #4]
 8003f18:	fa01 f303 	lsl.w	r3, r1, r3
 8003f1c:	431a      	orrs	r2, r3
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	621a      	str	r2, [r3, #32]
}
 8003f22:	bf00      	nop
 8003f24:	371c      	adds	r7, #28
 8003f26:	46bd      	mov	sp, r7
 8003f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f2c:	4770      	bx	lr
	...

08003f30 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003f30:	b480      	push	{r7}
 8003f32:	b085      	sub	sp, #20
 8003f34:	af00      	add	r7, sp, #0
 8003f36:	6078      	str	r0, [r7, #4]
 8003f38:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003f40:	2b01      	cmp	r3, #1
 8003f42:	d101      	bne.n	8003f48 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003f44:	2302      	movs	r3, #2
 8003f46:	e05a      	b.n	8003ffe <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	2201      	movs	r2, #1
 8003f4c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	2202      	movs	r2, #2
 8003f54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	685b      	ldr	r3, [r3, #4]
 8003f5e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	689b      	ldr	r3, [r3, #8]
 8003f66:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003f6e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003f70:	683b      	ldr	r3, [r7, #0]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	68fa      	ldr	r2, [r7, #12]
 8003f76:	4313      	orrs	r3, r2
 8003f78:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	68fa      	ldr	r2, [r7, #12]
 8003f80:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	4a21      	ldr	r2, [pc, #132]	@ (800400c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8003f88:	4293      	cmp	r3, r2
 8003f8a:	d022      	beq.n	8003fd2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003f94:	d01d      	beq.n	8003fd2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	4a1d      	ldr	r2, [pc, #116]	@ (8004010 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8003f9c:	4293      	cmp	r3, r2
 8003f9e:	d018      	beq.n	8003fd2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	4a1b      	ldr	r2, [pc, #108]	@ (8004014 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8003fa6:	4293      	cmp	r3, r2
 8003fa8:	d013      	beq.n	8003fd2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	4a1a      	ldr	r2, [pc, #104]	@ (8004018 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8003fb0:	4293      	cmp	r3, r2
 8003fb2:	d00e      	beq.n	8003fd2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	4a18      	ldr	r2, [pc, #96]	@ (800401c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8003fba:	4293      	cmp	r3, r2
 8003fbc:	d009      	beq.n	8003fd2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	4a17      	ldr	r2, [pc, #92]	@ (8004020 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8003fc4:	4293      	cmp	r3, r2
 8003fc6:	d004      	beq.n	8003fd2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	4a15      	ldr	r2, [pc, #84]	@ (8004024 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8003fce:	4293      	cmp	r3, r2
 8003fd0:	d10c      	bne.n	8003fec <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003fd2:	68bb      	ldr	r3, [r7, #8]
 8003fd4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003fd8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003fda:	683b      	ldr	r3, [r7, #0]
 8003fdc:	685b      	ldr	r3, [r3, #4]
 8003fde:	68ba      	ldr	r2, [r7, #8]
 8003fe0:	4313      	orrs	r3, r2
 8003fe2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	68ba      	ldr	r2, [r7, #8]
 8003fea:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	2201      	movs	r2, #1
 8003ff0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	2200      	movs	r2, #0
 8003ff8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003ffc:	2300      	movs	r3, #0
}
 8003ffe:	4618      	mov	r0, r3
 8004000:	3714      	adds	r7, #20
 8004002:	46bd      	mov	sp, r7
 8004004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004008:	4770      	bx	lr
 800400a:	bf00      	nop
 800400c:	40010000 	.word	0x40010000
 8004010:	40000400 	.word	0x40000400
 8004014:	40000800 	.word	0x40000800
 8004018:	40000c00 	.word	0x40000c00
 800401c:	40010400 	.word	0x40010400
 8004020:	40014000 	.word	0x40014000
 8004024:	40001800 	.word	0x40001800

08004028 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004028:	b580      	push	{r7, lr}
 800402a:	b082      	sub	sp, #8
 800402c:	af00      	add	r7, sp, #0
 800402e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	2b00      	cmp	r3, #0
 8004034:	d101      	bne.n	800403a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004036:	2301      	movs	r3, #1
 8004038:	e042      	b.n	80040c0 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004040:	b2db      	uxtb	r3, r3
 8004042:	2b00      	cmp	r3, #0
 8004044:	d106      	bne.n	8004054 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	2200      	movs	r2, #0
 800404a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800404e:	6878      	ldr	r0, [r7, #4]
 8004050:	f7fd ff56 	bl	8001f00 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	2224      	movs	r2, #36	@ 0x24
 8004058:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	68da      	ldr	r2, [r3, #12]
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800406a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800406c:	6878      	ldr	r0, [r7, #4]
 800406e:	f000 f82b 	bl	80040c8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	691a      	ldr	r2, [r3, #16]
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004080:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	695a      	ldr	r2, [r3, #20]
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004090:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	68da      	ldr	r2, [r3, #12]
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80040a0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	2200      	movs	r2, #0
 80040a6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	2220      	movs	r2, #32
 80040ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	2220      	movs	r2, #32
 80040b4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	2200      	movs	r2, #0
 80040bc:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80040be:	2300      	movs	r3, #0
}
 80040c0:	4618      	mov	r0, r3
 80040c2:	3708      	adds	r7, #8
 80040c4:	46bd      	mov	sp, r7
 80040c6:	bd80      	pop	{r7, pc}

080040c8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80040c8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80040cc:	b0c0      	sub	sp, #256	@ 0x100
 80040ce:	af00      	add	r7, sp, #0
 80040d0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80040d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	691b      	ldr	r3, [r3, #16]
 80040dc:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80040e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80040e4:	68d9      	ldr	r1, [r3, #12]
 80040e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80040ea:	681a      	ldr	r2, [r3, #0]
 80040ec:	ea40 0301 	orr.w	r3, r0, r1
 80040f0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80040f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80040f6:	689a      	ldr	r2, [r3, #8]
 80040f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80040fc:	691b      	ldr	r3, [r3, #16]
 80040fe:	431a      	orrs	r2, r3
 8004100:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004104:	695b      	ldr	r3, [r3, #20]
 8004106:	431a      	orrs	r2, r3
 8004108:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800410c:	69db      	ldr	r3, [r3, #28]
 800410e:	4313      	orrs	r3, r2
 8004110:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004114:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	68db      	ldr	r3, [r3, #12]
 800411c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004120:	f021 010c 	bic.w	r1, r1, #12
 8004124:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004128:	681a      	ldr	r2, [r3, #0]
 800412a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800412e:	430b      	orrs	r3, r1
 8004130:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004132:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	695b      	ldr	r3, [r3, #20]
 800413a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800413e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004142:	6999      	ldr	r1, [r3, #24]
 8004144:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004148:	681a      	ldr	r2, [r3, #0]
 800414a:	ea40 0301 	orr.w	r3, r0, r1
 800414e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004150:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004154:	681a      	ldr	r2, [r3, #0]
 8004156:	4b8f      	ldr	r3, [pc, #572]	@ (8004394 <UART_SetConfig+0x2cc>)
 8004158:	429a      	cmp	r2, r3
 800415a:	d005      	beq.n	8004168 <UART_SetConfig+0xa0>
 800415c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004160:	681a      	ldr	r2, [r3, #0]
 8004162:	4b8d      	ldr	r3, [pc, #564]	@ (8004398 <UART_SetConfig+0x2d0>)
 8004164:	429a      	cmp	r2, r3
 8004166:	d104      	bne.n	8004172 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004168:	f7fe ff84 	bl	8003074 <HAL_RCC_GetPCLK2Freq>
 800416c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8004170:	e003      	b.n	800417a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004172:	f7fe ff6b 	bl	800304c <HAL_RCC_GetPCLK1Freq>
 8004176:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800417a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800417e:	69db      	ldr	r3, [r3, #28]
 8004180:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004184:	f040 810c 	bne.w	80043a0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004188:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800418c:	2200      	movs	r2, #0
 800418e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004192:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8004196:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800419a:	4622      	mov	r2, r4
 800419c:	462b      	mov	r3, r5
 800419e:	1891      	adds	r1, r2, r2
 80041a0:	65b9      	str	r1, [r7, #88]	@ 0x58
 80041a2:	415b      	adcs	r3, r3
 80041a4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80041a6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80041aa:	4621      	mov	r1, r4
 80041ac:	eb12 0801 	adds.w	r8, r2, r1
 80041b0:	4629      	mov	r1, r5
 80041b2:	eb43 0901 	adc.w	r9, r3, r1
 80041b6:	f04f 0200 	mov.w	r2, #0
 80041ba:	f04f 0300 	mov.w	r3, #0
 80041be:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80041c2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80041c6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80041ca:	4690      	mov	r8, r2
 80041cc:	4699      	mov	r9, r3
 80041ce:	4623      	mov	r3, r4
 80041d0:	eb18 0303 	adds.w	r3, r8, r3
 80041d4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80041d8:	462b      	mov	r3, r5
 80041da:	eb49 0303 	adc.w	r3, r9, r3
 80041de:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80041e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80041e6:	685b      	ldr	r3, [r3, #4]
 80041e8:	2200      	movs	r2, #0
 80041ea:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80041ee:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80041f2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80041f6:	460b      	mov	r3, r1
 80041f8:	18db      	adds	r3, r3, r3
 80041fa:	653b      	str	r3, [r7, #80]	@ 0x50
 80041fc:	4613      	mov	r3, r2
 80041fe:	eb42 0303 	adc.w	r3, r2, r3
 8004202:	657b      	str	r3, [r7, #84]	@ 0x54
 8004204:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004208:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800420c:	f7fc fd3c 	bl	8000c88 <__aeabi_uldivmod>
 8004210:	4602      	mov	r2, r0
 8004212:	460b      	mov	r3, r1
 8004214:	4b61      	ldr	r3, [pc, #388]	@ (800439c <UART_SetConfig+0x2d4>)
 8004216:	fba3 2302 	umull	r2, r3, r3, r2
 800421a:	095b      	lsrs	r3, r3, #5
 800421c:	011c      	lsls	r4, r3, #4
 800421e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004222:	2200      	movs	r2, #0
 8004224:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004228:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800422c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8004230:	4642      	mov	r2, r8
 8004232:	464b      	mov	r3, r9
 8004234:	1891      	adds	r1, r2, r2
 8004236:	64b9      	str	r1, [r7, #72]	@ 0x48
 8004238:	415b      	adcs	r3, r3
 800423a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800423c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004240:	4641      	mov	r1, r8
 8004242:	eb12 0a01 	adds.w	sl, r2, r1
 8004246:	4649      	mov	r1, r9
 8004248:	eb43 0b01 	adc.w	fp, r3, r1
 800424c:	f04f 0200 	mov.w	r2, #0
 8004250:	f04f 0300 	mov.w	r3, #0
 8004254:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004258:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800425c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004260:	4692      	mov	sl, r2
 8004262:	469b      	mov	fp, r3
 8004264:	4643      	mov	r3, r8
 8004266:	eb1a 0303 	adds.w	r3, sl, r3
 800426a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800426e:	464b      	mov	r3, r9
 8004270:	eb4b 0303 	adc.w	r3, fp, r3
 8004274:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004278:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800427c:	685b      	ldr	r3, [r3, #4]
 800427e:	2200      	movs	r2, #0
 8004280:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004284:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8004288:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800428c:	460b      	mov	r3, r1
 800428e:	18db      	adds	r3, r3, r3
 8004290:	643b      	str	r3, [r7, #64]	@ 0x40
 8004292:	4613      	mov	r3, r2
 8004294:	eb42 0303 	adc.w	r3, r2, r3
 8004298:	647b      	str	r3, [r7, #68]	@ 0x44
 800429a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800429e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80042a2:	f7fc fcf1 	bl	8000c88 <__aeabi_uldivmod>
 80042a6:	4602      	mov	r2, r0
 80042a8:	460b      	mov	r3, r1
 80042aa:	4611      	mov	r1, r2
 80042ac:	4b3b      	ldr	r3, [pc, #236]	@ (800439c <UART_SetConfig+0x2d4>)
 80042ae:	fba3 2301 	umull	r2, r3, r3, r1
 80042b2:	095b      	lsrs	r3, r3, #5
 80042b4:	2264      	movs	r2, #100	@ 0x64
 80042b6:	fb02 f303 	mul.w	r3, r2, r3
 80042ba:	1acb      	subs	r3, r1, r3
 80042bc:	00db      	lsls	r3, r3, #3
 80042be:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80042c2:	4b36      	ldr	r3, [pc, #216]	@ (800439c <UART_SetConfig+0x2d4>)
 80042c4:	fba3 2302 	umull	r2, r3, r3, r2
 80042c8:	095b      	lsrs	r3, r3, #5
 80042ca:	005b      	lsls	r3, r3, #1
 80042cc:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80042d0:	441c      	add	r4, r3
 80042d2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80042d6:	2200      	movs	r2, #0
 80042d8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80042dc:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80042e0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80042e4:	4642      	mov	r2, r8
 80042e6:	464b      	mov	r3, r9
 80042e8:	1891      	adds	r1, r2, r2
 80042ea:	63b9      	str	r1, [r7, #56]	@ 0x38
 80042ec:	415b      	adcs	r3, r3
 80042ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80042f0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80042f4:	4641      	mov	r1, r8
 80042f6:	1851      	adds	r1, r2, r1
 80042f8:	6339      	str	r1, [r7, #48]	@ 0x30
 80042fa:	4649      	mov	r1, r9
 80042fc:	414b      	adcs	r3, r1
 80042fe:	637b      	str	r3, [r7, #52]	@ 0x34
 8004300:	f04f 0200 	mov.w	r2, #0
 8004304:	f04f 0300 	mov.w	r3, #0
 8004308:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800430c:	4659      	mov	r1, fp
 800430e:	00cb      	lsls	r3, r1, #3
 8004310:	4651      	mov	r1, sl
 8004312:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004316:	4651      	mov	r1, sl
 8004318:	00ca      	lsls	r2, r1, #3
 800431a:	4610      	mov	r0, r2
 800431c:	4619      	mov	r1, r3
 800431e:	4603      	mov	r3, r0
 8004320:	4642      	mov	r2, r8
 8004322:	189b      	adds	r3, r3, r2
 8004324:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004328:	464b      	mov	r3, r9
 800432a:	460a      	mov	r2, r1
 800432c:	eb42 0303 	adc.w	r3, r2, r3
 8004330:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004334:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004338:	685b      	ldr	r3, [r3, #4]
 800433a:	2200      	movs	r2, #0
 800433c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004340:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8004344:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004348:	460b      	mov	r3, r1
 800434a:	18db      	adds	r3, r3, r3
 800434c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800434e:	4613      	mov	r3, r2
 8004350:	eb42 0303 	adc.w	r3, r2, r3
 8004354:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004356:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800435a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800435e:	f7fc fc93 	bl	8000c88 <__aeabi_uldivmod>
 8004362:	4602      	mov	r2, r0
 8004364:	460b      	mov	r3, r1
 8004366:	4b0d      	ldr	r3, [pc, #52]	@ (800439c <UART_SetConfig+0x2d4>)
 8004368:	fba3 1302 	umull	r1, r3, r3, r2
 800436c:	095b      	lsrs	r3, r3, #5
 800436e:	2164      	movs	r1, #100	@ 0x64
 8004370:	fb01 f303 	mul.w	r3, r1, r3
 8004374:	1ad3      	subs	r3, r2, r3
 8004376:	00db      	lsls	r3, r3, #3
 8004378:	3332      	adds	r3, #50	@ 0x32
 800437a:	4a08      	ldr	r2, [pc, #32]	@ (800439c <UART_SetConfig+0x2d4>)
 800437c:	fba2 2303 	umull	r2, r3, r2, r3
 8004380:	095b      	lsrs	r3, r3, #5
 8004382:	f003 0207 	and.w	r2, r3, #7
 8004386:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	4422      	add	r2, r4
 800438e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004390:	e106      	b.n	80045a0 <UART_SetConfig+0x4d8>
 8004392:	bf00      	nop
 8004394:	40011000 	.word	0x40011000
 8004398:	40011400 	.word	0x40011400
 800439c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80043a0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80043a4:	2200      	movs	r2, #0
 80043a6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80043aa:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80043ae:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80043b2:	4642      	mov	r2, r8
 80043b4:	464b      	mov	r3, r9
 80043b6:	1891      	adds	r1, r2, r2
 80043b8:	6239      	str	r1, [r7, #32]
 80043ba:	415b      	adcs	r3, r3
 80043bc:	627b      	str	r3, [r7, #36]	@ 0x24
 80043be:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80043c2:	4641      	mov	r1, r8
 80043c4:	1854      	adds	r4, r2, r1
 80043c6:	4649      	mov	r1, r9
 80043c8:	eb43 0501 	adc.w	r5, r3, r1
 80043cc:	f04f 0200 	mov.w	r2, #0
 80043d0:	f04f 0300 	mov.w	r3, #0
 80043d4:	00eb      	lsls	r3, r5, #3
 80043d6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80043da:	00e2      	lsls	r2, r4, #3
 80043dc:	4614      	mov	r4, r2
 80043de:	461d      	mov	r5, r3
 80043e0:	4643      	mov	r3, r8
 80043e2:	18e3      	adds	r3, r4, r3
 80043e4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80043e8:	464b      	mov	r3, r9
 80043ea:	eb45 0303 	adc.w	r3, r5, r3
 80043ee:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80043f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80043f6:	685b      	ldr	r3, [r3, #4]
 80043f8:	2200      	movs	r2, #0
 80043fa:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80043fe:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004402:	f04f 0200 	mov.w	r2, #0
 8004406:	f04f 0300 	mov.w	r3, #0
 800440a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800440e:	4629      	mov	r1, r5
 8004410:	008b      	lsls	r3, r1, #2
 8004412:	4621      	mov	r1, r4
 8004414:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004418:	4621      	mov	r1, r4
 800441a:	008a      	lsls	r2, r1, #2
 800441c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8004420:	f7fc fc32 	bl	8000c88 <__aeabi_uldivmod>
 8004424:	4602      	mov	r2, r0
 8004426:	460b      	mov	r3, r1
 8004428:	4b60      	ldr	r3, [pc, #384]	@ (80045ac <UART_SetConfig+0x4e4>)
 800442a:	fba3 2302 	umull	r2, r3, r3, r2
 800442e:	095b      	lsrs	r3, r3, #5
 8004430:	011c      	lsls	r4, r3, #4
 8004432:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004436:	2200      	movs	r2, #0
 8004438:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800443c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004440:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8004444:	4642      	mov	r2, r8
 8004446:	464b      	mov	r3, r9
 8004448:	1891      	adds	r1, r2, r2
 800444a:	61b9      	str	r1, [r7, #24]
 800444c:	415b      	adcs	r3, r3
 800444e:	61fb      	str	r3, [r7, #28]
 8004450:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004454:	4641      	mov	r1, r8
 8004456:	1851      	adds	r1, r2, r1
 8004458:	6139      	str	r1, [r7, #16]
 800445a:	4649      	mov	r1, r9
 800445c:	414b      	adcs	r3, r1
 800445e:	617b      	str	r3, [r7, #20]
 8004460:	f04f 0200 	mov.w	r2, #0
 8004464:	f04f 0300 	mov.w	r3, #0
 8004468:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800446c:	4659      	mov	r1, fp
 800446e:	00cb      	lsls	r3, r1, #3
 8004470:	4651      	mov	r1, sl
 8004472:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004476:	4651      	mov	r1, sl
 8004478:	00ca      	lsls	r2, r1, #3
 800447a:	4610      	mov	r0, r2
 800447c:	4619      	mov	r1, r3
 800447e:	4603      	mov	r3, r0
 8004480:	4642      	mov	r2, r8
 8004482:	189b      	adds	r3, r3, r2
 8004484:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004488:	464b      	mov	r3, r9
 800448a:	460a      	mov	r2, r1
 800448c:	eb42 0303 	adc.w	r3, r2, r3
 8004490:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004494:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004498:	685b      	ldr	r3, [r3, #4]
 800449a:	2200      	movs	r2, #0
 800449c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800449e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80044a0:	f04f 0200 	mov.w	r2, #0
 80044a4:	f04f 0300 	mov.w	r3, #0
 80044a8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80044ac:	4649      	mov	r1, r9
 80044ae:	008b      	lsls	r3, r1, #2
 80044b0:	4641      	mov	r1, r8
 80044b2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80044b6:	4641      	mov	r1, r8
 80044b8:	008a      	lsls	r2, r1, #2
 80044ba:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80044be:	f7fc fbe3 	bl	8000c88 <__aeabi_uldivmod>
 80044c2:	4602      	mov	r2, r0
 80044c4:	460b      	mov	r3, r1
 80044c6:	4611      	mov	r1, r2
 80044c8:	4b38      	ldr	r3, [pc, #224]	@ (80045ac <UART_SetConfig+0x4e4>)
 80044ca:	fba3 2301 	umull	r2, r3, r3, r1
 80044ce:	095b      	lsrs	r3, r3, #5
 80044d0:	2264      	movs	r2, #100	@ 0x64
 80044d2:	fb02 f303 	mul.w	r3, r2, r3
 80044d6:	1acb      	subs	r3, r1, r3
 80044d8:	011b      	lsls	r3, r3, #4
 80044da:	3332      	adds	r3, #50	@ 0x32
 80044dc:	4a33      	ldr	r2, [pc, #204]	@ (80045ac <UART_SetConfig+0x4e4>)
 80044de:	fba2 2303 	umull	r2, r3, r2, r3
 80044e2:	095b      	lsrs	r3, r3, #5
 80044e4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80044e8:	441c      	add	r4, r3
 80044ea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80044ee:	2200      	movs	r2, #0
 80044f0:	673b      	str	r3, [r7, #112]	@ 0x70
 80044f2:	677a      	str	r2, [r7, #116]	@ 0x74
 80044f4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80044f8:	4642      	mov	r2, r8
 80044fa:	464b      	mov	r3, r9
 80044fc:	1891      	adds	r1, r2, r2
 80044fe:	60b9      	str	r1, [r7, #8]
 8004500:	415b      	adcs	r3, r3
 8004502:	60fb      	str	r3, [r7, #12]
 8004504:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004508:	4641      	mov	r1, r8
 800450a:	1851      	adds	r1, r2, r1
 800450c:	6039      	str	r1, [r7, #0]
 800450e:	4649      	mov	r1, r9
 8004510:	414b      	adcs	r3, r1
 8004512:	607b      	str	r3, [r7, #4]
 8004514:	f04f 0200 	mov.w	r2, #0
 8004518:	f04f 0300 	mov.w	r3, #0
 800451c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004520:	4659      	mov	r1, fp
 8004522:	00cb      	lsls	r3, r1, #3
 8004524:	4651      	mov	r1, sl
 8004526:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800452a:	4651      	mov	r1, sl
 800452c:	00ca      	lsls	r2, r1, #3
 800452e:	4610      	mov	r0, r2
 8004530:	4619      	mov	r1, r3
 8004532:	4603      	mov	r3, r0
 8004534:	4642      	mov	r2, r8
 8004536:	189b      	adds	r3, r3, r2
 8004538:	66bb      	str	r3, [r7, #104]	@ 0x68
 800453a:	464b      	mov	r3, r9
 800453c:	460a      	mov	r2, r1
 800453e:	eb42 0303 	adc.w	r3, r2, r3
 8004542:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004544:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004548:	685b      	ldr	r3, [r3, #4]
 800454a:	2200      	movs	r2, #0
 800454c:	663b      	str	r3, [r7, #96]	@ 0x60
 800454e:	667a      	str	r2, [r7, #100]	@ 0x64
 8004550:	f04f 0200 	mov.w	r2, #0
 8004554:	f04f 0300 	mov.w	r3, #0
 8004558:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800455c:	4649      	mov	r1, r9
 800455e:	008b      	lsls	r3, r1, #2
 8004560:	4641      	mov	r1, r8
 8004562:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004566:	4641      	mov	r1, r8
 8004568:	008a      	lsls	r2, r1, #2
 800456a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800456e:	f7fc fb8b 	bl	8000c88 <__aeabi_uldivmod>
 8004572:	4602      	mov	r2, r0
 8004574:	460b      	mov	r3, r1
 8004576:	4b0d      	ldr	r3, [pc, #52]	@ (80045ac <UART_SetConfig+0x4e4>)
 8004578:	fba3 1302 	umull	r1, r3, r3, r2
 800457c:	095b      	lsrs	r3, r3, #5
 800457e:	2164      	movs	r1, #100	@ 0x64
 8004580:	fb01 f303 	mul.w	r3, r1, r3
 8004584:	1ad3      	subs	r3, r2, r3
 8004586:	011b      	lsls	r3, r3, #4
 8004588:	3332      	adds	r3, #50	@ 0x32
 800458a:	4a08      	ldr	r2, [pc, #32]	@ (80045ac <UART_SetConfig+0x4e4>)
 800458c:	fba2 2303 	umull	r2, r3, r2, r3
 8004590:	095b      	lsrs	r3, r3, #5
 8004592:	f003 020f 	and.w	r2, r3, #15
 8004596:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	4422      	add	r2, r4
 800459e:	609a      	str	r2, [r3, #8]
}
 80045a0:	bf00      	nop
 80045a2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80045a6:	46bd      	mov	sp, r7
 80045a8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80045ac:	51eb851f 	.word	0x51eb851f

080045b0 <sulp>:
 80045b0:	b570      	push	{r4, r5, r6, lr}
 80045b2:	4604      	mov	r4, r0
 80045b4:	460d      	mov	r5, r1
 80045b6:	ec45 4b10 	vmov	d0, r4, r5
 80045ba:	4616      	mov	r6, r2
 80045bc:	f003 fd00 	bl	8007fc0 <__ulp>
 80045c0:	ec51 0b10 	vmov	r0, r1, d0
 80045c4:	b17e      	cbz	r6, 80045e6 <sulp+0x36>
 80045c6:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80045ca:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	dd09      	ble.n	80045e6 <sulp+0x36>
 80045d2:	051b      	lsls	r3, r3, #20
 80045d4:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 80045d8:	2400      	movs	r4, #0
 80045da:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 80045de:	4622      	mov	r2, r4
 80045e0:	462b      	mov	r3, r5
 80045e2:	f7fc f809 	bl	80005f8 <__aeabi_dmul>
 80045e6:	ec41 0b10 	vmov	d0, r0, r1
 80045ea:	bd70      	pop	{r4, r5, r6, pc}
 80045ec:	0000      	movs	r0, r0
	...

080045f0 <_strtod_l>:
 80045f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80045f4:	b09f      	sub	sp, #124	@ 0x7c
 80045f6:	460c      	mov	r4, r1
 80045f8:	9217      	str	r2, [sp, #92]	@ 0x5c
 80045fa:	2200      	movs	r2, #0
 80045fc:	921a      	str	r2, [sp, #104]	@ 0x68
 80045fe:	9005      	str	r0, [sp, #20]
 8004600:	f04f 0a00 	mov.w	sl, #0
 8004604:	f04f 0b00 	mov.w	fp, #0
 8004608:	460a      	mov	r2, r1
 800460a:	9219      	str	r2, [sp, #100]	@ 0x64
 800460c:	7811      	ldrb	r1, [r2, #0]
 800460e:	292b      	cmp	r1, #43	@ 0x2b
 8004610:	d04a      	beq.n	80046a8 <_strtod_l+0xb8>
 8004612:	d838      	bhi.n	8004686 <_strtod_l+0x96>
 8004614:	290d      	cmp	r1, #13
 8004616:	d832      	bhi.n	800467e <_strtod_l+0x8e>
 8004618:	2908      	cmp	r1, #8
 800461a:	d832      	bhi.n	8004682 <_strtod_l+0x92>
 800461c:	2900      	cmp	r1, #0
 800461e:	d03b      	beq.n	8004698 <_strtod_l+0xa8>
 8004620:	2200      	movs	r2, #0
 8004622:	920b      	str	r2, [sp, #44]	@ 0x2c
 8004624:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8004626:	782a      	ldrb	r2, [r5, #0]
 8004628:	2a30      	cmp	r2, #48	@ 0x30
 800462a:	f040 80b3 	bne.w	8004794 <_strtod_l+0x1a4>
 800462e:	786a      	ldrb	r2, [r5, #1]
 8004630:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8004634:	2a58      	cmp	r2, #88	@ 0x58
 8004636:	d16e      	bne.n	8004716 <_strtod_l+0x126>
 8004638:	9302      	str	r3, [sp, #8]
 800463a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800463c:	9301      	str	r3, [sp, #4]
 800463e:	ab1a      	add	r3, sp, #104	@ 0x68
 8004640:	9300      	str	r3, [sp, #0]
 8004642:	4a8e      	ldr	r2, [pc, #568]	@ (800487c <_strtod_l+0x28c>)
 8004644:	9805      	ldr	r0, [sp, #20]
 8004646:	ab1b      	add	r3, sp, #108	@ 0x6c
 8004648:	a919      	add	r1, sp, #100	@ 0x64
 800464a:	f002 fdab 	bl	80071a4 <__gethex>
 800464e:	f010 060f 	ands.w	r6, r0, #15
 8004652:	4604      	mov	r4, r0
 8004654:	d005      	beq.n	8004662 <_strtod_l+0x72>
 8004656:	2e06      	cmp	r6, #6
 8004658:	d128      	bne.n	80046ac <_strtod_l+0xbc>
 800465a:	3501      	adds	r5, #1
 800465c:	2300      	movs	r3, #0
 800465e:	9519      	str	r5, [sp, #100]	@ 0x64
 8004660:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004662:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8004664:	2b00      	cmp	r3, #0
 8004666:	f040 858e 	bne.w	8005186 <_strtod_l+0xb96>
 800466a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800466c:	b1cb      	cbz	r3, 80046a2 <_strtod_l+0xb2>
 800466e:	4652      	mov	r2, sl
 8004670:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8004674:	ec43 2b10 	vmov	d0, r2, r3
 8004678:	b01f      	add	sp, #124	@ 0x7c
 800467a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800467e:	2920      	cmp	r1, #32
 8004680:	d1ce      	bne.n	8004620 <_strtod_l+0x30>
 8004682:	3201      	adds	r2, #1
 8004684:	e7c1      	b.n	800460a <_strtod_l+0x1a>
 8004686:	292d      	cmp	r1, #45	@ 0x2d
 8004688:	d1ca      	bne.n	8004620 <_strtod_l+0x30>
 800468a:	2101      	movs	r1, #1
 800468c:	910b      	str	r1, [sp, #44]	@ 0x2c
 800468e:	1c51      	adds	r1, r2, #1
 8004690:	9119      	str	r1, [sp, #100]	@ 0x64
 8004692:	7852      	ldrb	r2, [r2, #1]
 8004694:	2a00      	cmp	r2, #0
 8004696:	d1c5      	bne.n	8004624 <_strtod_l+0x34>
 8004698:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800469a:	9419      	str	r4, [sp, #100]	@ 0x64
 800469c:	2b00      	cmp	r3, #0
 800469e:	f040 8570 	bne.w	8005182 <_strtod_l+0xb92>
 80046a2:	4652      	mov	r2, sl
 80046a4:	465b      	mov	r3, fp
 80046a6:	e7e5      	b.n	8004674 <_strtod_l+0x84>
 80046a8:	2100      	movs	r1, #0
 80046aa:	e7ef      	b.n	800468c <_strtod_l+0x9c>
 80046ac:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80046ae:	b13a      	cbz	r2, 80046c0 <_strtod_l+0xd0>
 80046b0:	2135      	movs	r1, #53	@ 0x35
 80046b2:	a81c      	add	r0, sp, #112	@ 0x70
 80046b4:	f003 fd7e 	bl	80081b4 <__copybits>
 80046b8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80046ba:	9805      	ldr	r0, [sp, #20]
 80046bc:	f003 f94c 	bl	8007958 <_Bfree>
 80046c0:	3e01      	subs	r6, #1
 80046c2:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 80046c4:	2e04      	cmp	r6, #4
 80046c6:	d806      	bhi.n	80046d6 <_strtod_l+0xe6>
 80046c8:	e8df f006 	tbb	[pc, r6]
 80046cc:	201d0314 	.word	0x201d0314
 80046d0:	14          	.byte	0x14
 80046d1:	00          	.byte	0x00
 80046d2:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 80046d6:	05e1      	lsls	r1, r4, #23
 80046d8:	bf48      	it	mi
 80046da:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 80046de:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80046e2:	0d1b      	lsrs	r3, r3, #20
 80046e4:	051b      	lsls	r3, r3, #20
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d1bb      	bne.n	8004662 <_strtod_l+0x72>
 80046ea:	f001 fdf5 	bl	80062d8 <__errno>
 80046ee:	2322      	movs	r3, #34	@ 0x22
 80046f0:	6003      	str	r3, [r0, #0]
 80046f2:	e7b6      	b.n	8004662 <_strtod_l+0x72>
 80046f4:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 80046f8:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80046fc:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8004700:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8004704:	e7e7      	b.n	80046d6 <_strtod_l+0xe6>
 8004706:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 8004884 <_strtod_l+0x294>
 800470a:	e7e4      	b.n	80046d6 <_strtod_l+0xe6>
 800470c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8004710:	f04f 3aff 	mov.w	sl, #4294967295
 8004714:	e7df      	b.n	80046d6 <_strtod_l+0xe6>
 8004716:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8004718:	1c5a      	adds	r2, r3, #1
 800471a:	9219      	str	r2, [sp, #100]	@ 0x64
 800471c:	785b      	ldrb	r3, [r3, #1]
 800471e:	2b30      	cmp	r3, #48	@ 0x30
 8004720:	d0f9      	beq.n	8004716 <_strtod_l+0x126>
 8004722:	2b00      	cmp	r3, #0
 8004724:	d09d      	beq.n	8004662 <_strtod_l+0x72>
 8004726:	2301      	movs	r3, #1
 8004728:	9309      	str	r3, [sp, #36]	@ 0x24
 800472a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800472c:	930c      	str	r3, [sp, #48]	@ 0x30
 800472e:	2300      	movs	r3, #0
 8004730:	9308      	str	r3, [sp, #32]
 8004732:	930a      	str	r3, [sp, #40]	@ 0x28
 8004734:	461f      	mov	r7, r3
 8004736:	220a      	movs	r2, #10
 8004738:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800473a:	7805      	ldrb	r5, [r0, #0]
 800473c:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8004740:	b2d9      	uxtb	r1, r3
 8004742:	2909      	cmp	r1, #9
 8004744:	d928      	bls.n	8004798 <_strtod_l+0x1a8>
 8004746:	494e      	ldr	r1, [pc, #312]	@ (8004880 <_strtod_l+0x290>)
 8004748:	2201      	movs	r2, #1
 800474a:	f001 fd69 	bl	8006220 <strncmp>
 800474e:	2800      	cmp	r0, #0
 8004750:	d032      	beq.n	80047b8 <_strtod_l+0x1c8>
 8004752:	2000      	movs	r0, #0
 8004754:	462a      	mov	r2, r5
 8004756:	4681      	mov	r9, r0
 8004758:	463d      	mov	r5, r7
 800475a:	4603      	mov	r3, r0
 800475c:	2a65      	cmp	r2, #101	@ 0x65
 800475e:	d001      	beq.n	8004764 <_strtod_l+0x174>
 8004760:	2a45      	cmp	r2, #69	@ 0x45
 8004762:	d114      	bne.n	800478e <_strtod_l+0x19e>
 8004764:	b91d      	cbnz	r5, 800476e <_strtod_l+0x17e>
 8004766:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004768:	4302      	orrs	r2, r0
 800476a:	d095      	beq.n	8004698 <_strtod_l+0xa8>
 800476c:	2500      	movs	r5, #0
 800476e:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8004770:	1c62      	adds	r2, r4, #1
 8004772:	9219      	str	r2, [sp, #100]	@ 0x64
 8004774:	7862      	ldrb	r2, [r4, #1]
 8004776:	2a2b      	cmp	r2, #43	@ 0x2b
 8004778:	d077      	beq.n	800486a <_strtod_l+0x27a>
 800477a:	2a2d      	cmp	r2, #45	@ 0x2d
 800477c:	d07b      	beq.n	8004876 <_strtod_l+0x286>
 800477e:	f04f 0c00 	mov.w	ip, #0
 8004782:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8004786:	2909      	cmp	r1, #9
 8004788:	f240 8082 	bls.w	8004890 <_strtod_l+0x2a0>
 800478c:	9419      	str	r4, [sp, #100]	@ 0x64
 800478e:	f04f 0800 	mov.w	r8, #0
 8004792:	e0a2      	b.n	80048da <_strtod_l+0x2ea>
 8004794:	2300      	movs	r3, #0
 8004796:	e7c7      	b.n	8004728 <_strtod_l+0x138>
 8004798:	2f08      	cmp	r7, #8
 800479a:	bfd5      	itete	le
 800479c:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 800479e:	9908      	ldrgt	r1, [sp, #32]
 80047a0:	fb02 3301 	mlale	r3, r2, r1, r3
 80047a4:	fb02 3301 	mlagt	r3, r2, r1, r3
 80047a8:	f100 0001 	add.w	r0, r0, #1
 80047ac:	bfd4      	ite	le
 80047ae:	930a      	strle	r3, [sp, #40]	@ 0x28
 80047b0:	9308      	strgt	r3, [sp, #32]
 80047b2:	3701      	adds	r7, #1
 80047b4:	9019      	str	r0, [sp, #100]	@ 0x64
 80047b6:	e7bf      	b.n	8004738 <_strtod_l+0x148>
 80047b8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80047ba:	1c5a      	adds	r2, r3, #1
 80047bc:	9219      	str	r2, [sp, #100]	@ 0x64
 80047be:	785a      	ldrb	r2, [r3, #1]
 80047c0:	b37f      	cbz	r7, 8004822 <_strtod_l+0x232>
 80047c2:	4681      	mov	r9, r0
 80047c4:	463d      	mov	r5, r7
 80047c6:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 80047ca:	2b09      	cmp	r3, #9
 80047cc:	d912      	bls.n	80047f4 <_strtod_l+0x204>
 80047ce:	2301      	movs	r3, #1
 80047d0:	e7c4      	b.n	800475c <_strtod_l+0x16c>
 80047d2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80047d4:	1c5a      	adds	r2, r3, #1
 80047d6:	9219      	str	r2, [sp, #100]	@ 0x64
 80047d8:	785a      	ldrb	r2, [r3, #1]
 80047da:	3001      	adds	r0, #1
 80047dc:	2a30      	cmp	r2, #48	@ 0x30
 80047de:	d0f8      	beq.n	80047d2 <_strtod_l+0x1e2>
 80047e0:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 80047e4:	2b08      	cmp	r3, #8
 80047e6:	f200 84d3 	bhi.w	8005190 <_strtod_l+0xba0>
 80047ea:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80047ec:	930c      	str	r3, [sp, #48]	@ 0x30
 80047ee:	4681      	mov	r9, r0
 80047f0:	2000      	movs	r0, #0
 80047f2:	4605      	mov	r5, r0
 80047f4:	3a30      	subs	r2, #48	@ 0x30
 80047f6:	f100 0301 	add.w	r3, r0, #1
 80047fa:	d02a      	beq.n	8004852 <_strtod_l+0x262>
 80047fc:	4499      	add	r9, r3
 80047fe:	eb00 0c05 	add.w	ip, r0, r5
 8004802:	462b      	mov	r3, r5
 8004804:	210a      	movs	r1, #10
 8004806:	4563      	cmp	r3, ip
 8004808:	d10d      	bne.n	8004826 <_strtod_l+0x236>
 800480a:	1c69      	adds	r1, r5, #1
 800480c:	4401      	add	r1, r0
 800480e:	4428      	add	r0, r5
 8004810:	2808      	cmp	r0, #8
 8004812:	dc16      	bgt.n	8004842 <_strtod_l+0x252>
 8004814:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8004816:	230a      	movs	r3, #10
 8004818:	fb03 2300 	mla	r3, r3, r0, r2
 800481c:	930a      	str	r3, [sp, #40]	@ 0x28
 800481e:	2300      	movs	r3, #0
 8004820:	e018      	b.n	8004854 <_strtod_l+0x264>
 8004822:	4638      	mov	r0, r7
 8004824:	e7da      	b.n	80047dc <_strtod_l+0x1ec>
 8004826:	2b08      	cmp	r3, #8
 8004828:	f103 0301 	add.w	r3, r3, #1
 800482c:	dc03      	bgt.n	8004836 <_strtod_l+0x246>
 800482e:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8004830:	434e      	muls	r6, r1
 8004832:	960a      	str	r6, [sp, #40]	@ 0x28
 8004834:	e7e7      	b.n	8004806 <_strtod_l+0x216>
 8004836:	2b10      	cmp	r3, #16
 8004838:	bfde      	ittt	le
 800483a:	9e08      	ldrle	r6, [sp, #32]
 800483c:	434e      	mulle	r6, r1
 800483e:	9608      	strle	r6, [sp, #32]
 8004840:	e7e1      	b.n	8004806 <_strtod_l+0x216>
 8004842:	280f      	cmp	r0, #15
 8004844:	dceb      	bgt.n	800481e <_strtod_l+0x22e>
 8004846:	9808      	ldr	r0, [sp, #32]
 8004848:	230a      	movs	r3, #10
 800484a:	fb03 2300 	mla	r3, r3, r0, r2
 800484e:	9308      	str	r3, [sp, #32]
 8004850:	e7e5      	b.n	800481e <_strtod_l+0x22e>
 8004852:	4629      	mov	r1, r5
 8004854:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8004856:	1c50      	adds	r0, r2, #1
 8004858:	9019      	str	r0, [sp, #100]	@ 0x64
 800485a:	7852      	ldrb	r2, [r2, #1]
 800485c:	4618      	mov	r0, r3
 800485e:	460d      	mov	r5, r1
 8004860:	e7b1      	b.n	80047c6 <_strtod_l+0x1d6>
 8004862:	f04f 0900 	mov.w	r9, #0
 8004866:	2301      	movs	r3, #1
 8004868:	e77d      	b.n	8004766 <_strtod_l+0x176>
 800486a:	f04f 0c00 	mov.w	ip, #0
 800486e:	1ca2      	adds	r2, r4, #2
 8004870:	9219      	str	r2, [sp, #100]	@ 0x64
 8004872:	78a2      	ldrb	r2, [r4, #2]
 8004874:	e785      	b.n	8004782 <_strtod_l+0x192>
 8004876:	f04f 0c01 	mov.w	ip, #1
 800487a:	e7f8      	b.n	800486e <_strtod_l+0x27e>
 800487c:	08008cd0 	.word	0x08008cd0
 8004880:	08008cb8 	.word	0x08008cb8
 8004884:	7ff00000 	.word	0x7ff00000
 8004888:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800488a:	1c51      	adds	r1, r2, #1
 800488c:	9119      	str	r1, [sp, #100]	@ 0x64
 800488e:	7852      	ldrb	r2, [r2, #1]
 8004890:	2a30      	cmp	r2, #48	@ 0x30
 8004892:	d0f9      	beq.n	8004888 <_strtod_l+0x298>
 8004894:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8004898:	2908      	cmp	r1, #8
 800489a:	f63f af78 	bhi.w	800478e <_strtod_l+0x19e>
 800489e:	3a30      	subs	r2, #48	@ 0x30
 80048a0:	920e      	str	r2, [sp, #56]	@ 0x38
 80048a2:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80048a4:	920f      	str	r2, [sp, #60]	@ 0x3c
 80048a6:	f04f 080a 	mov.w	r8, #10
 80048aa:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80048ac:	1c56      	adds	r6, r2, #1
 80048ae:	9619      	str	r6, [sp, #100]	@ 0x64
 80048b0:	7852      	ldrb	r2, [r2, #1]
 80048b2:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 80048b6:	f1be 0f09 	cmp.w	lr, #9
 80048ba:	d939      	bls.n	8004930 <_strtod_l+0x340>
 80048bc:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80048be:	1a76      	subs	r6, r6, r1
 80048c0:	2e08      	cmp	r6, #8
 80048c2:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 80048c6:	dc03      	bgt.n	80048d0 <_strtod_l+0x2e0>
 80048c8:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80048ca:	4588      	cmp	r8, r1
 80048cc:	bfa8      	it	ge
 80048ce:	4688      	movge	r8, r1
 80048d0:	f1bc 0f00 	cmp.w	ip, #0
 80048d4:	d001      	beq.n	80048da <_strtod_l+0x2ea>
 80048d6:	f1c8 0800 	rsb	r8, r8, #0
 80048da:	2d00      	cmp	r5, #0
 80048dc:	d14e      	bne.n	800497c <_strtod_l+0x38c>
 80048de:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80048e0:	4308      	orrs	r0, r1
 80048e2:	f47f aebe 	bne.w	8004662 <_strtod_l+0x72>
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	f47f aed6 	bne.w	8004698 <_strtod_l+0xa8>
 80048ec:	2a69      	cmp	r2, #105	@ 0x69
 80048ee:	d028      	beq.n	8004942 <_strtod_l+0x352>
 80048f0:	dc25      	bgt.n	800493e <_strtod_l+0x34e>
 80048f2:	2a49      	cmp	r2, #73	@ 0x49
 80048f4:	d025      	beq.n	8004942 <_strtod_l+0x352>
 80048f6:	2a4e      	cmp	r2, #78	@ 0x4e
 80048f8:	f47f aece 	bne.w	8004698 <_strtod_l+0xa8>
 80048fc:	499b      	ldr	r1, [pc, #620]	@ (8004b6c <_strtod_l+0x57c>)
 80048fe:	a819      	add	r0, sp, #100	@ 0x64
 8004900:	f002 fe72 	bl	80075e8 <__match>
 8004904:	2800      	cmp	r0, #0
 8004906:	f43f aec7 	beq.w	8004698 <_strtod_l+0xa8>
 800490a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800490c:	781b      	ldrb	r3, [r3, #0]
 800490e:	2b28      	cmp	r3, #40	@ 0x28
 8004910:	d12e      	bne.n	8004970 <_strtod_l+0x380>
 8004912:	4997      	ldr	r1, [pc, #604]	@ (8004b70 <_strtod_l+0x580>)
 8004914:	aa1c      	add	r2, sp, #112	@ 0x70
 8004916:	a819      	add	r0, sp, #100	@ 0x64
 8004918:	f002 fe7a 	bl	8007610 <__hexnan>
 800491c:	2805      	cmp	r0, #5
 800491e:	d127      	bne.n	8004970 <_strtod_l+0x380>
 8004920:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8004922:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8004926:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800492a:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800492e:	e698      	b.n	8004662 <_strtod_l+0x72>
 8004930:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8004932:	fb08 2101 	mla	r1, r8, r1, r2
 8004936:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800493a:	920e      	str	r2, [sp, #56]	@ 0x38
 800493c:	e7b5      	b.n	80048aa <_strtod_l+0x2ba>
 800493e:	2a6e      	cmp	r2, #110	@ 0x6e
 8004940:	e7da      	b.n	80048f8 <_strtod_l+0x308>
 8004942:	498c      	ldr	r1, [pc, #560]	@ (8004b74 <_strtod_l+0x584>)
 8004944:	a819      	add	r0, sp, #100	@ 0x64
 8004946:	f002 fe4f 	bl	80075e8 <__match>
 800494a:	2800      	cmp	r0, #0
 800494c:	f43f aea4 	beq.w	8004698 <_strtod_l+0xa8>
 8004950:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8004952:	4989      	ldr	r1, [pc, #548]	@ (8004b78 <_strtod_l+0x588>)
 8004954:	3b01      	subs	r3, #1
 8004956:	a819      	add	r0, sp, #100	@ 0x64
 8004958:	9319      	str	r3, [sp, #100]	@ 0x64
 800495a:	f002 fe45 	bl	80075e8 <__match>
 800495e:	b910      	cbnz	r0, 8004966 <_strtod_l+0x376>
 8004960:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8004962:	3301      	adds	r3, #1
 8004964:	9319      	str	r3, [sp, #100]	@ 0x64
 8004966:	f8df b220 	ldr.w	fp, [pc, #544]	@ 8004b88 <_strtod_l+0x598>
 800496a:	f04f 0a00 	mov.w	sl, #0
 800496e:	e678      	b.n	8004662 <_strtod_l+0x72>
 8004970:	4882      	ldr	r0, [pc, #520]	@ (8004b7c <_strtod_l+0x58c>)
 8004972:	f001 fced 	bl	8006350 <nan>
 8004976:	ec5b ab10 	vmov	sl, fp, d0
 800497a:	e672      	b.n	8004662 <_strtod_l+0x72>
 800497c:	eba8 0309 	sub.w	r3, r8, r9
 8004980:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8004982:	9309      	str	r3, [sp, #36]	@ 0x24
 8004984:	2f00      	cmp	r7, #0
 8004986:	bf08      	it	eq
 8004988:	462f      	moveq	r7, r5
 800498a:	2d10      	cmp	r5, #16
 800498c:	462c      	mov	r4, r5
 800498e:	bfa8      	it	ge
 8004990:	2410      	movge	r4, #16
 8004992:	f7fb fdb7 	bl	8000504 <__aeabi_ui2d>
 8004996:	2d09      	cmp	r5, #9
 8004998:	4682      	mov	sl, r0
 800499a:	468b      	mov	fp, r1
 800499c:	dc13      	bgt.n	80049c6 <_strtod_l+0x3d6>
 800499e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	f43f ae5e 	beq.w	8004662 <_strtod_l+0x72>
 80049a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80049a8:	dd78      	ble.n	8004a9c <_strtod_l+0x4ac>
 80049aa:	2b16      	cmp	r3, #22
 80049ac:	dc5f      	bgt.n	8004a6e <_strtod_l+0x47e>
 80049ae:	4974      	ldr	r1, [pc, #464]	@ (8004b80 <_strtod_l+0x590>)
 80049b0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80049b4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80049b8:	4652      	mov	r2, sl
 80049ba:	465b      	mov	r3, fp
 80049bc:	f7fb fe1c 	bl	80005f8 <__aeabi_dmul>
 80049c0:	4682      	mov	sl, r0
 80049c2:	468b      	mov	fp, r1
 80049c4:	e64d      	b.n	8004662 <_strtod_l+0x72>
 80049c6:	4b6e      	ldr	r3, [pc, #440]	@ (8004b80 <_strtod_l+0x590>)
 80049c8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80049cc:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 80049d0:	f7fb fe12 	bl	80005f8 <__aeabi_dmul>
 80049d4:	4682      	mov	sl, r0
 80049d6:	9808      	ldr	r0, [sp, #32]
 80049d8:	468b      	mov	fp, r1
 80049da:	f7fb fd93 	bl	8000504 <__aeabi_ui2d>
 80049de:	4602      	mov	r2, r0
 80049e0:	460b      	mov	r3, r1
 80049e2:	4650      	mov	r0, sl
 80049e4:	4659      	mov	r1, fp
 80049e6:	f7fb fc51 	bl	800028c <__adddf3>
 80049ea:	2d0f      	cmp	r5, #15
 80049ec:	4682      	mov	sl, r0
 80049ee:	468b      	mov	fp, r1
 80049f0:	ddd5      	ble.n	800499e <_strtod_l+0x3ae>
 80049f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80049f4:	1b2c      	subs	r4, r5, r4
 80049f6:	441c      	add	r4, r3
 80049f8:	2c00      	cmp	r4, #0
 80049fa:	f340 8096 	ble.w	8004b2a <_strtod_l+0x53a>
 80049fe:	f014 030f 	ands.w	r3, r4, #15
 8004a02:	d00a      	beq.n	8004a1a <_strtod_l+0x42a>
 8004a04:	495e      	ldr	r1, [pc, #376]	@ (8004b80 <_strtod_l+0x590>)
 8004a06:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8004a0a:	4652      	mov	r2, sl
 8004a0c:	465b      	mov	r3, fp
 8004a0e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004a12:	f7fb fdf1 	bl	80005f8 <__aeabi_dmul>
 8004a16:	4682      	mov	sl, r0
 8004a18:	468b      	mov	fp, r1
 8004a1a:	f034 040f 	bics.w	r4, r4, #15
 8004a1e:	d073      	beq.n	8004b08 <_strtod_l+0x518>
 8004a20:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8004a24:	dd48      	ble.n	8004ab8 <_strtod_l+0x4c8>
 8004a26:	2400      	movs	r4, #0
 8004a28:	46a0      	mov	r8, r4
 8004a2a:	940a      	str	r4, [sp, #40]	@ 0x28
 8004a2c:	46a1      	mov	r9, r4
 8004a2e:	9a05      	ldr	r2, [sp, #20]
 8004a30:	f8df b154 	ldr.w	fp, [pc, #340]	@ 8004b88 <_strtod_l+0x598>
 8004a34:	2322      	movs	r3, #34	@ 0x22
 8004a36:	6013      	str	r3, [r2, #0]
 8004a38:	f04f 0a00 	mov.w	sl, #0
 8004a3c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	f43f ae0f 	beq.w	8004662 <_strtod_l+0x72>
 8004a44:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8004a46:	9805      	ldr	r0, [sp, #20]
 8004a48:	f002 ff86 	bl	8007958 <_Bfree>
 8004a4c:	9805      	ldr	r0, [sp, #20]
 8004a4e:	4649      	mov	r1, r9
 8004a50:	f002 ff82 	bl	8007958 <_Bfree>
 8004a54:	9805      	ldr	r0, [sp, #20]
 8004a56:	4641      	mov	r1, r8
 8004a58:	f002 ff7e 	bl	8007958 <_Bfree>
 8004a5c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8004a5e:	9805      	ldr	r0, [sp, #20]
 8004a60:	f002 ff7a 	bl	8007958 <_Bfree>
 8004a64:	9805      	ldr	r0, [sp, #20]
 8004a66:	4621      	mov	r1, r4
 8004a68:	f002 ff76 	bl	8007958 <_Bfree>
 8004a6c:	e5f9      	b.n	8004662 <_strtod_l+0x72>
 8004a6e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004a70:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8004a74:	4293      	cmp	r3, r2
 8004a76:	dbbc      	blt.n	80049f2 <_strtod_l+0x402>
 8004a78:	4c41      	ldr	r4, [pc, #260]	@ (8004b80 <_strtod_l+0x590>)
 8004a7a:	f1c5 050f 	rsb	r5, r5, #15
 8004a7e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8004a82:	4652      	mov	r2, sl
 8004a84:	465b      	mov	r3, fp
 8004a86:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004a8a:	f7fb fdb5 	bl	80005f8 <__aeabi_dmul>
 8004a8e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004a90:	1b5d      	subs	r5, r3, r5
 8004a92:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8004a96:	e9d4 2300 	ldrd	r2, r3, [r4]
 8004a9a:	e78f      	b.n	80049bc <_strtod_l+0x3cc>
 8004a9c:	3316      	adds	r3, #22
 8004a9e:	dba8      	blt.n	80049f2 <_strtod_l+0x402>
 8004aa0:	4b37      	ldr	r3, [pc, #220]	@ (8004b80 <_strtod_l+0x590>)
 8004aa2:	eba9 0808 	sub.w	r8, r9, r8
 8004aa6:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8004aaa:	e9d8 2300 	ldrd	r2, r3, [r8]
 8004aae:	4650      	mov	r0, sl
 8004ab0:	4659      	mov	r1, fp
 8004ab2:	f7fb fecb 	bl	800084c <__aeabi_ddiv>
 8004ab6:	e783      	b.n	80049c0 <_strtod_l+0x3d0>
 8004ab8:	4b32      	ldr	r3, [pc, #200]	@ (8004b84 <_strtod_l+0x594>)
 8004aba:	9308      	str	r3, [sp, #32]
 8004abc:	2300      	movs	r3, #0
 8004abe:	1124      	asrs	r4, r4, #4
 8004ac0:	4650      	mov	r0, sl
 8004ac2:	4659      	mov	r1, fp
 8004ac4:	461e      	mov	r6, r3
 8004ac6:	2c01      	cmp	r4, #1
 8004ac8:	dc21      	bgt.n	8004b0e <_strtod_l+0x51e>
 8004aca:	b10b      	cbz	r3, 8004ad0 <_strtod_l+0x4e0>
 8004acc:	4682      	mov	sl, r0
 8004ace:	468b      	mov	fp, r1
 8004ad0:	492c      	ldr	r1, [pc, #176]	@ (8004b84 <_strtod_l+0x594>)
 8004ad2:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8004ad6:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8004ada:	4652      	mov	r2, sl
 8004adc:	465b      	mov	r3, fp
 8004ade:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004ae2:	f7fb fd89 	bl	80005f8 <__aeabi_dmul>
 8004ae6:	4b28      	ldr	r3, [pc, #160]	@ (8004b88 <_strtod_l+0x598>)
 8004ae8:	460a      	mov	r2, r1
 8004aea:	400b      	ands	r3, r1
 8004aec:	4927      	ldr	r1, [pc, #156]	@ (8004b8c <_strtod_l+0x59c>)
 8004aee:	428b      	cmp	r3, r1
 8004af0:	4682      	mov	sl, r0
 8004af2:	d898      	bhi.n	8004a26 <_strtod_l+0x436>
 8004af4:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8004af8:	428b      	cmp	r3, r1
 8004afa:	bf86      	itte	hi
 8004afc:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 8004b90 <_strtod_l+0x5a0>
 8004b00:	f04f 3aff 	movhi.w	sl, #4294967295
 8004b04:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8004b08:	2300      	movs	r3, #0
 8004b0a:	9308      	str	r3, [sp, #32]
 8004b0c:	e07a      	b.n	8004c04 <_strtod_l+0x614>
 8004b0e:	07e2      	lsls	r2, r4, #31
 8004b10:	d505      	bpl.n	8004b1e <_strtod_l+0x52e>
 8004b12:	9b08      	ldr	r3, [sp, #32]
 8004b14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b18:	f7fb fd6e 	bl	80005f8 <__aeabi_dmul>
 8004b1c:	2301      	movs	r3, #1
 8004b1e:	9a08      	ldr	r2, [sp, #32]
 8004b20:	3208      	adds	r2, #8
 8004b22:	3601      	adds	r6, #1
 8004b24:	1064      	asrs	r4, r4, #1
 8004b26:	9208      	str	r2, [sp, #32]
 8004b28:	e7cd      	b.n	8004ac6 <_strtod_l+0x4d6>
 8004b2a:	d0ed      	beq.n	8004b08 <_strtod_l+0x518>
 8004b2c:	4264      	negs	r4, r4
 8004b2e:	f014 020f 	ands.w	r2, r4, #15
 8004b32:	d00a      	beq.n	8004b4a <_strtod_l+0x55a>
 8004b34:	4b12      	ldr	r3, [pc, #72]	@ (8004b80 <_strtod_l+0x590>)
 8004b36:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004b3a:	4650      	mov	r0, sl
 8004b3c:	4659      	mov	r1, fp
 8004b3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b42:	f7fb fe83 	bl	800084c <__aeabi_ddiv>
 8004b46:	4682      	mov	sl, r0
 8004b48:	468b      	mov	fp, r1
 8004b4a:	1124      	asrs	r4, r4, #4
 8004b4c:	d0dc      	beq.n	8004b08 <_strtod_l+0x518>
 8004b4e:	2c1f      	cmp	r4, #31
 8004b50:	dd20      	ble.n	8004b94 <_strtod_l+0x5a4>
 8004b52:	2400      	movs	r4, #0
 8004b54:	46a0      	mov	r8, r4
 8004b56:	940a      	str	r4, [sp, #40]	@ 0x28
 8004b58:	46a1      	mov	r9, r4
 8004b5a:	9a05      	ldr	r2, [sp, #20]
 8004b5c:	2322      	movs	r3, #34	@ 0x22
 8004b5e:	f04f 0a00 	mov.w	sl, #0
 8004b62:	f04f 0b00 	mov.w	fp, #0
 8004b66:	6013      	str	r3, [r2, #0]
 8004b68:	e768      	b.n	8004a3c <_strtod_l+0x44c>
 8004b6a:	bf00      	nop
 8004b6c:	08008d1d 	.word	0x08008d1d
 8004b70:	08008cbc 	.word	0x08008cbc
 8004b74:	08008d15 	.word	0x08008d15
 8004b78:	08008d90 	.word	0x08008d90
 8004b7c:	08008d8c 	.word	0x08008d8c
 8004b80:	08008f08 	.word	0x08008f08
 8004b84:	08008ee0 	.word	0x08008ee0
 8004b88:	7ff00000 	.word	0x7ff00000
 8004b8c:	7ca00000 	.word	0x7ca00000
 8004b90:	7fefffff 	.word	0x7fefffff
 8004b94:	f014 0310 	ands.w	r3, r4, #16
 8004b98:	bf18      	it	ne
 8004b9a:	236a      	movne	r3, #106	@ 0x6a
 8004b9c:	4ea9      	ldr	r6, [pc, #676]	@ (8004e44 <_strtod_l+0x854>)
 8004b9e:	9308      	str	r3, [sp, #32]
 8004ba0:	4650      	mov	r0, sl
 8004ba2:	4659      	mov	r1, fp
 8004ba4:	2300      	movs	r3, #0
 8004ba6:	07e2      	lsls	r2, r4, #31
 8004ba8:	d504      	bpl.n	8004bb4 <_strtod_l+0x5c4>
 8004baa:	e9d6 2300 	ldrd	r2, r3, [r6]
 8004bae:	f7fb fd23 	bl	80005f8 <__aeabi_dmul>
 8004bb2:	2301      	movs	r3, #1
 8004bb4:	1064      	asrs	r4, r4, #1
 8004bb6:	f106 0608 	add.w	r6, r6, #8
 8004bba:	d1f4      	bne.n	8004ba6 <_strtod_l+0x5b6>
 8004bbc:	b10b      	cbz	r3, 8004bc2 <_strtod_l+0x5d2>
 8004bbe:	4682      	mov	sl, r0
 8004bc0:	468b      	mov	fp, r1
 8004bc2:	9b08      	ldr	r3, [sp, #32]
 8004bc4:	b1b3      	cbz	r3, 8004bf4 <_strtod_l+0x604>
 8004bc6:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8004bca:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	4659      	mov	r1, fp
 8004bd2:	dd0f      	ble.n	8004bf4 <_strtod_l+0x604>
 8004bd4:	2b1f      	cmp	r3, #31
 8004bd6:	dd55      	ble.n	8004c84 <_strtod_l+0x694>
 8004bd8:	2b34      	cmp	r3, #52	@ 0x34
 8004bda:	bfde      	ittt	le
 8004bdc:	f04f 33ff 	movle.w	r3, #4294967295
 8004be0:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8004be4:	4093      	lslle	r3, r2
 8004be6:	f04f 0a00 	mov.w	sl, #0
 8004bea:	bfcc      	ite	gt
 8004bec:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8004bf0:	ea03 0b01 	andle.w	fp, r3, r1
 8004bf4:	2200      	movs	r2, #0
 8004bf6:	2300      	movs	r3, #0
 8004bf8:	4650      	mov	r0, sl
 8004bfa:	4659      	mov	r1, fp
 8004bfc:	f7fb ff64 	bl	8000ac8 <__aeabi_dcmpeq>
 8004c00:	2800      	cmp	r0, #0
 8004c02:	d1a6      	bne.n	8004b52 <_strtod_l+0x562>
 8004c04:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004c06:	9300      	str	r3, [sp, #0]
 8004c08:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8004c0a:	9805      	ldr	r0, [sp, #20]
 8004c0c:	462b      	mov	r3, r5
 8004c0e:	463a      	mov	r2, r7
 8004c10:	f002 ff0a 	bl	8007a28 <__s2b>
 8004c14:	900a      	str	r0, [sp, #40]	@ 0x28
 8004c16:	2800      	cmp	r0, #0
 8004c18:	f43f af05 	beq.w	8004a26 <_strtod_l+0x436>
 8004c1c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004c1e:	2a00      	cmp	r2, #0
 8004c20:	eba9 0308 	sub.w	r3, r9, r8
 8004c24:	bfa8      	it	ge
 8004c26:	2300      	movge	r3, #0
 8004c28:	9312      	str	r3, [sp, #72]	@ 0x48
 8004c2a:	2400      	movs	r4, #0
 8004c2c:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8004c30:	9316      	str	r3, [sp, #88]	@ 0x58
 8004c32:	46a0      	mov	r8, r4
 8004c34:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004c36:	9805      	ldr	r0, [sp, #20]
 8004c38:	6859      	ldr	r1, [r3, #4]
 8004c3a:	f002 fe4d 	bl	80078d8 <_Balloc>
 8004c3e:	4681      	mov	r9, r0
 8004c40:	2800      	cmp	r0, #0
 8004c42:	f43f aef4 	beq.w	8004a2e <_strtod_l+0x43e>
 8004c46:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004c48:	691a      	ldr	r2, [r3, #16]
 8004c4a:	3202      	adds	r2, #2
 8004c4c:	f103 010c 	add.w	r1, r3, #12
 8004c50:	0092      	lsls	r2, r2, #2
 8004c52:	300c      	adds	r0, #12
 8004c54:	f001 fb6d 	bl	8006332 <memcpy>
 8004c58:	ec4b ab10 	vmov	d0, sl, fp
 8004c5c:	9805      	ldr	r0, [sp, #20]
 8004c5e:	aa1c      	add	r2, sp, #112	@ 0x70
 8004c60:	a91b      	add	r1, sp, #108	@ 0x6c
 8004c62:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8004c66:	f003 fa1b 	bl	80080a0 <__d2b>
 8004c6a:	901a      	str	r0, [sp, #104]	@ 0x68
 8004c6c:	2800      	cmp	r0, #0
 8004c6e:	f43f aede 	beq.w	8004a2e <_strtod_l+0x43e>
 8004c72:	9805      	ldr	r0, [sp, #20]
 8004c74:	2101      	movs	r1, #1
 8004c76:	f002 ff6d 	bl	8007b54 <__i2b>
 8004c7a:	4680      	mov	r8, r0
 8004c7c:	b948      	cbnz	r0, 8004c92 <_strtod_l+0x6a2>
 8004c7e:	f04f 0800 	mov.w	r8, #0
 8004c82:	e6d4      	b.n	8004a2e <_strtod_l+0x43e>
 8004c84:	f04f 32ff 	mov.w	r2, #4294967295
 8004c88:	fa02 f303 	lsl.w	r3, r2, r3
 8004c8c:	ea03 0a0a 	and.w	sl, r3, sl
 8004c90:	e7b0      	b.n	8004bf4 <_strtod_l+0x604>
 8004c92:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8004c94:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8004c96:	2d00      	cmp	r5, #0
 8004c98:	bfab      	itete	ge
 8004c9a:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8004c9c:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8004c9e:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8004ca0:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8004ca2:	bfac      	ite	ge
 8004ca4:	18ef      	addge	r7, r5, r3
 8004ca6:	1b5e      	sublt	r6, r3, r5
 8004ca8:	9b08      	ldr	r3, [sp, #32]
 8004caa:	1aed      	subs	r5, r5, r3
 8004cac:	4415      	add	r5, r2
 8004cae:	4b66      	ldr	r3, [pc, #408]	@ (8004e48 <_strtod_l+0x858>)
 8004cb0:	3d01      	subs	r5, #1
 8004cb2:	429d      	cmp	r5, r3
 8004cb4:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8004cb8:	da50      	bge.n	8004d5c <_strtod_l+0x76c>
 8004cba:	1b5b      	subs	r3, r3, r5
 8004cbc:	2b1f      	cmp	r3, #31
 8004cbe:	eba2 0203 	sub.w	r2, r2, r3
 8004cc2:	f04f 0101 	mov.w	r1, #1
 8004cc6:	dc3d      	bgt.n	8004d44 <_strtod_l+0x754>
 8004cc8:	fa01 f303 	lsl.w	r3, r1, r3
 8004ccc:	9313      	str	r3, [sp, #76]	@ 0x4c
 8004cce:	2300      	movs	r3, #0
 8004cd0:	9310      	str	r3, [sp, #64]	@ 0x40
 8004cd2:	18bd      	adds	r5, r7, r2
 8004cd4:	9b08      	ldr	r3, [sp, #32]
 8004cd6:	42af      	cmp	r7, r5
 8004cd8:	4416      	add	r6, r2
 8004cda:	441e      	add	r6, r3
 8004cdc:	463b      	mov	r3, r7
 8004cde:	bfa8      	it	ge
 8004ce0:	462b      	movge	r3, r5
 8004ce2:	42b3      	cmp	r3, r6
 8004ce4:	bfa8      	it	ge
 8004ce6:	4633      	movge	r3, r6
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	bfc2      	ittt	gt
 8004cec:	1aed      	subgt	r5, r5, r3
 8004cee:	1af6      	subgt	r6, r6, r3
 8004cf0:	1aff      	subgt	r7, r7, r3
 8004cf2:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	dd16      	ble.n	8004d26 <_strtod_l+0x736>
 8004cf8:	4641      	mov	r1, r8
 8004cfa:	9805      	ldr	r0, [sp, #20]
 8004cfc:	461a      	mov	r2, r3
 8004cfe:	f002 ffe9 	bl	8007cd4 <__pow5mult>
 8004d02:	4680      	mov	r8, r0
 8004d04:	2800      	cmp	r0, #0
 8004d06:	d0ba      	beq.n	8004c7e <_strtod_l+0x68e>
 8004d08:	4601      	mov	r1, r0
 8004d0a:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8004d0c:	9805      	ldr	r0, [sp, #20]
 8004d0e:	f002 ff37 	bl	8007b80 <__multiply>
 8004d12:	900e      	str	r0, [sp, #56]	@ 0x38
 8004d14:	2800      	cmp	r0, #0
 8004d16:	f43f ae8a 	beq.w	8004a2e <_strtod_l+0x43e>
 8004d1a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8004d1c:	9805      	ldr	r0, [sp, #20]
 8004d1e:	f002 fe1b 	bl	8007958 <_Bfree>
 8004d22:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004d24:	931a      	str	r3, [sp, #104]	@ 0x68
 8004d26:	2d00      	cmp	r5, #0
 8004d28:	dc1d      	bgt.n	8004d66 <_strtod_l+0x776>
 8004d2a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	dd23      	ble.n	8004d78 <_strtod_l+0x788>
 8004d30:	4649      	mov	r1, r9
 8004d32:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8004d34:	9805      	ldr	r0, [sp, #20]
 8004d36:	f002 ffcd 	bl	8007cd4 <__pow5mult>
 8004d3a:	4681      	mov	r9, r0
 8004d3c:	b9e0      	cbnz	r0, 8004d78 <_strtod_l+0x788>
 8004d3e:	f04f 0900 	mov.w	r9, #0
 8004d42:	e674      	b.n	8004a2e <_strtod_l+0x43e>
 8004d44:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8004d48:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8004d4c:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8004d50:	35e2      	adds	r5, #226	@ 0xe2
 8004d52:	fa01 f305 	lsl.w	r3, r1, r5
 8004d56:	9310      	str	r3, [sp, #64]	@ 0x40
 8004d58:	9113      	str	r1, [sp, #76]	@ 0x4c
 8004d5a:	e7ba      	b.n	8004cd2 <_strtod_l+0x6e2>
 8004d5c:	2300      	movs	r3, #0
 8004d5e:	9310      	str	r3, [sp, #64]	@ 0x40
 8004d60:	2301      	movs	r3, #1
 8004d62:	9313      	str	r3, [sp, #76]	@ 0x4c
 8004d64:	e7b5      	b.n	8004cd2 <_strtod_l+0x6e2>
 8004d66:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8004d68:	9805      	ldr	r0, [sp, #20]
 8004d6a:	462a      	mov	r2, r5
 8004d6c:	f003 f80c 	bl	8007d88 <__lshift>
 8004d70:	901a      	str	r0, [sp, #104]	@ 0x68
 8004d72:	2800      	cmp	r0, #0
 8004d74:	d1d9      	bne.n	8004d2a <_strtod_l+0x73a>
 8004d76:	e65a      	b.n	8004a2e <_strtod_l+0x43e>
 8004d78:	2e00      	cmp	r6, #0
 8004d7a:	dd07      	ble.n	8004d8c <_strtod_l+0x79c>
 8004d7c:	4649      	mov	r1, r9
 8004d7e:	9805      	ldr	r0, [sp, #20]
 8004d80:	4632      	mov	r2, r6
 8004d82:	f003 f801 	bl	8007d88 <__lshift>
 8004d86:	4681      	mov	r9, r0
 8004d88:	2800      	cmp	r0, #0
 8004d8a:	d0d8      	beq.n	8004d3e <_strtod_l+0x74e>
 8004d8c:	2f00      	cmp	r7, #0
 8004d8e:	dd08      	ble.n	8004da2 <_strtod_l+0x7b2>
 8004d90:	4641      	mov	r1, r8
 8004d92:	9805      	ldr	r0, [sp, #20]
 8004d94:	463a      	mov	r2, r7
 8004d96:	f002 fff7 	bl	8007d88 <__lshift>
 8004d9a:	4680      	mov	r8, r0
 8004d9c:	2800      	cmp	r0, #0
 8004d9e:	f43f ae46 	beq.w	8004a2e <_strtod_l+0x43e>
 8004da2:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8004da4:	9805      	ldr	r0, [sp, #20]
 8004da6:	464a      	mov	r2, r9
 8004da8:	f003 f876 	bl	8007e98 <__mdiff>
 8004dac:	4604      	mov	r4, r0
 8004dae:	2800      	cmp	r0, #0
 8004db0:	f43f ae3d 	beq.w	8004a2e <_strtod_l+0x43e>
 8004db4:	68c3      	ldr	r3, [r0, #12]
 8004db6:	930f      	str	r3, [sp, #60]	@ 0x3c
 8004db8:	2300      	movs	r3, #0
 8004dba:	60c3      	str	r3, [r0, #12]
 8004dbc:	4641      	mov	r1, r8
 8004dbe:	f003 f84f 	bl	8007e60 <__mcmp>
 8004dc2:	2800      	cmp	r0, #0
 8004dc4:	da46      	bge.n	8004e54 <_strtod_l+0x864>
 8004dc6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8004dc8:	ea53 030a 	orrs.w	r3, r3, sl
 8004dcc:	d16c      	bne.n	8004ea8 <_strtod_l+0x8b8>
 8004dce:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d168      	bne.n	8004ea8 <_strtod_l+0x8b8>
 8004dd6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8004dda:	0d1b      	lsrs	r3, r3, #20
 8004ddc:	051b      	lsls	r3, r3, #20
 8004dde:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8004de2:	d961      	bls.n	8004ea8 <_strtod_l+0x8b8>
 8004de4:	6963      	ldr	r3, [r4, #20]
 8004de6:	b913      	cbnz	r3, 8004dee <_strtod_l+0x7fe>
 8004de8:	6923      	ldr	r3, [r4, #16]
 8004dea:	2b01      	cmp	r3, #1
 8004dec:	dd5c      	ble.n	8004ea8 <_strtod_l+0x8b8>
 8004dee:	4621      	mov	r1, r4
 8004df0:	2201      	movs	r2, #1
 8004df2:	9805      	ldr	r0, [sp, #20]
 8004df4:	f002 ffc8 	bl	8007d88 <__lshift>
 8004df8:	4641      	mov	r1, r8
 8004dfa:	4604      	mov	r4, r0
 8004dfc:	f003 f830 	bl	8007e60 <__mcmp>
 8004e00:	2800      	cmp	r0, #0
 8004e02:	dd51      	ble.n	8004ea8 <_strtod_l+0x8b8>
 8004e04:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8004e08:	9a08      	ldr	r2, [sp, #32]
 8004e0a:	0d1b      	lsrs	r3, r3, #20
 8004e0c:	051b      	lsls	r3, r3, #20
 8004e0e:	2a00      	cmp	r2, #0
 8004e10:	d06b      	beq.n	8004eea <_strtod_l+0x8fa>
 8004e12:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8004e16:	d868      	bhi.n	8004eea <_strtod_l+0x8fa>
 8004e18:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8004e1c:	f67f ae9d 	bls.w	8004b5a <_strtod_l+0x56a>
 8004e20:	4b0a      	ldr	r3, [pc, #40]	@ (8004e4c <_strtod_l+0x85c>)
 8004e22:	4650      	mov	r0, sl
 8004e24:	4659      	mov	r1, fp
 8004e26:	2200      	movs	r2, #0
 8004e28:	f7fb fbe6 	bl	80005f8 <__aeabi_dmul>
 8004e2c:	4b08      	ldr	r3, [pc, #32]	@ (8004e50 <_strtod_l+0x860>)
 8004e2e:	400b      	ands	r3, r1
 8004e30:	4682      	mov	sl, r0
 8004e32:	468b      	mov	fp, r1
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	f47f ae05 	bne.w	8004a44 <_strtod_l+0x454>
 8004e3a:	9a05      	ldr	r2, [sp, #20]
 8004e3c:	2322      	movs	r3, #34	@ 0x22
 8004e3e:	6013      	str	r3, [r2, #0]
 8004e40:	e600      	b.n	8004a44 <_strtod_l+0x454>
 8004e42:	bf00      	nop
 8004e44:	08008ce8 	.word	0x08008ce8
 8004e48:	fffffc02 	.word	0xfffffc02
 8004e4c:	39500000 	.word	0x39500000
 8004e50:	7ff00000 	.word	0x7ff00000
 8004e54:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8004e58:	d165      	bne.n	8004f26 <_strtod_l+0x936>
 8004e5a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8004e5c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8004e60:	b35a      	cbz	r2, 8004eba <_strtod_l+0x8ca>
 8004e62:	4a9f      	ldr	r2, [pc, #636]	@ (80050e0 <_strtod_l+0xaf0>)
 8004e64:	4293      	cmp	r3, r2
 8004e66:	d12b      	bne.n	8004ec0 <_strtod_l+0x8d0>
 8004e68:	9b08      	ldr	r3, [sp, #32]
 8004e6a:	4651      	mov	r1, sl
 8004e6c:	b303      	cbz	r3, 8004eb0 <_strtod_l+0x8c0>
 8004e6e:	4b9d      	ldr	r3, [pc, #628]	@ (80050e4 <_strtod_l+0xaf4>)
 8004e70:	465a      	mov	r2, fp
 8004e72:	4013      	ands	r3, r2
 8004e74:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8004e78:	f04f 32ff 	mov.w	r2, #4294967295
 8004e7c:	d81b      	bhi.n	8004eb6 <_strtod_l+0x8c6>
 8004e7e:	0d1b      	lsrs	r3, r3, #20
 8004e80:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8004e84:	fa02 f303 	lsl.w	r3, r2, r3
 8004e88:	4299      	cmp	r1, r3
 8004e8a:	d119      	bne.n	8004ec0 <_strtod_l+0x8d0>
 8004e8c:	4b96      	ldr	r3, [pc, #600]	@ (80050e8 <_strtod_l+0xaf8>)
 8004e8e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8004e90:	429a      	cmp	r2, r3
 8004e92:	d102      	bne.n	8004e9a <_strtod_l+0x8aa>
 8004e94:	3101      	adds	r1, #1
 8004e96:	f43f adca 	beq.w	8004a2e <_strtod_l+0x43e>
 8004e9a:	4b92      	ldr	r3, [pc, #584]	@ (80050e4 <_strtod_l+0xaf4>)
 8004e9c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8004e9e:	401a      	ands	r2, r3
 8004ea0:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8004ea4:	f04f 0a00 	mov.w	sl, #0
 8004ea8:	9b08      	ldr	r3, [sp, #32]
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d1b8      	bne.n	8004e20 <_strtod_l+0x830>
 8004eae:	e5c9      	b.n	8004a44 <_strtod_l+0x454>
 8004eb0:	f04f 33ff 	mov.w	r3, #4294967295
 8004eb4:	e7e8      	b.n	8004e88 <_strtod_l+0x898>
 8004eb6:	4613      	mov	r3, r2
 8004eb8:	e7e6      	b.n	8004e88 <_strtod_l+0x898>
 8004eba:	ea53 030a 	orrs.w	r3, r3, sl
 8004ebe:	d0a1      	beq.n	8004e04 <_strtod_l+0x814>
 8004ec0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8004ec2:	b1db      	cbz	r3, 8004efc <_strtod_l+0x90c>
 8004ec4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8004ec6:	4213      	tst	r3, r2
 8004ec8:	d0ee      	beq.n	8004ea8 <_strtod_l+0x8b8>
 8004eca:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8004ecc:	9a08      	ldr	r2, [sp, #32]
 8004ece:	4650      	mov	r0, sl
 8004ed0:	4659      	mov	r1, fp
 8004ed2:	b1bb      	cbz	r3, 8004f04 <_strtod_l+0x914>
 8004ed4:	f7ff fb6c 	bl	80045b0 <sulp>
 8004ed8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004edc:	ec53 2b10 	vmov	r2, r3, d0
 8004ee0:	f7fb f9d4 	bl	800028c <__adddf3>
 8004ee4:	4682      	mov	sl, r0
 8004ee6:	468b      	mov	fp, r1
 8004ee8:	e7de      	b.n	8004ea8 <_strtod_l+0x8b8>
 8004eea:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8004eee:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8004ef2:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8004ef6:	f04f 3aff 	mov.w	sl, #4294967295
 8004efa:	e7d5      	b.n	8004ea8 <_strtod_l+0x8b8>
 8004efc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8004efe:	ea13 0f0a 	tst.w	r3, sl
 8004f02:	e7e1      	b.n	8004ec8 <_strtod_l+0x8d8>
 8004f04:	f7ff fb54 	bl	80045b0 <sulp>
 8004f08:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004f0c:	ec53 2b10 	vmov	r2, r3, d0
 8004f10:	f7fb f9ba 	bl	8000288 <__aeabi_dsub>
 8004f14:	2200      	movs	r2, #0
 8004f16:	2300      	movs	r3, #0
 8004f18:	4682      	mov	sl, r0
 8004f1a:	468b      	mov	fp, r1
 8004f1c:	f7fb fdd4 	bl	8000ac8 <__aeabi_dcmpeq>
 8004f20:	2800      	cmp	r0, #0
 8004f22:	d0c1      	beq.n	8004ea8 <_strtod_l+0x8b8>
 8004f24:	e619      	b.n	8004b5a <_strtod_l+0x56a>
 8004f26:	4641      	mov	r1, r8
 8004f28:	4620      	mov	r0, r4
 8004f2a:	f003 f911 	bl	8008150 <__ratio>
 8004f2e:	ec57 6b10 	vmov	r6, r7, d0
 8004f32:	2200      	movs	r2, #0
 8004f34:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8004f38:	4630      	mov	r0, r6
 8004f3a:	4639      	mov	r1, r7
 8004f3c:	f7fb fdd8 	bl	8000af0 <__aeabi_dcmple>
 8004f40:	2800      	cmp	r0, #0
 8004f42:	d06f      	beq.n	8005024 <_strtod_l+0xa34>
 8004f44:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d17a      	bne.n	8005040 <_strtod_l+0xa50>
 8004f4a:	f1ba 0f00 	cmp.w	sl, #0
 8004f4e:	d158      	bne.n	8005002 <_strtod_l+0xa12>
 8004f50:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004f52:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d15a      	bne.n	8005010 <_strtod_l+0xa20>
 8004f5a:	4b64      	ldr	r3, [pc, #400]	@ (80050ec <_strtod_l+0xafc>)
 8004f5c:	2200      	movs	r2, #0
 8004f5e:	4630      	mov	r0, r6
 8004f60:	4639      	mov	r1, r7
 8004f62:	f7fb fdbb 	bl	8000adc <__aeabi_dcmplt>
 8004f66:	2800      	cmp	r0, #0
 8004f68:	d159      	bne.n	800501e <_strtod_l+0xa2e>
 8004f6a:	4630      	mov	r0, r6
 8004f6c:	4639      	mov	r1, r7
 8004f6e:	4b60      	ldr	r3, [pc, #384]	@ (80050f0 <_strtod_l+0xb00>)
 8004f70:	2200      	movs	r2, #0
 8004f72:	f7fb fb41 	bl	80005f8 <__aeabi_dmul>
 8004f76:	4606      	mov	r6, r0
 8004f78:	460f      	mov	r7, r1
 8004f7a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8004f7e:	9606      	str	r6, [sp, #24]
 8004f80:	9307      	str	r3, [sp, #28]
 8004f82:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004f86:	4d57      	ldr	r5, [pc, #348]	@ (80050e4 <_strtod_l+0xaf4>)
 8004f88:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8004f8c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004f8e:	401d      	ands	r5, r3
 8004f90:	4b58      	ldr	r3, [pc, #352]	@ (80050f4 <_strtod_l+0xb04>)
 8004f92:	429d      	cmp	r5, r3
 8004f94:	f040 80b2 	bne.w	80050fc <_strtod_l+0xb0c>
 8004f98:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004f9a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8004f9e:	ec4b ab10 	vmov	d0, sl, fp
 8004fa2:	f003 f80d 	bl	8007fc0 <__ulp>
 8004fa6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004faa:	ec51 0b10 	vmov	r0, r1, d0
 8004fae:	f7fb fb23 	bl	80005f8 <__aeabi_dmul>
 8004fb2:	4652      	mov	r2, sl
 8004fb4:	465b      	mov	r3, fp
 8004fb6:	f7fb f969 	bl	800028c <__adddf3>
 8004fba:	460b      	mov	r3, r1
 8004fbc:	4949      	ldr	r1, [pc, #292]	@ (80050e4 <_strtod_l+0xaf4>)
 8004fbe:	4a4e      	ldr	r2, [pc, #312]	@ (80050f8 <_strtod_l+0xb08>)
 8004fc0:	4019      	ands	r1, r3
 8004fc2:	4291      	cmp	r1, r2
 8004fc4:	4682      	mov	sl, r0
 8004fc6:	d942      	bls.n	800504e <_strtod_l+0xa5e>
 8004fc8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8004fca:	4b47      	ldr	r3, [pc, #284]	@ (80050e8 <_strtod_l+0xaf8>)
 8004fcc:	429a      	cmp	r2, r3
 8004fce:	d103      	bne.n	8004fd8 <_strtod_l+0x9e8>
 8004fd0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8004fd2:	3301      	adds	r3, #1
 8004fd4:	f43f ad2b 	beq.w	8004a2e <_strtod_l+0x43e>
 8004fd8:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 80050e8 <_strtod_l+0xaf8>
 8004fdc:	f04f 3aff 	mov.w	sl, #4294967295
 8004fe0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8004fe2:	9805      	ldr	r0, [sp, #20]
 8004fe4:	f002 fcb8 	bl	8007958 <_Bfree>
 8004fe8:	9805      	ldr	r0, [sp, #20]
 8004fea:	4649      	mov	r1, r9
 8004fec:	f002 fcb4 	bl	8007958 <_Bfree>
 8004ff0:	9805      	ldr	r0, [sp, #20]
 8004ff2:	4641      	mov	r1, r8
 8004ff4:	f002 fcb0 	bl	8007958 <_Bfree>
 8004ff8:	9805      	ldr	r0, [sp, #20]
 8004ffa:	4621      	mov	r1, r4
 8004ffc:	f002 fcac 	bl	8007958 <_Bfree>
 8005000:	e618      	b.n	8004c34 <_strtod_l+0x644>
 8005002:	f1ba 0f01 	cmp.w	sl, #1
 8005006:	d103      	bne.n	8005010 <_strtod_l+0xa20>
 8005008:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800500a:	2b00      	cmp	r3, #0
 800500c:	f43f ada5 	beq.w	8004b5a <_strtod_l+0x56a>
 8005010:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 80050c0 <_strtod_l+0xad0>
 8005014:	4f35      	ldr	r7, [pc, #212]	@ (80050ec <_strtod_l+0xafc>)
 8005016:	ed8d 7b06 	vstr	d7, [sp, #24]
 800501a:	2600      	movs	r6, #0
 800501c:	e7b1      	b.n	8004f82 <_strtod_l+0x992>
 800501e:	4f34      	ldr	r7, [pc, #208]	@ (80050f0 <_strtod_l+0xb00>)
 8005020:	2600      	movs	r6, #0
 8005022:	e7aa      	b.n	8004f7a <_strtod_l+0x98a>
 8005024:	4b32      	ldr	r3, [pc, #200]	@ (80050f0 <_strtod_l+0xb00>)
 8005026:	4630      	mov	r0, r6
 8005028:	4639      	mov	r1, r7
 800502a:	2200      	movs	r2, #0
 800502c:	f7fb fae4 	bl	80005f8 <__aeabi_dmul>
 8005030:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005032:	4606      	mov	r6, r0
 8005034:	460f      	mov	r7, r1
 8005036:	2b00      	cmp	r3, #0
 8005038:	d09f      	beq.n	8004f7a <_strtod_l+0x98a>
 800503a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800503e:	e7a0      	b.n	8004f82 <_strtod_l+0x992>
 8005040:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 80050c8 <_strtod_l+0xad8>
 8005044:	ed8d 7b06 	vstr	d7, [sp, #24]
 8005048:	ec57 6b17 	vmov	r6, r7, d7
 800504c:	e799      	b.n	8004f82 <_strtod_l+0x992>
 800504e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8005052:	9b08      	ldr	r3, [sp, #32]
 8005054:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8005058:	2b00      	cmp	r3, #0
 800505a:	d1c1      	bne.n	8004fe0 <_strtod_l+0x9f0>
 800505c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8005060:	0d1b      	lsrs	r3, r3, #20
 8005062:	051b      	lsls	r3, r3, #20
 8005064:	429d      	cmp	r5, r3
 8005066:	d1bb      	bne.n	8004fe0 <_strtod_l+0x9f0>
 8005068:	4630      	mov	r0, r6
 800506a:	4639      	mov	r1, r7
 800506c:	f7fb fe24 	bl	8000cb8 <__aeabi_d2lz>
 8005070:	f7fb fa94 	bl	800059c <__aeabi_l2d>
 8005074:	4602      	mov	r2, r0
 8005076:	460b      	mov	r3, r1
 8005078:	4630      	mov	r0, r6
 800507a:	4639      	mov	r1, r7
 800507c:	f7fb f904 	bl	8000288 <__aeabi_dsub>
 8005080:	460b      	mov	r3, r1
 8005082:	4602      	mov	r2, r0
 8005084:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8005088:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800508c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800508e:	ea46 060a 	orr.w	r6, r6, sl
 8005092:	431e      	orrs	r6, r3
 8005094:	d06f      	beq.n	8005176 <_strtod_l+0xb86>
 8005096:	a30e      	add	r3, pc, #56	@ (adr r3, 80050d0 <_strtod_l+0xae0>)
 8005098:	e9d3 2300 	ldrd	r2, r3, [r3]
 800509c:	f7fb fd1e 	bl	8000adc <__aeabi_dcmplt>
 80050a0:	2800      	cmp	r0, #0
 80050a2:	f47f accf 	bne.w	8004a44 <_strtod_l+0x454>
 80050a6:	a30c      	add	r3, pc, #48	@ (adr r3, 80050d8 <_strtod_l+0xae8>)
 80050a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050ac:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80050b0:	f7fb fd32 	bl	8000b18 <__aeabi_dcmpgt>
 80050b4:	2800      	cmp	r0, #0
 80050b6:	d093      	beq.n	8004fe0 <_strtod_l+0x9f0>
 80050b8:	e4c4      	b.n	8004a44 <_strtod_l+0x454>
 80050ba:	bf00      	nop
 80050bc:	f3af 8000 	nop.w
 80050c0:	00000000 	.word	0x00000000
 80050c4:	bff00000 	.word	0xbff00000
 80050c8:	00000000 	.word	0x00000000
 80050cc:	3ff00000 	.word	0x3ff00000
 80050d0:	94a03595 	.word	0x94a03595
 80050d4:	3fdfffff 	.word	0x3fdfffff
 80050d8:	35afe535 	.word	0x35afe535
 80050dc:	3fe00000 	.word	0x3fe00000
 80050e0:	000fffff 	.word	0x000fffff
 80050e4:	7ff00000 	.word	0x7ff00000
 80050e8:	7fefffff 	.word	0x7fefffff
 80050ec:	3ff00000 	.word	0x3ff00000
 80050f0:	3fe00000 	.word	0x3fe00000
 80050f4:	7fe00000 	.word	0x7fe00000
 80050f8:	7c9fffff 	.word	0x7c9fffff
 80050fc:	9b08      	ldr	r3, [sp, #32]
 80050fe:	b323      	cbz	r3, 800514a <_strtod_l+0xb5a>
 8005100:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8005104:	d821      	bhi.n	800514a <_strtod_l+0xb5a>
 8005106:	a328      	add	r3, pc, #160	@ (adr r3, 80051a8 <_strtod_l+0xbb8>)
 8005108:	e9d3 2300 	ldrd	r2, r3, [r3]
 800510c:	4630      	mov	r0, r6
 800510e:	4639      	mov	r1, r7
 8005110:	f7fb fcee 	bl	8000af0 <__aeabi_dcmple>
 8005114:	b1a0      	cbz	r0, 8005140 <_strtod_l+0xb50>
 8005116:	4639      	mov	r1, r7
 8005118:	4630      	mov	r0, r6
 800511a:	f7fb fd45 	bl	8000ba8 <__aeabi_d2uiz>
 800511e:	2801      	cmp	r0, #1
 8005120:	bf38      	it	cc
 8005122:	2001      	movcc	r0, #1
 8005124:	f7fb f9ee 	bl	8000504 <__aeabi_ui2d>
 8005128:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800512a:	4606      	mov	r6, r0
 800512c:	460f      	mov	r7, r1
 800512e:	b9fb      	cbnz	r3, 8005170 <_strtod_l+0xb80>
 8005130:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8005134:	9014      	str	r0, [sp, #80]	@ 0x50
 8005136:	9315      	str	r3, [sp, #84]	@ 0x54
 8005138:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800513c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8005140:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8005142:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8005146:	1b5b      	subs	r3, r3, r5
 8005148:	9311      	str	r3, [sp, #68]	@ 0x44
 800514a:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800514e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8005152:	f002 ff35 	bl	8007fc0 <__ulp>
 8005156:	4650      	mov	r0, sl
 8005158:	ec53 2b10 	vmov	r2, r3, d0
 800515c:	4659      	mov	r1, fp
 800515e:	f7fb fa4b 	bl	80005f8 <__aeabi_dmul>
 8005162:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8005166:	f7fb f891 	bl	800028c <__adddf3>
 800516a:	4682      	mov	sl, r0
 800516c:	468b      	mov	fp, r1
 800516e:	e770      	b.n	8005052 <_strtod_l+0xa62>
 8005170:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8005174:	e7e0      	b.n	8005138 <_strtod_l+0xb48>
 8005176:	a30e      	add	r3, pc, #56	@ (adr r3, 80051b0 <_strtod_l+0xbc0>)
 8005178:	e9d3 2300 	ldrd	r2, r3, [r3]
 800517c:	f7fb fcae 	bl	8000adc <__aeabi_dcmplt>
 8005180:	e798      	b.n	80050b4 <_strtod_l+0xac4>
 8005182:	2300      	movs	r3, #0
 8005184:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005186:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8005188:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800518a:	6013      	str	r3, [r2, #0]
 800518c:	f7ff ba6d 	b.w	800466a <_strtod_l+0x7a>
 8005190:	2a65      	cmp	r2, #101	@ 0x65
 8005192:	f43f ab66 	beq.w	8004862 <_strtod_l+0x272>
 8005196:	2a45      	cmp	r2, #69	@ 0x45
 8005198:	f43f ab63 	beq.w	8004862 <_strtod_l+0x272>
 800519c:	2301      	movs	r3, #1
 800519e:	f7ff bb9e 	b.w	80048de <_strtod_l+0x2ee>
 80051a2:	bf00      	nop
 80051a4:	f3af 8000 	nop.w
 80051a8:	ffc00000 	.word	0xffc00000
 80051ac:	41dfffff 	.word	0x41dfffff
 80051b0:	94a03595 	.word	0x94a03595
 80051b4:	3fcfffff 	.word	0x3fcfffff

080051b8 <_strtod_r>:
 80051b8:	4b01      	ldr	r3, [pc, #4]	@ (80051c0 <_strtod_r+0x8>)
 80051ba:	f7ff ba19 	b.w	80045f0 <_strtod_l>
 80051be:	bf00      	nop
 80051c0:	20000018 	.word	0x20000018

080051c4 <__cvt>:
 80051c4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80051c8:	ec57 6b10 	vmov	r6, r7, d0
 80051cc:	2f00      	cmp	r7, #0
 80051ce:	460c      	mov	r4, r1
 80051d0:	4619      	mov	r1, r3
 80051d2:	463b      	mov	r3, r7
 80051d4:	bfbb      	ittet	lt
 80051d6:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80051da:	461f      	movlt	r7, r3
 80051dc:	2300      	movge	r3, #0
 80051de:	232d      	movlt	r3, #45	@ 0x2d
 80051e0:	700b      	strb	r3, [r1, #0]
 80051e2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80051e4:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80051e8:	4691      	mov	r9, r2
 80051ea:	f023 0820 	bic.w	r8, r3, #32
 80051ee:	bfbc      	itt	lt
 80051f0:	4632      	movlt	r2, r6
 80051f2:	4616      	movlt	r6, r2
 80051f4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80051f8:	d005      	beq.n	8005206 <__cvt+0x42>
 80051fa:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80051fe:	d100      	bne.n	8005202 <__cvt+0x3e>
 8005200:	3401      	adds	r4, #1
 8005202:	2102      	movs	r1, #2
 8005204:	e000      	b.n	8005208 <__cvt+0x44>
 8005206:	2103      	movs	r1, #3
 8005208:	ab03      	add	r3, sp, #12
 800520a:	9301      	str	r3, [sp, #4]
 800520c:	ab02      	add	r3, sp, #8
 800520e:	9300      	str	r3, [sp, #0]
 8005210:	ec47 6b10 	vmov	d0, r6, r7
 8005214:	4653      	mov	r3, sl
 8005216:	4622      	mov	r2, r4
 8005218:	f001 f94e 	bl	80064b8 <_dtoa_r>
 800521c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8005220:	4605      	mov	r5, r0
 8005222:	d119      	bne.n	8005258 <__cvt+0x94>
 8005224:	f019 0f01 	tst.w	r9, #1
 8005228:	d00e      	beq.n	8005248 <__cvt+0x84>
 800522a:	eb00 0904 	add.w	r9, r0, r4
 800522e:	2200      	movs	r2, #0
 8005230:	2300      	movs	r3, #0
 8005232:	4630      	mov	r0, r6
 8005234:	4639      	mov	r1, r7
 8005236:	f7fb fc47 	bl	8000ac8 <__aeabi_dcmpeq>
 800523a:	b108      	cbz	r0, 8005240 <__cvt+0x7c>
 800523c:	f8cd 900c 	str.w	r9, [sp, #12]
 8005240:	2230      	movs	r2, #48	@ 0x30
 8005242:	9b03      	ldr	r3, [sp, #12]
 8005244:	454b      	cmp	r3, r9
 8005246:	d31e      	bcc.n	8005286 <__cvt+0xc2>
 8005248:	9b03      	ldr	r3, [sp, #12]
 800524a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800524c:	1b5b      	subs	r3, r3, r5
 800524e:	4628      	mov	r0, r5
 8005250:	6013      	str	r3, [r2, #0]
 8005252:	b004      	add	sp, #16
 8005254:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005258:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800525c:	eb00 0904 	add.w	r9, r0, r4
 8005260:	d1e5      	bne.n	800522e <__cvt+0x6a>
 8005262:	7803      	ldrb	r3, [r0, #0]
 8005264:	2b30      	cmp	r3, #48	@ 0x30
 8005266:	d10a      	bne.n	800527e <__cvt+0xba>
 8005268:	2200      	movs	r2, #0
 800526a:	2300      	movs	r3, #0
 800526c:	4630      	mov	r0, r6
 800526e:	4639      	mov	r1, r7
 8005270:	f7fb fc2a 	bl	8000ac8 <__aeabi_dcmpeq>
 8005274:	b918      	cbnz	r0, 800527e <__cvt+0xba>
 8005276:	f1c4 0401 	rsb	r4, r4, #1
 800527a:	f8ca 4000 	str.w	r4, [sl]
 800527e:	f8da 3000 	ldr.w	r3, [sl]
 8005282:	4499      	add	r9, r3
 8005284:	e7d3      	b.n	800522e <__cvt+0x6a>
 8005286:	1c59      	adds	r1, r3, #1
 8005288:	9103      	str	r1, [sp, #12]
 800528a:	701a      	strb	r2, [r3, #0]
 800528c:	e7d9      	b.n	8005242 <__cvt+0x7e>

0800528e <__exponent>:
 800528e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005290:	2900      	cmp	r1, #0
 8005292:	bfba      	itte	lt
 8005294:	4249      	neglt	r1, r1
 8005296:	232d      	movlt	r3, #45	@ 0x2d
 8005298:	232b      	movge	r3, #43	@ 0x2b
 800529a:	2909      	cmp	r1, #9
 800529c:	7002      	strb	r2, [r0, #0]
 800529e:	7043      	strb	r3, [r0, #1]
 80052a0:	dd29      	ble.n	80052f6 <__exponent+0x68>
 80052a2:	f10d 0307 	add.w	r3, sp, #7
 80052a6:	461d      	mov	r5, r3
 80052a8:	270a      	movs	r7, #10
 80052aa:	461a      	mov	r2, r3
 80052ac:	fbb1 f6f7 	udiv	r6, r1, r7
 80052b0:	fb07 1416 	mls	r4, r7, r6, r1
 80052b4:	3430      	adds	r4, #48	@ 0x30
 80052b6:	f802 4c01 	strb.w	r4, [r2, #-1]
 80052ba:	460c      	mov	r4, r1
 80052bc:	2c63      	cmp	r4, #99	@ 0x63
 80052be:	f103 33ff 	add.w	r3, r3, #4294967295
 80052c2:	4631      	mov	r1, r6
 80052c4:	dcf1      	bgt.n	80052aa <__exponent+0x1c>
 80052c6:	3130      	adds	r1, #48	@ 0x30
 80052c8:	1e94      	subs	r4, r2, #2
 80052ca:	f803 1c01 	strb.w	r1, [r3, #-1]
 80052ce:	1c41      	adds	r1, r0, #1
 80052d0:	4623      	mov	r3, r4
 80052d2:	42ab      	cmp	r3, r5
 80052d4:	d30a      	bcc.n	80052ec <__exponent+0x5e>
 80052d6:	f10d 0309 	add.w	r3, sp, #9
 80052da:	1a9b      	subs	r3, r3, r2
 80052dc:	42ac      	cmp	r4, r5
 80052de:	bf88      	it	hi
 80052e0:	2300      	movhi	r3, #0
 80052e2:	3302      	adds	r3, #2
 80052e4:	4403      	add	r3, r0
 80052e6:	1a18      	subs	r0, r3, r0
 80052e8:	b003      	add	sp, #12
 80052ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80052ec:	f813 6b01 	ldrb.w	r6, [r3], #1
 80052f0:	f801 6f01 	strb.w	r6, [r1, #1]!
 80052f4:	e7ed      	b.n	80052d2 <__exponent+0x44>
 80052f6:	2330      	movs	r3, #48	@ 0x30
 80052f8:	3130      	adds	r1, #48	@ 0x30
 80052fa:	7083      	strb	r3, [r0, #2]
 80052fc:	70c1      	strb	r1, [r0, #3]
 80052fe:	1d03      	adds	r3, r0, #4
 8005300:	e7f1      	b.n	80052e6 <__exponent+0x58>
	...

08005304 <_printf_float>:
 8005304:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005308:	b08d      	sub	sp, #52	@ 0x34
 800530a:	460c      	mov	r4, r1
 800530c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8005310:	4616      	mov	r6, r2
 8005312:	461f      	mov	r7, r3
 8005314:	4605      	mov	r5, r0
 8005316:	f000 ff95 	bl	8006244 <_localeconv_r>
 800531a:	6803      	ldr	r3, [r0, #0]
 800531c:	9304      	str	r3, [sp, #16]
 800531e:	4618      	mov	r0, r3
 8005320:	f7fa ffa6 	bl	8000270 <strlen>
 8005324:	2300      	movs	r3, #0
 8005326:	930a      	str	r3, [sp, #40]	@ 0x28
 8005328:	f8d8 3000 	ldr.w	r3, [r8]
 800532c:	9005      	str	r0, [sp, #20]
 800532e:	3307      	adds	r3, #7
 8005330:	f023 0307 	bic.w	r3, r3, #7
 8005334:	f103 0208 	add.w	r2, r3, #8
 8005338:	f894 a018 	ldrb.w	sl, [r4, #24]
 800533c:	f8d4 b000 	ldr.w	fp, [r4]
 8005340:	f8c8 2000 	str.w	r2, [r8]
 8005344:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005348:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800534c:	9307      	str	r3, [sp, #28]
 800534e:	f8cd 8018 	str.w	r8, [sp, #24]
 8005352:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8005356:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800535a:	4b9c      	ldr	r3, [pc, #624]	@ (80055cc <_printf_float+0x2c8>)
 800535c:	f04f 32ff 	mov.w	r2, #4294967295
 8005360:	f7fb fbe4 	bl	8000b2c <__aeabi_dcmpun>
 8005364:	bb70      	cbnz	r0, 80053c4 <_printf_float+0xc0>
 8005366:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800536a:	4b98      	ldr	r3, [pc, #608]	@ (80055cc <_printf_float+0x2c8>)
 800536c:	f04f 32ff 	mov.w	r2, #4294967295
 8005370:	f7fb fbbe 	bl	8000af0 <__aeabi_dcmple>
 8005374:	bb30      	cbnz	r0, 80053c4 <_printf_float+0xc0>
 8005376:	2200      	movs	r2, #0
 8005378:	2300      	movs	r3, #0
 800537a:	4640      	mov	r0, r8
 800537c:	4649      	mov	r1, r9
 800537e:	f7fb fbad 	bl	8000adc <__aeabi_dcmplt>
 8005382:	b110      	cbz	r0, 800538a <_printf_float+0x86>
 8005384:	232d      	movs	r3, #45	@ 0x2d
 8005386:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800538a:	4a91      	ldr	r2, [pc, #580]	@ (80055d0 <_printf_float+0x2cc>)
 800538c:	4b91      	ldr	r3, [pc, #580]	@ (80055d4 <_printf_float+0x2d0>)
 800538e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8005392:	bf94      	ite	ls
 8005394:	4690      	movls	r8, r2
 8005396:	4698      	movhi	r8, r3
 8005398:	2303      	movs	r3, #3
 800539a:	6123      	str	r3, [r4, #16]
 800539c:	f02b 0304 	bic.w	r3, fp, #4
 80053a0:	6023      	str	r3, [r4, #0]
 80053a2:	f04f 0900 	mov.w	r9, #0
 80053a6:	9700      	str	r7, [sp, #0]
 80053a8:	4633      	mov	r3, r6
 80053aa:	aa0b      	add	r2, sp, #44	@ 0x2c
 80053ac:	4621      	mov	r1, r4
 80053ae:	4628      	mov	r0, r5
 80053b0:	f000 f9d2 	bl	8005758 <_printf_common>
 80053b4:	3001      	adds	r0, #1
 80053b6:	f040 808d 	bne.w	80054d4 <_printf_float+0x1d0>
 80053ba:	f04f 30ff 	mov.w	r0, #4294967295
 80053be:	b00d      	add	sp, #52	@ 0x34
 80053c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80053c4:	4642      	mov	r2, r8
 80053c6:	464b      	mov	r3, r9
 80053c8:	4640      	mov	r0, r8
 80053ca:	4649      	mov	r1, r9
 80053cc:	f7fb fbae 	bl	8000b2c <__aeabi_dcmpun>
 80053d0:	b140      	cbz	r0, 80053e4 <_printf_float+0xe0>
 80053d2:	464b      	mov	r3, r9
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	bfbc      	itt	lt
 80053d8:	232d      	movlt	r3, #45	@ 0x2d
 80053da:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80053de:	4a7e      	ldr	r2, [pc, #504]	@ (80055d8 <_printf_float+0x2d4>)
 80053e0:	4b7e      	ldr	r3, [pc, #504]	@ (80055dc <_printf_float+0x2d8>)
 80053e2:	e7d4      	b.n	800538e <_printf_float+0x8a>
 80053e4:	6863      	ldr	r3, [r4, #4]
 80053e6:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80053ea:	9206      	str	r2, [sp, #24]
 80053ec:	1c5a      	adds	r2, r3, #1
 80053ee:	d13b      	bne.n	8005468 <_printf_float+0x164>
 80053f0:	2306      	movs	r3, #6
 80053f2:	6063      	str	r3, [r4, #4]
 80053f4:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80053f8:	2300      	movs	r3, #0
 80053fa:	6022      	str	r2, [r4, #0]
 80053fc:	9303      	str	r3, [sp, #12]
 80053fe:	ab0a      	add	r3, sp, #40	@ 0x28
 8005400:	e9cd a301 	strd	sl, r3, [sp, #4]
 8005404:	ab09      	add	r3, sp, #36	@ 0x24
 8005406:	9300      	str	r3, [sp, #0]
 8005408:	6861      	ldr	r1, [r4, #4]
 800540a:	ec49 8b10 	vmov	d0, r8, r9
 800540e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8005412:	4628      	mov	r0, r5
 8005414:	f7ff fed6 	bl	80051c4 <__cvt>
 8005418:	9b06      	ldr	r3, [sp, #24]
 800541a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800541c:	2b47      	cmp	r3, #71	@ 0x47
 800541e:	4680      	mov	r8, r0
 8005420:	d129      	bne.n	8005476 <_printf_float+0x172>
 8005422:	1cc8      	adds	r0, r1, #3
 8005424:	db02      	blt.n	800542c <_printf_float+0x128>
 8005426:	6863      	ldr	r3, [r4, #4]
 8005428:	4299      	cmp	r1, r3
 800542a:	dd41      	ble.n	80054b0 <_printf_float+0x1ac>
 800542c:	f1aa 0a02 	sub.w	sl, sl, #2
 8005430:	fa5f fa8a 	uxtb.w	sl, sl
 8005434:	3901      	subs	r1, #1
 8005436:	4652      	mov	r2, sl
 8005438:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800543c:	9109      	str	r1, [sp, #36]	@ 0x24
 800543e:	f7ff ff26 	bl	800528e <__exponent>
 8005442:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005444:	1813      	adds	r3, r2, r0
 8005446:	2a01      	cmp	r2, #1
 8005448:	4681      	mov	r9, r0
 800544a:	6123      	str	r3, [r4, #16]
 800544c:	dc02      	bgt.n	8005454 <_printf_float+0x150>
 800544e:	6822      	ldr	r2, [r4, #0]
 8005450:	07d2      	lsls	r2, r2, #31
 8005452:	d501      	bpl.n	8005458 <_printf_float+0x154>
 8005454:	3301      	adds	r3, #1
 8005456:	6123      	str	r3, [r4, #16]
 8005458:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800545c:	2b00      	cmp	r3, #0
 800545e:	d0a2      	beq.n	80053a6 <_printf_float+0xa2>
 8005460:	232d      	movs	r3, #45	@ 0x2d
 8005462:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005466:	e79e      	b.n	80053a6 <_printf_float+0xa2>
 8005468:	9a06      	ldr	r2, [sp, #24]
 800546a:	2a47      	cmp	r2, #71	@ 0x47
 800546c:	d1c2      	bne.n	80053f4 <_printf_float+0xf0>
 800546e:	2b00      	cmp	r3, #0
 8005470:	d1c0      	bne.n	80053f4 <_printf_float+0xf0>
 8005472:	2301      	movs	r3, #1
 8005474:	e7bd      	b.n	80053f2 <_printf_float+0xee>
 8005476:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800547a:	d9db      	bls.n	8005434 <_printf_float+0x130>
 800547c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8005480:	d118      	bne.n	80054b4 <_printf_float+0x1b0>
 8005482:	2900      	cmp	r1, #0
 8005484:	6863      	ldr	r3, [r4, #4]
 8005486:	dd0b      	ble.n	80054a0 <_printf_float+0x19c>
 8005488:	6121      	str	r1, [r4, #16]
 800548a:	b913      	cbnz	r3, 8005492 <_printf_float+0x18e>
 800548c:	6822      	ldr	r2, [r4, #0]
 800548e:	07d0      	lsls	r0, r2, #31
 8005490:	d502      	bpl.n	8005498 <_printf_float+0x194>
 8005492:	3301      	adds	r3, #1
 8005494:	440b      	add	r3, r1
 8005496:	6123      	str	r3, [r4, #16]
 8005498:	65a1      	str	r1, [r4, #88]	@ 0x58
 800549a:	f04f 0900 	mov.w	r9, #0
 800549e:	e7db      	b.n	8005458 <_printf_float+0x154>
 80054a0:	b913      	cbnz	r3, 80054a8 <_printf_float+0x1a4>
 80054a2:	6822      	ldr	r2, [r4, #0]
 80054a4:	07d2      	lsls	r2, r2, #31
 80054a6:	d501      	bpl.n	80054ac <_printf_float+0x1a8>
 80054a8:	3302      	adds	r3, #2
 80054aa:	e7f4      	b.n	8005496 <_printf_float+0x192>
 80054ac:	2301      	movs	r3, #1
 80054ae:	e7f2      	b.n	8005496 <_printf_float+0x192>
 80054b0:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80054b4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80054b6:	4299      	cmp	r1, r3
 80054b8:	db05      	blt.n	80054c6 <_printf_float+0x1c2>
 80054ba:	6823      	ldr	r3, [r4, #0]
 80054bc:	6121      	str	r1, [r4, #16]
 80054be:	07d8      	lsls	r0, r3, #31
 80054c0:	d5ea      	bpl.n	8005498 <_printf_float+0x194>
 80054c2:	1c4b      	adds	r3, r1, #1
 80054c4:	e7e7      	b.n	8005496 <_printf_float+0x192>
 80054c6:	2900      	cmp	r1, #0
 80054c8:	bfd4      	ite	le
 80054ca:	f1c1 0202 	rsble	r2, r1, #2
 80054ce:	2201      	movgt	r2, #1
 80054d0:	4413      	add	r3, r2
 80054d2:	e7e0      	b.n	8005496 <_printf_float+0x192>
 80054d4:	6823      	ldr	r3, [r4, #0]
 80054d6:	055a      	lsls	r2, r3, #21
 80054d8:	d407      	bmi.n	80054ea <_printf_float+0x1e6>
 80054da:	6923      	ldr	r3, [r4, #16]
 80054dc:	4642      	mov	r2, r8
 80054de:	4631      	mov	r1, r6
 80054e0:	4628      	mov	r0, r5
 80054e2:	47b8      	blx	r7
 80054e4:	3001      	adds	r0, #1
 80054e6:	d12b      	bne.n	8005540 <_printf_float+0x23c>
 80054e8:	e767      	b.n	80053ba <_printf_float+0xb6>
 80054ea:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80054ee:	f240 80dd 	bls.w	80056ac <_printf_float+0x3a8>
 80054f2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80054f6:	2200      	movs	r2, #0
 80054f8:	2300      	movs	r3, #0
 80054fa:	f7fb fae5 	bl	8000ac8 <__aeabi_dcmpeq>
 80054fe:	2800      	cmp	r0, #0
 8005500:	d033      	beq.n	800556a <_printf_float+0x266>
 8005502:	4a37      	ldr	r2, [pc, #220]	@ (80055e0 <_printf_float+0x2dc>)
 8005504:	2301      	movs	r3, #1
 8005506:	4631      	mov	r1, r6
 8005508:	4628      	mov	r0, r5
 800550a:	47b8      	blx	r7
 800550c:	3001      	adds	r0, #1
 800550e:	f43f af54 	beq.w	80053ba <_printf_float+0xb6>
 8005512:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8005516:	4543      	cmp	r3, r8
 8005518:	db02      	blt.n	8005520 <_printf_float+0x21c>
 800551a:	6823      	ldr	r3, [r4, #0]
 800551c:	07d8      	lsls	r0, r3, #31
 800551e:	d50f      	bpl.n	8005540 <_printf_float+0x23c>
 8005520:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005524:	4631      	mov	r1, r6
 8005526:	4628      	mov	r0, r5
 8005528:	47b8      	blx	r7
 800552a:	3001      	adds	r0, #1
 800552c:	f43f af45 	beq.w	80053ba <_printf_float+0xb6>
 8005530:	f04f 0900 	mov.w	r9, #0
 8005534:	f108 38ff 	add.w	r8, r8, #4294967295
 8005538:	f104 0a1a 	add.w	sl, r4, #26
 800553c:	45c8      	cmp	r8, r9
 800553e:	dc09      	bgt.n	8005554 <_printf_float+0x250>
 8005540:	6823      	ldr	r3, [r4, #0]
 8005542:	079b      	lsls	r3, r3, #30
 8005544:	f100 8103 	bmi.w	800574e <_printf_float+0x44a>
 8005548:	68e0      	ldr	r0, [r4, #12]
 800554a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800554c:	4298      	cmp	r0, r3
 800554e:	bfb8      	it	lt
 8005550:	4618      	movlt	r0, r3
 8005552:	e734      	b.n	80053be <_printf_float+0xba>
 8005554:	2301      	movs	r3, #1
 8005556:	4652      	mov	r2, sl
 8005558:	4631      	mov	r1, r6
 800555a:	4628      	mov	r0, r5
 800555c:	47b8      	blx	r7
 800555e:	3001      	adds	r0, #1
 8005560:	f43f af2b 	beq.w	80053ba <_printf_float+0xb6>
 8005564:	f109 0901 	add.w	r9, r9, #1
 8005568:	e7e8      	b.n	800553c <_printf_float+0x238>
 800556a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800556c:	2b00      	cmp	r3, #0
 800556e:	dc39      	bgt.n	80055e4 <_printf_float+0x2e0>
 8005570:	4a1b      	ldr	r2, [pc, #108]	@ (80055e0 <_printf_float+0x2dc>)
 8005572:	2301      	movs	r3, #1
 8005574:	4631      	mov	r1, r6
 8005576:	4628      	mov	r0, r5
 8005578:	47b8      	blx	r7
 800557a:	3001      	adds	r0, #1
 800557c:	f43f af1d 	beq.w	80053ba <_printf_float+0xb6>
 8005580:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8005584:	ea59 0303 	orrs.w	r3, r9, r3
 8005588:	d102      	bne.n	8005590 <_printf_float+0x28c>
 800558a:	6823      	ldr	r3, [r4, #0]
 800558c:	07d9      	lsls	r1, r3, #31
 800558e:	d5d7      	bpl.n	8005540 <_printf_float+0x23c>
 8005590:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005594:	4631      	mov	r1, r6
 8005596:	4628      	mov	r0, r5
 8005598:	47b8      	blx	r7
 800559a:	3001      	adds	r0, #1
 800559c:	f43f af0d 	beq.w	80053ba <_printf_float+0xb6>
 80055a0:	f04f 0a00 	mov.w	sl, #0
 80055a4:	f104 0b1a 	add.w	fp, r4, #26
 80055a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80055aa:	425b      	negs	r3, r3
 80055ac:	4553      	cmp	r3, sl
 80055ae:	dc01      	bgt.n	80055b4 <_printf_float+0x2b0>
 80055b0:	464b      	mov	r3, r9
 80055b2:	e793      	b.n	80054dc <_printf_float+0x1d8>
 80055b4:	2301      	movs	r3, #1
 80055b6:	465a      	mov	r2, fp
 80055b8:	4631      	mov	r1, r6
 80055ba:	4628      	mov	r0, r5
 80055bc:	47b8      	blx	r7
 80055be:	3001      	adds	r0, #1
 80055c0:	f43f aefb 	beq.w	80053ba <_printf_float+0xb6>
 80055c4:	f10a 0a01 	add.w	sl, sl, #1
 80055c8:	e7ee      	b.n	80055a8 <_printf_float+0x2a4>
 80055ca:	bf00      	nop
 80055cc:	7fefffff 	.word	0x7fefffff
 80055d0:	08008d10 	.word	0x08008d10
 80055d4:	08008d14 	.word	0x08008d14
 80055d8:	08008d18 	.word	0x08008d18
 80055dc:	08008d1c 	.word	0x08008d1c
 80055e0:	08008d20 	.word	0x08008d20
 80055e4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80055e6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80055ea:	4553      	cmp	r3, sl
 80055ec:	bfa8      	it	ge
 80055ee:	4653      	movge	r3, sl
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	4699      	mov	r9, r3
 80055f4:	dc36      	bgt.n	8005664 <_printf_float+0x360>
 80055f6:	f04f 0b00 	mov.w	fp, #0
 80055fa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80055fe:	f104 021a 	add.w	r2, r4, #26
 8005602:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005604:	9306      	str	r3, [sp, #24]
 8005606:	eba3 0309 	sub.w	r3, r3, r9
 800560a:	455b      	cmp	r3, fp
 800560c:	dc31      	bgt.n	8005672 <_printf_float+0x36e>
 800560e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005610:	459a      	cmp	sl, r3
 8005612:	dc3a      	bgt.n	800568a <_printf_float+0x386>
 8005614:	6823      	ldr	r3, [r4, #0]
 8005616:	07da      	lsls	r2, r3, #31
 8005618:	d437      	bmi.n	800568a <_printf_float+0x386>
 800561a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800561c:	ebaa 0903 	sub.w	r9, sl, r3
 8005620:	9b06      	ldr	r3, [sp, #24]
 8005622:	ebaa 0303 	sub.w	r3, sl, r3
 8005626:	4599      	cmp	r9, r3
 8005628:	bfa8      	it	ge
 800562a:	4699      	movge	r9, r3
 800562c:	f1b9 0f00 	cmp.w	r9, #0
 8005630:	dc33      	bgt.n	800569a <_printf_float+0x396>
 8005632:	f04f 0800 	mov.w	r8, #0
 8005636:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800563a:	f104 0b1a 	add.w	fp, r4, #26
 800563e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005640:	ebaa 0303 	sub.w	r3, sl, r3
 8005644:	eba3 0309 	sub.w	r3, r3, r9
 8005648:	4543      	cmp	r3, r8
 800564a:	f77f af79 	ble.w	8005540 <_printf_float+0x23c>
 800564e:	2301      	movs	r3, #1
 8005650:	465a      	mov	r2, fp
 8005652:	4631      	mov	r1, r6
 8005654:	4628      	mov	r0, r5
 8005656:	47b8      	blx	r7
 8005658:	3001      	adds	r0, #1
 800565a:	f43f aeae 	beq.w	80053ba <_printf_float+0xb6>
 800565e:	f108 0801 	add.w	r8, r8, #1
 8005662:	e7ec      	b.n	800563e <_printf_float+0x33a>
 8005664:	4642      	mov	r2, r8
 8005666:	4631      	mov	r1, r6
 8005668:	4628      	mov	r0, r5
 800566a:	47b8      	blx	r7
 800566c:	3001      	adds	r0, #1
 800566e:	d1c2      	bne.n	80055f6 <_printf_float+0x2f2>
 8005670:	e6a3      	b.n	80053ba <_printf_float+0xb6>
 8005672:	2301      	movs	r3, #1
 8005674:	4631      	mov	r1, r6
 8005676:	4628      	mov	r0, r5
 8005678:	9206      	str	r2, [sp, #24]
 800567a:	47b8      	blx	r7
 800567c:	3001      	adds	r0, #1
 800567e:	f43f ae9c 	beq.w	80053ba <_printf_float+0xb6>
 8005682:	9a06      	ldr	r2, [sp, #24]
 8005684:	f10b 0b01 	add.w	fp, fp, #1
 8005688:	e7bb      	b.n	8005602 <_printf_float+0x2fe>
 800568a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800568e:	4631      	mov	r1, r6
 8005690:	4628      	mov	r0, r5
 8005692:	47b8      	blx	r7
 8005694:	3001      	adds	r0, #1
 8005696:	d1c0      	bne.n	800561a <_printf_float+0x316>
 8005698:	e68f      	b.n	80053ba <_printf_float+0xb6>
 800569a:	9a06      	ldr	r2, [sp, #24]
 800569c:	464b      	mov	r3, r9
 800569e:	4442      	add	r2, r8
 80056a0:	4631      	mov	r1, r6
 80056a2:	4628      	mov	r0, r5
 80056a4:	47b8      	blx	r7
 80056a6:	3001      	adds	r0, #1
 80056a8:	d1c3      	bne.n	8005632 <_printf_float+0x32e>
 80056aa:	e686      	b.n	80053ba <_printf_float+0xb6>
 80056ac:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80056b0:	f1ba 0f01 	cmp.w	sl, #1
 80056b4:	dc01      	bgt.n	80056ba <_printf_float+0x3b6>
 80056b6:	07db      	lsls	r3, r3, #31
 80056b8:	d536      	bpl.n	8005728 <_printf_float+0x424>
 80056ba:	2301      	movs	r3, #1
 80056bc:	4642      	mov	r2, r8
 80056be:	4631      	mov	r1, r6
 80056c0:	4628      	mov	r0, r5
 80056c2:	47b8      	blx	r7
 80056c4:	3001      	adds	r0, #1
 80056c6:	f43f ae78 	beq.w	80053ba <_printf_float+0xb6>
 80056ca:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80056ce:	4631      	mov	r1, r6
 80056d0:	4628      	mov	r0, r5
 80056d2:	47b8      	blx	r7
 80056d4:	3001      	adds	r0, #1
 80056d6:	f43f ae70 	beq.w	80053ba <_printf_float+0xb6>
 80056da:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80056de:	2200      	movs	r2, #0
 80056e0:	2300      	movs	r3, #0
 80056e2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80056e6:	f7fb f9ef 	bl	8000ac8 <__aeabi_dcmpeq>
 80056ea:	b9c0      	cbnz	r0, 800571e <_printf_float+0x41a>
 80056ec:	4653      	mov	r3, sl
 80056ee:	f108 0201 	add.w	r2, r8, #1
 80056f2:	4631      	mov	r1, r6
 80056f4:	4628      	mov	r0, r5
 80056f6:	47b8      	blx	r7
 80056f8:	3001      	adds	r0, #1
 80056fa:	d10c      	bne.n	8005716 <_printf_float+0x412>
 80056fc:	e65d      	b.n	80053ba <_printf_float+0xb6>
 80056fe:	2301      	movs	r3, #1
 8005700:	465a      	mov	r2, fp
 8005702:	4631      	mov	r1, r6
 8005704:	4628      	mov	r0, r5
 8005706:	47b8      	blx	r7
 8005708:	3001      	adds	r0, #1
 800570a:	f43f ae56 	beq.w	80053ba <_printf_float+0xb6>
 800570e:	f108 0801 	add.w	r8, r8, #1
 8005712:	45d0      	cmp	r8, sl
 8005714:	dbf3      	blt.n	80056fe <_printf_float+0x3fa>
 8005716:	464b      	mov	r3, r9
 8005718:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800571c:	e6df      	b.n	80054de <_printf_float+0x1da>
 800571e:	f04f 0800 	mov.w	r8, #0
 8005722:	f104 0b1a 	add.w	fp, r4, #26
 8005726:	e7f4      	b.n	8005712 <_printf_float+0x40e>
 8005728:	2301      	movs	r3, #1
 800572a:	4642      	mov	r2, r8
 800572c:	e7e1      	b.n	80056f2 <_printf_float+0x3ee>
 800572e:	2301      	movs	r3, #1
 8005730:	464a      	mov	r2, r9
 8005732:	4631      	mov	r1, r6
 8005734:	4628      	mov	r0, r5
 8005736:	47b8      	blx	r7
 8005738:	3001      	adds	r0, #1
 800573a:	f43f ae3e 	beq.w	80053ba <_printf_float+0xb6>
 800573e:	f108 0801 	add.w	r8, r8, #1
 8005742:	68e3      	ldr	r3, [r4, #12]
 8005744:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005746:	1a5b      	subs	r3, r3, r1
 8005748:	4543      	cmp	r3, r8
 800574a:	dcf0      	bgt.n	800572e <_printf_float+0x42a>
 800574c:	e6fc      	b.n	8005548 <_printf_float+0x244>
 800574e:	f04f 0800 	mov.w	r8, #0
 8005752:	f104 0919 	add.w	r9, r4, #25
 8005756:	e7f4      	b.n	8005742 <_printf_float+0x43e>

08005758 <_printf_common>:
 8005758:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800575c:	4616      	mov	r6, r2
 800575e:	4698      	mov	r8, r3
 8005760:	688a      	ldr	r2, [r1, #8]
 8005762:	690b      	ldr	r3, [r1, #16]
 8005764:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005768:	4293      	cmp	r3, r2
 800576a:	bfb8      	it	lt
 800576c:	4613      	movlt	r3, r2
 800576e:	6033      	str	r3, [r6, #0]
 8005770:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005774:	4607      	mov	r7, r0
 8005776:	460c      	mov	r4, r1
 8005778:	b10a      	cbz	r2, 800577e <_printf_common+0x26>
 800577a:	3301      	adds	r3, #1
 800577c:	6033      	str	r3, [r6, #0]
 800577e:	6823      	ldr	r3, [r4, #0]
 8005780:	0699      	lsls	r1, r3, #26
 8005782:	bf42      	ittt	mi
 8005784:	6833      	ldrmi	r3, [r6, #0]
 8005786:	3302      	addmi	r3, #2
 8005788:	6033      	strmi	r3, [r6, #0]
 800578a:	6825      	ldr	r5, [r4, #0]
 800578c:	f015 0506 	ands.w	r5, r5, #6
 8005790:	d106      	bne.n	80057a0 <_printf_common+0x48>
 8005792:	f104 0a19 	add.w	sl, r4, #25
 8005796:	68e3      	ldr	r3, [r4, #12]
 8005798:	6832      	ldr	r2, [r6, #0]
 800579a:	1a9b      	subs	r3, r3, r2
 800579c:	42ab      	cmp	r3, r5
 800579e:	dc26      	bgt.n	80057ee <_printf_common+0x96>
 80057a0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80057a4:	6822      	ldr	r2, [r4, #0]
 80057a6:	3b00      	subs	r3, #0
 80057a8:	bf18      	it	ne
 80057aa:	2301      	movne	r3, #1
 80057ac:	0692      	lsls	r2, r2, #26
 80057ae:	d42b      	bmi.n	8005808 <_printf_common+0xb0>
 80057b0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80057b4:	4641      	mov	r1, r8
 80057b6:	4638      	mov	r0, r7
 80057b8:	47c8      	blx	r9
 80057ba:	3001      	adds	r0, #1
 80057bc:	d01e      	beq.n	80057fc <_printf_common+0xa4>
 80057be:	6823      	ldr	r3, [r4, #0]
 80057c0:	6922      	ldr	r2, [r4, #16]
 80057c2:	f003 0306 	and.w	r3, r3, #6
 80057c6:	2b04      	cmp	r3, #4
 80057c8:	bf02      	ittt	eq
 80057ca:	68e5      	ldreq	r5, [r4, #12]
 80057cc:	6833      	ldreq	r3, [r6, #0]
 80057ce:	1aed      	subeq	r5, r5, r3
 80057d0:	68a3      	ldr	r3, [r4, #8]
 80057d2:	bf0c      	ite	eq
 80057d4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80057d8:	2500      	movne	r5, #0
 80057da:	4293      	cmp	r3, r2
 80057dc:	bfc4      	itt	gt
 80057de:	1a9b      	subgt	r3, r3, r2
 80057e0:	18ed      	addgt	r5, r5, r3
 80057e2:	2600      	movs	r6, #0
 80057e4:	341a      	adds	r4, #26
 80057e6:	42b5      	cmp	r5, r6
 80057e8:	d11a      	bne.n	8005820 <_printf_common+0xc8>
 80057ea:	2000      	movs	r0, #0
 80057ec:	e008      	b.n	8005800 <_printf_common+0xa8>
 80057ee:	2301      	movs	r3, #1
 80057f0:	4652      	mov	r2, sl
 80057f2:	4641      	mov	r1, r8
 80057f4:	4638      	mov	r0, r7
 80057f6:	47c8      	blx	r9
 80057f8:	3001      	adds	r0, #1
 80057fa:	d103      	bne.n	8005804 <_printf_common+0xac>
 80057fc:	f04f 30ff 	mov.w	r0, #4294967295
 8005800:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005804:	3501      	adds	r5, #1
 8005806:	e7c6      	b.n	8005796 <_printf_common+0x3e>
 8005808:	18e1      	adds	r1, r4, r3
 800580a:	1c5a      	adds	r2, r3, #1
 800580c:	2030      	movs	r0, #48	@ 0x30
 800580e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005812:	4422      	add	r2, r4
 8005814:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005818:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800581c:	3302      	adds	r3, #2
 800581e:	e7c7      	b.n	80057b0 <_printf_common+0x58>
 8005820:	2301      	movs	r3, #1
 8005822:	4622      	mov	r2, r4
 8005824:	4641      	mov	r1, r8
 8005826:	4638      	mov	r0, r7
 8005828:	47c8      	blx	r9
 800582a:	3001      	adds	r0, #1
 800582c:	d0e6      	beq.n	80057fc <_printf_common+0xa4>
 800582e:	3601      	adds	r6, #1
 8005830:	e7d9      	b.n	80057e6 <_printf_common+0x8e>
	...

08005834 <_printf_i>:
 8005834:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005838:	7e0f      	ldrb	r7, [r1, #24]
 800583a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800583c:	2f78      	cmp	r7, #120	@ 0x78
 800583e:	4691      	mov	r9, r2
 8005840:	4680      	mov	r8, r0
 8005842:	460c      	mov	r4, r1
 8005844:	469a      	mov	sl, r3
 8005846:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800584a:	d807      	bhi.n	800585c <_printf_i+0x28>
 800584c:	2f62      	cmp	r7, #98	@ 0x62
 800584e:	d80a      	bhi.n	8005866 <_printf_i+0x32>
 8005850:	2f00      	cmp	r7, #0
 8005852:	f000 80d2 	beq.w	80059fa <_printf_i+0x1c6>
 8005856:	2f58      	cmp	r7, #88	@ 0x58
 8005858:	f000 80b9 	beq.w	80059ce <_printf_i+0x19a>
 800585c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005860:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005864:	e03a      	b.n	80058dc <_printf_i+0xa8>
 8005866:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800586a:	2b15      	cmp	r3, #21
 800586c:	d8f6      	bhi.n	800585c <_printf_i+0x28>
 800586e:	a101      	add	r1, pc, #4	@ (adr r1, 8005874 <_printf_i+0x40>)
 8005870:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005874:	080058cd 	.word	0x080058cd
 8005878:	080058e1 	.word	0x080058e1
 800587c:	0800585d 	.word	0x0800585d
 8005880:	0800585d 	.word	0x0800585d
 8005884:	0800585d 	.word	0x0800585d
 8005888:	0800585d 	.word	0x0800585d
 800588c:	080058e1 	.word	0x080058e1
 8005890:	0800585d 	.word	0x0800585d
 8005894:	0800585d 	.word	0x0800585d
 8005898:	0800585d 	.word	0x0800585d
 800589c:	0800585d 	.word	0x0800585d
 80058a0:	080059e1 	.word	0x080059e1
 80058a4:	0800590b 	.word	0x0800590b
 80058a8:	0800599b 	.word	0x0800599b
 80058ac:	0800585d 	.word	0x0800585d
 80058b0:	0800585d 	.word	0x0800585d
 80058b4:	08005a03 	.word	0x08005a03
 80058b8:	0800585d 	.word	0x0800585d
 80058bc:	0800590b 	.word	0x0800590b
 80058c0:	0800585d 	.word	0x0800585d
 80058c4:	0800585d 	.word	0x0800585d
 80058c8:	080059a3 	.word	0x080059a3
 80058cc:	6833      	ldr	r3, [r6, #0]
 80058ce:	1d1a      	adds	r2, r3, #4
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	6032      	str	r2, [r6, #0]
 80058d4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80058d8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80058dc:	2301      	movs	r3, #1
 80058de:	e09d      	b.n	8005a1c <_printf_i+0x1e8>
 80058e0:	6833      	ldr	r3, [r6, #0]
 80058e2:	6820      	ldr	r0, [r4, #0]
 80058e4:	1d19      	adds	r1, r3, #4
 80058e6:	6031      	str	r1, [r6, #0]
 80058e8:	0606      	lsls	r6, r0, #24
 80058ea:	d501      	bpl.n	80058f0 <_printf_i+0xbc>
 80058ec:	681d      	ldr	r5, [r3, #0]
 80058ee:	e003      	b.n	80058f8 <_printf_i+0xc4>
 80058f0:	0645      	lsls	r5, r0, #25
 80058f2:	d5fb      	bpl.n	80058ec <_printf_i+0xb8>
 80058f4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80058f8:	2d00      	cmp	r5, #0
 80058fa:	da03      	bge.n	8005904 <_printf_i+0xd0>
 80058fc:	232d      	movs	r3, #45	@ 0x2d
 80058fe:	426d      	negs	r5, r5
 8005900:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005904:	4859      	ldr	r0, [pc, #356]	@ (8005a6c <_printf_i+0x238>)
 8005906:	230a      	movs	r3, #10
 8005908:	e011      	b.n	800592e <_printf_i+0xfa>
 800590a:	6821      	ldr	r1, [r4, #0]
 800590c:	6833      	ldr	r3, [r6, #0]
 800590e:	0608      	lsls	r0, r1, #24
 8005910:	f853 5b04 	ldr.w	r5, [r3], #4
 8005914:	d402      	bmi.n	800591c <_printf_i+0xe8>
 8005916:	0649      	lsls	r1, r1, #25
 8005918:	bf48      	it	mi
 800591a:	b2ad      	uxthmi	r5, r5
 800591c:	2f6f      	cmp	r7, #111	@ 0x6f
 800591e:	4853      	ldr	r0, [pc, #332]	@ (8005a6c <_printf_i+0x238>)
 8005920:	6033      	str	r3, [r6, #0]
 8005922:	bf14      	ite	ne
 8005924:	230a      	movne	r3, #10
 8005926:	2308      	moveq	r3, #8
 8005928:	2100      	movs	r1, #0
 800592a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800592e:	6866      	ldr	r6, [r4, #4]
 8005930:	60a6      	str	r6, [r4, #8]
 8005932:	2e00      	cmp	r6, #0
 8005934:	bfa2      	ittt	ge
 8005936:	6821      	ldrge	r1, [r4, #0]
 8005938:	f021 0104 	bicge.w	r1, r1, #4
 800593c:	6021      	strge	r1, [r4, #0]
 800593e:	b90d      	cbnz	r5, 8005944 <_printf_i+0x110>
 8005940:	2e00      	cmp	r6, #0
 8005942:	d04b      	beq.n	80059dc <_printf_i+0x1a8>
 8005944:	4616      	mov	r6, r2
 8005946:	fbb5 f1f3 	udiv	r1, r5, r3
 800594a:	fb03 5711 	mls	r7, r3, r1, r5
 800594e:	5dc7      	ldrb	r7, [r0, r7]
 8005950:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005954:	462f      	mov	r7, r5
 8005956:	42bb      	cmp	r3, r7
 8005958:	460d      	mov	r5, r1
 800595a:	d9f4      	bls.n	8005946 <_printf_i+0x112>
 800595c:	2b08      	cmp	r3, #8
 800595e:	d10b      	bne.n	8005978 <_printf_i+0x144>
 8005960:	6823      	ldr	r3, [r4, #0]
 8005962:	07df      	lsls	r7, r3, #31
 8005964:	d508      	bpl.n	8005978 <_printf_i+0x144>
 8005966:	6923      	ldr	r3, [r4, #16]
 8005968:	6861      	ldr	r1, [r4, #4]
 800596a:	4299      	cmp	r1, r3
 800596c:	bfde      	ittt	le
 800596e:	2330      	movle	r3, #48	@ 0x30
 8005970:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005974:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005978:	1b92      	subs	r2, r2, r6
 800597a:	6122      	str	r2, [r4, #16]
 800597c:	f8cd a000 	str.w	sl, [sp]
 8005980:	464b      	mov	r3, r9
 8005982:	aa03      	add	r2, sp, #12
 8005984:	4621      	mov	r1, r4
 8005986:	4640      	mov	r0, r8
 8005988:	f7ff fee6 	bl	8005758 <_printf_common>
 800598c:	3001      	adds	r0, #1
 800598e:	d14a      	bne.n	8005a26 <_printf_i+0x1f2>
 8005990:	f04f 30ff 	mov.w	r0, #4294967295
 8005994:	b004      	add	sp, #16
 8005996:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800599a:	6823      	ldr	r3, [r4, #0]
 800599c:	f043 0320 	orr.w	r3, r3, #32
 80059a0:	6023      	str	r3, [r4, #0]
 80059a2:	4833      	ldr	r0, [pc, #204]	@ (8005a70 <_printf_i+0x23c>)
 80059a4:	2778      	movs	r7, #120	@ 0x78
 80059a6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80059aa:	6823      	ldr	r3, [r4, #0]
 80059ac:	6831      	ldr	r1, [r6, #0]
 80059ae:	061f      	lsls	r7, r3, #24
 80059b0:	f851 5b04 	ldr.w	r5, [r1], #4
 80059b4:	d402      	bmi.n	80059bc <_printf_i+0x188>
 80059b6:	065f      	lsls	r7, r3, #25
 80059b8:	bf48      	it	mi
 80059ba:	b2ad      	uxthmi	r5, r5
 80059bc:	6031      	str	r1, [r6, #0]
 80059be:	07d9      	lsls	r1, r3, #31
 80059c0:	bf44      	itt	mi
 80059c2:	f043 0320 	orrmi.w	r3, r3, #32
 80059c6:	6023      	strmi	r3, [r4, #0]
 80059c8:	b11d      	cbz	r5, 80059d2 <_printf_i+0x19e>
 80059ca:	2310      	movs	r3, #16
 80059cc:	e7ac      	b.n	8005928 <_printf_i+0xf4>
 80059ce:	4827      	ldr	r0, [pc, #156]	@ (8005a6c <_printf_i+0x238>)
 80059d0:	e7e9      	b.n	80059a6 <_printf_i+0x172>
 80059d2:	6823      	ldr	r3, [r4, #0]
 80059d4:	f023 0320 	bic.w	r3, r3, #32
 80059d8:	6023      	str	r3, [r4, #0]
 80059da:	e7f6      	b.n	80059ca <_printf_i+0x196>
 80059dc:	4616      	mov	r6, r2
 80059de:	e7bd      	b.n	800595c <_printf_i+0x128>
 80059e0:	6833      	ldr	r3, [r6, #0]
 80059e2:	6825      	ldr	r5, [r4, #0]
 80059e4:	6961      	ldr	r1, [r4, #20]
 80059e6:	1d18      	adds	r0, r3, #4
 80059e8:	6030      	str	r0, [r6, #0]
 80059ea:	062e      	lsls	r6, r5, #24
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	d501      	bpl.n	80059f4 <_printf_i+0x1c0>
 80059f0:	6019      	str	r1, [r3, #0]
 80059f2:	e002      	b.n	80059fa <_printf_i+0x1c6>
 80059f4:	0668      	lsls	r0, r5, #25
 80059f6:	d5fb      	bpl.n	80059f0 <_printf_i+0x1bc>
 80059f8:	8019      	strh	r1, [r3, #0]
 80059fa:	2300      	movs	r3, #0
 80059fc:	6123      	str	r3, [r4, #16]
 80059fe:	4616      	mov	r6, r2
 8005a00:	e7bc      	b.n	800597c <_printf_i+0x148>
 8005a02:	6833      	ldr	r3, [r6, #0]
 8005a04:	1d1a      	adds	r2, r3, #4
 8005a06:	6032      	str	r2, [r6, #0]
 8005a08:	681e      	ldr	r6, [r3, #0]
 8005a0a:	6862      	ldr	r2, [r4, #4]
 8005a0c:	2100      	movs	r1, #0
 8005a0e:	4630      	mov	r0, r6
 8005a10:	f7fa fbde 	bl	80001d0 <memchr>
 8005a14:	b108      	cbz	r0, 8005a1a <_printf_i+0x1e6>
 8005a16:	1b80      	subs	r0, r0, r6
 8005a18:	6060      	str	r0, [r4, #4]
 8005a1a:	6863      	ldr	r3, [r4, #4]
 8005a1c:	6123      	str	r3, [r4, #16]
 8005a1e:	2300      	movs	r3, #0
 8005a20:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005a24:	e7aa      	b.n	800597c <_printf_i+0x148>
 8005a26:	6923      	ldr	r3, [r4, #16]
 8005a28:	4632      	mov	r2, r6
 8005a2a:	4649      	mov	r1, r9
 8005a2c:	4640      	mov	r0, r8
 8005a2e:	47d0      	blx	sl
 8005a30:	3001      	adds	r0, #1
 8005a32:	d0ad      	beq.n	8005990 <_printf_i+0x15c>
 8005a34:	6823      	ldr	r3, [r4, #0]
 8005a36:	079b      	lsls	r3, r3, #30
 8005a38:	d413      	bmi.n	8005a62 <_printf_i+0x22e>
 8005a3a:	68e0      	ldr	r0, [r4, #12]
 8005a3c:	9b03      	ldr	r3, [sp, #12]
 8005a3e:	4298      	cmp	r0, r3
 8005a40:	bfb8      	it	lt
 8005a42:	4618      	movlt	r0, r3
 8005a44:	e7a6      	b.n	8005994 <_printf_i+0x160>
 8005a46:	2301      	movs	r3, #1
 8005a48:	4632      	mov	r2, r6
 8005a4a:	4649      	mov	r1, r9
 8005a4c:	4640      	mov	r0, r8
 8005a4e:	47d0      	blx	sl
 8005a50:	3001      	adds	r0, #1
 8005a52:	d09d      	beq.n	8005990 <_printf_i+0x15c>
 8005a54:	3501      	adds	r5, #1
 8005a56:	68e3      	ldr	r3, [r4, #12]
 8005a58:	9903      	ldr	r1, [sp, #12]
 8005a5a:	1a5b      	subs	r3, r3, r1
 8005a5c:	42ab      	cmp	r3, r5
 8005a5e:	dcf2      	bgt.n	8005a46 <_printf_i+0x212>
 8005a60:	e7eb      	b.n	8005a3a <_printf_i+0x206>
 8005a62:	2500      	movs	r5, #0
 8005a64:	f104 0619 	add.w	r6, r4, #25
 8005a68:	e7f5      	b.n	8005a56 <_printf_i+0x222>
 8005a6a:	bf00      	nop
 8005a6c:	08008d22 	.word	0x08008d22
 8005a70:	08008d33 	.word	0x08008d33

08005a74 <_scanf_float>:
 8005a74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a78:	b087      	sub	sp, #28
 8005a7a:	4617      	mov	r7, r2
 8005a7c:	9303      	str	r3, [sp, #12]
 8005a7e:	688b      	ldr	r3, [r1, #8]
 8005a80:	1e5a      	subs	r2, r3, #1
 8005a82:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8005a86:	bf81      	itttt	hi
 8005a88:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8005a8c:	eb03 0b05 	addhi.w	fp, r3, r5
 8005a90:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8005a94:	608b      	strhi	r3, [r1, #8]
 8005a96:	680b      	ldr	r3, [r1, #0]
 8005a98:	460a      	mov	r2, r1
 8005a9a:	f04f 0500 	mov.w	r5, #0
 8005a9e:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8005aa2:	f842 3b1c 	str.w	r3, [r2], #28
 8005aa6:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8005aaa:	4680      	mov	r8, r0
 8005aac:	460c      	mov	r4, r1
 8005aae:	bf98      	it	ls
 8005ab0:	f04f 0b00 	movls.w	fp, #0
 8005ab4:	9201      	str	r2, [sp, #4]
 8005ab6:	4616      	mov	r6, r2
 8005ab8:	46aa      	mov	sl, r5
 8005aba:	46a9      	mov	r9, r5
 8005abc:	9502      	str	r5, [sp, #8]
 8005abe:	68a2      	ldr	r2, [r4, #8]
 8005ac0:	b152      	cbz	r2, 8005ad8 <_scanf_float+0x64>
 8005ac2:	683b      	ldr	r3, [r7, #0]
 8005ac4:	781b      	ldrb	r3, [r3, #0]
 8005ac6:	2b4e      	cmp	r3, #78	@ 0x4e
 8005ac8:	d864      	bhi.n	8005b94 <_scanf_float+0x120>
 8005aca:	2b40      	cmp	r3, #64	@ 0x40
 8005acc:	d83c      	bhi.n	8005b48 <_scanf_float+0xd4>
 8005ace:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8005ad2:	b2c8      	uxtb	r0, r1
 8005ad4:	280e      	cmp	r0, #14
 8005ad6:	d93a      	bls.n	8005b4e <_scanf_float+0xda>
 8005ad8:	f1b9 0f00 	cmp.w	r9, #0
 8005adc:	d003      	beq.n	8005ae6 <_scanf_float+0x72>
 8005ade:	6823      	ldr	r3, [r4, #0]
 8005ae0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005ae4:	6023      	str	r3, [r4, #0]
 8005ae6:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005aea:	f1ba 0f01 	cmp.w	sl, #1
 8005aee:	f200 8117 	bhi.w	8005d20 <_scanf_float+0x2ac>
 8005af2:	9b01      	ldr	r3, [sp, #4]
 8005af4:	429e      	cmp	r6, r3
 8005af6:	f200 8108 	bhi.w	8005d0a <_scanf_float+0x296>
 8005afa:	2001      	movs	r0, #1
 8005afc:	b007      	add	sp, #28
 8005afe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005b02:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8005b06:	2a0d      	cmp	r2, #13
 8005b08:	d8e6      	bhi.n	8005ad8 <_scanf_float+0x64>
 8005b0a:	a101      	add	r1, pc, #4	@ (adr r1, 8005b10 <_scanf_float+0x9c>)
 8005b0c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8005b10:	08005c57 	.word	0x08005c57
 8005b14:	08005ad9 	.word	0x08005ad9
 8005b18:	08005ad9 	.word	0x08005ad9
 8005b1c:	08005ad9 	.word	0x08005ad9
 8005b20:	08005cb7 	.word	0x08005cb7
 8005b24:	08005c8f 	.word	0x08005c8f
 8005b28:	08005ad9 	.word	0x08005ad9
 8005b2c:	08005ad9 	.word	0x08005ad9
 8005b30:	08005c65 	.word	0x08005c65
 8005b34:	08005ad9 	.word	0x08005ad9
 8005b38:	08005ad9 	.word	0x08005ad9
 8005b3c:	08005ad9 	.word	0x08005ad9
 8005b40:	08005ad9 	.word	0x08005ad9
 8005b44:	08005c1d 	.word	0x08005c1d
 8005b48:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8005b4c:	e7db      	b.n	8005b06 <_scanf_float+0x92>
 8005b4e:	290e      	cmp	r1, #14
 8005b50:	d8c2      	bhi.n	8005ad8 <_scanf_float+0x64>
 8005b52:	a001      	add	r0, pc, #4	@ (adr r0, 8005b58 <_scanf_float+0xe4>)
 8005b54:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8005b58:	08005c0d 	.word	0x08005c0d
 8005b5c:	08005ad9 	.word	0x08005ad9
 8005b60:	08005c0d 	.word	0x08005c0d
 8005b64:	08005ca3 	.word	0x08005ca3
 8005b68:	08005ad9 	.word	0x08005ad9
 8005b6c:	08005bb5 	.word	0x08005bb5
 8005b70:	08005bf3 	.word	0x08005bf3
 8005b74:	08005bf3 	.word	0x08005bf3
 8005b78:	08005bf3 	.word	0x08005bf3
 8005b7c:	08005bf3 	.word	0x08005bf3
 8005b80:	08005bf3 	.word	0x08005bf3
 8005b84:	08005bf3 	.word	0x08005bf3
 8005b88:	08005bf3 	.word	0x08005bf3
 8005b8c:	08005bf3 	.word	0x08005bf3
 8005b90:	08005bf3 	.word	0x08005bf3
 8005b94:	2b6e      	cmp	r3, #110	@ 0x6e
 8005b96:	d809      	bhi.n	8005bac <_scanf_float+0x138>
 8005b98:	2b60      	cmp	r3, #96	@ 0x60
 8005b9a:	d8b2      	bhi.n	8005b02 <_scanf_float+0x8e>
 8005b9c:	2b54      	cmp	r3, #84	@ 0x54
 8005b9e:	d07b      	beq.n	8005c98 <_scanf_float+0x224>
 8005ba0:	2b59      	cmp	r3, #89	@ 0x59
 8005ba2:	d199      	bne.n	8005ad8 <_scanf_float+0x64>
 8005ba4:	2d07      	cmp	r5, #7
 8005ba6:	d197      	bne.n	8005ad8 <_scanf_float+0x64>
 8005ba8:	2508      	movs	r5, #8
 8005baa:	e02c      	b.n	8005c06 <_scanf_float+0x192>
 8005bac:	2b74      	cmp	r3, #116	@ 0x74
 8005bae:	d073      	beq.n	8005c98 <_scanf_float+0x224>
 8005bb0:	2b79      	cmp	r3, #121	@ 0x79
 8005bb2:	e7f6      	b.n	8005ba2 <_scanf_float+0x12e>
 8005bb4:	6821      	ldr	r1, [r4, #0]
 8005bb6:	05c8      	lsls	r0, r1, #23
 8005bb8:	d51b      	bpl.n	8005bf2 <_scanf_float+0x17e>
 8005bba:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8005bbe:	6021      	str	r1, [r4, #0]
 8005bc0:	f109 0901 	add.w	r9, r9, #1
 8005bc4:	f1bb 0f00 	cmp.w	fp, #0
 8005bc8:	d003      	beq.n	8005bd2 <_scanf_float+0x15e>
 8005bca:	3201      	adds	r2, #1
 8005bcc:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005bd0:	60a2      	str	r2, [r4, #8]
 8005bd2:	68a3      	ldr	r3, [r4, #8]
 8005bd4:	3b01      	subs	r3, #1
 8005bd6:	60a3      	str	r3, [r4, #8]
 8005bd8:	6923      	ldr	r3, [r4, #16]
 8005bda:	3301      	adds	r3, #1
 8005bdc:	6123      	str	r3, [r4, #16]
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	3b01      	subs	r3, #1
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	607b      	str	r3, [r7, #4]
 8005be6:	f340 8087 	ble.w	8005cf8 <_scanf_float+0x284>
 8005bea:	683b      	ldr	r3, [r7, #0]
 8005bec:	3301      	adds	r3, #1
 8005bee:	603b      	str	r3, [r7, #0]
 8005bf0:	e765      	b.n	8005abe <_scanf_float+0x4a>
 8005bf2:	eb1a 0105 	adds.w	r1, sl, r5
 8005bf6:	f47f af6f 	bne.w	8005ad8 <_scanf_float+0x64>
 8005bfa:	6822      	ldr	r2, [r4, #0]
 8005bfc:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8005c00:	6022      	str	r2, [r4, #0]
 8005c02:	460d      	mov	r5, r1
 8005c04:	468a      	mov	sl, r1
 8005c06:	f806 3b01 	strb.w	r3, [r6], #1
 8005c0a:	e7e2      	b.n	8005bd2 <_scanf_float+0x15e>
 8005c0c:	6822      	ldr	r2, [r4, #0]
 8005c0e:	0610      	lsls	r0, r2, #24
 8005c10:	f57f af62 	bpl.w	8005ad8 <_scanf_float+0x64>
 8005c14:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005c18:	6022      	str	r2, [r4, #0]
 8005c1a:	e7f4      	b.n	8005c06 <_scanf_float+0x192>
 8005c1c:	f1ba 0f00 	cmp.w	sl, #0
 8005c20:	d10e      	bne.n	8005c40 <_scanf_float+0x1cc>
 8005c22:	f1b9 0f00 	cmp.w	r9, #0
 8005c26:	d10e      	bne.n	8005c46 <_scanf_float+0x1d2>
 8005c28:	6822      	ldr	r2, [r4, #0]
 8005c2a:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8005c2e:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8005c32:	d108      	bne.n	8005c46 <_scanf_float+0x1d2>
 8005c34:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8005c38:	6022      	str	r2, [r4, #0]
 8005c3a:	f04f 0a01 	mov.w	sl, #1
 8005c3e:	e7e2      	b.n	8005c06 <_scanf_float+0x192>
 8005c40:	f1ba 0f02 	cmp.w	sl, #2
 8005c44:	d055      	beq.n	8005cf2 <_scanf_float+0x27e>
 8005c46:	2d01      	cmp	r5, #1
 8005c48:	d002      	beq.n	8005c50 <_scanf_float+0x1dc>
 8005c4a:	2d04      	cmp	r5, #4
 8005c4c:	f47f af44 	bne.w	8005ad8 <_scanf_float+0x64>
 8005c50:	3501      	adds	r5, #1
 8005c52:	b2ed      	uxtb	r5, r5
 8005c54:	e7d7      	b.n	8005c06 <_scanf_float+0x192>
 8005c56:	f1ba 0f01 	cmp.w	sl, #1
 8005c5a:	f47f af3d 	bne.w	8005ad8 <_scanf_float+0x64>
 8005c5e:	f04f 0a02 	mov.w	sl, #2
 8005c62:	e7d0      	b.n	8005c06 <_scanf_float+0x192>
 8005c64:	b97d      	cbnz	r5, 8005c86 <_scanf_float+0x212>
 8005c66:	f1b9 0f00 	cmp.w	r9, #0
 8005c6a:	f47f af38 	bne.w	8005ade <_scanf_float+0x6a>
 8005c6e:	6822      	ldr	r2, [r4, #0]
 8005c70:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8005c74:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8005c78:	f040 8108 	bne.w	8005e8c <_scanf_float+0x418>
 8005c7c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8005c80:	6022      	str	r2, [r4, #0]
 8005c82:	2501      	movs	r5, #1
 8005c84:	e7bf      	b.n	8005c06 <_scanf_float+0x192>
 8005c86:	2d03      	cmp	r5, #3
 8005c88:	d0e2      	beq.n	8005c50 <_scanf_float+0x1dc>
 8005c8a:	2d05      	cmp	r5, #5
 8005c8c:	e7de      	b.n	8005c4c <_scanf_float+0x1d8>
 8005c8e:	2d02      	cmp	r5, #2
 8005c90:	f47f af22 	bne.w	8005ad8 <_scanf_float+0x64>
 8005c94:	2503      	movs	r5, #3
 8005c96:	e7b6      	b.n	8005c06 <_scanf_float+0x192>
 8005c98:	2d06      	cmp	r5, #6
 8005c9a:	f47f af1d 	bne.w	8005ad8 <_scanf_float+0x64>
 8005c9e:	2507      	movs	r5, #7
 8005ca0:	e7b1      	b.n	8005c06 <_scanf_float+0x192>
 8005ca2:	6822      	ldr	r2, [r4, #0]
 8005ca4:	0591      	lsls	r1, r2, #22
 8005ca6:	f57f af17 	bpl.w	8005ad8 <_scanf_float+0x64>
 8005caa:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8005cae:	6022      	str	r2, [r4, #0]
 8005cb0:	f8cd 9008 	str.w	r9, [sp, #8]
 8005cb4:	e7a7      	b.n	8005c06 <_scanf_float+0x192>
 8005cb6:	6822      	ldr	r2, [r4, #0]
 8005cb8:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8005cbc:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8005cc0:	d006      	beq.n	8005cd0 <_scanf_float+0x25c>
 8005cc2:	0550      	lsls	r0, r2, #21
 8005cc4:	f57f af08 	bpl.w	8005ad8 <_scanf_float+0x64>
 8005cc8:	f1b9 0f00 	cmp.w	r9, #0
 8005ccc:	f000 80de 	beq.w	8005e8c <_scanf_float+0x418>
 8005cd0:	0591      	lsls	r1, r2, #22
 8005cd2:	bf58      	it	pl
 8005cd4:	9902      	ldrpl	r1, [sp, #8]
 8005cd6:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8005cda:	bf58      	it	pl
 8005cdc:	eba9 0101 	subpl.w	r1, r9, r1
 8005ce0:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8005ce4:	bf58      	it	pl
 8005ce6:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8005cea:	6022      	str	r2, [r4, #0]
 8005cec:	f04f 0900 	mov.w	r9, #0
 8005cf0:	e789      	b.n	8005c06 <_scanf_float+0x192>
 8005cf2:	f04f 0a03 	mov.w	sl, #3
 8005cf6:	e786      	b.n	8005c06 <_scanf_float+0x192>
 8005cf8:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8005cfc:	4639      	mov	r1, r7
 8005cfe:	4640      	mov	r0, r8
 8005d00:	4798      	blx	r3
 8005d02:	2800      	cmp	r0, #0
 8005d04:	f43f aedb 	beq.w	8005abe <_scanf_float+0x4a>
 8005d08:	e6e6      	b.n	8005ad8 <_scanf_float+0x64>
 8005d0a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005d0e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005d12:	463a      	mov	r2, r7
 8005d14:	4640      	mov	r0, r8
 8005d16:	4798      	blx	r3
 8005d18:	6923      	ldr	r3, [r4, #16]
 8005d1a:	3b01      	subs	r3, #1
 8005d1c:	6123      	str	r3, [r4, #16]
 8005d1e:	e6e8      	b.n	8005af2 <_scanf_float+0x7e>
 8005d20:	1e6b      	subs	r3, r5, #1
 8005d22:	2b06      	cmp	r3, #6
 8005d24:	d824      	bhi.n	8005d70 <_scanf_float+0x2fc>
 8005d26:	2d02      	cmp	r5, #2
 8005d28:	d836      	bhi.n	8005d98 <_scanf_float+0x324>
 8005d2a:	9b01      	ldr	r3, [sp, #4]
 8005d2c:	429e      	cmp	r6, r3
 8005d2e:	f67f aee4 	bls.w	8005afa <_scanf_float+0x86>
 8005d32:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005d36:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005d3a:	463a      	mov	r2, r7
 8005d3c:	4640      	mov	r0, r8
 8005d3e:	4798      	blx	r3
 8005d40:	6923      	ldr	r3, [r4, #16]
 8005d42:	3b01      	subs	r3, #1
 8005d44:	6123      	str	r3, [r4, #16]
 8005d46:	e7f0      	b.n	8005d2a <_scanf_float+0x2b6>
 8005d48:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005d4c:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8005d50:	463a      	mov	r2, r7
 8005d52:	4640      	mov	r0, r8
 8005d54:	4798      	blx	r3
 8005d56:	6923      	ldr	r3, [r4, #16]
 8005d58:	3b01      	subs	r3, #1
 8005d5a:	6123      	str	r3, [r4, #16]
 8005d5c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005d60:	fa5f fa8a 	uxtb.w	sl, sl
 8005d64:	f1ba 0f02 	cmp.w	sl, #2
 8005d68:	d1ee      	bne.n	8005d48 <_scanf_float+0x2d4>
 8005d6a:	3d03      	subs	r5, #3
 8005d6c:	b2ed      	uxtb	r5, r5
 8005d6e:	1b76      	subs	r6, r6, r5
 8005d70:	6823      	ldr	r3, [r4, #0]
 8005d72:	05da      	lsls	r2, r3, #23
 8005d74:	d530      	bpl.n	8005dd8 <_scanf_float+0x364>
 8005d76:	055b      	lsls	r3, r3, #21
 8005d78:	d511      	bpl.n	8005d9e <_scanf_float+0x32a>
 8005d7a:	9b01      	ldr	r3, [sp, #4]
 8005d7c:	429e      	cmp	r6, r3
 8005d7e:	f67f aebc 	bls.w	8005afa <_scanf_float+0x86>
 8005d82:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005d86:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005d8a:	463a      	mov	r2, r7
 8005d8c:	4640      	mov	r0, r8
 8005d8e:	4798      	blx	r3
 8005d90:	6923      	ldr	r3, [r4, #16]
 8005d92:	3b01      	subs	r3, #1
 8005d94:	6123      	str	r3, [r4, #16]
 8005d96:	e7f0      	b.n	8005d7a <_scanf_float+0x306>
 8005d98:	46aa      	mov	sl, r5
 8005d9a:	46b3      	mov	fp, r6
 8005d9c:	e7de      	b.n	8005d5c <_scanf_float+0x2e8>
 8005d9e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8005da2:	6923      	ldr	r3, [r4, #16]
 8005da4:	2965      	cmp	r1, #101	@ 0x65
 8005da6:	f103 33ff 	add.w	r3, r3, #4294967295
 8005daa:	f106 35ff 	add.w	r5, r6, #4294967295
 8005dae:	6123      	str	r3, [r4, #16]
 8005db0:	d00c      	beq.n	8005dcc <_scanf_float+0x358>
 8005db2:	2945      	cmp	r1, #69	@ 0x45
 8005db4:	d00a      	beq.n	8005dcc <_scanf_float+0x358>
 8005db6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005dba:	463a      	mov	r2, r7
 8005dbc:	4640      	mov	r0, r8
 8005dbe:	4798      	blx	r3
 8005dc0:	6923      	ldr	r3, [r4, #16]
 8005dc2:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8005dc6:	3b01      	subs	r3, #1
 8005dc8:	1eb5      	subs	r5, r6, #2
 8005dca:	6123      	str	r3, [r4, #16]
 8005dcc:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005dd0:	463a      	mov	r2, r7
 8005dd2:	4640      	mov	r0, r8
 8005dd4:	4798      	blx	r3
 8005dd6:	462e      	mov	r6, r5
 8005dd8:	6822      	ldr	r2, [r4, #0]
 8005dda:	f012 0210 	ands.w	r2, r2, #16
 8005dde:	d001      	beq.n	8005de4 <_scanf_float+0x370>
 8005de0:	2000      	movs	r0, #0
 8005de2:	e68b      	b.n	8005afc <_scanf_float+0x88>
 8005de4:	7032      	strb	r2, [r6, #0]
 8005de6:	6823      	ldr	r3, [r4, #0]
 8005de8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005dec:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005df0:	d11c      	bne.n	8005e2c <_scanf_float+0x3b8>
 8005df2:	9b02      	ldr	r3, [sp, #8]
 8005df4:	454b      	cmp	r3, r9
 8005df6:	eba3 0209 	sub.w	r2, r3, r9
 8005dfa:	d123      	bne.n	8005e44 <_scanf_float+0x3d0>
 8005dfc:	9901      	ldr	r1, [sp, #4]
 8005dfe:	2200      	movs	r2, #0
 8005e00:	4640      	mov	r0, r8
 8005e02:	f7ff f9d9 	bl	80051b8 <_strtod_r>
 8005e06:	9b03      	ldr	r3, [sp, #12]
 8005e08:	6821      	ldr	r1, [r4, #0]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	f011 0f02 	tst.w	r1, #2
 8005e10:	ec57 6b10 	vmov	r6, r7, d0
 8005e14:	f103 0204 	add.w	r2, r3, #4
 8005e18:	d01f      	beq.n	8005e5a <_scanf_float+0x3e6>
 8005e1a:	9903      	ldr	r1, [sp, #12]
 8005e1c:	600a      	str	r2, [r1, #0]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	e9c3 6700 	strd	r6, r7, [r3]
 8005e24:	68e3      	ldr	r3, [r4, #12]
 8005e26:	3301      	adds	r3, #1
 8005e28:	60e3      	str	r3, [r4, #12]
 8005e2a:	e7d9      	b.n	8005de0 <_scanf_float+0x36c>
 8005e2c:	9b04      	ldr	r3, [sp, #16]
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d0e4      	beq.n	8005dfc <_scanf_float+0x388>
 8005e32:	9905      	ldr	r1, [sp, #20]
 8005e34:	230a      	movs	r3, #10
 8005e36:	3101      	adds	r1, #1
 8005e38:	4640      	mov	r0, r8
 8005e3a:	f002 fa79 	bl	8008330 <_strtol_r>
 8005e3e:	9b04      	ldr	r3, [sp, #16]
 8005e40:	9e05      	ldr	r6, [sp, #20]
 8005e42:	1ac2      	subs	r2, r0, r3
 8005e44:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8005e48:	429e      	cmp	r6, r3
 8005e4a:	bf28      	it	cs
 8005e4c:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8005e50:	4910      	ldr	r1, [pc, #64]	@ (8005e94 <_scanf_float+0x420>)
 8005e52:	4630      	mov	r0, r6
 8005e54:	f000 f8e4 	bl	8006020 <siprintf>
 8005e58:	e7d0      	b.n	8005dfc <_scanf_float+0x388>
 8005e5a:	f011 0f04 	tst.w	r1, #4
 8005e5e:	9903      	ldr	r1, [sp, #12]
 8005e60:	600a      	str	r2, [r1, #0]
 8005e62:	d1dc      	bne.n	8005e1e <_scanf_float+0x3aa>
 8005e64:	681d      	ldr	r5, [r3, #0]
 8005e66:	4632      	mov	r2, r6
 8005e68:	463b      	mov	r3, r7
 8005e6a:	4630      	mov	r0, r6
 8005e6c:	4639      	mov	r1, r7
 8005e6e:	f7fa fe5d 	bl	8000b2c <__aeabi_dcmpun>
 8005e72:	b128      	cbz	r0, 8005e80 <_scanf_float+0x40c>
 8005e74:	4808      	ldr	r0, [pc, #32]	@ (8005e98 <_scanf_float+0x424>)
 8005e76:	f000 fa73 	bl	8006360 <nanf>
 8005e7a:	ed85 0a00 	vstr	s0, [r5]
 8005e7e:	e7d1      	b.n	8005e24 <_scanf_float+0x3b0>
 8005e80:	4630      	mov	r0, r6
 8005e82:	4639      	mov	r1, r7
 8005e84:	f7fa feb0 	bl	8000be8 <__aeabi_d2f>
 8005e88:	6028      	str	r0, [r5, #0]
 8005e8a:	e7cb      	b.n	8005e24 <_scanf_float+0x3b0>
 8005e8c:	f04f 0900 	mov.w	r9, #0
 8005e90:	e629      	b.n	8005ae6 <_scanf_float+0x72>
 8005e92:	bf00      	nop
 8005e94:	08008d44 	.word	0x08008d44
 8005e98:	08008d8c 	.word	0x08008d8c

08005e9c <std>:
 8005e9c:	2300      	movs	r3, #0
 8005e9e:	b510      	push	{r4, lr}
 8005ea0:	4604      	mov	r4, r0
 8005ea2:	e9c0 3300 	strd	r3, r3, [r0]
 8005ea6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005eaa:	6083      	str	r3, [r0, #8]
 8005eac:	8181      	strh	r1, [r0, #12]
 8005eae:	6643      	str	r3, [r0, #100]	@ 0x64
 8005eb0:	81c2      	strh	r2, [r0, #14]
 8005eb2:	6183      	str	r3, [r0, #24]
 8005eb4:	4619      	mov	r1, r3
 8005eb6:	2208      	movs	r2, #8
 8005eb8:	305c      	adds	r0, #92	@ 0x5c
 8005eba:	f000 f9a9 	bl	8006210 <memset>
 8005ebe:	4b0d      	ldr	r3, [pc, #52]	@ (8005ef4 <std+0x58>)
 8005ec0:	6263      	str	r3, [r4, #36]	@ 0x24
 8005ec2:	4b0d      	ldr	r3, [pc, #52]	@ (8005ef8 <std+0x5c>)
 8005ec4:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005ec6:	4b0d      	ldr	r3, [pc, #52]	@ (8005efc <std+0x60>)
 8005ec8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005eca:	4b0d      	ldr	r3, [pc, #52]	@ (8005f00 <std+0x64>)
 8005ecc:	6323      	str	r3, [r4, #48]	@ 0x30
 8005ece:	4b0d      	ldr	r3, [pc, #52]	@ (8005f04 <std+0x68>)
 8005ed0:	6224      	str	r4, [r4, #32]
 8005ed2:	429c      	cmp	r4, r3
 8005ed4:	d006      	beq.n	8005ee4 <std+0x48>
 8005ed6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005eda:	4294      	cmp	r4, r2
 8005edc:	d002      	beq.n	8005ee4 <std+0x48>
 8005ede:	33d0      	adds	r3, #208	@ 0xd0
 8005ee0:	429c      	cmp	r4, r3
 8005ee2:	d105      	bne.n	8005ef0 <std+0x54>
 8005ee4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005ee8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005eec:	f000 ba1e 	b.w	800632c <__retarget_lock_init_recursive>
 8005ef0:	bd10      	pop	{r4, pc}
 8005ef2:	bf00      	nop
 8005ef4:	08006061 	.word	0x08006061
 8005ef8:	08006083 	.word	0x08006083
 8005efc:	080060bb 	.word	0x080060bb
 8005f00:	080060df 	.word	0x080060df
 8005f04:	20000488 	.word	0x20000488

08005f08 <stdio_exit_handler>:
 8005f08:	4a02      	ldr	r2, [pc, #8]	@ (8005f14 <stdio_exit_handler+0xc>)
 8005f0a:	4903      	ldr	r1, [pc, #12]	@ (8005f18 <stdio_exit_handler+0x10>)
 8005f0c:	4803      	ldr	r0, [pc, #12]	@ (8005f1c <stdio_exit_handler+0x14>)
 8005f0e:	f000 b869 	b.w	8005fe4 <_fwalk_sglue>
 8005f12:	bf00      	nop
 8005f14:	2000000c 	.word	0x2000000c
 8005f18:	08008989 	.word	0x08008989
 8005f1c:	20000188 	.word	0x20000188

08005f20 <cleanup_stdio>:
 8005f20:	6841      	ldr	r1, [r0, #4]
 8005f22:	4b0c      	ldr	r3, [pc, #48]	@ (8005f54 <cleanup_stdio+0x34>)
 8005f24:	4299      	cmp	r1, r3
 8005f26:	b510      	push	{r4, lr}
 8005f28:	4604      	mov	r4, r0
 8005f2a:	d001      	beq.n	8005f30 <cleanup_stdio+0x10>
 8005f2c:	f002 fd2c 	bl	8008988 <_fflush_r>
 8005f30:	68a1      	ldr	r1, [r4, #8]
 8005f32:	4b09      	ldr	r3, [pc, #36]	@ (8005f58 <cleanup_stdio+0x38>)
 8005f34:	4299      	cmp	r1, r3
 8005f36:	d002      	beq.n	8005f3e <cleanup_stdio+0x1e>
 8005f38:	4620      	mov	r0, r4
 8005f3a:	f002 fd25 	bl	8008988 <_fflush_r>
 8005f3e:	68e1      	ldr	r1, [r4, #12]
 8005f40:	4b06      	ldr	r3, [pc, #24]	@ (8005f5c <cleanup_stdio+0x3c>)
 8005f42:	4299      	cmp	r1, r3
 8005f44:	d004      	beq.n	8005f50 <cleanup_stdio+0x30>
 8005f46:	4620      	mov	r0, r4
 8005f48:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005f4c:	f002 bd1c 	b.w	8008988 <_fflush_r>
 8005f50:	bd10      	pop	{r4, pc}
 8005f52:	bf00      	nop
 8005f54:	20000488 	.word	0x20000488
 8005f58:	200004f0 	.word	0x200004f0
 8005f5c:	20000558 	.word	0x20000558

08005f60 <global_stdio_init.part.0>:
 8005f60:	b510      	push	{r4, lr}
 8005f62:	4b0b      	ldr	r3, [pc, #44]	@ (8005f90 <global_stdio_init.part.0+0x30>)
 8005f64:	4c0b      	ldr	r4, [pc, #44]	@ (8005f94 <global_stdio_init.part.0+0x34>)
 8005f66:	4a0c      	ldr	r2, [pc, #48]	@ (8005f98 <global_stdio_init.part.0+0x38>)
 8005f68:	601a      	str	r2, [r3, #0]
 8005f6a:	4620      	mov	r0, r4
 8005f6c:	2200      	movs	r2, #0
 8005f6e:	2104      	movs	r1, #4
 8005f70:	f7ff ff94 	bl	8005e9c <std>
 8005f74:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005f78:	2201      	movs	r2, #1
 8005f7a:	2109      	movs	r1, #9
 8005f7c:	f7ff ff8e 	bl	8005e9c <std>
 8005f80:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005f84:	2202      	movs	r2, #2
 8005f86:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005f8a:	2112      	movs	r1, #18
 8005f8c:	f7ff bf86 	b.w	8005e9c <std>
 8005f90:	200005c0 	.word	0x200005c0
 8005f94:	20000488 	.word	0x20000488
 8005f98:	08005f09 	.word	0x08005f09

08005f9c <__sfp_lock_acquire>:
 8005f9c:	4801      	ldr	r0, [pc, #4]	@ (8005fa4 <__sfp_lock_acquire+0x8>)
 8005f9e:	f000 b9c6 	b.w	800632e <__retarget_lock_acquire_recursive>
 8005fa2:	bf00      	nop
 8005fa4:	200005c9 	.word	0x200005c9

08005fa8 <__sfp_lock_release>:
 8005fa8:	4801      	ldr	r0, [pc, #4]	@ (8005fb0 <__sfp_lock_release+0x8>)
 8005faa:	f000 b9c1 	b.w	8006330 <__retarget_lock_release_recursive>
 8005fae:	bf00      	nop
 8005fb0:	200005c9 	.word	0x200005c9

08005fb4 <__sinit>:
 8005fb4:	b510      	push	{r4, lr}
 8005fb6:	4604      	mov	r4, r0
 8005fb8:	f7ff fff0 	bl	8005f9c <__sfp_lock_acquire>
 8005fbc:	6a23      	ldr	r3, [r4, #32]
 8005fbe:	b11b      	cbz	r3, 8005fc8 <__sinit+0x14>
 8005fc0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005fc4:	f7ff bff0 	b.w	8005fa8 <__sfp_lock_release>
 8005fc8:	4b04      	ldr	r3, [pc, #16]	@ (8005fdc <__sinit+0x28>)
 8005fca:	6223      	str	r3, [r4, #32]
 8005fcc:	4b04      	ldr	r3, [pc, #16]	@ (8005fe0 <__sinit+0x2c>)
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d1f5      	bne.n	8005fc0 <__sinit+0xc>
 8005fd4:	f7ff ffc4 	bl	8005f60 <global_stdio_init.part.0>
 8005fd8:	e7f2      	b.n	8005fc0 <__sinit+0xc>
 8005fda:	bf00      	nop
 8005fdc:	08005f21 	.word	0x08005f21
 8005fe0:	200005c0 	.word	0x200005c0

08005fe4 <_fwalk_sglue>:
 8005fe4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005fe8:	4607      	mov	r7, r0
 8005fea:	4688      	mov	r8, r1
 8005fec:	4614      	mov	r4, r2
 8005fee:	2600      	movs	r6, #0
 8005ff0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005ff4:	f1b9 0901 	subs.w	r9, r9, #1
 8005ff8:	d505      	bpl.n	8006006 <_fwalk_sglue+0x22>
 8005ffa:	6824      	ldr	r4, [r4, #0]
 8005ffc:	2c00      	cmp	r4, #0
 8005ffe:	d1f7      	bne.n	8005ff0 <_fwalk_sglue+0xc>
 8006000:	4630      	mov	r0, r6
 8006002:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006006:	89ab      	ldrh	r3, [r5, #12]
 8006008:	2b01      	cmp	r3, #1
 800600a:	d907      	bls.n	800601c <_fwalk_sglue+0x38>
 800600c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006010:	3301      	adds	r3, #1
 8006012:	d003      	beq.n	800601c <_fwalk_sglue+0x38>
 8006014:	4629      	mov	r1, r5
 8006016:	4638      	mov	r0, r7
 8006018:	47c0      	blx	r8
 800601a:	4306      	orrs	r6, r0
 800601c:	3568      	adds	r5, #104	@ 0x68
 800601e:	e7e9      	b.n	8005ff4 <_fwalk_sglue+0x10>

08006020 <siprintf>:
 8006020:	b40e      	push	{r1, r2, r3}
 8006022:	b500      	push	{lr}
 8006024:	b09c      	sub	sp, #112	@ 0x70
 8006026:	ab1d      	add	r3, sp, #116	@ 0x74
 8006028:	9002      	str	r0, [sp, #8]
 800602a:	9006      	str	r0, [sp, #24]
 800602c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006030:	4809      	ldr	r0, [pc, #36]	@ (8006058 <siprintf+0x38>)
 8006032:	9107      	str	r1, [sp, #28]
 8006034:	9104      	str	r1, [sp, #16]
 8006036:	4909      	ldr	r1, [pc, #36]	@ (800605c <siprintf+0x3c>)
 8006038:	f853 2b04 	ldr.w	r2, [r3], #4
 800603c:	9105      	str	r1, [sp, #20]
 800603e:	6800      	ldr	r0, [r0, #0]
 8006040:	9301      	str	r3, [sp, #4]
 8006042:	a902      	add	r1, sp, #8
 8006044:	f002 f9de 	bl	8008404 <_svfiprintf_r>
 8006048:	9b02      	ldr	r3, [sp, #8]
 800604a:	2200      	movs	r2, #0
 800604c:	701a      	strb	r2, [r3, #0]
 800604e:	b01c      	add	sp, #112	@ 0x70
 8006050:	f85d eb04 	ldr.w	lr, [sp], #4
 8006054:	b003      	add	sp, #12
 8006056:	4770      	bx	lr
 8006058:	20000184 	.word	0x20000184
 800605c:	ffff0208 	.word	0xffff0208

08006060 <__sread>:
 8006060:	b510      	push	{r4, lr}
 8006062:	460c      	mov	r4, r1
 8006064:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006068:	f000 f912 	bl	8006290 <_read_r>
 800606c:	2800      	cmp	r0, #0
 800606e:	bfab      	itete	ge
 8006070:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006072:	89a3      	ldrhlt	r3, [r4, #12]
 8006074:	181b      	addge	r3, r3, r0
 8006076:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800607a:	bfac      	ite	ge
 800607c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800607e:	81a3      	strhlt	r3, [r4, #12]
 8006080:	bd10      	pop	{r4, pc}

08006082 <__swrite>:
 8006082:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006086:	461f      	mov	r7, r3
 8006088:	898b      	ldrh	r3, [r1, #12]
 800608a:	05db      	lsls	r3, r3, #23
 800608c:	4605      	mov	r5, r0
 800608e:	460c      	mov	r4, r1
 8006090:	4616      	mov	r6, r2
 8006092:	d505      	bpl.n	80060a0 <__swrite+0x1e>
 8006094:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006098:	2302      	movs	r3, #2
 800609a:	2200      	movs	r2, #0
 800609c:	f000 f8e6 	bl	800626c <_lseek_r>
 80060a0:	89a3      	ldrh	r3, [r4, #12]
 80060a2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80060a6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80060aa:	81a3      	strh	r3, [r4, #12]
 80060ac:	4632      	mov	r2, r6
 80060ae:	463b      	mov	r3, r7
 80060b0:	4628      	mov	r0, r5
 80060b2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80060b6:	f000 b8fd 	b.w	80062b4 <_write_r>

080060ba <__sseek>:
 80060ba:	b510      	push	{r4, lr}
 80060bc:	460c      	mov	r4, r1
 80060be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80060c2:	f000 f8d3 	bl	800626c <_lseek_r>
 80060c6:	1c43      	adds	r3, r0, #1
 80060c8:	89a3      	ldrh	r3, [r4, #12]
 80060ca:	bf15      	itete	ne
 80060cc:	6560      	strne	r0, [r4, #84]	@ 0x54
 80060ce:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80060d2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80060d6:	81a3      	strheq	r3, [r4, #12]
 80060d8:	bf18      	it	ne
 80060da:	81a3      	strhne	r3, [r4, #12]
 80060dc:	bd10      	pop	{r4, pc}

080060de <__sclose>:
 80060de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80060e2:	f000 b8b3 	b.w	800624c <_close_r>

080060e6 <__swbuf_r>:
 80060e6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80060e8:	460e      	mov	r6, r1
 80060ea:	4614      	mov	r4, r2
 80060ec:	4605      	mov	r5, r0
 80060ee:	b118      	cbz	r0, 80060f8 <__swbuf_r+0x12>
 80060f0:	6a03      	ldr	r3, [r0, #32]
 80060f2:	b90b      	cbnz	r3, 80060f8 <__swbuf_r+0x12>
 80060f4:	f7ff ff5e 	bl	8005fb4 <__sinit>
 80060f8:	69a3      	ldr	r3, [r4, #24]
 80060fa:	60a3      	str	r3, [r4, #8]
 80060fc:	89a3      	ldrh	r3, [r4, #12]
 80060fe:	071a      	lsls	r2, r3, #28
 8006100:	d501      	bpl.n	8006106 <__swbuf_r+0x20>
 8006102:	6923      	ldr	r3, [r4, #16]
 8006104:	b943      	cbnz	r3, 8006118 <__swbuf_r+0x32>
 8006106:	4621      	mov	r1, r4
 8006108:	4628      	mov	r0, r5
 800610a:	f000 f82b 	bl	8006164 <__swsetup_r>
 800610e:	b118      	cbz	r0, 8006118 <__swbuf_r+0x32>
 8006110:	f04f 37ff 	mov.w	r7, #4294967295
 8006114:	4638      	mov	r0, r7
 8006116:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006118:	6823      	ldr	r3, [r4, #0]
 800611a:	6922      	ldr	r2, [r4, #16]
 800611c:	1a98      	subs	r0, r3, r2
 800611e:	6963      	ldr	r3, [r4, #20]
 8006120:	b2f6      	uxtb	r6, r6
 8006122:	4283      	cmp	r3, r0
 8006124:	4637      	mov	r7, r6
 8006126:	dc05      	bgt.n	8006134 <__swbuf_r+0x4e>
 8006128:	4621      	mov	r1, r4
 800612a:	4628      	mov	r0, r5
 800612c:	f002 fc2c 	bl	8008988 <_fflush_r>
 8006130:	2800      	cmp	r0, #0
 8006132:	d1ed      	bne.n	8006110 <__swbuf_r+0x2a>
 8006134:	68a3      	ldr	r3, [r4, #8]
 8006136:	3b01      	subs	r3, #1
 8006138:	60a3      	str	r3, [r4, #8]
 800613a:	6823      	ldr	r3, [r4, #0]
 800613c:	1c5a      	adds	r2, r3, #1
 800613e:	6022      	str	r2, [r4, #0]
 8006140:	701e      	strb	r6, [r3, #0]
 8006142:	6962      	ldr	r2, [r4, #20]
 8006144:	1c43      	adds	r3, r0, #1
 8006146:	429a      	cmp	r2, r3
 8006148:	d004      	beq.n	8006154 <__swbuf_r+0x6e>
 800614a:	89a3      	ldrh	r3, [r4, #12]
 800614c:	07db      	lsls	r3, r3, #31
 800614e:	d5e1      	bpl.n	8006114 <__swbuf_r+0x2e>
 8006150:	2e0a      	cmp	r6, #10
 8006152:	d1df      	bne.n	8006114 <__swbuf_r+0x2e>
 8006154:	4621      	mov	r1, r4
 8006156:	4628      	mov	r0, r5
 8006158:	f002 fc16 	bl	8008988 <_fflush_r>
 800615c:	2800      	cmp	r0, #0
 800615e:	d0d9      	beq.n	8006114 <__swbuf_r+0x2e>
 8006160:	e7d6      	b.n	8006110 <__swbuf_r+0x2a>
	...

08006164 <__swsetup_r>:
 8006164:	b538      	push	{r3, r4, r5, lr}
 8006166:	4b29      	ldr	r3, [pc, #164]	@ (800620c <__swsetup_r+0xa8>)
 8006168:	4605      	mov	r5, r0
 800616a:	6818      	ldr	r0, [r3, #0]
 800616c:	460c      	mov	r4, r1
 800616e:	b118      	cbz	r0, 8006178 <__swsetup_r+0x14>
 8006170:	6a03      	ldr	r3, [r0, #32]
 8006172:	b90b      	cbnz	r3, 8006178 <__swsetup_r+0x14>
 8006174:	f7ff ff1e 	bl	8005fb4 <__sinit>
 8006178:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800617c:	0719      	lsls	r1, r3, #28
 800617e:	d422      	bmi.n	80061c6 <__swsetup_r+0x62>
 8006180:	06da      	lsls	r2, r3, #27
 8006182:	d407      	bmi.n	8006194 <__swsetup_r+0x30>
 8006184:	2209      	movs	r2, #9
 8006186:	602a      	str	r2, [r5, #0]
 8006188:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800618c:	81a3      	strh	r3, [r4, #12]
 800618e:	f04f 30ff 	mov.w	r0, #4294967295
 8006192:	e033      	b.n	80061fc <__swsetup_r+0x98>
 8006194:	0758      	lsls	r0, r3, #29
 8006196:	d512      	bpl.n	80061be <__swsetup_r+0x5a>
 8006198:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800619a:	b141      	cbz	r1, 80061ae <__swsetup_r+0x4a>
 800619c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80061a0:	4299      	cmp	r1, r3
 80061a2:	d002      	beq.n	80061aa <__swsetup_r+0x46>
 80061a4:	4628      	mov	r0, r5
 80061a6:	f000 ff4b 	bl	8007040 <_free_r>
 80061aa:	2300      	movs	r3, #0
 80061ac:	6363      	str	r3, [r4, #52]	@ 0x34
 80061ae:	89a3      	ldrh	r3, [r4, #12]
 80061b0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80061b4:	81a3      	strh	r3, [r4, #12]
 80061b6:	2300      	movs	r3, #0
 80061b8:	6063      	str	r3, [r4, #4]
 80061ba:	6923      	ldr	r3, [r4, #16]
 80061bc:	6023      	str	r3, [r4, #0]
 80061be:	89a3      	ldrh	r3, [r4, #12]
 80061c0:	f043 0308 	orr.w	r3, r3, #8
 80061c4:	81a3      	strh	r3, [r4, #12]
 80061c6:	6923      	ldr	r3, [r4, #16]
 80061c8:	b94b      	cbnz	r3, 80061de <__swsetup_r+0x7a>
 80061ca:	89a3      	ldrh	r3, [r4, #12]
 80061cc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80061d0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80061d4:	d003      	beq.n	80061de <__swsetup_r+0x7a>
 80061d6:	4621      	mov	r1, r4
 80061d8:	4628      	mov	r0, r5
 80061da:	f002 fc35 	bl	8008a48 <__smakebuf_r>
 80061de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80061e2:	f013 0201 	ands.w	r2, r3, #1
 80061e6:	d00a      	beq.n	80061fe <__swsetup_r+0x9a>
 80061e8:	2200      	movs	r2, #0
 80061ea:	60a2      	str	r2, [r4, #8]
 80061ec:	6962      	ldr	r2, [r4, #20]
 80061ee:	4252      	negs	r2, r2
 80061f0:	61a2      	str	r2, [r4, #24]
 80061f2:	6922      	ldr	r2, [r4, #16]
 80061f4:	b942      	cbnz	r2, 8006208 <__swsetup_r+0xa4>
 80061f6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80061fa:	d1c5      	bne.n	8006188 <__swsetup_r+0x24>
 80061fc:	bd38      	pop	{r3, r4, r5, pc}
 80061fe:	0799      	lsls	r1, r3, #30
 8006200:	bf58      	it	pl
 8006202:	6962      	ldrpl	r2, [r4, #20]
 8006204:	60a2      	str	r2, [r4, #8]
 8006206:	e7f4      	b.n	80061f2 <__swsetup_r+0x8e>
 8006208:	2000      	movs	r0, #0
 800620a:	e7f7      	b.n	80061fc <__swsetup_r+0x98>
 800620c:	20000184 	.word	0x20000184

08006210 <memset>:
 8006210:	4402      	add	r2, r0
 8006212:	4603      	mov	r3, r0
 8006214:	4293      	cmp	r3, r2
 8006216:	d100      	bne.n	800621a <memset+0xa>
 8006218:	4770      	bx	lr
 800621a:	f803 1b01 	strb.w	r1, [r3], #1
 800621e:	e7f9      	b.n	8006214 <memset+0x4>

08006220 <strncmp>:
 8006220:	b510      	push	{r4, lr}
 8006222:	b16a      	cbz	r2, 8006240 <strncmp+0x20>
 8006224:	3901      	subs	r1, #1
 8006226:	1884      	adds	r4, r0, r2
 8006228:	f810 2b01 	ldrb.w	r2, [r0], #1
 800622c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8006230:	429a      	cmp	r2, r3
 8006232:	d103      	bne.n	800623c <strncmp+0x1c>
 8006234:	42a0      	cmp	r0, r4
 8006236:	d001      	beq.n	800623c <strncmp+0x1c>
 8006238:	2a00      	cmp	r2, #0
 800623a:	d1f5      	bne.n	8006228 <strncmp+0x8>
 800623c:	1ad0      	subs	r0, r2, r3
 800623e:	bd10      	pop	{r4, pc}
 8006240:	4610      	mov	r0, r2
 8006242:	e7fc      	b.n	800623e <strncmp+0x1e>

08006244 <_localeconv_r>:
 8006244:	4800      	ldr	r0, [pc, #0]	@ (8006248 <_localeconv_r+0x4>)
 8006246:	4770      	bx	lr
 8006248:	20000108 	.word	0x20000108

0800624c <_close_r>:
 800624c:	b538      	push	{r3, r4, r5, lr}
 800624e:	4d06      	ldr	r5, [pc, #24]	@ (8006268 <_close_r+0x1c>)
 8006250:	2300      	movs	r3, #0
 8006252:	4604      	mov	r4, r0
 8006254:	4608      	mov	r0, r1
 8006256:	602b      	str	r3, [r5, #0]
 8006258:	f7fb ff09 	bl	800206e <_close>
 800625c:	1c43      	adds	r3, r0, #1
 800625e:	d102      	bne.n	8006266 <_close_r+0x1a>
 8006260:	682b      	ldr	r3, [r5, #0]
 8006262:	b103      	cbz	r3, 8006266 <_close_r+0x1a>
 8006264:	6023      	str	r3, [r4, #0]
 8006266:	bd38      	pop	{r3, r4, r5, pc}
 8006268:	200005c4 	.word	0x200005c4

0800626c <_lseek_r>:
 800626c:	b538      	push	{r3, r4, r5, lr}
 800626e:	4d07      	ldr	r5, [pc, #28]	@ (800628c <_lseek_r+0x20>)
 8006270:	4604      	mov	r4, r0
 8006272:	4608      	mov	r0, r1
 8006274:	4611      	mov	r1, r2
 8006276:	2200      	movs	r2, #0
 8006278:	602a      	str	r2, [r5, #0]
 800627a:	461a      	mov	r2, r3
 800627c:	f7fb ff1e 	bl	80020bc <_lseek>
 8006280:	1c43      	adds	r3, r0, #1
 8006282:	d102      	bne.n	800628a <_lseek_r+0x1e>
 8006284:	682b      	ldr	r3, [r5, #0]
 8006286:	b103      	cbz	r3, 800628a <_lseek_r+0x1e>
 8006288:	6023      	str	r3, [r4, #0]
 800628a:	bd38      	pop	{r3, r4, r5, pc}
 800628c:	200005c4 	.word	0x200005c4

08006290 <_read_r>:
 8006290:	b538      	push	{r3, r4, r5, lr}
 8006292:	4d07      	ldr	r5, [pc, #28]	@ (80062b0 <_read_r+0x20>)
 8006294:	4604      	mov	r4, r0
 8006296:	4608      	mov	r0, r1
 8006298:	4611      	mov	r1, r2
 800629a:	2200      	movs	r2, #0
 800629c:	602a      	str	r2, [r5, #0]
 800629e:	461a      	mov	r2, r3
 80062a0:	f7fb fec8 	bl	8002034 <_read>
 80062a4:	1c43      	adds	r3, r0, #1
 80062a6:	d102      	bne.n	80062ae <_read_r+0x1e>
 80062a8:	682b      	ldr	r3, [r5, #0]
 80062aa:	b103      	cbz	r3, 80062ae <_read_r+0x1e>
 80062ac:	6023      	str	r3, [r4, #0]
 80062ae:	bd38      	pop	{r3, r4, r5, pc}
 80062b0:	200005c4 	.word	0x200005c4

080062b4 <_write_r>:
 80062b4:	b538      	push	{r3, r4, r5, lr}
 80062b6:	4d07      	ldr	r5, [pc, #28]	@ (80062d4 <_write_r+0x20>)
 80062b8:	4604      	mov	r4, r0
 80062ba:	4608      	mov	r0, r1
 80062bc:	4611      	mov	r1, r2
 80062be:	2200      	movs	r2, #0
 80062c0:	602a      	str	r2, [r5, #0]
 80062c2:	461a      	mov	r2, r3
 80062c4:	f7fb fbd8 	bl	8001a78 <_write>
 80062c8:	1c43      	adds	r3, r0, #1
 80062ca:	d102      	bne.n	80062d2 <_write_r+0x1e>
 80062cc:	682b      	ldr	r3, [r5, #0]
 80062ce:	b103      	cbz	r3, 80062d2 <_write_r+0x1e>
 80062d0:	6023      	str	r3, [r4, #0]
 80062d2:	bd38      	pop	{r3, r4, r5, pc}
 80062d4:	200005c4 	.word	0x200005c4

080062d8 <__errno>:
 80062d8:	4b01      	ldr	r3, [pc, #4]	@ (80062e0 <__errno+0x8>)
 80062da:	6818      	ldr	r0, [r3, #0]
 80062dc:	4770      	bx	lr
 80062de:	bf00      	nop
 80062e0:	20000184 	.word	0x20000184

080062e4 <__libc_init_array>:
 80062e4:	b570      	push	{r4, r5, r6, lr}
 80062e6:	4d0d      	ldr	r5, [pc, #52]	@ (800631c <__libc_init_array+0x38>)
 80062e8:	4c0d      	ldr	r4, [pc, #52]	@ (8006320 <__libc_init_array+0x3c>)
 80062ea:	1b64      	subs	r4, r4, r5
 80062ec:	10a4      	asrs	r4, r4, #2
 80062ee:	2600      	movs	r6, #0
 80062f0:	42a6      	cmp	r6, r4
 80062f2:	d109      	bne.n	8006308 <__libc_init_array+0x24>
 80062f4:	4d0b      	ldr	r5, [pc, #44]	@ (8006324 <__libc_init_array+0x40>)
 80062f6:	4c0c      	ldr	r4, [pc, #48]	@ (8006328 <__libc_init_array+0x44>)
 80062f8:	f002 fcc4 	bl	8008c84 <_init>
 80062fc:	1b64      	subs	r4, r4, r5
 80062fe:	10a4      	asrs	r4, r4, #2
 8006300:	2600      	movs	r6, #0
 8006302:	42a6      	cmp	r6, r4
 8006304:	d105      	bne.n	8006312 <__libc_init_array+0x2e>
 8006306:	bd70      	pop	{r4, r5, r6, pc}
 8006308:	f855 3b04 	ldr.w	r3, [r5], #4
 800630c:	4798      	blx	r3
 800630e:	3601      	adds	r6, #1
 8006310:	e7ee      	b.n	80062f0 <__libc_init_array+0xc>
 8006312:	f855 3b04 	ldr.w	r3, [r5], #4
 8006316:	4798      	blx	r3
 8006318:	3601      	adds	r6, #1
 800631a:	e7f2      	b.n	8006302 <__libc_init_array+0x1e>
 800631c:	080090ec 	.word	0x080090ec
 8006320:	080090ec 	.word	0x080090ec
 8006324:	080090ec 	.word	0x080090ec
 8006328:	080090f0 	.word	0x080090f0

0800632c <__retarget_lock_init_recursive>:
 800632c:	4770      	bx	lr

0800632e <__retarget_lock_acquire_recursive>:
 800632e:	4770      	bx	lr

08006330 <__retarget_lock_release_recursive>:
 8006330:	4770      	bx	lr

08006332 <memcpy>:
 8006332:	440a      	add	r2, r1
 8006334:	4291      	cmp	r1, r2
 8006336:	f100 33ff 	add.w	r3, r0, #4294967295
 800633a:	d100      	bne.n	800633e <memcpy+0xc>
 800633c:	4770      	bx	lr
 800633e:	b510      	push	{r4, lr}
 8006340:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006344:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006348:	4291      	cmp	r1, r2
 800634a:	d1f9      	bne.n	8006340 <memcpy+0xe>
 800634c:	bd10      	pop	{r4, pc}
	...

08006350 <nan>:
 8006350:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8006358 <nan+0x8>
 8006354:	4770      	bx	lr
 8006356:	bf00      	nop
 8006358:	00000000 	.word	0x00000000
 800635c:	7ff80000 	.word	0x7ff80000

08006360 <nanf>:
 8006360:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8006368 <nanf+0x8>
 8006364:	4770      	bx	lr
 8006366:	bf00      	nop
 8006368:	7fc00000 	.word	0x7fc00000

0800636c <__assert_func>:
 800636c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800636e:	4614      	mov	r4, r2
 8006370:	461a      	mov	r2, r3
 8006372:	4b09      	ldr	r3, [pc, #36]	@ (8006398 <__assert_func+0x2c>)
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	4605      	mov	r5, r0
 8006378:	68d8      	ldr	r0, [r3, #12]
 800637a:	b954      	cbnz	r4, 8006392 <__assert_func+0x26>
 800637c:	4b07      	ldr	r3, [pc, #28]	@ (800639c <__assert_func+0x30>)
 800637e:	461c      	mov	r4, r3
 8006380:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006384:	9100      	str	r1, [sp, #0]
 8006386:	462b      	mov	r3, r5
 8006388:	4905      	ldr	r1, [pc, #20]	@ (80063a0 <__assert_func+0x34>)
 800638a:	f002 fb25 	bl	80089d8 <fiprintf>
 800638e:	f002 fbe3 	bl	8008b58 <abort>
 8006392:	4b04      	ldr	r3, [pc, #16]	@ (80063a4 <__assert_func+0x38>)
 8006394:	e7f4      	b.n	8006380 <__assert_func+0x14>
 8006396:	bf00      	nop
 8006398:	20000184 	.word	0x20000184
 800639c:	08008d8c 	.word	0x08008d8c
 80063a0:	08008d5e 	.word	0x08008d5e
 80063a4:	08008d51 	.word	0x08008d51

080063a8 <quorem>:
 80063a8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80063ac:	6903      	ldr	r3, [r0, #16]
 80063ae:	690c      	ldr	r4, [r1, #16]
 80063b0:	42a3      	cmp	r3, r4
 80063b2:	4607      	mov	r7, r0
 80063b4:	db7e      	blt.n	80064b4 <quorem+0x10c>
 80063b6:	3c01      	subs	r4, #1
 80063b8:	f101 0814 	add.w	r8, r1, #20
 80063bc:	00a3      	lsls	r3, r4, #2
 80063be:	f100 0514 	add.w	r5, r0, #20
 80063c2:	9300      	str	r3, [sp, #0]
 80063c4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80063c8:	9301      	str	r3, [sp, #4]
 80063ca:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80063ce:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80063d2:	3301      	adds	r3, #1
 80063d4:	429a      	cmp	r2, r3
 80063d6:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80063da:	fbb2 f6f3 	udiv	r6, r2, r3
 80063de:	d32e      	bcc.n	800643e <quorem+0x96>
 80063e0:	f04f 0a00 	mov.w	sl, #0
 80063e4:	46c4      	mov	ip, r8
 80063e6:	46ae      	mov	lr, r5
 80063e8:	46d3      	mov	fp, sl
 80063ea:	f85c 3b04 	ldr.w	r3, [ip], #4
 80063ee:	b298      	uxth	r0, r3
 80063f0:	fb06 a000 	mla	r0, r6, r0, sl
 80063f4:	0c02      	lsrs	r2, r0, #16
 80063f6:	0c1b      	lsrs	r3, r3, #16
 80063f8:	fb06 2303 	mla	r3, r6, r3, r2
 80063fc:	f8de 2000 	ldr.w	r2, [lr]
 8006400:	b280      	uxth	r0, r0
 8006402:	b292      	uxth	r2, r2
 8006404:	1a12      	subs	r2, r2, r0
 8006406:	445a      	add	r2, fp
 8006408:	f8de 0000 	ldr.w	r0, [lr]
 800640c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006410:	b29b      	uxth	r3, r3
 8006412:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8006416:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800641a:	b292      	uxth	r2, r2
 800641c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8006420:	45e1      	cmp	r9, ip
 8006422:	f84e 2b04 	str.w	r2, [lr], #4
 8006426:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800642a:	d2de      	bcs.n	80063ea <quorem+0x42>
 800642c:	9b00      	ldr	r3, [sp, #0]
 800642e:	58eb      	ldr	r3, [r5, r3]
 8006430:	b92b      	cbnz	r3, 800643e <quorem+0x96>
 8006432:	9b01      	ldr	r3, [sp, #4]
 8006434:	3b04      	subs	r3, #4
 8006436:	429d      	cmp	r5, r3
 8006438:	461a      	mov	r2, r3
 800643a:	d32f      	bcc.n	800649c <quorem+0xf4>
 800643c:	613c      	str	r4, [r7, #16]
 800643e:	4638      	mov	r0, r7
 8006440:	f001 fd0e 	bl	8007e60 <__mcmp>
 8006444:	2800      	cmp	r0, #0
 8006446:	db25      	blt.n	8006494 <quorem+0xec>
 8006448:	4629      	mov	r1, r5
 800644a:	2000      	movs	r0, #0
 800644c:	f858 2b04 	ldr.w	r2, [r8], #4
 8006450:	f8d1 c000 	ldr.w	ip, [r1]
 8006454:	fa1f fe82 	uxth.w	lr, r2
 8006458:	fa1f f38c 	uxth.w	r3, ip
 800645c:	eba3 030e 	sub.w	r3, r3, lr
 8006460:	4403      	add	r3, r0
 8006462:	0c12      	lsrs	r2, r2, #16
 8006464:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8006468:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800646c:	b29b      	uxth	r3, r3
 800646e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006472:	45c1      	cmp	r9, r8
 8006474:	f841 3b04 	str.w	r3, [r1], #4
 8006478:	ea4f 4022 	mov.w	r0, r2, asr #16
 800647c:	d2e6      	bcs.n	800644c <quorem+0xa4>
 800647e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006482:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006486:	b922      	cbnz	r2, 8006492 <quorem+0xea>
 8006488:	3b04      	subs	r3, #4
 800648a:	429d      	cmp	r5, r3
 800648c:	461a      	mov	r2, r3
 800648e:	d30b      	bcc.n	80064a8 <quorem+0x100>
 8006490:	613c      	str	r4, [r7, #16]
 8006492:	3601      	adds	r6, #1
 8006494:	4630      	mov	r0, r6
 8006496:	b003      	add	sp, #12
 8006498:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800649c:	6812      	ldr	r2, [r2, #0]
 800649e:	3b04      	subs	r3, #4
 80064a0:	2a00      	cmp	r2, #0
 80064a2:	d1cb      	bne.n	800643c <quorem+0x94>
 80064a4:	3c01      	subs	r4, #1
 80064a6:	e7c6      	b.n	8006436 <quorem+0x8e>
 80064a8:	6812      	ldr	r2, [r2, #0]
 80064aa:	3b04      	subs	r3, #4
 80064ac:	2a00      	cmp	r2, #0
 80064ae:	d1ef      	bne.n	8006490 <quorem+0xe8>
 80064b0:	3c01      	subs	r4, #1
 80064b2:	e7ea      	b.n	800648a <quorem+0xe2>
 80064b4:	2000      	movs	r0, #0
 80064b6:	e7ee      	b.n	8006496 <quorem+0xee>

080064b8 <_dtoa_r>:
 80064b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80064bc:	69c7      	ldr	r7, [r0, #28]
 80064be:	b099      	sub	sp, #100	@ 0x64
 80064c0:	ed8d 0b02 	vstr	d0, [sp, #8]
 80064c4:	ec55 4b10 	vmov	r4, r5, d0
 80064c8:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 80064ca:	9109      	str	r1, [sp, #36]	@ 0x24
 80064cc:	4683      	mov	fp, r0
 80064ce:	920e      	str	r2, [sp, #56]	@ 0x38
 80064d0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80064d2:	b97f      	cbnz	r7, 80064f4 <_dtoa_r+0x3c>
 80064d4:	2010      	movs	r0, #16
 80064d6:	f001 f937 	bl	8007748 <malloc>
 80064da:	4602      	mov	r2, r0
 80064dc:	f8cb 001c 	str.w	r0, [fp, #28]
 80064e0:	b920      	cbnz	r0, 80064ec <_dtoa_r+0x34>
 80064e2:	4ba7      	ldr	r3, [pc, #668]	@ (8006780 <_dtoa_r+0x2c8>)
 80064e4:	21ef      	movs	r1, #239	@ 0xef
 80064e6:	48a7      	ldr	r0, [pc, #668]	@ (8006784 <_dtoa_r+0x2cc>)
 80064e8:	f7ff ff40 	bl	800636c <__assert_func>
 80064ec:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80064f0:	6007      	str	r7, [r0, #0]
 80064f2:	60c7      	str	r7, [r0, #12]
 80064f4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80064f8:	6819      	ldr	r1, [r3, #0]
 80064fa:	b159      	cbz	r1, 8006514 <_dtoa_r+0x5c>
 80064fc:	685a      	ldr	r2, [r3, #4]
 80064fe:	604a      	str	r2, [r1, #4]
 8006500:	2301      	movs	r3, #1
 8006502:	4093      	lsls	r3, r2
 8006504:	608b      	str	r3, [r1, #8]
 8006506:	4658      	mov	r0, fp
 8006508:	f001 fa26 	bl	8007958 <_Bfree>
 800650c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006510:	2200      	movs	r2, #0
 8006512:	601a      	str	r2, [r3, #0]
 8006514:	1e2b      	subs	r3, r5, #0
 8006516:	bfb9      	ittee	lt
 8006518:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800651c:	9303      	strlt	r3, [sp, #12]
 800651e:	2300      	movge	r3, #0
 8006520:	6033      	strge	r3, [r6, #0]
 8006522:	9f03      	ldr	r7, [sp, #12]
 8006524:	4b98      	ldr	r3, [pc, #608]	@ (8006788 <_dtoa_r+0x2d0>)
 8006526:	bfbc      	itt	lt
 8006528:	2201      	movlt	r2, #1
 800652a:	6032      	strlt	r2, [r6, #0]
 800652c:	43bb      	bics	r3, r7
 800652e:	d112      	bne.n	8006556 <_dtoa_r+0x9e>
 8006530:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8006532:	f242 730f 	movw	r3, #9999	@ 0x270f
 8006536:	6013      	str	r3, [r2, #0]
 8006538:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800653c:	4323      	orrs	r3, r4
 800653e:	f000 854d 	beq.w	8006fdc <_dtoa_r+0xb24>
 8006542:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006544:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800679c <_dtoa_r+0x2e4>
 8006548:	2b00      	cmp	r3, #0
 800654a:	f000 854f 	beq.w	8006fec <_dtoa_r+0xb34>
 800654e:	f10a 0303 	add.w	r3, sl, #3
 8006552:	f000 bd49 	b.w	8006fe8 <_dtoa_r+0xb30>
 8006556:	ed9d 7b02 	vldr	d7, [sp, #8]
 800655a:	2200      	movs	r2, #0
 800655c:	ec51 0b17 	vmov	r0, r1, d7
 8006560:	2300      	movs	r3, #0
 8006562:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8006566:	f7fa faaf 	bl	8000ac8 <__aeabi_dcmpeq>
 800656a:	4680      	mov	r8, r0
 800656c:	b158      	cbz	r0, 8006586 <_dtoa_r+0xce>
 800656e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8006570:	2301      	movs	r3, #1
 8006572:	6013      	str	r3, [r2, #0]
 8006574:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006576:	b113      	cbz	r3, 800657e <_dtoa_r+0xc6>
 8006578:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800657a:	4b84      	ldr	r3, [pc, #528]	@ (800678c <_dtoa_r+0x2d4>)
 800657c:	6013      	str	r3, [r2, #0]
 800657e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 80067a0 <_dtoa_r+0x2e8>
 8006582:	f000 bd33 	b.w	8006fec <_dtoa_r+0xb34>
 8006586:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800658a:	aa16      	add	r2, sp, #88	@ 0x58
 800658c:	a917      	add	r1, sp, #92	@ 0x5c
 800658e:	4658      	mov	r0, fp
 8006590:	f001 fd86 	bl	80080a0 <__d2b>
 8006594:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8006598:	4681      	mov	r9, r0
 800659a:	2e00      	cmp	r6, #0
 800659c:	d077      	beq.n	800668e <_dtoa_r+0x1d6>
 800659e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80065a0:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 80065a4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80065a8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80065ac:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80065b0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80065b4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80065b8:	4619      	mov	r1, r3
 80065ba:	2200      	movs	r2, #0
 80065bc:	4b74      	ldr	r3, [pc, #464]	@ (8006790 <_dtoa_r+0x2d8>)
 80065be:	f7f9 fe63 	bl	8000288 <__aeabi_dsub>
 80065c2:	a369      	add	r3, pc, #420	@ (adr r3, 8006768 <_dtoa_r+0x2b0>)
 80065c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065c8:	f7fa f816 	bl	80005f8 <__aeabi_dmul>
 80065cc:	a368      	add	r3, pc, #416	@ (adr r3, 8006770 <_dtoa_r+0x2b8>)
 80065ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065d2:	f7f9 fe5b 	bl	800028c <__adddf3>
 80065d6:	4604      	mov	r4, r0
 80065d8:	4630      	mov	r0, r6
 80065da:	460d      	mov	r5, r1
 80065dc:	f7f9 ffa2 	bl	8000524 <__aeabi_i2d>
 80065e0:	a365      	add	r3, pc, #404	@ (adr r3, 8006778 <_dtoa_r+0x2c0>)
 80065e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065e6:	f7fa f807 	bl	80005f8 <__aeabi_dmul>
 80065ea:	4602      	mov	r2, r0
 80065ec:	460b      	mov	r3, r1
 80065ee:	4620      	mov	r0, r4
 80065f0:	4629      	mov	r1, r5
 80065f2:	f7f9 fe4b 	bl	800028c <__adddf3>
 80065f6:	4604      	mov	r4, r0
 80065f8:	460d      	mov	r5, r1
 80065fa:	f7fa faad 	bl	8000b58 <__aeabi_d2iz>
 80065fe:	2200      	movs	r2, #0
 8006600:	4607      	mov	r7, r0
 8006602:	2300      	movs	r3, #0
 8006604:	4620      	mov	r0, r4
 8006606:	4629      	mov	r1, r5
 8006608:	f7fa fa68 	bl	8000adc <__aeabi_dcmplt>
 800660c:	b140      	cbz	r0, 8006620 <_dtoa_r+0x168>
 800660e:	4638      	mov	r0, r7
 8006610:	f7f9 ff88 	bl	8000524 <__aeabi_i2d>
 8006614:	4622      	mov	r2, r4
 8006616:	462b      	mov	r3, r5
 8006618:	f7fa fa56 	bl	8000ac8 <__aeabi_dcmpeq>
 800661c:	b900      	cbnz	r0, 8006620 <_dtoa_r+0x168>
 800661e:	3f01      	subs	r7, #1
 8006620:	2f16      	cmp	r7, #22
 8006622:	d851      	bhi.n	80066c8 <_dtoa_r+0x210>
 8006624:	4b5b      	ldr	r3, [pc, #364]	@ (8006794 <_dtoa_r+0x2dc>)
 8006626:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800662a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800662e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006632:	f7fa fa53 	bl	8000adc <__aeabi_dcmplt>
 8006636:	2800      	cmp	r0, #0
 8006638:	d048      	beq.n	80066cc <_dtoa_r+0x214>
 800663a:	3f01      	subs	r7, #1
 800663c:	2300      	movs	r3, #0
 800663e:	9312      	str	r3, [sp, #72]	@ 0x48
 8006640:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8006642:	1b9b      	subs	r3, r3, r6
 8006644:	1e5a      	subs	r2, r3, #1
 8006646:	bf44      	itt	mi
 8006648:	f1c3 0801 	rsbmi	r8, r3, #1
 800664c:	2300      	movmi	r3, #0
 800664e:	9208      	str	r2, [sp, #32]
 8006650:	bf54      	ite	pl
 8006652:	f04f 0800 	movpl.w	r8, #0
 8006656:	9308      	strmi	r3, [sp, #32]
 8006658:	2f00      	cmp	r7, #0
 800665a:	db39      	blt.n	80066d0 <_dtoa_r+0x218>
 800665c:	9b08      	ldr	r3, [sp, #32]
 800665e:	970f      	str	r7, [sp, #60]	@ 0x3c
 8006660:	443b      	add	r3, r7
 8006662:	9308      	str	r3, [sp, #32]
 8006664:	2300      	movs	r3, #0
 8006666:	930a      	str	r3, [sp, #40]	@ 0x28
 8006668:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800666a:	2b09      	cmp	r3, #9
 800666c:	d864      	bhi.n	8006738 <_dtoa_r+0x280>
 800666e:	2b05      	cmp	r3, #5
 8006670:	bfc4      	itt	gt
 8006672:	3b04      	subgt	r3, #4
 8006674:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8006676:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006678:	f1a3 0302 	sub.w	r3, r3, #2
 800667c:	bfcc      	ite	gt
 800667e:	2400      	movgt	r4, #0
 8006680:	2401      	movle	r4, #1
 8006682:	2b03      	cmp	r3, #3
 8006684:	d863      	bhi.n	800674e <_dtoa_r+0x296>
 8006686:	e8df f003 	tbb	[pc, r3]
 800668a:	372a      	.short	0x372a
 800668c:	5535      	.short	0x5535
 800668e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8006692:	441e      	add	r6, r3
 8006694:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8006698:	2b20      	cmp	r3, #32
 800669a:	bfc1      	itttt	gt
 800669c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80066a0:	409f      	lslgt	r7, r3
 80066a2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80066a6:	fa24 f303 	lsrgt.w	r3, r4, r3
 80066aa:	bfd6      	itet	le
 80066ac:	f1c3 0320 	rsble	r3, r3, #32
 80066b0:	ea47 0003 	orrgt.w	r0, r7, r3
 80066b4:	fa04 f003 	lslle.w	r0, r4, r3
 80066b8:	f7f9 ff24 	bl	8000504 <__aeabi_ui2d>
 80066bc:	2201      	movs	r2, #1
 80066be:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80066c2:	3e01      	subs	r6, #1
 80066c4:	9214      	str	r2, [sp, #80]	@ 0x50
 80066c6:	e777      	b.n	80065b8 <_dtoa_r+0x100>
 80066c8:	2301      	movs	r3, #1
 80066ca:	e7b8      	b.n	800663e <_dtoa_r+0x186>
 80066cc:	9012      	str	r0, [sp, #72]	@ 0x48
 80066ce:	e7b7      	b.n	8006640 <_dtoa_r+0x188>
 80066d0:	427b      	negs	r3, r7
 80066d2:	930a      	str	r3, [sp, #40]	@ 0x28
 80066d4:	2300      	movs	r3, #0
 80066d6:	eba8 0807 	sub.w	r8, r8, r7
 80066da:	930f      	str	r3, [sp, #60]	@ 0x3c
 80066dc:	e7c4      	b.n	8006668 <_dtoa_r+0x1b0>
 80066de:	2300      	movs	r3, #0
 80066e0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80066e2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	dc35      	bgt.n	8006754 <_dtoa_r+0x29c>
 80066e8:	2301      	movs	r3, #1
 80066ea:	9300      	str	r3, [sp, #0]
 80066ec:	9307      	str	r3, [sp, #28]
 80066ee:	461a      	mov	r2, r3
 80066f0:	920e      	str	r2, [sp, #56]	@ 0x38
 80066f2:	e00b      	b.n	800670c <_dtoa_r+0x254>
 80066f4:	2301      	movs	r3, #1
 80066f6:	e7f3      	b.n	80066e0 <_dtoa_r+0x228>
 80066f8:	2300      	movs	r3, #0
 80066fa:	930b      	str	r3, [sp, #44]	@ 0x2c
 80066fc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80066fe:	18fb      	adds	r3, r7, r3
 8006700:	9300      	str	r3, [sp, #0]
 8006702:	3301      	adds	r3, #1
 8006704:	2b01      	cmp	r3, #1
 8006706:	9307      	str	r3, [sp, #28]
 8006708:	bfb8      	it	lt
 800670a:	2301      	movlt	r3, #1
 800670c:	f8db 001c 	ldr.w	r0, [fp, #28]
 8006710:	2100      	movs	r1, #0
 8006712:	2204      	movs	r2, #4
 8006714:	f102 0514 	add.w	r5, r2, #20
 8006718:	429d      	cmp	r5, r3
 800671a:	d91f      	bls.n	800675c <_dtoa_r+0x2a4>
 800671c:	6041      	str	r1, [r0, #4]
 800671e:	4658      	mov	r0, fp
 8006720:	f001 f8da 	bl	80078d8 <_Balloc>
 8006724:	4682      	mov	sl, r0
 8006726:	2800      	cmp	r0, #0
 8006728:	d13c      	bne.n	80067a4 <_dtoa_r+0x2ec>
 800672a:	4b1b      	ldr	r3, [pc, #108]	@ (8006798 <_dtoa_r+0x2e0>)
 800672c:	4602      	mov	r2, r0
 800672e:	f240 11af 	movw	r1, #431	@ 0x1af
 8006732:	e6d8      	b.n	80064e6 <_dtoa_r+0x2e>
 8006734:	2301      	movs	r3, #1
 8006736:	e7e0      	b.n	80066fa <_dtoa_r+0x242>
 8006738:	2401      	movs	r4, #1
 800673a:	2300      	movs	r3, #0
 800673c:	9309      	str	r3, [sp, #36]	@ 0x24
 800673e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8006740:	f04f 33ff 	mov.w	r3, #4294967295
 8006744:	9300      	str	r3, [sp, #0]
 8006746:	9307      	str	r3, [sp, #28]
 8006748:	2200      	movs	r2, #0
 800674a:	2312      	movs	r3, #18
 800674c:	e7d0      	b.n	80066f0 <_dtoa_r+0x238>
 800674e:	2301      	movs	r3, #1
 8006750:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006752:	e7f5      	b.n	8006740 <_dtoa_r+0x288>
 8006754:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006756:	9300      	str	r3, [sp, #0]
 8006758:	9307      	str	r3, [sp, #28]
 800675a:	e7d7      	b.n	800670c <_dtoa_r+0x254>
 800675c:	3101      	adds	r1, #1
 800675e:	0052      	lsls	r2, r2, #1
 8006760:	e7d8      	b.n	8006714 <_dtoa_r+0x25c>
 8006762:	bf00      	nop
 8006764:	f3af 8000 	nop.w
 8006768:	636f4361 	.word	0x636f4361
 800676c:	3fd287a7 	.word	0x3fd287a7
 8006770:	8b60c8b3 	.word	0x8b60c8b3
 8006774:	3fc68a28 	.word	0x3fc68a28
 8006778:	509f79fb 	.word	0x509f79fb
 800677c:	3fd34413 	.word	0x3fd34413
 8006780:	08008d9a 	.word	0x08008d9a
 8006784:	08008db1 	.word	0x08008db1
 8006788:	7ff00000 	.word	0x7ff00000
 800678c:	08008d21 	.word	0x08008d21
 8006790:	3ff80000 	.word	0x3ff80000
 8006794:	08008f08 	.word	0x08008f08
 8006798:	08008e09 	.word	0x08008e09
 800679c:	08008d96 	.word	0x08008d96
 80067a0:	08008d20 	.word	0x08008d20
 80067a4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80067a8:	6018      	str	r0, [r3, #0]
 80067aa:	9b07      	ldr	r3, [sp, #28]
 80067ac:	2b0e      	cmp	r3, #14
 80067ae:	f200 80a4 	bhi.w	80068fa <_dtoa_r+0x442>
 80067b2:	2c00      	cmp	r4, #0
 80067b4:	f000 80a1 	beq.w	80068fa <_dtoa_r+0x442>
 80067b8:	2f00      	cmp	r7, #0
 80067ba:	dd33      	ble.n	8006824 <_dtoa_r+0x36c>
 80067bc:	4bad      	ldr	r3, [pc, #692]	@ (8006a74 <_dtoa_r+0x5bc>)
 80067be:	f007 020f 	and.w	r2, r7, #15
 80067c2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80067c6:	ed93 7b00 	vldr	d7, [r3]
 80067ca:	05f8      	lsls	r0, r7, #23
 80067cc:	ed8d 7b04 	vstr	d7, [sp, #16]
 80067d0:	ea4f 1427 	mov.w	r4, r7, asr #4
 80067d4:	d516      	bpl.n	8006804 <_dtoa_r+0x34c>
 80067d6:	4ba8      	ldr	r3, [pc, #672]	@ (8006a78 <_dtoa_r+0x5c0>)
 80067d8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80067dc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80067e0:	f7fa f834 	bl	800084c <__aeabi_ddiv>
 80067e4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80067e8:	f004 040f 	and.w	r4, r4, #15
 80067ec:	2603      	movs	r6, #3
 80067ee:	4da2      	ldr	r5, [pc, #648]	@ (8006a78 <_dtoa_r+0x5c0>)
 80067f0:	b954      	cbnz	r4, 8006808 <_dtoa_r+0x350>
 80067f2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80067f6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80067fa:	f7fa f827 	bl	800084c <__aeabi_ddiv>
 80067fe:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006802:	e028      	b.n	8006856 <_dtoa_r+0x39e>
 8006804:	2602      	movs	r6, #2
 8006806:	e7f2      	b.n	80067ee <_dtoa_r+0x336>
 8006808:	07e1      	lsls	r1, r4, #31
 800680a:	d508      	bpl.n	800681e <_dtoa_r+0x366>
 800680c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006810:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006814:	f7f9 fef0 	bl	80005f8 <__aeabi_dmul>
 8006818:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800681c:	3601      	adds	r6, #1
 800681e:	1064      	asrs	r4, r4, #1
 8006820:	3508      	adds	r5, #8
 8006822:	e7e5      	b.n	80067f0 <_dtoa_r+0x338>
 8006824:	f000 80d2 	beq.w	80069cc <_dtoa_r+0x514>
 8006828:	427c      	negs	r4, r7
 800682a:	4b92      	ldr	r3, [pc, #584]	@ (8006a74 <_dtoa_r+0x5bc>)
 800682c:	4d92      	ldr	r5, [pc, #584]	@ (8006a78 <_dtoa_r+0x5c0>)
 800682e:	f004 020f 	and.w	r2, r4, #15
 8006832:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006836:	e9d3 2300 	ldrd	r2, r3, [r3]
 800683a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800683e:	f7f9 fedb 	bl	80005f8 <__aeabi_dmul>
 8006842:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006846:	1124      	asrs	r4, r4, #4
 8006848:	2300      	movs	r3, #0
 800684a:	2602      	movs	r6, #2
 800684c:	2c00      	cmp	r4, #0
 800684e:	f040 80b2 	bne.w	80069b6 <_dtoa_r+0x4fe>
 8006852:	2b00      	cmp	r3, #0
 8006854:	d1d3      	bne.n	80067fe <_dtoa_r+0x346>
 8006856:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8006858:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800685c:	2b00      	cmp	r3, #0
 800685e:	f000 80b7 	beq.w	80069d0 <_dtoa_r+0x518>
 8006862:	4b86      	ldr	r3, [pc, #536]	@ (8006a7c <_dtoa_r+0x5c4>)
 8006864:	2200      	movs	r2, #0
 8006866:	4620      	mov	r0, r4
 8006868:	4629      	mov	r1, r5
 800686a:	f7fa f937 	bl	8000adc <__aeabi_dcmplt>
 800686e:	2800      	cmp	r0, #0
 8006870:	f000 80ae 	beq.w	80069d0 <_dtoa_r+0x518>
 8006874:	9b07      	ldr	r3, [sp, #28]
 8006876:	2b00      	cmp	r3, #0
 8006878:	f000 80aa 	beq.w	80069d0 <_dtoa_r+0x518>
 800687c:	9b00      	ldr	r3, [sp, #0]
 800687e:	2b00      	cmp	r3, #0
 8006880:	dd37      	ble.n	80068f2 <_dtoa_r+0x43a>
 8006882:	1e7b      	subs	r3, r7, #1
 8006884:	9304      	str	r3, [sp, #16]
 8006886:	4620      	mov	r0, r4
 8006888:	4b7d      	ldr	r3, [pc, #500]	@ (8006a80 <_dtoa_r+0x5c8>)
 800688a:	2200      	movs	r2, #0
 800688c:	4629      	mov	r1, r5
 800688e:	f7f9 feb3 	bl	80005f8 <__aeabi_dmul>
 8006892:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006896:	9c00      	ldr	r4, [sp, #0]
 8006898:	3601      	adds	r6, #1
 800689a:	4630      	mov	r0, r6
 800689c:	f7f9 fe42 	bl	8000524 <__aeabi_i2d>
 80068a0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80068a4:	f7f9 fea8 	bl	80005f8 <__aeabi_dmul>
 80068a8:	4b76      	ldr	r3, [pc, #472]	@ (8006a84 <_dtoa_r+0x5cc>)
 80068aa:	2200      	movs	r2, #0
 80068ac:	f7f9 fcee 	bl	800028c <__adddf3>
 80068b0:	4605      	mov	r5, r0
 80068b2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80068b6:	2c00      	cmp	r4, #0
 80068b8:	f040 808d 	bne.w	80069d6 <_dtoa_r+0x51e>
 80068bc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80068c0:	4b71      	ldr	r3, [pc, #452]	@ (8006a88 <_dtoa_r+0x5d0>)
 80068c2:	2200      	movs	r2, #0
 80068c4:	f7f9 fce0 	bl	8000288 <__aeabi_dsub>
 80068c8:	4602      	mov	r2, r0
 80068ca:	460b      	mov	r3, r1
 80068cc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80068d0:	462a      	mov	r2, r5
 80068d2:	4633      	mov	r3, r6
 80068d4:	f7fa f920 	bl	8000b18 <__aeabi_dcmpgt>
 80068d8:	2800      	cmp	r0, #0
 80068da:	f040 828b 	bne.w	8006df4 <_dtoa_r+0x93c>
 80068de:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80068e2:	462a      	mov	r2, r5
 80068e4:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80068e8:	f7fa f8f8 	bl	8000adc <__aeabi_dcmplt>
 80068ec:	2800      	cmp	r0, #0
 80068ee:	f040 8128 	bne.w	8006b42 <_dtoa_r+0x68a>
 80068f2:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80068f6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 80068fa:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	f2c0 815a 	blt.w	8006bb6 <_dtoa_r+0x6fe>
 8006902:	2f0e      	cmp	r7, #14
 8006904:	f300 8157 	bgt.w	8006bb6 <_dtoa_r+0x6fe>
 8006908:	4b5a      	ldr	r3, [pc, #360]	@ (8006a74 <_dtoa_r+0x5bc>)
 800690a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800690e:	ed93 7b00 	vldr	d7, [r3]
 8006912:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006914:	2b00      	cmp	r3, #0
 8006916:	ed8d 7b00 	vstr	d7, [sp]
 800691a:	da03      	bge.n	8006924 <_dtoa_r+0x46c>
 800691c:	9b07      	ldr	r3, [sp, #28]
 800691e:	2b00      	cmp	r3, #0
 8006920:	f340 8101 	ble.w	8006b26 <_dtoa_r+0x66e>
 8006924:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8006928:	4656      	mov	r6, sl
 800692a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800692e:	4620      	mov	r0, r4
 8006930:	4629      	mov	r1, r5
 8006932:	f7f9 ff8b 	bl	800084c <__aeabi_ddiv>
 8006936:	f7fa f90f 	bl	8000b58 <__aeabi_d2iz>
 800693a:	4680      	mov	r8, r0
 800693c:	f7f9 fdf2 	bl	8000524 <__aeabi_i2d>
 8006940:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006944:	f7f9 fe58 	bl	80005f8 <__aeabi_dmul>
 8006948:	4602      	mov	r2, r0
 800694a:	460b      	mov	r3, r1
 800694c:	4620      	mov	r0, r4
 800694e:	4629      	mov	r1, r5
 8006950:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8006954:	f7f9 fc98 	bl	8000288 <__aeabi_dsub>
 8006958:	f806 4b01 	strb.w	r4, [r6], #1
 800695c:	9d07      	ldr	r5, [sp, #28]
 800695e:	eba6 040a 	sub.w	r4, r6, sl
 8006962:	42a5      	cmp	r5, r4
 8006964:	4602      	mov	r2, r0
 8006966:	460b      	mov	r3, r1
 8006968:	f040 8117 	bne.w	8006b9a <_dtoa_r+0x6e2>
 800696c:	f7f9 fc8e 	bl	800028c <__adddf3>
 8006970:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006974:	4604      	mov	r4, r0
 8006976:	460d      	mov	r5, r1
 8006978:	f7fa f8ce 	bl	8000b18 <__aeabi_dcmpgt>
 800697c:	2800      	cmp	r0, #0
 800697e:	f040 80f9 	bne.w	8006b74 <_dtoa_r+0x6bc>
 8006982:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006986:	4620      	mov	r0, r4
 8006988:	4629      	mov	r1, r5
 800698a:	f7fa f89d 	bl	8000ac8 <__aeabi_dcmpeq>
 800698e:	b118      	cbz	r0, 8006998 <_dtoa_r+0x4e0>
 8006990:	f018 0f01 	tst.w	r8, #1
 8006994:	f040 80ee 	bne.w	8006b74 <_dtoa_r+0x6bc>
 8006998:	4649      	mov	r1, r9
 800699a:	4658      	mov	r0, fp
 800699c:	f000 ffdc 	bl	8007958 <_Bfree>
 80069a0:	2300      	movs	r3, #0
 80069a2:	7033      	strb	r3, [r6, #0]
 80069a4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80069a6:	3701      	adds	r7, #1
 80069a8:	601f      	str	r7, [r3, #0]
 80069aa:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	f000 831d 	beq.w	8006fec <_dtoa_r+0xb34>
 80069b2:	601e      	str	r6, [r3, #0]
 80069b4:	e31a      	b.n	8006fec <_dtoa_r+0xb34>
 80069b6:	07e2      	lsls	r2, r4, #31
 80069b8:	d505      	bpl.n	80069c6 <_dtoa_r+0x50e>
 80069ba:	e9d5 2300 	ldrd	r2, r3, [r5]
 80069be:	f7f9 fe1b 	bl	80005f8 <__aeabi_dmul>
 80069c2:	3601      	adds	r6, #1
 80069c4:	2301      	movs	r3, #1
 80069c6:	1064      	asrs	r4, r4, #1
 80069c8:	3508      	adds	r5, #8
 80069ca:	e73f      	b.n	800684c <_dtoa_r+0x394>
 80069cc:	2602      	movs	r6, #2
 80069ce:	e742      	b.n	8006856 <_dtoa_r+0x39e>
 80069d0:	9c07      	ldr	r4, [sp, #28]
 80069d2:	9704      	str	r7, [sp, #16]
 80069d4:	e761      	b.n	800689a <_dtoa_r+0x3e2>
 80069d6:	4b27      	ldr	r3, [pc, #156]	@ (8006a74 <_dtoa_r+0x5bc>)
 80069d8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80069da:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80069de:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80069e2:	4454      	add	r4, sl
 80069e4:	2900      	cmp	r1, #0
 80069e6:	d053      	beq.n	8006a90 <_dtoa_r+0x5d8>
 80069e8:	4928      	ldr	r1, [pc, #160]	@ (8006a8c <_dtoa_r+0x5d4>)
 80069ea:	2000      	movs	r0, #0
 80069ec:	f7f9 ff2e 	bl	800084c <__aeabi_ddiv>
 80069f0:	4633      	mov	r3, r6
 80069f2:	462a      	mov	r2, r5
 80069f4:	f7f9 fc48 	bl	8000288 <__aeabi_dsub>
 80069f8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80069fc:	4656      	mov	r6, sl
 80069fe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006a02:	f7fa f8a9 	bl	8000b58 <__aeabi_d2iz>
 8006a06:	4605      	mov	r5, r0
 8006a08:	f7f9 fd8c 	bl	8000524 <__aeabi_i2d>
 8006a0c:	4602      	mov	r2, r0
 8006a0e:	460b      	mov	r3, r1
 8006a10:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006a14:	f7f9 fc38 	bl	8000288 <__aeabi_dsub>
 8006a18:	3530      	adds	r5, #48	@ 0x30
 8006a1a:	4602      	mov	r2, r0
 8006a1c:	460b      	mov	r3, r1
 8006a1e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006a22:	f806 5b01 	strb.w	r5, [r6], #1
 8006a26:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006a2a:	f7fa f857 	bl	8000adc <__aeabi_dcmplt>
 8006a2e:	2800      	cmp	r0, #0
 8006a30:	d171      	bne.n	8006b16 <_dtoa_r+0x65e>
 8006a32:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006a36:	4911      	ldr	r1, [pc, #68]	@ (8006a7c <_dtoa_r+0x5c4>)
 8006a38:	2000      	movs	r0, #0
 8006a3a:	f7f9 fc25 	bl	8000288 <__aeabi_dsub>
 8006a3e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006a42:	f7fa f84b 	bl	8000adc <__aeabi_dcmplt>
 8006a46:	2800      	cmp	r0, #0
 8006a48:	f040 8095 	bne.w	8006b76 <_dtoa_r+0x6be>
 8006a4c:	42a6      	cmp	r6, r4
 8006a4e:	f43f af50 	beq.w	80068f2 <_dtoa_r+0x43a>
 8006a52:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006a56:	4b0a      	ldr	r3, [pc, #40]	@ (8006a80 <_dtoa_r+0x5c8>)
 8006a58:	2200      	movs	r2, #0
 8006a5a:	f7f9 fdcd 	bl	80005f8 <__aeabi_dmul>
 8006a5e:	4b08      	ldr	r3, [pc, #32]	@ (8006a80 <_dtoa_r+0x5c8>)
 8006a60:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006a64:	2200      	movs	r2, #0
 8006a66:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006a6a:	f7f9 fdc5 	bl	80005f8 <__aeabi_dmul>
 8006a6e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006a72:	e7c4      	b.n	80069fe <_dtoa_r+0x546>
 8006a74:	08008f08 	.word	0x08008f08
 8006a78:	08008ee0 	.word	0x08008ee0
 8006a7c:	3ff00000 	.word	0x3ff00000
 8006a80:	40240000 	.word	0x40240000
 8006a84:	401c0000 	.word	0x401c0000
 8006a88:	40140000 	.word	0x40140000
 8006a8c:	3fe00000 	.word	0x3fe00000
 8006a90:	4631      	mov	r1, r6
 8006a92:	4628      	mov	r0, r5
 8006a94:	f7f9 fdb0 	bl	80005f8 <__aeabi_dmul>
 8006a98:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006a9c:	9415      	str	r4, [sp, #84]	@ 0x54
 8006a9e:	4656      	mov	r6, sl
 8006aa0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006aa4:	f7fa f858 	bl	8000b58 <__aeabi_d2iz>
 8006aa8:	4605      	mov	r5, r0
 8006aaa:	f7f9 fd3b 	bl	8000524 <__aeabi_i2d>
 8006aae:	4602      	mov	r2, r0
 8006ab0:	460b      	mov	r3, r1
 8006ab2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006ab6:	f7f9 fbe7 	bl	8000288 <__aeabi_dsub>
 8006aba:	3530      	adds	r5, #48	@ 0x30
 8006abc:	f806 5b01 	strb.w	r5, [r6], #1
 8006ac0:	4602      	mov	r2, r0
 8006ac2:	460b      	mov	r3, r1
 8006ac4:	42a6      	cmp	r6, r4
 8006ac6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006aca:	f04f 0200 	mov.w	r2, #0
 8006ace:	d124      	bne.n	8006b1a <_dtoa_r+0x662>
 8006ad0:	4bac      	ldr	r3, [pc, #688]	@ (8006d84 <_dtoa_r+0x8cc>)
 8006ad2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006ad6:	f7f9 fbd9 	bl	800028c <__adddf3>
 8006ada:	4602      	mov	r2, r0
 8006adc:	460b      	mov	r3, r1
 8006ade:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006ae2:	f7fa f819 	bl	8000b18 <__aeabi_dcmpgt>
 8006ae6:	2800      	cmp	r0, #0
 8006ae8:	d145      	bne.n	8006b76 <_dtoa_r+0x6be>
 8006aea:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006aee:	49a5      	ldr	r1, [pc, #660]	@ (8006d84 <_dtoa_r+0x8cc>)
 8006af0:	2000      	movs	r0, #0
 8006af2:	f7f9 fbc9 	bl	8000288 <__aeabi_dsub>
 8006af6:	4602      	mov	r2, r0
 8006af8:	460b      	mov	r3, r1
 8006afa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006afe:	f7f9 ffed 	bl	8000adc <__aeabi_dcmplt>
 8006b02:	2800      	cmp	r0, #0
 8006b04:	f43f aef5 	beq.w	80068f2 <_dtoa_r+0x43a>
 8006b08:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8006b0a:	1e73      	subs	r3, r6, #1
 8006b0c:	9315      	str	r3, [sp, #84]	@ 0x54
 8006b0e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8006b12:	2b30      	cmp	r3, #48	@ 0x30
 8006b14:	d0f8      	beq.n	8006b08 <_dtoa_r+0x650>
 8006b16:	9f04      	ldr	r7, [sp, #16]
 8006b18:	e73e      	b.n	8006998 <_dtoa_r+0x4e0>
 8006b1a:	4b9b      	ldr	r3, [pc, #620]	@ (8006d88 <_dtoa_r+0x8d0>)
 8006b1c:	f7f9 fd6c 	bl	80005f8 <__aeabi_dmul>
 8006b20:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006b24:	e7bc      	b.n	8006aa0 <_dtoa_r+0x5e8>
 8006b26:	d10c      	bne.n	8006b42 <_dtoa_r+0x68a>
 8006b28:	4b98      	ldr	r3, [pc, #608]	@ (8006d8c <_dtoa_r+0x8d4>)
 8006b2a:	2200      	movs	r2, #0
 8006b2c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006b30:	f7f9 fd62 	bl	80005f8 <__aeabi_dmul>
 8006b34:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006b38:	f7f9 ffe4 	bl	8000b04 <__aeabi_dcmpge>
 8006b3c:	2800      	cmp	r0, #0
 8006b3e:	f000 8157 	beq.w	8006df0 <_dtoa_r+0x938>
 8006b42:	2400      	movs	r4, #0
 8006b44:	4625      	mov	r5, r4
 8006b46:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006b48:	43db      	mvns	r3, r3
 8006b4a:	9304      	str	r3, [sp, #16]
 8006b4c:	4656      	mov	r6, sl
 8006b4e:	2700      	movs	r7, #0
 8006b50:	4621      	mov	r1, r4
 8006b52:	4658      	mov	r0, fp
 8006b54:	f000 ff00 	bl	8007958 <_Bfree>
 8006b58:	2d00      	cmp	r5, #0
 8006b5a:	d0dc      	beq.n	8006b16 <_dtoa_r+0x65e>
 8006b5c:	b12f      	cbz	r7, 8006b6a <_dtoa_r+0x6b2>
 8006b5e:	42af      	cmp	r7, r5
 8006b60:	d003      	beq.n	8006b6a <_dtoa_r+0x6b2>
 8006b62:	4639      	mov	r1, r7
 8006b64:	4658      	mov	r0, fp
 8006b66:	f000 fef7 	bl	8007958 <_Bfree>
 8006b6a:	4629      	mov	r1, r5
 8006b6c:	4658      	mov	r0, fp
 8006b6e:	f000 fef3 	bl	8007958 <_Bfree>
 8006b72:	e7d0      	b.n	8006b16 <_dtoa_r+0x65e>
 8006b74:	9704      	str	r7, [sp, #16]
 8006b76:	4633      	mov	r3, r6
 8006b78:	461e      	mov	r6, r3
 8006b7a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006b7e:	2a39      	cmp	r2, #57	@ 0x39
 8006b80:	d107      	bne.n	8006b92 <_dtoa_r+0x6da>
 8006b82:	459a      	cmp	sl, r3
 8006b84:	d1f8      	bne.n	8006b78 <_dtoa_r+0x6c0>
 8006b86:	9a04      	ldr	r2, [sp, #16]
 8006b88:	3201      	adds	r2, #1
 8006b8a:	9204      	str	r2, [sp, #16]
 8006b8c:	2230      	movs	r2, #48	@ 0x30
 8006b8e:	f88a 2000 	strb.w	r2, [sl]
 8006b92:	781a      	ldrb	r2, [r3, #0]
 8006b94:	3201      	adds	r2, #1
 8006b96:	701a      	strb	r2, [r3, #0]
 8006b98:	e7bd      	b.n	8006b16 <_dtoa_r+0x65e>
 8006b9a:	4b7b      	ldr	r3, [pc, #492]	@ (8006d88 <_dtoa_r+0x8d0>)
 8006b9c:	2200      	movs	r2, #0
 8006b9e:	f7f9 fd2b 	bl	80005f8 <__aeabi_dmul>
 8006ba2:	2200      	movs	r2, #0
 8006ba4:	2300      	movs	r3, #0
 8006ba6:	4604      	mov	r4, r0
 8006ba8:	460d      	mov	r5, r1
 8006baa:	f7f9 ff8d 	bl	8000ac8 <__aeabi_dcmpeq>
 8006bae:	2800      	cmp	r0, #0
 8006bb0:	f43f aebb 	beq.w	800692a <_dtoa_r+0x472>
 8006bb4:	e6f0      	b.n	8006998 <_dtoa_r+0x4e0>
 8006bb6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8006bb8:	2a00      	cmp	r2, #0
 8006bba:	f000 80db 	beq.w	8006d74 <_dtoa_r+0x8bc>
 8006bbe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006bc0:	2a01      	cmp	r2, #1
 8006bc2:	f300 80bf 	bgt.w	8006d44 <_dtoa_r+0x88c>
 8006bc6:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8006bc8:	2a00      	cmp	r2, #0
 8006bca:	f000 80b7 	beq.w	8006d3c <_dtoa_r+0x884>
 8006bce:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8006bd2:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8006bd4:	4646      	mov	r6, r8
 8006bd6:	9a08      	ldr	r2, [sp, #32]
 8006bd8:	2101      	movs	r1, #1
 8006bda:	441a      	add	r2, r3
 8006bdc:	4658      	mov	r0, fp
 8006bde:	4498      	add	r8, r3
 8006be0:	9208      	str	r2, [sp, #32]
 8006be2:	f000 ffb7 	bl	8007b54 <__i2b>
 8006be6:	4605      	mov	r5, r0
 8006be8:	b15e      	cbz	r6, 8006c02 <_dtoa_r+0x74a>
 8006bea:	9b08      	ldr	r3, [sp, #32]
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	dd08      	ble.n	8006c02 <_dtoa_r+0x74a>
 8006bf0:	42b3      	cmp	r3, r6
 8006bf2:	9a08      	ldr	r2, [sp, #32]
 8006bf4:	bfa8      	it	ge
 8006bf6:	4633      	movge	r3, r6
 8006bf8:	eba8 0803 	sub.w	r8, r8, r3
 8006bfc:	1af6      	subs	r6, r6, r3
 8006bfe:	1ad3      	subs	r3, r2, r3
 8006c00:	9308      	str	r3, [sp, #32]
 8006c02:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006c04:	b1f3      	cbz	r3, 8006c44 <_dtoa_r+0x78c>
 8006c06:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	f000 80b7 	beq.w	8006d7c <_dtoa_r+0x8c4>
 8006c0e:	b18c      	cbz	r4, 8006c34 <_dtoa_r+0x77c>
 8006c10:	4629      	mov	r1, r5
 8006c12:	4622      	mov	r2, r4
 8006c14:	4658      	mov	r0, fp
 8006c16:	f001 f85d 	bl	8007cd4 <__pow5mult>
 8006c1a:	464a      	mov	r2, r9
 8006c1c:	4601      	mov	r1, r0
 8006c1e:	4605      	mov	r5, r0
 8006c20:	4658      	mov	r0, fp
 8006c22:	f000 ffad 	bl	8007b80 <__multiply>
 8006c26:	4649      	mov	r1, r9
 8006c28:	9004      	str	r0, [sp, #16]
 8006c2a:	4658      	mov	r0, fp
 8006c2c:	f000 fe94 	bl	8007958 <_Bfree>
 8006c30:	9b04      	ldr	r3, [sp, #16]
 8006c32:	4699      	mov	r9, r3
 8006c34:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006c36:	1b1a      	subs	r2, r3, r4
 8006c38:	d004      	beq.n	8006c44 <_dtoa_r+0x78c>
 8006c3a:	4649      	mov	r1, r9
 8006c3c:	4658      	mov	r0, fp
 8006c3e:	f001 f849 	bl	8007cd4 <__pow5mult>
 8006c42:	4681      	mov	r9, r0
 8006c44:	2101      	movs	r1, #1
 8006c46:	4658      	mov	r0, fp
 8006c48:	f000 ff84 	bl	8007b54 <__i2b>
 8006c4c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006c4e:	4604      	mov	r4, r0
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	f000 81cf 	beq.w	8006ff4 <_dtoa_r+0xb3c>
 8006c56:	461a      	mov	r2, r3
 8006c58:	4601      	mov	r1, r0
 8006c5a:	4658      	mov	r0, fp
 8006c5c:	f001 f83a 	bl	8007cd4 <__pow5mult>
 8006c60:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006c62:	2b01      	cmp	r3, #1
 8006c64:	4604      	mov	r4, r0
 8006c66:	f300 8095 	bgt.w	8006d94 <_dtoa_r+0x8dc>
 8006c6a:	9b02      	ldr	r3, [sp, #8]
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	f040 8087 	bne.w	8006d80 <_dtoa_r+0x8c8>
 8006c72:	9b03      	ldr	r3, [sp, #12]
 8006c74:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	f040 8089 	bne.w	8006d90 <_dtoa_r+0x8d8>
 8006c7e:	9b03      	ldr	r3, [sp, #12]
 8006c80:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006c84:	0d1b      	lsrs	r3, r3, #20
 8006c86:	051b      	lsls	r3, r3, #20
 8006c88:	b12b      	cbz	r3, 8006c96 <_dtoa_r+0x7de>
 8006c8a:	9b08      	ldr	r3, [sp, #32]
 8006c8c:	3301      	adds	r3, #1
 8006c8e:	9308      	str	r3, [sp, #32]
 8006c90:	f108 0801 	add.w	r8, r8, #1
 8006c94:	2301      	movs	r3, #1
 8006c96:	930a      	str	r3, [sp, #40]	@ 0x28
 8006c98:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	f000 81b0 	beq.w	8007000 <_dtoa_r+0xb48>
 8006ca0:	6923      	ldr	r3, [r4, #16]
 8006ca2:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006ca6:	6918      	ldr	r0, [r3, #16]
 8006ca8:	f000 ff08 	bl	8007abc <__hi0bits>
 8006cac:	f1c0 0020 	rsb	r0, r0, #32
 8006cb0:	9b08      	ldr	r3, [sp, #32]
 8006cb2:	4418      	add	r0, r3
 8006cb4:	f010 001f 	ands.w	r0, r0, #31
 8006cb8:	d077      	beq.n	8006daa <_dtoa_r+0x8f2>
 8006cba:	f1c0 0320 	rsb	r3, r0, #32
 8006cbe:	2b04      	cmp	r3, #4
 8006cc0:	dd6b      	ble.n	8006d9a <_dtoa_r+0x8e2>
 8006cc2:	9b08      	ldr	r3, [sp, #32]
 8006cc4:	f1c0 001c 	rsb	r0, r0, #28
 8006cc8:	4403      	add	r3, r0
 8006cca:	4480      	add	r8, r0
 8006ccc:	4406      	add	r6, r0
 8006cce:	9308      	str	r3, [sp, #32]
 8006cd0:	f1b8 0f00 	cmp.w	r8, #0
 8006cd4:	dd05      	ble.n	8006ce2 <_dtoa_r+0x82a>
 8006cd6:	4649      	mov	r1, r9
 8006cd8:	4642      	mov	r2, r8
 8006cda:	4658      	mov	r0, fp
 8006cdc:	f001 f854 	bl	8007d88 <__lshift>
 8006ce0:	4681      	mov	r9, r0
 8006ce2:	9b08      	ldr	r3, [sp, #32]
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	dd05      	ble.n	8006cf4 <_dtoa_r+0x83c>
 8006ce8:	4621      	mov	r1, r4
 8006cea:	461a      	mov	r2, r3
 8006cec:	4658      	mov	r0, fp
 8006cee:	f001 f84b 	bl	8007d88 <__lshift>
 8006cf2:	4604      	mov	r4, r0
 8006cf4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	d059      	beq.n	8006dae <_dtoa_r+0x8f6>
 8006cfa:	4621      	mov	r1, r4
 8006cfc:	4648      	mov	r0, r9
 8006cfe:	f001 f8af 	bl	8007e60 <__mcmp>
 8006d02:	2800      	cmp	r0, #0
 8006d04:	da53      	bge.n	8006dae <_dtoa_r+0x8f6>
 8006d06:	1e7b      	subs	r3, r7, #1
 8006d08:	9304      	str	r3, [sp, #16]
 8006d0a:	4649      	mov	r1, r9
 8006d0c:	2300      	movs	r3, #0
 8006d0e:	220a      	movs	r2, #10
 8006d10:	4658      	mov	r0, fp
 8006d12:	f000 fe43 	bl	800799c <__multadd>
 8006d16:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006d18:	4681      	mov	r9, r0
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	f000 8172 	beq.w	8007004 <_dtoa_r+0xb4c>
 8006d20:	2300      	movs	r3, #0
 8006d22:	4629      	mov	r1, r5
 8006d24:	220a      	movs	r2, #10
 8006d26:	4658      	mov	r0, fp
 8006d28:	f000 fe38 	bl	800799c <__multadd>
 8006d2c:	9b00      	ldr	r3, [sp, #0]
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	4605      	mov	r5, r0
 8006d32:	dc67      	bgt.n	8006e04 <_dtoa_r+0x94c>
 8006d34:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006d36:	2b02      	cmp	r3, #2
 8006d38:	dc41      	bgt.n	8006dbe <_dtoa_r+0x906>
 8006d3a:	e063      	b.n	8006e04 <_dtoa_r+0x94c>
 8006d3c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8006d3e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8006d42:	e746      	b.n	8006bd2 <_dtoa_r+0x71a>
 8006d44:	9b07      	ldr	r3, [sp, #28]
 8006d46:	1e5c      	subs	r4, r3, #1
 8006d48:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006d4a:	42a3      	cmp	r3, r4
 8006d4c:	bfbf      	itttt	lt
 8006d4e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8006d50:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8006d52:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8006d54:	1ae3      	sublt	r3, r4, r3
 8006d56:	bfb4      	ite	lt
 8006d58:	18d2      	addlt	r2, r2, r3
 8006d5a:	1b1c      	subge	r4, r3, r4
 8006d5c:	9b07      	ldr	r3, [sp, #28]
 8006d5e:	bfbc      	itt	lt
 8006d60:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8006d62:	2400      	movlt	r4, #0
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	bfb5      	itete	lt
 8006d68:	eba8 0603 	sublt.w	r6, r8, r3
 8006d6c:	9b07      	ldrge	r3, [sp, #28]
 8006d6e:	2300      	movlt	r3, #0
 8006d70:	4646      	movge	r6, r8
 8006d72:	e730      	b.n	8006bd6 <_dtoa_r+0x71e>
 8006d74:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8006d76:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8006d78:	4646      	mov	r6, r8
 8006d7a:	e735      	b.n	8006be8 <_dtoa_r+0x730>
 8006d7c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006d7e:	e75c      	b.n	8006c3a <_dtoa_r+0x782>
 8006d80:	2300      	movs	r3, #0
 8006d82:	e788      	b.n	8006c96 <_dtoa_r+0x7de>
 8006d84:	3fe00000 	.word	0x3fe00000
 8006d88:	40240000 	.word	0x40240000
 8006d8c:	40140000 	.word	0x40140000
 8006d90:	9b02      	ldr	r3, [sp, #8]
 8006d92:	e780      	b.n	8006c96 <_dtoa_r+0x7de>
 8006d94:	2300      	movs	r3, #0
 8006d96:	930a      	str	r3, [sp, #40]	@ 0x28
 8006d98:	e782      	b.n	8006ca0 <_dtoa_r+0x7e8>
 8006d9a:	d099      	beq.n	8006cd0 <_dtoa_r+0x818>
 8006d9c:	9a08      	ldr	r2, [sp, #32]
 8006d9e:	331c      	adds	r3, #28
 8006da0:	441a      	add	r2, r3
 8006da2:	4498      	add	r8, r3
 8006da4:	441e      	add	r6, r3
 8006da6:	9208      	str	r2, [sp, #32]
 8006da8:	e792      	b.n	8006cd0 <_dtoa_r+0x818>
 8006daa:	4603      	mov	r3, r0
 8006dac:	e7f6      	b.n	8006d9c <_dtoa_r+0x8e4>
 8006dae:	9b07      	ldr	r3, [sp, #28]
 8006db0:	9704      	str	r7, [sp, #16]
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	dc20      	bgt.n	8006df8 <_dtoa_r+0x940>
 8006db6:	9300      	str	r3, [sp, #0]
 8006db8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006dba:	2b02      	cmp	r3, #2
 8006dbc:	dd1e      	ble.n	8006dfc <_dtoa_r+0x944>
 8006dbe:	9b00      	ldr	r3, [sp, #0]
 8006dc0:	2b00      	cmp	r3, #0
 8006dc2:	f47f aec0 	bne.w	8006b46 <_dtoa_r+0x68e>
 8006dc6:	4621      	mov	r1, r4
 8006dc8:	2205      	movs	r2, #5
 8006dca:	4658      	mov	r0, fp
 8006dcc:	f000 fde6 	bl	800799c <__multadd>
 8006dd0:	4601      	mov	r1, r0
 8006dd2:	4604      	mov	r4, r0
 8006dd4:	4648      	mov	r0, r9
 8006dd6:	f001 f843 	bl	8007e60 <__mcmp>
 8006dda:	2800      	cmp	r0, #0
 8006ddc:	f77f aeb3 	ble.w	8006b46 <_dtoa_r+0x68e>
 8006de0:	4656      	mov	r6, sl
 8006de2:	2331      	movs	r3, #49	@ 0x31
 8006de4:	f806 3b01 	strb.w	r3, [r6], #1
 8006de8:	9b04      	ldr	r3, [sp, #16]
 8006dea:	3301      	adds	r3, #1
 8006dec:	9304      	str	r3, [sp, #16]
 8006dee:	e6ae      	b.n	8006b4e <_dtoa_r+0x696>
 8006df0:	9c07      	ldr	r4, [sp, #28]
 8006df2:	9704      	str	r7, [sp, #16]
 8006df4:	4625      	mov	r5, r4
 8006df6:	e7f3      	b.n	8006de0 <_dtoa_r+0x928>
 8006df8:	9b07      	ldr	r3, [sp, #28]
 8006dfa:	9300      	str	r3, [sp, #0]
 8006dfc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	f000 8104 	beq.w	800700c <_dtoa_r+0xb54>
 8006e04:	2e00      	cmp	r6, #0
 8006e06:	dd05      	ble.n	8006e14 <_dtoa_r+0x95c>
 8006e08:	4629      	mov	r1, r5
 8006e0a:	4632      	mov	r2, r6
 8006e0c:	4658      	mov	r0, fp
 8006e0e:	f000 ffbb 	bl	8007d88 <__lshift>
 8006e12:	4605      	mov	r5, r0
 8006e14:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	d05a      	beq.n	8006ed0 <_dtoa_r+0xa18>
 8006e1a:	6869      	ldr	r1, [r5, #4]
 8006e1c:	4658      	mov	r0, fp
 8006e1e:	f000 fd5b 	bl	80078d8 <_Balloc>
 8006e22:	4606      	mov	r6, r0
 8006e24:	b928      	cbnz	r0, 8006e32 <_dtoa_r+0x97a>
 8006e26:	4b84      	ldr	r3, [pc, #528]	@ (8007038 <_dtoa_r+0xb80>)
 8006e28:	4602      	mov	r2, r0
 8006e2a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8006e2e:	f7ff bb5a 	b.w	80064e6 <_dtoa_r+0x2e>
 8006e32:	692a      	ldr	r2, [r5, #16]
 8006e34:	3202      	adds	r2, #2
 8006e36:	0092      	lsls	r2, r2, #2
 8006e38:	f105 010c 	add.w	r1, r5, #12
 8006e3c:	300c      	adds	r0, #12
 8006e3e:	f7ff fa78 	bl	8006332 <memcpy>
 8006e42:	2201      	movs	r2, #1
 8006e44:	4631      	mov	r1, r6
 8006e46:	4658      	mov	r0, fp
 8006e48:	f000 ff9e 	bl	8007d88 <__lshift>
 8006e4c:	f10a 0301 	add.w	r3, sl, #1
 8006e50:	9307      	str	r3, [sp, #28]
 8006e52:	9b00      	ldr	r3, [sp, #0]
 8006e54:	4453      	add	r3, sl
 8006e56:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006e58:	9b02      	ldr	r3, [sp, #8]
 8006e5a:	f003 0301 	and.w	r3, r3, #1
 8006e5e:	462f      	mov	r7, r5
 8006e60:	930a      	str	r3, [sp, #40]	@ 0x28
 8006e62:	4605      	mov	r5, r0
 8006e64:	9b07      	ldr	r3, [sp, #28]
 8006e66:	4621      	mov	r1, r4
 8006e68:	3b01      	subs	r3, #1
 8006e6a:	4648      	mov	r0, r9
 8006e6c:	9300      	str	r3, [sp, #0]
 8006e6e:	f7ff fa9b 	bl	80063a8 <quorem>
 8006e72:	4639      	mov	r1, r7
 8006e74:	9002      	str	r0, [sp, #8]
 8006e76:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8006e7a:	4648      	mov	r0, r9
 8006e7c:	f000 fff0 	bl	8007e60 <__mcmp>
 8006e80:	462a      	mov	r2, r5
 8006e82:	9008      	str	r0, [sp, #32]
 8006e84:	4621      	mov	r1, r4
 8006e86:	4658      	mov	r0, fp
 8006e88:	f001 f806 	bl	8007e98 <__mdiff>
 8006e8c:	68c2      	ldr	r2, [r0, #12]
 8006e8e:	4606      	mov	r6, r0
 8006e90:	bb02      	cbnz	r2, 8006ed4 <_dtoa_r+0xa1c>
 8006e92:	4601      	mov	r1, r0
 8006e94:	4648      	mov	r0, r9
 8006e96:	f000 ffe3 	bl	8007e60 <__mcmp>
 8006e9a:	4602      	mov	r2, r0
 8006e9c:	4631      	mov	r1, r6
 8006e9e:	4658      	mov	r0, fp
 8006ea0:	920e      	str	r2, [sp, #56]	@ 0x38
 8006ea2:	f000 fd59 	bl	8007958 <_Bfree>
 8006ea6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006ea8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006eaa:	9e07      	ldr	r6, [sp, #28]
 8006eac:	ea43 0102 	orr.w	r1, r3, r2
 8006eb0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006eb2:	4319      	orrs	r1, r3
 8006eb4:	d110      	bne.n	8006ed8 <_dtoa_r+0xa20>
 8006eb6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006eba:	d029      	beq.n	8006f10 <_dtoa_r+0xa58>
 8006ebc:	9b08      	ldr	r3, [sp, #32]
 8006ebe:	2b00      	cmp	r3, #0
 8006ec0:	dd02      	ble.n	8006ec8 <_dtoa_r+0xa10>
 8006ec2:	9b02      	ldr	r3, [sp, #8]
 8006ec4:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8006ec8:	9b00      	ldr	r3, [sp, #0]
 8006eca:	f883 8000 	strb.w	r8, [r3]
 8006ece:	e63f      	b.n	8006b50 <_dtoa_r+0x698>
 8006ed0:	4628      	mov	r0, r5
 8006ed2:	e7bb      	b.n	8006e4c <_dtoa_r+0x994>
 8006ed4:	2201      	movs	r2, #1
 8006ed6:	e7e1      	b.n	8006e9c <_dtoa_r+0x9e4>
 8006ed8:	9b08      	ldr	r3, [sp, #32]
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	db04      	blt.n	8006ee8 <_dtoa_r+0xa30>
 8006ede:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006ee0:	430b      	orrs	r3, r1
 8006ee2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006ee4:	430b      	orrs	r3, r1
 8006ee6:	d120      	bne.n	8006f2a <_dtoa_r+0xa72>
 8006ee8:	2a00      	cmp	r2, #0
 8006eea:	dded      	ble.n	8006ec8 <_dtoa_r+0xa10>
 8006eec:	4649      	mov	r1, r9
 8006eee:	2201      	movs	r2, #1
 8006ef0:	4658      	mov	r0, fp
 8006ef2:	f000 ff49 	bl	8007d88 <__lshift>
 8006ef6:	4621      	mov	r1, r4
 8006ef8:	4681      	mov	r9, r0
 8006efa:	f000 ffb1 	bl	8007e60 <__mcmp>
 8006efe:	2800      	cmp	r0, #0
 8006f00:	dc03      	bgt.n	8006f0a <_dtoa_r+0xa52>
 8006f02:	d1e1      	bne.n	8006ec8 <_dtoa_r+0xa10>
 8006f04:	f018 0f01 	tst.w	r8, #1
 8006f08:	d0de      	beq.n	8006ec8 <_dtoa_r+0xa10>
 8006f0a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006f0e:	d1d8      	bne.n	8006ec2 <_dtoa_r+0xa0a>
 8006f10:	9a00      	ldr	r2, [sp, #0]
 8006f12:	2339      	movs	r3, #57	@ 0x39
 8006f14:	7013      	strb	r3, [r2, #0]
 8006f16:	4633      	mov	r3, r6
 8006f18:	461e      	mov	r6, r3
 8006f1a:	3b01      	subs	r3, #1
 8006f1c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8006f20:	2a39      	cmp	r2, #57	@ 0x39
 8006f22:	d052      	beq.n	8006fca <_dtoa_r+0xb12>
 8006f24:	3201      	adds	r2, #1
 8006f26:	701a      	strb	r2, [r3, #0]
 8006f28:	e612      	b.n	8006b50 <_dtoa_r+0x698>
 8006f2a:	2a00      	cmp	r2, #0
 8006f2c:	dd07      	ble.n	8006f3e <_dtoa_r+0xa86>
 8006f2e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006f32:	d0ed      	beq.n	8006f10 <_dtoa_r+0xa58>
 8006f34:	9a00      	ldr	r2, [sp, #0]
 8006f36:	f108 0301 	add.w	r3, r8, #1
 8006f3a:	7013      	strb	r3, [r2, #0]
 8006f3c:	e608      	b.n	8006b50 <_dtoa_r+0x698>
 8006f3e:	9b07      	ldr	r3, [sp, #28]
 8006f40:	9a07      	ldr	r2, [sp, #28]
 8006f42:	f803 8c01 	strb.w	r8, [r3, #-1]
 8006f46:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006f48:	4293      	cmp	r3, r2
 8006f4a:	d028      	beq.n	8006f9e <_dtoa_r+0xae6>
 8006f4c:	4649      	mov	r1, r9
 8006f4e:	2300      	movs	r3, #0
 8006f50:	220a      	movs	r2, #10
 8006f52:	4658      	mov	r0, fp
 8006f54:	f000 fd22 	bl	800799c <__multadd>
 8006f58:	42af      	cmp	r7, r5
 8006f5a:	4681      	mov	r9, r0
 8006f5c:	f04f 0300 	mov.w	r3, #0
 8006f60:	f04f 020a 	mov.w	r2, #10
 8006f64:	4639      	mov	r1, r7
 8006f66:	4658      	mov	r0, fp
 8006f68:	d107      	bne.n	8006f7a <_dtoa_r+0xac2>
 8006f6a:	f000 fd17 	bl	800799c <__multadd>
 8006f6e:	4607      	mov	r7, r0
 8006f70:	4605      	mov	r5, r0
 8006f72:	9b07      	ldr	r3, [sp, #28]
 8006f74:	3301      	adds	r3, #1
 8006f76:	9307      	str	r3, [sp, #28]
 8006f78:	e774      	b.n	8006e64 <_dtoa_r+0x9ac>
 8006f7a:	f000 fd0f 	bl	800799c <__multadd>
 8006f7e:	4629      	mov	r1, r5
 8006f80:	4607      	mov	r7, r0
 8006f82:	2300      	movs	r3, #0
 8006f84:	220a      	movs	r2, #10
 8006f86:	4658      	mov	r0, fp
 8006f88:	f000 fd08 	bl	800799c <__multadd>
 8006f8c:	4605      	mov	r5, r0
 8006f8e:	e7f0      	b.n	8006f72 <_dtoa_r+0xaba>
 8006f90:	9b00      	ldr	r3, [sp, #0]
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	bfcc      	ite	gt
 8006f96:	461e      	movgt	r6, r3
 8006f98:	2601      	movle	r6, #1
 8006f9a:	4456      	add	r6, sl
 8006f9c:	2700      	movs	r7, #0
 8006f9e:	4649      	mov	r1, r9
 8006fa0:	2201      	movs	r2, #1
 8006fa2:	4658      	mov	r0, fp
 8006fa4:	f000 fef0 	bl	8007d88 <__lshift>
 8006fa8:	4621      	mov	r1, r4
 8006faa:	4681      	mov	r9, r0
 8006fac:	f000 ff58 	bl	8007e60 <__mcmp>
 8006fb0:	2800      	cmp	r0, #0
 8006fb2:	dcb0      	bgt.n	8006f16 <_dtoa_r+0xa5e>
 8006fb4:	d102      	bne.n	8006fbc <_dtoa_r+0xb04>
 8006fb6:	f018 0f01 	tst.w	r8, #1
 8006fba:	d1ac      	bne.n	8006f16 <_dtoa_r+0xa5e>
 8006fbc:	4633      	mov	r3, r6
 8006fbe:	461e      	mov	r6, r3
 8006fc0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006fc4:	2a30      	cmp	r2, #48	@ 0x30
 8006fc6:	d0fa      	beq.n	8006fbe <_dtoa_r+0xb06>
 8006fc8:	e5c2      	b.n	8006b50 <_dtoa_r+0x698>
 8006fca:	459a      	cmp	sl, r3
 8006fcc:	d1a4      	bne.n	8006f18 <_dtoa_r+0xa60>
 8006fce:	9b04      	ldr	r3, [sp, #16]
 8006fd0:	3301      	adds	r3, #1
 8006fd2:	9304      	str	r3, [sp, #16]
 8006fd4:	2331      	movs	r3, #49	@ 0x31
 8006fd6:	f88a 3000 	strb.w	r3, [sl]
 8006fda:	e5b9      	b.n	8006b50 <_dtoa_r+0x698>
 8006fdc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006fde:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800703c <_dtoa_r+0xb84>
 8006fe2:	b11b      	cbz	r3, 8006fec <_dtoa_r+0xb34>
 8006fe4:	f10a 0308 	add.w	r3, sl, #8
 8006fe8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8006fea:	6013      	str	r3, [r2, #0]
 8006fec:	4650      	mov	r0, sl
 8006fee:	b019      	add	sp, #100	@ 0x64
 8006ff0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ff4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006ff6:	2b01      	cmp	r3, #1
 8006ff8:	f77f ae37 	ble.w	8006c6a <_dtoa_r+0x7b2>
 8006ffc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006ffe:	930a      	str	r3, [sp, #40]	@ 0x28
 8007000:	2001      	movs	r0, #1
 8007002:	e655      	b.n	8006cb0 <_dtoa_r+0x7f8>
 8007004:	9b00      	ldr	r3, [sp, #0]
 8007006:	2b00      	cmp	r3, #0
 8007008:	f77f aed6 	ble.w	8006db8 <_dtoa_r+0x900>
 800700c:	4656      	mov	r6, sl
 800700e:	4621      	mov	r1, r4
 8007010:	4648      	mov	r0, r9
 8007012:	f7ff f9c9 	bl	80063a8 <quorem>
 8007016:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800701a:	f806 8b01 	strb.w	r8, [r6], #1
 800701e:	9b00      	ldr	r3, [sp, #0]
 8007020:	eba6 020a 	sub.w	r2, r6, sl
 8007024:	4293      	cmp	r3, r2
 8007026:	ddb3      	ble.n	8006f90 <_dtoa_r+0xad8>
 8007028:	4649      	mov	r1, r9
 800702a:	2300      	movs	r3, #0
 800702c:	220a      	movs	r2, #10
 800702e:	4658      	mov	r0, fp
 8007030:	f000 fcb4 	bl	800799c <__multadd>
 8007034:	4681      	mov	r9, r0
 8007036:	e7ea      	b.n	800700e <_dtoa_r+0xb56>
 8007038:	08008e09 	.word	0x08008e09
 800703c:	08008d8d 	.word	0x08008d8d

08007040 <_free_r>:
 8007040:	b538      	push	{r3, r4, r5, lr}
 8007042:	4605      	mov	r5, r0
 8007044:	2900      	cmp	r1, #0
 8007046:	d041      	beq.n	80070cc <_free_r+0x8c>
 8007048:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800704c:	1f0c      	subs	r4, r1, #4
 800704e:	2b00      	cmp	r3, #0
 8007050:	bfb8      	it	lt
 8007052:	18e4      	addlt	r4, r4, r3
 8007054:	f000 fc34 	bl	80078c0 <__malloc_lock>
 8007058:	4a1d      	ldr	r2, [pc, #116]	@ (80070d0 <_free_r+0x90>)
 800705a:	6813      	ldr	r3, [r2, #0]
 800705c:	b933      	cbnz	r3, 800706c <_free_r+0x2c>
 800705e:	6063      	str	r3, [r4, #4]
 8007060:	6014      	str	r4, [r2, #0]
 8007062:	4628      	mov	r0, r5
 8007064:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007068:	f000 bc30 	b.w	80078cc <__malloc_unlock>
 800706c:	42a3      	cmp	r3, r4
 800706e:	d908      	bls.n	8007082 <_free_r+0x42>
 8007070:	6820      	ldr	r0, [r4, #0]
 8007072:	1821      	adds	r1, r4, r0
 8007074:	428b      	cmp	r3, r1
 8007076:	bf01      	itttt	eq
 8007078:	6819      	ldreq	r1, [r3, #0]
 800707a:	685b      	ldreq	r3, [r3, #4]
 800707c:	1809      	addeq	r1, r1, r0
 800707e:	6021      	streq	r1, [r4, #0]
 8007080:	e7ed      	b.n	800705e <_free_r+0x1e>
 8007082:	461a      	mov	r2, r3
 8007084:	685b      	ldr	r3, [r3, #4]
 8007086:	b10b      	cbz	r3, 800708c <_free_r+0x4c>
 8007088:	42a3      	cmp	r3, r4
 800708a:	d9fa      	bls.n	8007082 <_free_r+0x42>
 800708c:	6811      	ldr	r1, [r2, #0]
 800708e:	1850      	adds	r0, r2, r1
 8007090:	42a0      	cmp	r0, r4
 8007092:	d10b      	bne.n	80070ac <_free_r+0x6c>
 8007094:	6820      	ldr	r0, [r4, #0]
 8007096:	4401      	add	r1, r0
 8007098:	1850      	adds	r0, r2, r1
 800709a:	4283      	cmp	r3, r0
 800709c:	6011      	str	r1, [r2, #0]
 800709e:	d1e0      	bne.n	8007062 <_free_r+0x22>
 80070a0:	6818      	ldr	r0, [r3, #0]
 80070a2:	685b      	ldr	r3, [r3, #4]
 80070a4:	6053      	str	r3, [r2, #4]
 80070a6:	4408      	add	r0, r1
 80070a8:	6010      	str	r0, [r2, #0]
 80070aa:	e7da      	b.n	8007062 <_free_r+0x22>
 80070ac:	d902      	bls.n	80070b4 <_free_r+0x74>
 80070ae:	230c      	movs	r3, #12
 80070b0:	602b      	str	r3, [r5, #0]
 80070b2:	e7d6      	b.n	8007062 <_free_r+0x22>
 80070b4:	6820      	ldr	r0, [r4, #0]
 80070b6:	1821      	adds	r1, r4, r0
 80070b8:	428b      	cmp	r3, r1
 80070ba:	bf04      	itt	eq
 80070bc:	6819      	ldreq	r1, [r3, #0]
 80070be:	685b      	ldreq	r3, [r3, #4]
 80070c0:	6063      	str	r3, [r4, #4]
 80070c2:	bf04      	itt	eq
 80070c4:	1809      	addeq	r1, r1, r0
 80070c6:	6021      	streq	r1, [r4, #0]
 80070c8:	6054      	str	r4, [r2, #4]
 80070ca:	e7ca      	b.n	8007062 <_free_r+0x22>
 80070cc:	bd38      	pop	{r3, r4, r5, pc}
 80070ce:	bf00      	nop
 80070d0:	200005d0 	.word	0x200005d0

080070d4 <rshift>:
 80070d4:	6903      	ldr	r3, [r0, #16]
 80070d6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80070da:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80070de:	ea4f 1261 	mov.w	r2, r1, asr #5
 80070e2:	f100 0414 	add.w	r4, r0, #20
 80070e6:	dd45      	ble.n	8007174 <rshift+0xa0>
 80070e8:	f011 011f 	ands.w	r1, r1, #31
 80070ec:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80070f0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80070f4:	d10c      	bne.n	8007110 <rshift+0x3c>
 80070f6:	f100 0710 	add.w	r7, r0, #16
 80070fa:	4629      	mov	r1, r5
 80070fc:	42b1      	cmp	r1, r6
 80070fe:	d334      	bcc.n	800716a <rshift+0x96>
 8007100:	1a9b      	subs	r3, r3, r2
 8007102:	009b      	lsls	r3, r3, #2
 8007104:	1eea      	subs	r2, r5, #3
 8007106:	4296      	cmp	r6, r2
 8007108:	bf38      	it	cc
 800710a:	2300      	movcc	r3, #0
 800710c:	4423      	add	r3, r4
 800710e:	e015      	b.n	800713c <rshift+0x68>
 8007110:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8007114:	f1c1 0820 	rsb	r8, r1, #32
 8007118:	40cf      	lsrs	r7, r1
 800711a:	f105 0e04 	add.w	lr, r5, #4
 800711e:	46a1      	mov	r9, r4
 8007120:	4576      	cmp	r6, lr
 8007122:	46f4      	mov	ip, lr
 8007124:	d815      	bhi.n	8007152 <rshift+0x7e>
 8007126:	1a9a      	subs	r2, r3, r2
 8007128:	0092      	lsls	r2, r2, #2
 800712a:	3a04      	subs	r2, #4
 800712c:	3501      	adds	r5, #1
 800712e:	42ae      	cmp	r6, r5
 8007130:	bf38      	it	cc
 8007132:	2200      	movcc	r2, #0
 8007134:	18a3      	adds	r3, r4, r2
 8007136:	50a7      	str	r7, [r4, r2]
 8007138:	b107      	cbz	r7, 800713c <rshift+0x68>
 800713a:	3304      	adds	r3, #4
 800713c:	1b1a      	subs	r2, r3, r4
 800713e:	42a3      	cmp	r3, r4
 8007140:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8007144:	bf08      	it	eq
 8007146:	2300      	moveq	r3, #0
 8007148:	6102      	str	r2, [r0, #16]
 800714a:	bf08      	it	eq
 800714c:	6143      	streq	r3, [r0, #20]
 800714e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007152:	f8dc c000 	ldr.w	ip, [ip]
 8007156:	fa0c fc08 	lsl.w	ip, ip, r8
 800715a:	ea4c 0707 	orr.w	r7, ip, r7
 800715e:	f849 7b04 	str.w	r7, [r9], #4
 8007162:	f85e 7b04 	ldr.w	r7, [lr], #4
 8007166:	40cf      	lsrs	r7, r1
 8007168:	e7da      	b.n	8007120 <rshift+0x4c>
 800716a:	f851 cb04 	ldr.w	ip, [r1], #4
 800716e:	f847 cf04 	str.w	ip, [r7, #4]!
 8007172:	e7c3      	b.n	80070fc <rshift+0x28>
 8007174:	4623      	mov	r3, r4
 8007176:	e7e1      	b.n	800713c <rshift+0x68>

08007178 <__hexdig_fun>:
 8007178:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800717c:	2b09      	cmp	r3, #9
 800717e:	d802      	bhi.n	8007186 <__hexdig_fun+0xe>
 8007180:	3820      	subs	r0, #32
 8007182:	b2c0      	uxtb	r0, r0
 8007184:	4770      	bx	lr
 8007186:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800718a:	2b05      	cmp	r3, #5
 800718c:	d801      	bhi.n	8007192 <__hexdig_fun+0x1a>
 800718e:	3847      	subs	r0, #71	@ 0x47
 8007190:	e7f7      	b.n	8007182 <__hexdig_fun+0xa>
 8007192:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8007196:	2b05      	cmp	r3, #5
 8007198:	d801      	bhi.n	800719e <__hexdig_fun+0x26>
 800719a:	3827      	subs	r0, #39	@ 0x27
 800719c:	e7f1      	b.n	8007182 <__hexdig_fun+0xa>
 800719e:	2000      	movs	r0, #0
 80071a0:	4770      	bx	lr
	...

080071a4 <__gethex>:
 80071a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80071a8:	b085      	sub	sp, #20
 80071aa:	468a      	mov	sl, r1
 80071ac:	9302      	str	r3, [sp, #8]
 80071ae:	680b      	ldr	r3, [r1, #0]
 80071b0:	9001      	str	r0, [sp, #4]
 80071b2:	4690      	mov	r8, r2
 80071b4:	1c9c      	adds	r4, r3, #2
 80071b6:	46a1      	mov	r9, r4
 80071b8:	f814 0b01 	ldrb.w	r0, [r4], #1
 80071bc:	2830      	cmp	r0, #48	@ 0x30
 80071be:	d0fa      	beq.n	80071b6 <__gethex+0x12>
 80071c0:	eba9 0303 	sub.w	r3, r9, r3
 80071c4:	f1a3 0b02 	sub.w	fp, r3, #2
 80071c8:	f7ff ffd6 	bl	8007178 <__hexdig_fun>
 80071cc:	4605      	mov	r5, r0
 80071ce:	2800      	cmp	r0, #0
 80071d0:	d168      	bne.n	80072a4 <__gethex+0x100>
 80071d2:	49a0      	ldr	r1, [pc, #640]	@ (8007454 <__gethex+0x2b0>)
 80071d4:	2201      	movs	r2, #1
 80071d6:	4648      	mov	r0, r9
 80071d8:	f7ff f822 	bl	8006220 <strncmp>
 80071dc:	4607      	mov	r7, r0
 80071de:	2800      	cmp	r0, #0
 80071e0:	d167      	bne.n	80072b2 <__gethex+0x10e>
 80071e2:	f899 0001 	ldrb.w	r0, [r9, #1]
 80071e6:	4626      	mov	r6, r4
 80071e8:	f7ff ffc6 	bl	8007178 <__hexdig_fun>
 80071ec:	2800      	cmp	r0, #0
 80071ee:	d062      	beq.n	80072b6 <__gethex+0x112>
 80071f0:	4623      	mov	r3, r4
 80071f2:	7818      	ldrb	r0, [r3, #0]
 80071f4:	2830      	cmp	r0, #48	@ 0x30
 80071f6:	4699      	mov	r9, r3
 80071f8:	f103 0301 	add.w	r3, r3, #1
 80071fc:	d0f9      	beq.n	80071f2 <__gethex+0x4e>
 80071fe:	f7ff ffbb 	bl	8007178 <__hexdig_fun>
 8007202:	fab0 f580 	clz	r5, r0
 8007206:	096d      	lsrs	r5, r5, #5
 8007208:	f04f 0b01 	mov.w	fp, #1
 800720c:	464a      	mov	r2, r9
 800720e:	4616      	mov	r6, r2
 8007210:	3201      	adds	r2, #1
 8007212:	7830      	ldrb	r0, [r6, #0]
 8007214:	f7ff ffb0 	bl	8007178 <__hexdig_fun>
 8007218:	2800      	cmp	r0, #0
 800721a:	d1f8      	bne.n	800720e <__gethex+0x6a>
 800721c:	498d      	ldr	r1, [pc, #564]	@ (8007454 <__gethex+0x2b0>)
 800721e:	2201      	movs	r2, #1
 8007220:	4630      	mov	r0, r6
 8007222:	f7fe fffd 	bl	8006220 <strncmp>
 8007226:	2800      	cmp	r0, #0
 8007228:	d13f      	bne.n	80072aa <__gethex+0x106>
 800722a:	b944      	cbnz	r4, 800723e <__gethex+0x9a>
 800722c:	1c74      	adds	r4, r6, #1
 800722e:	4622      	mov	r2, r4
 8007230:	4616      	mov	r6, r2
 8007232:	3201      	adds	r2, #1
 8007234:	7830      	ldrb	r0, [r6, #0]
 8007236:	f7ff ff9f 	bl	8007178 <__hexdig_fun>
 800723a:	2800      	cmp	r0, #0
 800723c:	d1f8      	bne.n	8007230 <__gethex+0x8c>
 800723e:	1ba4      	subs	r4, r4, r6
 8007240:	00a7      	lsls	r7, r4, #2
 8007242:	7833      	ldrb	r3, [r6, #0]
 8007244:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8007248:	2b50      	cmp	r3, #80	@ 0x50
 800724a:	d13e      	bne.n	80072ca <__gethex+0x126>
 800724c:	7873      	ldrb	r3, [r6, #1]
 800724e:	2b2b      	cmp	r3, #43	@ 0x2b
 8007250:	d033      	beq.n	80072ba <__gethex+0x116>
 8007252:	2b2d      	cmp	r3, #45	@ 0x2d
 8007254:	d034      	beq.n	80072c0 <__gethex+0x11c>
 8007256:	1c71      	adds	r1, r6, #1
 8007258:	2400      	movs	r4, #0
 800725a:	7808      	ldrb	r0, [r1, #0]
 800725c:	f7ff ff8c 	bl	8007178 <__hexdig_fun>
 8007260:	1e43      	subs	r3, r0, #1
 8007262:	b2db      	uxtb	r3, r3
 8007264:	2b18      	cmp	r3, #24
 8007266:	d830      	bhi.n	80072ca <__gethex+0x126>
 8007268:	f1a0 0210 	sub.w	r2, r0, #16
 800726c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8007270:	f7ff ff82 	bl	8007178 <__hexdig_fun>
 8007274:	f100 3cff 	add.w	ip, r0, #4294967295
 8007278:	fa5f fc8c 	uxtb.w	ip, ip
 800727c:	f1bc 0f18 	cmp.w	ip, #24
 8007280:	f04f 030a 	mov.w	r3, #10
 8007284:	d91e      	bls.n	80072c4 <__gethex+0x120>
 8007286:	b104      	cbz	r4, 800728a <__gethex+0xe6>
 8007288:	4252      	negs	r2, r2
 800728a:	4417      	add	r7, r2
 800728c:	f8ca 1000 	str.w	r1, [sl]
 8007290:	b1ed      	cbz	r5, 80072ce <__gethex+0x12a>
 8007292:	f1bb 0f00 	cmp.w	fp, #0
 8007296:	bf0c      	ite	eq
 8007298:	2506      	moveq	r5, #6
 800729a:	2500      	movne	r5, #0
 800729c:	4628      	mov	r0, r5
 800729e:	b005      	add	sp, #20
 80072a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80072a4:	2500      	movs	r5, #0
 80072a6:	462c      	mov	r4, r5
 80072a8:	e7b0      	b.n	800720c <__gethex+0x68>
 80072aa:	2c00      	cmp	r4, #0
 80072ac:	d1c7      	bne.n	800723e <__gethex+0x9a>
 80072ae:	4627      	mov	r7, r4
 80072b0:	e7c7      	b.n	8007242 <__gethex+0x9e>
 80072b2:	464e      	mov	r6, r9
 80072b4:	462f      	mov	r7, r5
 80072b6:	2501      	movs	r5, #1
 80072b8:	e7c3      	b.n	8007242 <__gethex+0x9e>
 80072ba:	2400      	movs	r4, #0
 80072bc:	1cb1      	adds	r1, r6, #2
 80072be:	e7cc      	b.n	800725a <__gethex+0xb6>
 80072c0:	2401      	movs	r4, #1
 80072c2:	e7fb      	b.n	80072bc <__gethex+0x118>
 80072c4:	fb03 0002 	mla	r0, r3, r2, r0
 80072c8:	e7ce      	b.n	8007268 <__gethex+0xc4>
 80072ca:	4631      	mov	r1, r6
 80072cc:	e7de      	b.n	800728c <__gethex+0xe8>
 80072ce:	eba6 0309 	sub.w	r3, r6, r9
 80072d2:	3b01      	subs	r3, #1
 80072d4:	4629      	mov	r1, r5
 80072d6:	2b07      	cmp	r3, #7
 80072d8:	dc0a      	bgt.n	80072f0 <__gethex+0x14c>
 80072da:	9801      	ldr	r0, [sp, #4]
 80072dc:	f000 fafc 	bl	80078d8 <_Balloc>
 80072e0:	4604      	mov	r4, r0
 80072e2:	b940      	cbnz	r0, 80072f6 <__gethex+0x152>
 80072e4:	4b5c      	ldr	r3, [pc, #368]	@ (8007458 <__gethex+0x2b4>)
 80072e6:	4602      	mov	r2, r0
 80072e8:	21e4      	movs	r1, #228	@ 0xe4
 80072ea:	485c      	ldr	r0, [pc, #368]	@ (800745c <__gethex+0x2b8>)
 80072ec:	f7ff f83e 	bl	800636c <__assert_func>
 80072f0:	3101      	adds	r1, #1
 80072f2:	105b      	asrs	r3, r3, #1
 80072f4:	e7ef      	b.n	80072d6 <__gethex+0x132>
 80072f6:	f100 0a14 	add.w	sl, r0, #20
 80072fa:	2300      	movs	r3, #0
 80072fc:	4655      	mov	r5, sl
 80072fe:	469b      	mov	fp, r3
 8007300:	45b1      	cmp	r9, r6
 8007302:	d337      	bcc.n	8007374 <__gethex+0x1d0>
 8007304:	f845 bb04 	str.w	fp, [r5], #4
 8007308:	eba5 050a 	sub.w	r5, r5, sl
 800730c:	10ad      	asrs	r5, r5, #2
 800730e:	6125      	str	r5, [r4, #16]
 8007310:	4658      	mov	r0, fp
 8007312:	f000 fbd3 	bl	8007abc <__hi0bits>
 8007316:	016d      	lsls	r5, r5, #5
 8007318:	f8d8 6000 	ldr.w	r6, [r8]
 800731c:	1a2d      	subs	r5, r5, r0
 800731e:	42b5      	cmp	r5, r6
 8007320:	dd54      	ble.n	80073cc <__gethex+0x228>
 8007322:	1bad      	subs	r5, r5, r6
 8007324:	4629      	mov	r1, r5
 8007326:	4620      	mov	r0, r4
 8007328:	f000 ff67 	bl	80081fa <__any_on>
 800732c:	4681      	mov	r9, r0
 800732e:	b178      	cbz	r0, 8007350 <__gethex+0x1ac>
 8007330:	1e6b      	subs	r3, r5, #1
 8007332:	1159      	asrs	r1, r3, #5
 8007334:	f003 021f 	and.w	r2, r3, #31
 8007338:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800733c:	f04f 0901 	mov.w	r9, #1
 8007340:	fa09 f202 	lsl.w	r2, r9, r2
 8007344:	420a      	tst	r2, r1
 8007346:	d003      	beq.n	8007350 <__gethex+0x1ac>
 8007348:	454b      	cmp	r3, r9
 800734a:	dc36      	bgt.n	80073ba <__gethex+0x216>
 800734c:	f04f 0902 	mov.w	r9, #2
 8007350:	4629      	mov	r1, r5
 8007352:	4620      	mov	r0, r4
 8007354:	f7ff febe 	bl	80070d4 <rshift>
 8007358:	442f      	add	r7, r5
 800735a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800735e:	42bb      	cmp	r3, r7
 8007360:	da42      	bge.n	80073e8 <__gethex+0x244>
 8007362:	9801      	ldr	r0, [sp, #4]
 8007364:	4621      	mov	r1, r4
 8007366:	f000 faf7 	bl	8007958 <_Bfree>
 800736a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800736c:	2300      	movs	r3, #0
 800736e:	6013      	str	r3, [r2, #0]
 8007370:	25a3      	movs	r5, #163	@ 0xa3
 8007372:	e793      	b.n	800729c <__gethex+0xf8>
 8007374:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8007378:	2a2e      	cmp	r2, #46	@ 0x2e
 800737a:	d012      	beq.n	80073a2 <__gethex+0x1fe>
 800737c:	2b20      	cmp	r3, #32
 800737e:	d104      	bne.n	800738a <__gethex+0x1e6>
 8007380:	f845 bb04 	str.w	fp, [r5], #4
 8007384:	f04f 0b00 	mov.w	fp, #0
 8007388:	465b      	mov	r3, fp
 800738a:	7830      	ldrb	r0, [r6, #0]
 800738c:	9303      	str	r3, [sp, #12]
 800738e:	f7ff fef3 	bl	8007178 <__hexdig_fun>
 8007392:	9b03      	ldr	r3, [sp, #12]
 8007394:	f000 000f 	and.w	r0, r0, #15
 8007398:	4098      	lsls	r0, r3
 800739a:	ea4b 0b00 	orr.w	fp, fp, r0
 800739e:	3304      	adds	r3, #4
 80073a0:	e7ae      	b.n	8007300 <__gethex+0x15c>
 80073a2:	45b1      	cmp	r9, r6
 80073a4:	d8ea      	bhi.n	800737c <__gethex+0x1d8>
 80073a6:	492b      	ldr	r1, [pc, #172]	@ (8007454 <__gethex+0x2b0>)
 80073a8:	9303      	str	r3, [sp, #12]
 80073aa:	2201      	movs	r2, #1
 80073ac:	4630      	mov	r0, r6
 80073ae:	f7fe ff37 	bl	8006220 <strncmp>
 80073b2:	9b03      	ldr	r3, [sp, #12]
 80073b4:	2800      	cmp	r0, #0
 80073b6:	d1e1      	bne.n	800737c <__gethex+0x1d8>
 80073b8:	e7a2      	b.n	8007300 <__gethex+0x15c>
 80073ba:	1ea9      	subs	r1, r5, #2
 80073bc:	4620      	mov	r0, r4
 80073be:	f000 ff1c 	bl	80081fa <__any_on>
 80073c2:	2800      	cmp	r0, #0
 80073c4:	d0c2      	beq.n	800734c <__gethex+0x1a8>
 80073c6:	f04f 0903 	mov.w	r9, #3
 80073ca:	e7c1      	b.n	8007350 <__gethex+0x1ac>
 80073cc:	da09      	bge.n	80073e2 <__gethex+0x23e>
 80073ce:	1b75      	subs	r5, r6, r5
 80073d0:	4621      	mov	r1, r4
 80073d2:	9801      	ldr	r0, [sp, #4]
 80073d4:	462a      	mov	r2, r5
 80073d6:	f000 fcd7 	bl	8007d88 <__lshift>
 80073da:	1b7f      	subs	r7, r7, r5
 80073dc:	4604      	mov	r4, r0
 80073de:	f100 0a14 	add.w	sl, r0, #20
 80073e2:	f04f 0900 	mov.w	r9, #0
 80073e6:	e7b8      	b.n	800735a <__gethex+0x1b6>
 80073e8:	f8d8 5004 	ldr.w	r5, [r8, #4]
 80073ec:	42bd      	cmp	r5, r7
 80073ee:	dd6f      	ble.n	80074d0 <__gethex+0x32c>
 80073f0:	1bed      	subs	r5, r5, r7
 80073f2:	42ae      	cmp	r6, r5
 80073f4:	dc34      	bgt.n	8007460 <__gethex+0x2bc>
 80073f6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80073fa:	2b02      	cmp	r3, #2
 80073fc:	d022      	beq.n	8007444 <__gethex+0x2a0>
 80073fe:	2b03      	cmp	r3, #3
 8007400:	d024      	beq.n	800744c <__gethex+0x2a8>
 8007402:	2b01      	cmp	r3, #1
 8007404:	d115      	bne.n	8007432 <__gethex+0x28e>
 8007406:	42ae      	cmp	r6, r5
 8007408:	d113      	bne.n	8007432 <__gethex+0x28e>
 800740a:	2e01      	cmp	r6, #1
 800740c:	d10b      	bne.n	8007426 <__gethex+0x282>
 800740e:	9a02      	ldr	r2, [sp, #8]
 8007410:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8007414:	6013      	str	r3, [r2, #0]
 8007416:	2301      	movs	r3, #1
 8007418:	6123      	str	r3, [r4, #16]
 800741a:	f8ca 3000 	str.w	r3, [sl]
 800741e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007420:	2562      	movs	r5, #98	@ 0x62
 8007422:	601c      	str	r4, [r3, #0]
 8007424:	e73a      	b.n	800729c <__gethex+0xf8>
 8007426:	1e71      	subs	r1, r6, #1
 8007428:	4620      	mov	r0, r4
 800742a:	f000 fee6 	bl	80081fa <__any_on>
 800742e:	2800      	cmp	r0, #0
 8007430:	d1ed      	bne.n	800740e <__gethex+0x26a>
 8007432:	9801      	ldr	r0, [sp, #4]
 8007434:	4621      	mov	r1, r4
 8007436:	f000 fa8f 	bl	8007958 <_Bfree>
 800743a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800743c:	2300      	movs	r3, #0
 800743e:	6013      	str	r3, [r2, #0]
 8007440:	2550      	movs	r5, #80	@ 0x50
 8007442:	e72b      	b.n	800729c <__gethex+0xf8>
 8007444:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007446:	2b00      	cmp	r3, #0
 8007448:	d1f3      	bne.n	8007432 <__gethex+0x28e>
 800744a:	e7e0      	b.n	800740e <__gethex+0x26a>
 800744c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800744e:	2b00      	cmp	r3, #0
 8007450:	d1dd      	bne.n	800740e <__gethex+0x26a>
 8007452:	e7ee      	b.n	8007432 <__gethex+0x28e>
 8007454:	08008cb8 	.word	0x08008cb8
 8007458:	08008e09 	.word	0x08008e09
 800745c:	08008e1a 	.word	0x08008e1a
 8007460:	1e6f      	subs	r7, r5, #1
 8007462:	f1b9 0f00 	cmp.w	r9, #0
 8007466:	d130      	bne.n	80074ca <__gethex+0x326>
 8007468:	b127      	cbz	r7, 8007474 <__gethex+0x2d0>
 800746a:	4639      	mov	r1, r7
 800746c:	4620      	mov	r0, r4
 800746e:	f000 fec4 	bl	80081fa <__any_on>
 8007472:	4681      	mov	r9, r0
 8007474:	117a      	asrs	r2, r7, #5
 8007476:	2301      	movs	r3, #1
 8007478:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800747c:	f007 071f 	and.w	r7, r7, #31
 8007480:	40bb      	lsls	r3, r7
 8007482:	4213      	tst	r3, r2
 8007484:	4629      	mov	r1, r5
 8007486:	4620      	mov	r0, r4
 8007488:	bf18      	it	ne
 800748a:	f049 0902 	orrne.w	r9, r9, #2
 800748e:	f7ff fe21 	bl	80070d4 <rshift>
 8007492:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8007496:	1b76      	subs	r6, r6, r5
 8007498:	2502      	movs	r5, #2
 800749a:	f1b9 0f00 	cmp.w	r9, #0
 800749e:	d047      	beq.n	8007530 <__gethex+0x38c>
 80074a0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80074a4:	2b02      	cmp	r3, #2
 80074a6:	d015      	beq.n	80074d4 <__gethex+0x330>
 80074a8:	2b03      	cmp	r3, #3
 80074aa:	d017      	beq.n	80074dc <__gethex+0x338>
 80074ac:	2b01      	cmp	r3, #1
 80074ae:	d109      	bne.n	80074c4 <__gethex+0x320>
 80074b0:	f019 0f02 	tst.w	r9, #2
 80074b4:	d006      	beq.n	80074c4 <__gethex+0x320>
 80074b6:	f8da 3000 	ldr.w	r3, [sl]
 80074ba:	ea49 0903 	orr.w	r9, r9, r3
 80074be:	f019 0f01 	tst.w	r9, #1
 80074c2:	d10e      	bne.n	80074e2 <__gethex+0x33e>
 80074c4:	f045 0510 	orr.w	r5, r5, #16
 80074c8:	e032      	b.n	8007530 <__gethex+0x38c>
 80074ca:	f04f 0901 	mov.w	r9, #1
 80074ce:	e7d1      	b.n	8007474 <__gethex+0x2d0>
 80074d0:	2501      	movs	r5, #1
 80074d2:	e7e2      	b.n	800749a <__gethex+0x2f6>
 80074d4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80074d6:	f1c3 0301 	rsb	r3, r3, #1
 80074da:	930f      	str	r3, [sp, #60]	@ 0x3c
 80074dc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80074de:	2b00      	cmp	r3, #0
 80074e0:	d0f0      	beq.n	80074c4 <__gethex+0x320>
 80074e2:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80074e6:	f104 0314 	add.w	r3, r4, #20
 80074ea:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 80074ee:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 80074f2:	f04f 0c00 	mov.w	ip, #0
 80074f6:	4618      	mov	r0, r3
 80074f8:	f853 2b04 	ldr.w	r2, [r3], #4
 80074fc:	f1b2 3fff 	cmp.w	r2, #4294967295
 8007500:	d01b      	beq.n	800753a <__gethex+0x396>
 8007502:	3201      	adds	r2, #1
 8007504:	6002      	str	r2, [r0, #0]
 8007506:	2d02      	cmp	r5, #2
 8007508:	f104 0314 	add.w	r3, r4, #20
 800750c:	d13c      	bne.n	8007588 <__gethex+0x3e4>
 800750e:	f8d8 2000 	ldr.w	r2, [r8]
 8007512:	3a01      	subs	r2, #1
 8007514:	42b2      	cmp	r2, r6
 8007516:	d109      	bne.n	800752c <__gethex+0x388>
 8007518:	1171      	asrs	r1, r6, #5
 800751a:	2201      	movs	r2, #1
 800751c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8007520:	f006 061f 	and.w	r6, r6, #31
 8007524:	fa02 f606 	lsl.w	r6, r2, r6
 8007528:	421e      	tst	r6, r3
 800752a:	d13a      	bne.n	80075a2 <__gethex+0x3fe>
 800752c:	f045 0520 	orr.w	r5, r5, #32
 8007530:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007532:	601c      	str	r4, [r3, #0]
 8007534:	9b02      	ldr	r3, [sp, #8]
 8007536:	601f      	str	r7, [r3, #0]
 8007538:	e6b0      	b.n	800729c <__gethex+0xf8>
 800753a:	4299      	cmp	r1, r3
 800753c:	f843 cc04 	str.w	ip, [r3, #-4]
 8007540:	d8d9      	bhi.n	80074f6 <__gethex+0x352>
 8007542:	68a3      	ldr	r3, [r4, #8]
 8007544:	459b      	cmp	fp, r3
 8007546:	db17      	blt.n	8007578 <__gethex+0x3d4>
 8007548:	6861      	ldr	r1, [r4, #4]
 800754a:	9801      	ldr	r0, [sp, #4]
 800754c:	3101      	adds	r1, #1
 800754e:	f000 f9c3 	bl	80078d8 <_Balloc>
 8007552:	4681      	mov	r9, r0
 8007554:	b918      	cbnz	r0, 800755e <__gethex+0x3ba>
 8007556:	4b1a      	ldr	r3, [pc, #104]	@ (80075c0 <__gethex+0x41c>)
 8007558:	4602      	mov	r2, r0
 800755a:	2184      	movs	r1, #132	@ 0x84
 800755c:	e6c5      	b.n	80072ea <__gethex+0x146>
 800755e:	6922      	ldr	r2, [r4, #16]
 8007560:	3202      	adds	r2, #2
 8007562:	f104 010c 	add.w	r1, r4, #12
 8007566:	0092      	lsls	r2, r2, #2
 8007568:	300c      	adds	r0, #12
 800756a:	f7fe fee2 	bl	8006332 <memcpy>
 800756e:	4621      	mov	r1, r4
 8007570:	9801      	ldr	r0, [sp, #4]
 8007572:	f000 f9f1 	bl	8007958 <_Bfree>
 8007576:	464c      	mov	r4, r9
 8007578:	6923      	ldr	r3, [r4, #16]
 800757a:	1c5a      	adds	r2, r3, #1
 800757c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007580:	6122      	str	r2, [r4, #16]
 8007582:	2201      	movs	r2, #1
 8007584:	615a      	str	r2, [r3, #20]
 8007586:	e7be      	b.n	8007506 <__gethex+0x362>
 8007588:	6922      	ldr	r2, [r4, #16]
 800758a:	455a      	cmp	r2, fp
 800758c:	dd0b      	ble.n	80075a6 <__gethex+0x402>
 800758e:	2101      	movs	r1, #1
 8007590:	4620      	mov	r0, r4
 8007592:	f7ff fd9f 	bl	80070d4 <rshift>
 8007596:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800759a:	3701      	adds	r7, #1
 800759c:	42bb      	cmp	r3, r7
 800759e:	f6ff aee0 	blt.w	8007362 <__gethex+0x1be>
 80075a2:	2501      	movs	r5, #1
 80075a4:	e7c2      	b.n	800752c <__gethex+0x388>
 80075a6:	f016 061f 	ands.w	r6, r6, #31
 80075aa:	d0fa      	beq.n	80075a2 <__gethex+0x3fe>
 80075ac:	4453      	add	r3, sl
 80075ae:	f1c6 0620 	rsb	r6, r6, #32
 80075b2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80075b6:	f000 fa81 	bl	8007abc <__hi0bits>
 80075ba:	42b0      	cmp	r0, r6
 80075bc:	dbe7      	blt.n	800758e <__gethex+0x3ea>
 80075be:	e7f0      	b.n	80075a2 <__gethex+0x3fe>
 80075c0:	08008e09 	.word	0x08008e09

080075c4 <L_shift>:
 80075c4:	f1c2 0208 	rsb	r2, r2, #8
 80075c8:	0092      	lsls	r2, r2, #2
 80075ca:	b570      	push	{r4, r5, r6, lr}
 80075cc:	f1c2 0620 	rsb	r6, r2, #32
 80075d0:	6843      	ldr	r3, [r0, #4]
 80075d2:	6804      	ldr	r4, [r0, #0]
 80075d4:	fa03 f506 	lsl.w	r5, r3, r6
 80075d8:	432c      	orrs	r4, r5
 80075da:	40d3      	lsrs	r3, r2
 80075dc:	6004      	str	r4, [r0, #0]
 80075de:	f840 3f04 	str.w	r3, [r0, #4]!
 80075e2:	4288      	cmp	r0, r1
 80075e4:	d3f4      	bcc.n	80075d0 <L_shift+0xc>
 80075e6:	bd70      	pop	{r4, r5, r6, pc}

080075e8 <__match>:
 80075e8:	b530      	push	{r4, r5, lr}
 80075ea:	6803      	ldr	r3, [r0, #0]
 80075ec:	3301      	adds	r3, #1
 80075ee:	f811 4b01 	ldrb.w	r4, [r1], #1
 80075f2:	b914      	cbnz	r4, 80075fa <__match+0x12>
 80075f4:	6003      	str	r3, [r0, #0]
 80075f6:	2001      	movs	r0, #1
 80075f8:	bd30      	pop	{r4, r5, pc}
 80075fa:	f813 2b01 	ldrb.w	r2, [r3], #1
 80075fe:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8007602:	2d19      	cmp	r5, #25
 8007604:	bf98      	it	ls
 8007606:	3220      	addls	r2, #32
 8007608:	42a2      	cmp	r2, r4
 800760a:	d0f0      	beq.n	80075ee <__match+0x6>
 800760c:	2000      	movs	r0, #0
 800760e:	e7f3      	b.n	80075f8 <__match+0x10>

08007610 <__hexnan>:
 8007610:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007614:	680b      	ldr	r3, [r1, #0]
 8007616:	6801      	ldr	r1, [r0, #0]
 8007618:	115e      	asrs	r6, r3, #5
 800761a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800761e:	f013 031f 	ands.w	r3, r3, #31
 8007622:	b087      	sub	sp, #28
 8007624:	bf18      	it	ne
 8007626:	3604      	addne	r6, #4
 8007628:	2500      	movs	r5, #0
 800762a:	1f37      	subs	r7, r6, #4
 800762c:	4682      	mov	sl, r0
 800762e:	4690      	mov	r8, r2
 8007630:	9301      	str	r3, [sp, #4]
 8007632:	f846 5c04 	str.w	r5, [r6, #-4]
 8007636:	46b9      	mov	r9, r7
 8007638:	463c      	mov	r4, r7
 800763a:	9502      	str	r5, [sp, #8]
 800763c:	46ab      	mov	fp, r5
 800763e:	784a      	ldrb	r2, [r1, #1]
 8007640:	1c4b      	adds	r3, r1, #1
 8007642:	9303      	str	r3, [sp, #12]
 8007644:	b342      	cbz	r2, 8007698 <__hexnan+0x88>
 8007646:	4610      	mov	r0, r2
 8007648:	9105      	str	r1, [sp, #20]
 800764a:	9204      	str	r2, [sp, #16]
 800764c:	f7ff fd94 	bl	8007178 <__hexdig_fun>
 8007650:	2800      	cmp	r0, #0
 8007652:	d151      	bne.n	80076f8 <__hexnan+0xe8>
 8007654:	9a04      	ldr	r2, [sp, #16]
 8007656:	9905      	ldr	r1, [sp, #20]
 8007658:	2a20      	cmp	r2, #32
 800765a:	d818      	bhi.n	800768e <__hexnan+0x7e>
 800765c:	9b02      	ldr	r3, [sp, #8]
 800765e:	459b      	cmp	fp, r3
 8007660:	dd13      	ble.n	800768a <__hexnan+0x7a>
 8007662:	454c      	cmp	r4, r9
 8007664:	d206      	bcs.n	8007674 <__hexnan+0x64>
 8007666:	2d07      	cmp	r5, #7
 8007668:	dc04      	bgt.n	8007674 <__hexnan+0x64>
 800766a:	462a      	mov	r2, r5
 800766c:	4649      	mov	r1, r9
 800766e:	4620      	mov	r0, r4
 8007670:	f7ff ffa8 	bl	80075c4 <L_shift>
 8007674:	4544      	cmp	r4, r8
 8007676:	d952      	bls.n	800771e <__hexnan+0x10e>
 8007678:	2300      	movs	r3, #0
 800767a:	f1a4 0904 	sub.w	r9, r4, #4
 800767e:	f844 3c04 	str.w	r3, [r4, #-4]
 8007682:	f8cd b008 	str.w	fp, [sp, #8]
 8007686:	464c      	mov	r4, r9
 8007688:	461d      	mov	r5, r3
 800768a:	9903      	ldr	r1, [sp, #12]
 800768c:	e7d7      	b.n	800763e <__hexnan+0x2e>
 800768e:	2a29      	cmp	r2, #41	@ 0x29
 8007690:	d157      	bne.n	8007742 <__hexnan+0x132>
 8007692:	3102      	adds	r1, #2
 8007694:	f8ca 1000 	str.w	r1, [sl]
 8007698:	f1bb 0f00 	cmp.w	fp, #0
 800769c:	d051      	beq.n	8007742 <__hexnan+0x132>
 800769e:	454c      	cmp	r4, r9
 80076a0:	d206      	bcs.n	80076b0 <__hexnan+0xa0>
 80076a2:	2d07      	cmp	r5, #7
 80076a4:	dc04      	bgt.n	80076b0 <__hexnan+0xa0>
 80076a6:	462a      	mov	r2, r5
 80076a8:	4649      	mov	r1, r9
 80076aa:	4620      	mov	r0, r4
 80076ac:	f7ff ff8a 	bl	80075c4 <L_shift>
 80076b0:	4544      	cmp	r4, r8
 80076b2:	d936      	bls.n	8007722 <__hexnan+0x112>
 80076b4:	f1a8 0204 	sub.w	r2, r8, #4
 80076b8:	4623      	mov	r3, r4
 80076ba:	f853 1b04 	ldr.w	r1, [r3], #4
 80076be:	f842 1f04 	str.w	r1, [r2, #4]!
 80076c2:	429f      	cmp	r7, r3
 80076c4:	d2f9      	bcs.n	80076ba <__hexnan+0xaa>
 80076c6:	1b3b      	subs	r3, r7, r4
 80076c8:	f023 0303 	bic.w	r3, r3, #3
 80076cc:	3304      	adds	r3, #4
 80076ce:	3401      	adds	r4, #1
 80076d0:	3e03      	subs	r6, #3
 80076d2:	42b4      	cmp	r4, r6
 80076d4:	bf88      	it	hi
 80076d6:	2304      	movhi	r3, #4
 80076d8:	4443      	add	r3, r8
 80076da:	2200      	movs	r2, #0
 80076dc:	f843 2b04 	str.w	r2, [r3], #4
 80076e0:	429f      	cmp	r7, r3
 80076e2:	d2fb      	bcs.n	80076dc <__hexnan+0xcc>
 80076e4:	683b      	ldr	r3, [r7, #0]
 80076e6:	b91b      	cbnz	r3, 80076f0 <__hexnan+0xe0>
 80076e8:	4547      	cmp	r7, r8
 80076ea:	d128      	bne.n	800773e <__hexnan+0x12e>
 80076ec:	2301      	movs	r3, #1
 80076ee:	603b      	str	r3, [r7, #0]
 80076f0:	2005      	movs	r0, #5
 80076f2:	b007      	add	sp, #28
 80076f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80076f8:	3501      	adds	r5, #1
 80076fa:	2d08      	cmp	r5, #8
 80076fc:	f10b 0b01 	add.w	fp, fp, #1
 8007700:	dd06      	ble.n	8007710 <__hexnan+0x100>
 8007702:	4544      	cmp	r4, r8
 8007704:	d9c1      	bls.n	800768a <__hexnan+0x7a>
 8007706:	2300      	movs	r3, #0
 8007708:	f844 3c04 	str.w	r3, [r4, #-4]
 800770c:	2501      	movs	r5, #1
 800770e:	3c04      	subs	r4, #4
 8007710:	6822      	ldr	r2, [r4, #0]
 8007712:	f000 000f 	and.w	r0, r0, #15
 8007716:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800771a:	6020      	str	r0, [r4, #0]
 800771c:	e7b5      	b.n	800768a <__hexnan+0x7a>
 800771e:	2508      	movs	r5, #8
 8007720:	e7b3      	b.n	800768a <__hexnan+0x7a>
 8007722:	9b01      	ldr	r3, [sp, #4]
 8007724:	2b00      	cmp	r3, #0
 8007726:	d0dd      	beq.n	80076e4 <__hexnan+0xd4>
 8007728:	f1c3 0320 	rsb	r3, r3, #32
 800772c:	f04f 32ff 	mov.w	r2, #4294967295
 8007730:	40da      	lsrs	r2, r3
 8007732:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8007736:	4013      	ands	r3, r2
 8007738:	f846 3c04 	str.w	r3, [r6, #-4]
 800773c:	e7d2      	b.n	80076e4 <__hexnan+0xd4>
 800773e:	3f04      	subs	r7, #4
 8007740:	e7d0      	b.n	80076e4 <__hexnan+0xd4>
 8007742:	2004      	movs	r0, #4
 8007744:	e7d5      	b.n	80076f2 <__hexnan+0xe2>
	...

08007748 <malloc>:
 8007748:	4b02      	ldr	r3, [pc, #8]	@ (8007754 <malloc+0xc>)
 800774a:	4601      	mov	r1, r0
 800774c:	6818      	ldr	r0, [r3, #0]
 800774e:	f000 b825 	b.w	800779c <_malloc_r>
 8007752:	bf00      	nop
 8007754:	20000184 	.word	0x20000184

08007758 <sbrk_aligned>:
 8007758:	b570      	push	{r4, r5, r6, lr}
 800775a:	4e0f      	ldr	r6, [pc, #60]	@ (8007798 <sbrk_aligned+0x40>)
 800775c:	460c      	mov	r4, r1
 800775e:	6831      	ldr	r1, [r6, #0]
 8007760:	4605      	mov	r5, r0
 8007762:	b911      	cbnz	r1, 800776a <sbrk_aligned+0x12>
 8007764:	f001 f9e8 	bl	8008b38 <_sbrk_r>
 8007768:	6030      	str	r0, [r6, #0]
 800776a:	4621      	mov	r1, r4
 800776c:	4628      	mov	r0, r5
 800776e:	f001 f9e3 	bl	8008b38 <_sbrk_r>
 8007772:	1c43      	adds	r3, r0, #1
 8007774:	d103      	bne.n	800777e <sbrk_aligned+0x26>
 8007776:	f04f 34ff 	mov.w	r4, #4294967295
 800777a:	4620      	mov	r0, r4
 800777c:	bd70      	pop	{r4, r5, r6, pc}
 800777e:	1cc4      	adds	r4, r0, #3
 8007780:	f024 0403 	bic.w	r4, r4, #3
 8007784:	42a0      	cmp	r0, r4
 8007786:	d0f8      	beq.n	800777a <sbrk_aligned+0x22>
 8007788:	1a21      	subs	r1, r4, r0
 800778a:	4628      	mov	r0, r5
 800778c:	f001 f9d4 	bl	8008b38 <_sbrk_r>
 8007790:	3001      	adds	r0, #1
 8007792:	d1f2      	bne.n	800777a <sbrk_aligned+0x22>
 8007794:	e7ef      	b.n	8007776 <sbrk_aligned+0x1e>
 8007796:	bf00      	nop
 8007798:	200005cc 	.word	0x200005cc

0800779c <_malloc_r>:
 800779c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80077a0:	1ccd      	adds	r5, r1, #3
 80077a2:	f025 0503 	bic.w	r5, r5, #3
 80077a6:	3508      	adds	r5, #8
 80077a8:	2d0c      	cmp	r5, #12
 80077aa:	bf38      	it	cc
 80077ac:	250c      	movcc	r5, #12
 80077ae:	2d00      	cmp	r5, #0
 80077b0:	4606      	mov	r6, r0
 80077b2:	db01      	blt.n	80077b8 <_malloc_r+0x1c>
 80077b4:	42a9      	cmp	r1, r5
 80077b6:	d904      	bls.n	80077c2 <_malloc_r+0x26>
 80077b8:	230c      	movs	r3, #12
 80077ba:	6033      	str	r3, [r6, #0]
 80077bc:	2000      	movs	r0, #0
 80077be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80077c2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007898 <_malloc_r+0xfc>
 80077c6:	f000 f87b 	bl	80078c0 <__malloc_lock>
 80077ca:	f8d8 3000 	ldr.w	r3, [r8]
 80077ce:	461c      	mov	r4, r3
 80077d0:	bb44      	cbnz	r4, 8007824 <_malloc_r+0x88>
 80077d2:	4629      	mov	r1, r5
 80077d4:	4630      	mov	r0, r6
 80077d6:	f7ff ffbf 	bl	8007758 <sbrk_aligned>
 80077da:	1c43      	adds	r3, r0, #1
 80077dc:	4604      	mov	r4, r0
 80077de:	d158      	bne.n	8007892 <_malloc_r+0xf6>
 80077e0:	f8d8 4000 	ldr.w	r4, [r8]
 80077e4:	4627      	mov	r7, r4
 80077e6:	2f00      	cmp	r7, #0
 80077e8:	d143      	bne.n	8007872 <_malloc_r+0xd6>
 80077ea:	2c00      	cmp	r4, #0
 80077ec:	d04b      	beq.n	8007886 <_malloc_r+0xea>
 80077ee:	6823      	ldr	r3, [r4, #0]
 80077f0:	4639      	mov	r1, r7
 80077f2:	4630      	mov	r0, r6
 80077f4:	eb04 0903 	add.w	r9, r4, r3
 80077f8:	f001 f99e 	bl	8008b38 <_sbrk_r>
 80077fc:	4581      	cmp	r9, r0
 80077fe:	d142      	bne.n	8007886 <_malloc_r+0xea>
 8007800:	6821      	ldr	r1, [r4, #0]
 8007802:	1a6d      	subs	r5, r5, r1
 8007804:	4629      	mov	r1, r5
 8007806:	4630      	mov	r0, r6
 8007808:	f7ff ffa6 	bl	8007758 <sbrk_aligned>
 800780c:	3001      	adds	r0, #1
 800780e:	d03a      	beq.n	8007886 <_malloc_r+0xea>
 8007810:	6823      	ldr	r3, [r4, #0]
 8007812:	442b      	add	r3, r5
 8007814:	6023      	str	r3, [r4, #0]
 8007816:	f8d8 3000 	ldr.w	r3, [r8]
 800781a:	685a      	ldr	r2, [r3, #4]
 800781c:	bb62      	cbnz	r2, 8007878 <_malloc_r+0xdc>
 800781e:	f8c8 7000 	str.w	r7, [r8]
 8007822:	e00f      	b.n	8007844 <_malloc_r+0xa8>
 8007824:	6822      	ldr	r2, [r4, #0]
 8007826:	1b52      	subs	r2, r2, r5
 8007828:	d420      	bmi.n	800786c <_malloc_r+0xd0>
 800782a:	2a0b      	cmp	r2, #11
 800782c:	d917      	bls.n	800785e <_malloc_r+0xc2>
 800782e:	1961      	adds	r1, r4, r5
 8007830:	42a3      	cmp	r3, r4
 8007832:	6025      	str	r5, [r4, #0]
 8007834:	bf18      	it	ne
 8007836:	6059      	strne	r1, [r3, #4]
 8007838:	6863      	ldr	r3, [r4, #4]
 800783a:	bf08      	it	eq
 800783c:	f8c8 1000 	streq.w	r1, [r8]
 8007840:	5162      	str	r2, [r4, r5]
 8007842:	604b      	str	r3, [r1, #4]
 8007844:	4630      	mov	r0, r6
 8007846:	f000 f841 	bl	80078cc <__malloc_unlock>
 800784a:	f104 000b 	add.w	r0, r4, #11
 800784e:	1d23      	adds	r3, r4, #4
 8007850:	f020 0007 	bic.w	r0, r0, #7
 8007854:	1ac2      	subs	r2, r0, r3
 8007856:	bf1c      	itt	ne
 8007858:	1a1b      	subne	r3, r3, r0
 800785a:	50a3      	strne	r3, [r4, r2]
 800785c:	e7af      	b.n	80077be <_malloc_r+0x22>
 800785e:	6862      	ldr	r2, [r4, #4]
 8007860:	42a3      	cmp	r3, r4
 8007862:	bf0c      	ite	eq
 8007864:	f8c8 2000 	streq.w	r2, [r8]
 8007868:	605a      	strne	r2, [r3, #4]
 800786a:	e7eb      	b.n	8007844 <_malloc_r+0xa8>
 800786c:	4623      	mov	r3, r4
 800786e:	6864      	ldr	r4, [r4, #4]
 8007870:	e7ae      	b.n	80077d0 <_malloc_r+0x34>
 8007872:	463c      	mov	r4, r7
 8007874:	687f      	ldr	r7, [r7, #4]
 8007876:	e7b6      	b.n	80077e6 <_malloc_r+0x4a>
 8007878:	461a      	mov	r2, r3
 800787a:	685b      	ldr	r3, [r3, #4]
 800787c:	42a3      	cmp	r3, r4
 800787e:	d1fb      	bne.n	8007878 <_malloc_r+0xdc>
 8007880:	2300      	movs	r3, #0
 8007882:	6053      	str	r3, [r2, #4]
 8007884:	e7de      	b.n	8007844 <_malloc_r+0xa8>
 8007886:	230c      	movs	r3, #12
 8007888:	6033      	str	r3, [r6, #0]
 800788a:	4630      	mov	r0, r6
 800788c:	f000 f81e 	bl	80078cc <__malloc_unlock>
 8007890:	e794      	b.n	80077bc <_malloc_r+0x20>
 8007892:	6005      	str	r5, [r0, #0]
 8007894:	e7d6      	b.n	8007844 <_malloc_r+0xa8>
 8007896:	bf00      	nop
 8007898:	200005d0 	.word	0x200005d0

0800789c <__ascii_mbtowc>:
 800789c:	b082      	sub	sp, #8
 800789e:	b901      	cbnz	r1, 80078a2 <__ascii_mbtowc+0x6>
 80078a0:	a901      	add	r1, sp, #4
 80078a2:	b142      	cbz	r2, 80078b6 <__ascii_mbtowc+0x1a>
 80078a4:	b14b      	cbz	r3, 80078ba <__ascii_mbtowc+0x1e>
 80078a6:	7813      	ldrb	r3, [r2, #0]
 80078a8:	600b      	str	r3, [r1, #0]
 80078aa:	7812      	ldrb	r2, [r2, #0]
 80078ac:	1e10      	subs	r0, r2, #0
 80078ae:	bf18      	it	ne
 80078b0:	2001      	movne	r0, #1
 80078b2:	b002      	add	sp, #8
 80078b4:	4770      	bx	lr
 80078b6:	4610      	mov	r0, r2
 80078b8:	e7fb      	b.n	80078b2 <__ascii_mbtowc+0x16>
 80078ba:	f06f 0001 	mvn.w	r0, #1
 80078be:	e7f8      	b.n	80078b2 <__ascii_mbtowc+0x16>

080078c0 <__malloc_lock>:
 80078c0:	4801      	ldr	r0, [pc, #4]	@ (80078c8 <__malloc_lock+0x8>)
 80078c2:	f7fe bd34 	b.w	800632e <__retarget_lock_acquire_recursive>
 80078c6:	bf00      	nop
 80078c8:	200005c8 	.word	0x200005c8

080078cc <__malloc_unlock>:
 80078cc:	4801      	ldr	r0, [pc, #4]	@ (80078d4 <__malloc_unlock+0x8>)
 80078ce:	f7fe bd2f 	b.w	8006330 <__retarget_lock_release_recursive>
 80078d2:	bf00      	nop
 80078d4:	200005c8 	.word	0x200005c8

080078d8 <_Balloc>:
 80078d8:	b570      	push	{r4, r5, r6, lr}
 80078da:	69c6      	ldr	r6, [r0, #28]
 80078dc:	4604      	mov	r4, r0
 80078de:	460d      	mov	r5, r1
 80078e0:	b976      	cbnz	r6, 8007900 <_Balloc+0x28>
 80078e2:	2010      	movs	r0, #16
 80078e4:	f7ff ff30 	bl	8007748 <malloc>
 80078e8:	4602      	mov	r2, r0
 80078ea:	61e0      	str	r0, [r4, #28]
 80078ec:	b920      	cbnz	r0, 80078f8 <_Balloc+0x20>
 80078ee:	4b18      	ldr	r3, [pc, #96]	@ (8007950 <_Balloc+0x78>)
 80078f0:	4818      	ldr	r0, [pc, #96]	@ (8007954 <_Balloc+0x7c>)
 80078f2:	216b      	movs	r1, #107	@ 0x6b
 80078f4:	f7fe fd3a 	bl	800636c <__assert_func>
 80078f8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80078fc:	6006      	str	r6, [r0, #0]
 80078fe:	60c6      	str	r6, [r0, #12]
 8007900:	69e6      	ldr	r6, [r4, #28]
 8007902:	68f3      	ldr	r3, [r6, #12]
 8007904:	b183      	cbz	r3, 8007928 <_Balloc+0x50>
 8007906:	69e3      	ldr	r3, [r4, #28]
 8007908:	68db      	ldr	r3, [r3, #12]
 800790a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800790e:	b9b8      	cbnz	r0, 8007940 <_Balloc+0x68>
 8007910:	2101      	movs	r1, #1
 8007912:	fa01 f605 	lsl.w	r6, r1, r5
 8007916:	1d72      	adds	r2, r6, #5
 8007918:	0092      	lsls	r2, r2, #2
 800791a:	4620      	mov	r0, r4
 800791c:	f001 f923 	bl	8008b66 <_calloc_r>
 8007920:	b160      	cbz	r0, 800793c <_Balloc+0x64>
 8007922:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007926:	e00e      	b.n	8007946 <_Balloc+0x6e>
 8007928:	2221      	movs	r2, #33	@ 0x21
 800792a:	2104      	movs	r1, #4
 800792c:	4620      	mov	r0, r4
 800792e:	f001 f91a 	bl	8008b66 <_calloc_r>
 8007932:	69e3      	ldr	r3, [r4, #28]
 8007934:	60f0      	str	r0, [r6, #12]
 8007936:	68db      	ldr	r3, [r3, #12]
 8007938:	2b00      	cmp	r3, #0
 800793a:	d1e4      	bne.n	8007906 <_Balloc+0x2e>
 800793c:	2000      	movs	r0, #0
 800793e:	bd70      	pop	{r4, r5, r6, pc}
 8007940:	6802      	ldr	r2, [r0, #0]
 8007942:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007946:	2300      	movs	r3, #0
 8007948:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800794c:	e7f7      	b.n	800793e <_Balloc+0x66>
 800794e:	bf00      	nop
 8007950:	08008d9a 	.word	0x08008d9a
 8007954:	08008e7a 	.word	0x08008e7a

08007958 <_Bfree>:
 8007958:	b570      	push	{r4, r5, r6, lr}
 800795a:	69c6      	ldr	r6, [r0, #28]
 800795c:	4605      	mov	r5, r0
 800795e:	460c      	mov	r4, r1
 8007960:	b976      	cbnz	r6, 8007980 <_Bfree+0x28>
 8007962:	2010      	movs	r0, #16
 8007964:	f7ff fef0 	bl	8007748 <malloc>
 8007968:	4602      	mov	r2, r0
 800796a:	61e8      	str	r0, [r5, #28]
 800796c:	b920      	cbnz	r0, 8007978 <_Bfree+0x20>
 800796e:	4b09      	ldr	r3, [pc, #36]	@ (8007994 <_Bfree+0x3c>)
 8007970:	4809      	ldr	r0, [pc, #36]	@ (8007998 <_Bfree+0x40>)
 8007972:	218f      	movs	r1, #143	@ 0x8f
 8007974:	f7fe fcfa 	bl	800636c <__assert_func>
 8007978:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800797c:	6006      	str	r6, [r0, #0]
 800797e:	60c6      	str	r6, [r0, #12]
 8007980:	b13c      	cbz	r4, 8007992 <_Bfree+0x3a>
 8007982:	69eb      	ldr	r3, [r5, #28]
 8007984:	6862      	ldr	r2, [r4, #4]
 8007986:	68db      	ldr	r3, [r3, #12]
 8007988:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800798c:	6021      	str	r1, [r4, #0]
 800798e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007992:	bd70      	pop	{r4, r5, r6, pc}
 8007994:	08008d9a 	.word	0x08008d9a
 8007998:	08008e7a 	.word	0x08008e7a

0800799c <__multadd>:
 800799c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80079a0:	690d      	ldr	r5, [r1, #16]
 80079a2:	4607      	mov	r7, r0
 80079a4:	460c      	mov	r4, r1
 80079a6:	461e      	mov	r6, r3
 80079a8:	f101 0c14 	add.w	ip, r1, #20
 80079ac:	2000      	movs	r0, #0
 80079ae:	f8dc 3000 	ldr.w	r3, [ip]
 80079b2:	b299      	uxth	r1, r3
 80079b4:	fb02 6101 	mla	r1, r2, r1, r6
 80079b8:	0c1e      	lsrs	r6, r3, #16
 80079ba:	0c0b      	lsrs	r3, r1, #16
 80079bc:	fb02 3306 	mla	r3, r2, r6, r3
 80079c0:	b289      	uxth	r1, r1
 80079c2:	3001      	adds	r0, #1
 80079c4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80079c8:	4285      	cmp	r5, r0
 80079ca:	f84c 1b04 	str.w	r1, [ip], #4
 80079ce:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80079d2:	dcec      	bgt.n	80079ae <__multadd+0x12>
 80079d4:	b30e      	cbz	r6, 8007a1a <__multadd+0x7e>
 80079d6:	68a3      	ldr	r3, [r4, #8]
 80079d8:	42ab      	cmp	r3, r5
 80079da:	dc19      	bgt.n	8007a10 <__multadd+0x74>
 80079dc:	6861      	ldr	r1, [r4, #4]
 80079de:	4638      	mov	r0, r7
 80079e0:	3101      	adds	r1, #1
 80079e2:	f7ff ff79 	bl	80078d8 <_Balloc>
 80079e6:	4680      	mov	r8, r0
 80079e8:	b928      	cbnz	r0, 80079f6 <__multadd+0x5a>
 80079ea:	4602      	mov	r2, r0
 80079ec:	4b0c      	ldr	r3, [pc, #48]	@ (8007a20 <__multadd+0x84>)
 80079ee:	480d      	ldr	r0, [pc, #52]	@ (8007a24 <__multadd+0x88>)
 80079f0:	21ba      	movs	r1, #186	@ 0xba
 80079f2:	f7fe fcbb 	bl	800636c <__assert_func>
 80079f6:	6922      	ldr	r2, [r4, #16]
 80079f8:	3202      	adds	r2, #2
 80079fa:	f104 010c 	add.w	r1, r4, #12
 80079fe:	0092      	lsls	r2, r2, #2
 8007a00:	300c      	adds	r0, #12
 8007a02:	f7fe fc96 	bl	8006332 <memcpy>
 8007a06:	4621      	mov	r1, r4
 8007a08:	4638      	mov	r0, r7
 8007a0a:	f7ff ffa5 	bl	8007958 <_Bfree>
 8007a0e:	4644      	mov	r4, r8
 8007a10:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007a14:	3501      	adds	r5, #1
 8007a16:	615e      	str	r6, [r3, #20]
 8007a18:	6125      	str	r5, [r4, #16]
 8007a1a:	4620      	mov	r0, r4
 8007a1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007a20:	08008e09 	.word	0x08008e09
 8007a24:	08008e7a 	.word	0x08008e7a

08007a28 <__s2b>:
 8007a28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007a2c:	460c      	mov	r4, r1
 8007a2e:	4615      	mov	r5, r2
 8007a30:	461f      	mov	r7, r3
 8007a32:	2209      	movs	r2, #9
 8007a34:	3308      	adds	r3, #8
 8007a36:	4606      	mov	r6, r0
 8007a38:	fb93 f3f2 	sdiv	r3, r3, r2
 8007a3c:	2100      	movs	r1, #0
 8007a3e:	2201      	movs	r2, #1
 8007a40:	429a      	cmp	r2, r3
 8007a42:	db09      	blt.n	8007a58 <__s2b+0x30>
 8007a44:	4630      	mov	r0, r6
 8007a46:	f7ff ff47 	bl	80078d8 <_Balloc>
 8007a4a:	b940      	cbnz	r0, 8007a5e <__s2b+0x36>
 8007a4c:	4602      	mov	r2, r0
 8007a4e:	4b19      	ldr	r3, [pc, #100]	@ (8007ab4 <__s2b+0x8c>)
 8007a50:	4819      	ldr	r0, [pc, #100]	@ (8007ab8 <__s2b+0x90>)
 8007a52:	21d3      	movs	r1, #211	@ 0xd3
 8007a54:	f7fe fc8a 	bl	800636c <__assert_func>
 8007a58:	0052      	lsls	r2, r2, #1
 8007a5a:	3101      	adds	r1, #1
 8007a5c:	e7f0      	b.n	8007a40 <__s2b+0x18>
 8007a5e:	9b08      	ldr	r3, [sp, #32]
 8007a60:	6143      	str	r3, [r0, #20]
 8007a62:	2d09      	cmp	r5, #9
 8007a64:	f04f 0301 	mov.w	r3, #1
 8007a68:	6103      	str	r3, [r0, #16]
 8007a6a:	dd16      	ble.n	8007a9a <__s2b+0x72>
 8007a6c:	f104 0909 	add.w	r9, r4, #9
 8007a70:	46c8      	mov	r8, r9
 8007a72:	442c      	add	r4, r5
 8007a74:	f818 3b01 	ldrb.w	r3, [r8], #1
 8007a78:	4601      	mov	r1, r0
 8007a7a:	3b30      	subs	r3, #48	@ 0x30
 8007a7c:	220a      	movs	r2, #10
 8007a7e:	4630      	mov	r0, r6
 8007a80:	f7ff ff8c 	bl	800799c <__multadd>
 8007a84:	45a0      	cmp	r8, r4
 8007a86:	d1f5      	bne.n	8007a74 <__s2b+0x4c>
 8007a88:	f1a5 0408 	sub.w	r4, r5, #8
 8007a8c:	444c      	add	r4, r9
 8007a8e:	1b2d      	subs	r5, r5, r4
 8007a90:	1963      	adds	r3, r4, r5
 8007a92:	42bb      	cmp	r3, r7
 8007a94:	db04      	blt.n	8007aa0 <__s2b+0x78>
 8007a96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007a9a:	340a      	adds	r4, #10
 8007a9c:	2509      	movs	r5, #9
 8007a9e:	e7f6      	b.n	8007a8e <__s2b+0x66>
 8007aa0:	f814 3b01 	ldrb.w	r3, [r4], #1
 8007aa4:	4601      	mov	r1, r0
 8007aa6:	3b30      	subs	r3, #48	@ 0x30
 8007aa8:	220a      	movs	r2, #10
 8007aaa:	4630      	mov	r0, r6
 8007aac:	f7ff ff76 	bl	800799c <__multadd>
 8007ab0:	e7ee      	b.n	8007a90 <__s2b+0x68>
 8007ab2:	bf00      	nop
 8007ab4:	08008e09 	.word	0x08008e09
 8007ab8:	08008e7a 	.word	0x08008e7a

08007abc <__hi0bits>:
 8007abc:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8007ac0:	4603      	mov	r3, r0
 8007ac2:	bf36      	itet	cc
 8007ac4:	0403      	lslcc	r3, r0, #16
 8007ac6:	2000      	movcs	r0, #0
 8007ac8:	2010      	movcc	r0, #16
 8007aca:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007ace:	bf3c      	itt	cc
 8007ad0:	021b      	lslcc	r3, r3, #8
 8007ad2:	3008      	addcc	r0, #8
 8007ad4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007ad8:	bf3c      	itt	cc
 8007ada:	011b      	lslcc	r3, r3, #4
 8007adc:	3004      	addcc	r0, #4
 8007ade:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007ae2:	bf3c      	itt	cc
 8007ae4:	009b      	lslcc	r3, r3, #2
 8007ae6:	3002      	addcc	r0, #2
 8007ae8:	2b00      	cmp	r3, #0
 8007aea:	db05      	blt.n	8007af8 <__hi0bits+0x3c>
 8007aec:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007af0:	f100 0001 	add.w	r0, r0, #1
 8007af4:	bf08      	it	eq
 8007af6:	2020      	moveq	r0, #32
 8007af8:	4770      	bx	lr

08007afa <__lo0bits>:
 8007afa:	6803      	ldr	r3, [r0, #0]
 8007afc:	4602      	mov	r2, r0
 8007afe:	f013 0007 	ands.w	r0, r3, #7
 8007b02:	d00b      	beq.n	8007b1c <__lo0bits+0x22>
 8007b04:	07d9      	lsls	r1, r3, #31
 8007b06:	d421      	bmi.n	8007b4c <__lo0bits+0x52>
 8007b08:	0798      	lsls	r0, r3, #30
 8007b0a:	bf49      	itett	mi
 8007b0c:	085b      	lsrmi	r3, r3, #1
 8007b0e:	089b      	lsrpl	r3, r3, #2
 8007b10:	2001      	movmi	r0, #1
 8007b12:	6013      	strmi	r3, [r2, #0]
 8007b14:	bf5c      	itt	pl
 8007b16:	6013      	strpl	r3, [r2, #0]
 8007b18:	2002      	movpl	r0, #2
 8007b1a:	4770      	bx	lr
 8007b1c:	b299      	uxth	r1, r3
 8007b1e:	b909      	cbnz	r1, 8007b24 <__lo0bits+0x2a>
 8007b20:	0c1b      	lsrs	r3, r3, #16
 8007b22:	2010      	movs	r0, #16
 8007b24:	b2d9      	uxtb	r1, r3
 8007b26:	b909      	cbnz	r1, 8007b2c <__lo0bits+0x32>
 8007b28:	3008      	adds	r0, #8
 8007b2a:	0a1b      	lsrs	r3, r3, #8
 8007b2c:	0719      	lsls	r1, r3, #28
 8007b2e:	bf04      	itt	eq
 8007b30:	091b      	lsreq	r3, r3, #4
 8007b32:	3004      	addeq	r0, #4
 8007b34:	0799      	lsls	r1, r3, #30
 8007b36:	bf04      	itt	eq
 8007b38:	089b      	lsreq	r3, r3, #2
 8007b3a:	3002      	addeq	r0, #2
 8007b3c:	07d9      	lsls	r1, r3, #31
 8007b3e:	d403      	bmi.n	8007b48 <__lo0bits+0x4e>
 8007b40:	085b      	lsrs	r3, r3, #1
 8007b42:	f100 0001 	add.w	r0, r0, #1
 8007b46:	d003      	beq.n	8007b50 <__lo0bits+0x56>
 8007b48:	6013      	str	r3, [r2, #0]
 8007b4a:	4770      	bx	lr
 8007b4c:	2000      	movs	r0, #0
 8007b4e:	4770      	bx	lr
 8007b50:	2020      	movs	r0, #32
 8007b52:	4770      	bx	lr

08007b54 <__i2b>:
 8007b54:	b510      	push	{r4, lr}
 8007b56:	460c      	mov	r4, r1
 8007b58:	2101      	movs	r1, #1
 8007b5a:	f7ff febd 	bl	80078d8 <_Balloc>
 8007b5e:	4602      	mov	r2, r0
 8007b60:	b928      	cbnz	r0, 8007b6e <__i2b+0x1a>
 8007b62:	4b05      	ldr	r3, [pc, #20]	@ (8007b78 <__i2b+0x24>)
 8007b64:	4805      	ldr	r0, [pc, #20]	@ (8007b7c <__i2b+0x28>)
 8007b66:	f240 1145 	movw	r1, #325	@ 0x145
 8007b6a:	f7fe fbff 	bl	800636c <__assert_func>
 8007b6e:	2301      	movs	r3, #1
 8007b70:	6144      	str	r4, [r0, #20]
 8007b72:	6103      	str	r3, [r0, #16]
 8007b74:	bd10      	pop	{r4, pc}
 8007b76:	bf00      	nop
 8007b78:	08008e09 	.word	0x08008e09
 8007b7c:	08008e7a 	.word	0x08008e7a

08007b80 <__multiply>:
 8007b80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b84:	4614      	mov	r4, r2
 8007b86:	690a      	ldr	r2, [r1, #16]
 8007b88:	6923      	ldr	r3, [r4, #16]
 8007b8a:	429a      	cmp	r2, r3
 8007b8c:	bfa8      	it	ge
 8007b8e:	4623      	movge	r3, r4
 8007b90:	460f      	mov	r7, r1
 8007b92:	bfa4      	itt	ge
 8007b94:	460c      	movge	r4, r1
 8007b96:	461f      	movge	r7, r3
 8007b98:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8007b9c:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8007ba0:	68a3      	ldr	r3, [r4, #8]
 8007ba2:	6861      	ldr	r1, [r4, #4]
 8007ba4:	eb0a 0609 	add.w	r6, sl, r9
 8007ba8:	42b3      	cmp	r3, r6
 8007baa:	b085      	sub	sp, #20
 8007bac:	bfb8      	it	lt
 8007bae:	3101      	addlt	r1, #1
 8007bb0:	f7ff fe92 	bl	80078d8 <_Balloc>
 8007bb4:	b930      	cbnz	r0, 8007bc4 <__multiply+0x44>
 8007bb6:	4602      	mov	r2, r0
 8007bb8:	4b44      	ldr	r3, [pc, #272]	@ (8007ccc <__multiply+0x14c>)
 8007bba:	4845      	ldr	r0, [pc, #276]	@ (8007cd0 <__multiply+0x150>)
 8007bbc:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8007bc0:	f7fe fbd4 	bl	800636c <__assert_func>
 8007bc4:	f100 0514 	add.w	r5, r0, #20
 8007bc8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007bcc:	462b      	mov	r3, r5
 8007bce:	2200      	movs	r2, #0
 8007bd0:	4543      	cmp	r3, r8
 8007bd2:	d321      	bcc.n	8007c18 <__multiply+0x98>
 8007bd4:	f107 0114 	add.w	r1, r7, #20
 8007bd8:	f104 0214 	add.w	r2, r4, #20
 8007bdc:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8007be0:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8007be4:	9302      	str	r3, [sp, #8]
 8007be6:	1b13      	subs	r3, r2, r4
 8007be8:	3b15      	subs	r3, #21
 8007bea:	f023 0303 	bic.w	r3, r3, #3
 8007bee:	3304      	adds	r3, #4
 8007bf0:	f104 0715 	add.w	r7, r4, #21
 8007bf4:	42ba      	cmp	r2, r7
 8007bf6:	bf38      	it	cc
 8007bf8:	2304      	movcc	r3, #4
 8007bfa:	9301      	str	r3, [sp, #4]
 8007bfc:	9b02      	ldr	r3, [sp, #8]
 8007bfe:	9103      	str	r1, [sp, #12]
 8007c00:	428b      	cmp	r3, r1
 8007c02:	d80c      	bhi.n	8007c1e <__multiply+0x9e>
 8007c04:	2e00      	cmp	r6, #0
 8007c06:	dd03      	ble.n	8007c10 <__multiply+0x90>
 8007c08:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007c0c:	2b00      	cmp	r3, #0
 8007c0e:	d05b      	beq.n	8007cc8 <__multiply+0x148>
 8007c10:	6106      	str	r6, [r0, #16]
 8007c12:	b005      	add	sp, #20
 8007c14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c18:	f843 2b04 	str.w	r2, [r3], #4
 8007c1c:	e7d8      	b.n	8007bd0 <__multiply+0x50>
 8007c1e:	f8b1 a000 	ldrh.w	sl, [r1]
 8007c22:	f1ba 0f00 	cmp.w	sl, #0
 8007c26:	d024      	beq.n	8007c72 <__multiply+0xf2>
 8007c28:	f104 0e14 	add.w	lr, r4, #20
 8007c2c:	46a9      	mov	r9, r5
 8007c2e:	f04f 0c00 	mov.w	ip, #0
 8007c32:	f85e 7b04 	ldr.w	r7, [lr], #4
 8007c36:	f8d9 3000 	ldr.w	r3, [r9]
 8007c3a:	fa1f fb87 	uxth.w	fp, r7
 8007c3e:	b29b      	uxth	r3, r3
 8007c40:	fb0a 330b 	mla	r3, sl, fp, r3
 8007c44:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8007c48:	f8d9 7000 	ldr.w	r7, [r9]
 8007c4c:	4463      	add	r3, ip
 8007c4e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8007c52:	fb0a c70b 	mla	r7, sl, fp, ip
 8007c56:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8007c5a:	b29b      	uxth	r3, r3
 8007c5c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8007c60:	4572      	cmp	r2, lr
 8007c62:	f849 3b04 	str.w	r3, [r9], #4
 8007c66:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8007c6a:	d8e2      	bhi.n	8007c32 <__multiply+0xb2>
 8007c6c:	9b01      	ldr	r3, [sp, #4]
 8007c6e:	f845 c003 	str.w	ip, [r5, r3]
 8007c72:	9b03      	ldr	r3, [sp, #12]
 8007c74:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8007c78:	3104      	adds	r1, #4
 8007c7a:	f1b9 0f00 	cmp.w	r9, #0
 8007c7e:	d021      	beq.n	8007cc4 <__multiply+0x144>
 8007c80:	682b      	ldr	r3, [r5, #0]
 8007c82:	f104 0c14 	add.w	ip, r4, #20
 8007c86:	46ae      	mov	lr, r5
 8007c88:	f04f 0a00 	mov.w	sl, #0
 8007c8c:	f8bc b000 	ldrh.w	fp, [ip]
 8007c90:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8007c94:	fb09 770b 	mla	r7, r9, fp, r7
 8007c98:	4457      	add	r7, sl
 8007c9a:	b29b      	uxth	r3, r3
 8007c9c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8007ca0:	f84e 3b04 	str.w	r3, [lr], #4
 8007ca4:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007ca8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007cac:	f8be 3000 	ldrh.w	r3, [lr]
 8007cb0:	fb09 330a 	mla	r3, r9, sl, r3
 8007cb4:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8007cb8:	4562      	cmp	r2, ip
 8007cba:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007cbe:	d8e5      	bhi.n	8007c8c <__multiply+0x10c>
 8007cc0:	9f01      	ldr	r7, [sp, #4]
 8007cc2:	51eb      	str	r3, [r5, r7]
 8007cc4:	3504      	adds	r5, #4
 8007cc6:	e799      	b.n	8007bfc <__multiply+0x7c>
 8007cc8:	3e01      	subs	r6, #1
 8007cca:	e79b      	b.n	8007c04 <__multiply+0x84>
 8007ccc:	08008e09 	.word	0x08008e09
 8007cd0:	08008e7a 	.word	0x08008e7a

08007cd4 <__pow5mult>:
 8007cd4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007cd8:	4615      	mov	r5, r2
 8007cda:	f012 0203 	ands.w	r2, r2, #3
 8007cde:	4607      	mov	r7, r0
 8007ce0:	460e      	mov	r6, r1
 8007ce2:	d007      	beq.n	8007cf4 <__pow5mult+0x20>
 8007ce4:	4c25      	ldr	r4, [pc, #148]	@ (8007d7c <__pow5mult+0xa8>)
 8007ce6:	3a01      	subs	r2, #1
 8007ce8:	2300      	movs	r3, #0
 8007cea:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007cee:	f7ff fe55 	bl	800799c <__multadd>
 8007cf2:	4606      	mov	r6, r0
 8007cf4:	10ad      	asrs	r5, r5, #2
 8007cf6:	d03d      	beq.n	8007d74 <__pow5mult+0xa0>
 8007cf8:	69fc      	ldr	r4, [r7, #28]
 8007cfa:	b97c      	cbnz	r4, 8007d1c <__pow5mult+0x48>
 8007cfc:	2010      	movs	r0, #16
 8007cfe:	f7ff fd23 	bl	8007748 <malloc>
 8007d02:	4602      	mov	r2, r0
 8007d04:	61f8      	str	r0, [r7, #28]
 8007d06:	b928      	cbnz	r0, 8007d14 <__pow5mult+0x40>
 8007d08:	4b1d      	ldr	r3, [pc, #116]	@ (8007d80 <__pow5mult+0xac>)
 8007d0a:	481e      	ldr	r0, [pc, #120]	@ (8007d84 <__pow5mult+0xb0>)
 8007d0c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007d10:	f7fe fb2c 	bl	800636c <__assert_func>
 8007d14:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007d18:	6004      	str	r4, [r0, #0]
 8007d1a:	60c4      	str	r4, [r0, #12]
 8007d1c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8007d20:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007d24:	b94c      	cbnz	r4, 8007d3a <__pow5mult+0x66>
 8007d26:	f240 2171 	movw	r1, #625	@ 0x271
 8007d2a:	4638      	mov	r0, r7
 8007d2c:	f7ff ff12 	bl	8007b54 <__i2b>
 8007d30:	2300      	movs	r3, #0
 8007d32:	f8c8 0008 	str.w	r0, [r8, #8]
 8007d36:	4604      	mov	r4, r0
 8007d38:	6003      	str	r3, [r0, #0]
 8007d3a:	f04f 0900 	mov.w	r9, #0
 8007d3e:	07eb      	lsls	r3, r5, #31
 8007d40:	d50a      	bpl.n	8007d58 <__pow5mult+0x84>
 8007d42:	4631      	mov	r1, r6
 8007d44:	4622      	mov	r2, r4
 8007d46:	4638      	mov	r0, r7
 8007d48:	f7ff ff1a 	bl	8007b80 <__multiply>
 8007d4c:	4631      	mov	r1, r6
 8007d4e:	4680      	mov	r8, r0
 8007d50:	4638      	mov	r0, r7
 8007d52:	f7ff fe01 	bl	8007958 <_Bfree>
 8007d56:	4646      	mov	r6, r8
 8007d58:	106d      	asrs	r5, r5, #1
 8007d5a:	d00b      	beq.n	8007d74 <__pow5mult+0xa0>
 8007d5c:	6820      	ldr	r0, [r4, #0]
 8007d5e:	b938      	cbnz	r0, 8007d70 <__pow5mult+0x9c>
 8007d60:	4622      	mov	r2, r4
 8007d62:	4621      	mov	r1, r4
 8007d64:	4638      	mov	r0, r7
 8007d66:	f7ff ff0b 	bl	8007b80 <__multiply>
 8007d6a:	6020      	str	r0, [r4, #0]
 8007d6c:	f8c0 9000 	str.w	r9, [r0]
 8007d70:	4604      	mov	r4, r0
 8007d72:	e7e4      	b.n	8007d3e <__pow5mult+0x6a>
 8007d74:	4630      	mov	r0, r6
 8007d76:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007d7a:	bf00      	nop
 8007d7c:	08008ed4 	.word	0x08008ed4
 8007d80:	08008d9a 	.word	0x08008d9a
 8007d84:	08008e7a 	.word	0x08008e7a

08007d88 <__lshift>:
 8007d88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007d8c:	460c      	mov	r4, r1
 8007d8e:	6849      	ldr	r1, [r1, #4]
 8007d90:	6923      	ldr	r3, [r4, #16]
 8007d92:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007d96:	68a3      	ldr	r3, [r4, #8]
 8007d98:	4607      	mov	r7, r0
 8007d9a:	4691      	mov	r9, r2
 8007d9c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007da0:	f108 0601 	add.w	r6, r8, #1
 8007da4:	42b3      	cmp	r3, r6
 8007da6:	db0b      	blt.n	8007dc0 <__lshift+0x38>
 8007da8:	4638      	mov	r0, r7
 8007daa:	f7ff fd95 	bl	80078d8 <_Balloc>
 8007dae:	4605      	mov	r5, r0
 8007db0:	b948      	cbnz	r0, 8007dc6 <__lshift+0x3e>
 8007db2:	4602      	mov	r2, r0
 8007db4:	4b28      	ldr	r3, [pc, #160]	@ (8007e58 <__lshift+0xd0>)
 8007db6:	4829      	ldr	r0, [pc, #164]	@ (8007e5c <__lshift+0xd4>)
 8007db8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007dbc:	f7fe fad6 	bl	800636c <__assert_func>
 8007dc0:	3101      	adds	r1, #1
 8007dc2:	005b      	lsls	r3, r3, #1
 8007dc4:	e7ee      	b.n	8007da4 <__lshift+0x1c>
 8007dc6:	2300      	movs	r3, #0
 8007dc8:	f100 0114 	add.w	r1, r0, #20
 8007dcc:	f100 0210 	add.w	r2, r0, #16
 8007dd0:	4618      	mov	r0, r3
 8007dd2:	4553      	cmp	r3, sl
 8007dd4:	db33      	blt.n	8007e3e <__lshift+0xb6>
 8007dd6:	6920      	ldr	r0, [r4, #16]
 8007dd8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007ddc:	f104 0314 	add.w	r3, r4, #20
 8007de0:	f019 091f 	ands.w	r9, r9, #31
 8007de4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007de8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007dec:	d02b      	beq.n	8007e46 <__lshift+0xbe>
 8007dee:	f1c9 0e20 	rsb	lr, r9, #32
 8007df2:	468a      	mov	sl, r1
 8007df4:	2200      	movs	r2, #0
 8007df6:	6818      	ldr	r0, [r3, #0]
 8007df8:	fa00 f009 	lsl.w	r0, r0, r9
 8007dfc:	4310      	orrs	r0, r2
 8007dfe:	f84a 0b04 	str.w	r0, [sl], #4
 8007e02:	f853 2b04 	ldr.w	r2, [r3], #4
 8007e06:	459c      	cmp	ip, r3
 8007e08:	fa22 f20e 	lsr.w	r2, r2, lr
 8007e0c:	d8f3      	bhi.n	8007df6 <__lshift+0x6e>
 8007e0e:	ebac 0304 	sub.w	r3, ip, r4
 8007e12:	3b15      	subs	r3, #21
 8007e14:	f023 0303 	bic.w	r3, r3, #3
 8007e18:	3304      	adds	r3, #4
 8007e1a:	f104 0015 	add.w	r0, r4, #21
 8007e1e:	4584      	cmp	ip, r0
 8007e20:	bf38      	it	cc
 8007e22:	2304      	movcc	r3, #4
 8007e24:	50ca      	str	r2, [r1, r3]
 8007e26:	b10a      	cbz	r2, 8007e2c <__lshift+0xa4>
 8007e28:	f108 0602 	add.w	r6, r8, #2
 8007e2c:	3e01      	subs	r6, #1
 8007e2e:	4638      	mov	r0, r7
 8007e30:	612e      	str	r6, [r5, #16]
 8007e32:	4621      	mov	r1, r4
 8007e34:	f7ff fd90 	bl	8007958 <_Bfree>
 8007e38:	4628      	mov	r0, r5
 8007e3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007e3e:	f842 0f04 	str.w	r0, [r2, #4]!
 8007e42:	3301      	adds	r3, #1
 8007e44:	e7c5      	b.n	8007dd2 <__lshift+0x4a>
 8007e46:	3904      	subs	r1, #4
 8007e48:	f853 2b04 	ldr.w	r2, [r3], #4
 8007e4c:	f841 2f04 	str.w	r2, [r1, #4]!
 8007e50:	459c      	cmp	ip, r3
 8007e52:	d8f9      	bhi.n	8007e48 <__lshift+0xc0>
 8007e54:	e7ea      	b.n	8007e2c <__lshift+0xa4>
 8007e56:	bf00      	nop
 8007e58:	08008e09 	.word	0x08008e09
 8007e5c:	08008e7a 	.word	0x08008e7a

08007e60 <__mcmp>:
 8007e60:	690a      	ldr	r2, [r1, #16]
 8007e62:	4603      	mov	r3, r0
 8007e64:	6900      	ldr	r0, [r0, #16]
 8007e66:	1a80      	subs	r0, r0, r2
 8007e68:	b530      	push	{r4, r5, lr}
 8007e6a:	d10e      	bne.n	8007e8a <__mcmp+0x2a>
 8007e6c:	3314      	adds	r3, #20
 8007e6e:	3114      	adds	r1, #20
 8007e70:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007e74:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007e78:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007e7c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007e80:	4295      	cmp	r5, r2
 8007e82:	d003      	beq.n	8007e8c <__mcmp+0x2c>
 8007e84:	d205      	bcs.n	8007e92 <__mcmp+0x32>
 8007e86:	f04f 30ff 	mov.w	r0, #4294967295
 8007e8a:	bd30      	pop	{r4, r5, pc}
 8007e8c:	42a3      	cmp	r3, r4
 8007e8e:	d3f3      	bcc.n	8007e78 <__mcmp+0x18>
 8007e90:	e7fb      	b.n	8007e8a <__mcmp+0x2a>
 8007e92:	2001      	movs	r0, #1
 8007e94:	e7f9      	b.n	8007e8a <__mcmp+0x2a>
	...

08007e98 <__mdiff>:
 8007e98:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e9c:	4689      	mov	r9, r1
 8007e9e:	4606      	mov	r6, r0
 8007ea0:	4611      	mov	r1, r2
 8007ea2:	4648      	mov	r0, r9
 8007ea4:	4614      	mov	r4, r2
 8007ea6:	f7ff ffdb 	bl	8007e60 <__mcmp>
 8007eaa:	1e05      	subs	r5, r0, #0
 8007eac:	d112      	bne.n	8007ed4 <__mdiff+0x3c>
 8007eae:	4629      	mov	r1, r5
 8007eb0:	4630      	mov	r0, r6
 8007eb2:	f7ff fd11 	bl	80078d8 <_Balloc>
 8007eb6:	4602      	mov	r2, r0
 8007eb8:	b928      	cbnz	r0, 8007ec6 <__mdiff+0x2e>
 8007eba:	4b3f      	ldr	r3, [pc, #252]	@ (8007fb8 <__mdiff+0x120>)
 8007ebc:	f240 2137 	movw	r1, #567	@ 0x237
 8007ec0:	483e      	ldr	r0, [pc, #248]	@ (8007fbc <__mdiff+0x124>)
 8007ec2:	f7fe fa53 	bl	800636c <__assert_func>
 8007ec6:	2301      	movs	r3, #1
 8007ec8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007ecc:	4610      	mov	r0, r2
 8007ece:	b003      	add	sp, #12
 8007ed0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ed4:	bfbc      	itt	lt
 8007ed6:	464b      	movlt	r3, r9
 8007ed8:	46a1      	movlt	r9, r4
 8007eda:	4630      	mov	r0, r6
 8007edc:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007ee0:	bfba      	itte	lt
 8007ee2:	461c      	movlt	r4, r3
 8007ee4:	2501      	movlt	r5, #1
 8007ee6:	2500      	movge	r5, #0
 8007ee8:	f7ff fcf6 	bl	80078d8 <_Balloc>
 8007eec:	4602      	mov	r2, r0
 8007eee:	b918      	cbnz	r0, 8007ef8 <__mdiff+0x60>
 8007ef0:	4b31      	ldr	r3, [pc, #196]	@ (8007fb8 <__mdiff+0x120>)
 8007ef2:	f240 2145 	movw	r1, #581	@ 0x245
 8007ef6:	e7e3      	b.n	8007ec0 <__mdiff+0x28>
 8007ef8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007efc:	6926      	ldr	r6, [r4, #16]
 8007efe:	60c5      	str	r5, [r0, #12]
 8007f00:	f109 0310 	add.w	r3, r9, #16
 8007f04:	f109 0514 	add.w	r5, r9, #20
 8007f08:	f104 0e14 	add.w	lr, r4, #20
 8007f0c:	f100 0b14 	add.w	fp, r0, #20
 8007f10:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007f14:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8007f18:	9301      	str	r3, [sp, #4]
 8007f1a:	46d9      	mov	r9, fp
 8007f1c:	f04f 0c00 	mov.w	ip, #0
 8007f20:	9b01      	ldr	r3, [sp, #4]
 8007f22:	f85e 0b04 	ldr.w	r0, [lr], #4
 8007f26:	f853 af04 	ldr.w	sl, [r3, #4]!
 8007f2a:	9301      	str	r3, [sp, #4]
 8007f2c:	fa1f f38a 	uxth.w	r3, sl
 8007f30:	4619      	mov	r1, r3
 8007f32:	b283      	uxth	r3, r0
 8007f34:	1acb      	subs	r3, r1, r3
 8007f36:	0c00      	lsrs	r0, r0, #16
 8007f38:	4463      	add	r3, ip
 8007f3a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8007f3e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8007f42:	b29b      	uxth	r3, r3
 8007f44:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8007f48:	4576      	cmp	r6, lr
 8007f4a:	f849 3b04 	str.w	r3, [r9], #4
 8007f4e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007f52:	d8e5      	bhi.n	8007f20 <__mdiff+0x88>
 8007f54:	1b33      	subs	r3, r6, r4
 8007f56:	3b15      	subs	r3, #21
 8007f58:	f023 0303 	bic.w	r3, r3, #3
 8007f5c:	3415      	adds	r4, #21
 8007f5e:	3304      	adds	r3, #4
 8007f60:	42a6      	cmp	r6, r4
 8007f62:	bf38      	it	cc
 8007f64:	2304      	movcc	r3, #4
 8007f66:	441d      	add	r5, r3
 8007f68:	445b      	add	r3, fp
 8007f6a:	461e      	mov	r6, r3
 8007f6c:	462c      	mov	r4, r5
 8007f6e:	4544      	cmp	r4, r8
 8007f70:	d30e      	bcc.n	8007f90 <__mdiff+0xf8>
 8007f72:	f108 0103 	add.w	r1, r8, #3
 8007f76:	1b49      	subs	r1, r1, r5
 8007f78:	f021 0103 	bic.w	r1, r1, #3
 8007f7c:	3d03      	subs	r5, #3
 8007f7e:	45a8      	cmp	r8, r5
 8007f80:	bf38      	it	cc
 8007f82:	2100      	movcc	r1, #0
 8007f84:	440b      	add	r3, r1
 8007f86:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007f8a:	b191      	cbz	r1, 8007fb2 <__mdiff+0x11a>
 8007f8c:	6117      	str	r7, [r2, #16]
 8007f8e:	e79d      	b.n	8007ecc <__mdiff+0x34>
 8007f90:	f854 1b04 	ldr.w	r1, [r4], #4
 8007f94:	46e6      	mov	lr, ip
 8007f96:	0c08      	lsrs	r0, r1, #16
 8007f98:	fa1c fc81 	uxtah	ip, ip, r1
 8007f9c:	4471      	add	r1, lr
 8007f9e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8007fa2:	b289      	uxth	r1, r1
 8007fa4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007fa8:	f846 1b04 	str.w	r1, [r6], #4
 8007fac:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007fb0:	e7dd      	b.n	8007f6e <__mdiff+0xd6>
 8007fb2:	3f01      	subs	r7, #1
 8007fb4:	e7e7      	b.n	8007f86 <__mdiff+0xee>
 8007fb6:	bf00      	nop
 8007fb8:	08008e09 	.word	0x08008e09
 8007fbc:	08008e7a 	.word	0x08008e7a

08007fc0 <__ulp>:
 8007fc0:	b082      	sub	sp, #8
 8007fc2:	ed8d 0b00 	vstr	d0, [sp]
 8007fc6:	9a01      	ldr	r2, [sp, #4]
 8007fc8:	4b0f      	ldr	r3, [pc, #60]	@ (8008008 <__ulp+0x48>)
 8007fca:	4013      	ands	r3, r2
 8007fcc:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8007fd0:	2b00      	cmp	r3, #0
 8007fd2:	dc08      	bgt.n	8007fe6 <__ulp+0x26>
 8007fd4:	425b      	negs	r3, r3
 8007fd6:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8007fda:	ea4f 5223 	mov.w	r2, r3, asr #20
 8007fde:	da04      	bge.n	8007fea <__ulp+0x2a>
 8007fe0:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8007fe4:	4113      	asrs	r3, r2
 8007fe6:	2200      	movs	r2, #0
 8007fe8:	e008      	b.n	8007ffc <__ulp+0x3c>
 8007fea:	f1a2 0314 	sub.w	r3, r2, #20
 8007fee:	2b1e      	cmp	r3, #30
 8007ff0:	bfda      	itte	le
 8007ff2:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8007ff6:	40da      	lsrle	r2, r3
 8007ff8:	2201      	movgt	r2, #1
 8007ffa:	2300      	movs	r3, #0
 8007ffc:	4619      	mov	r1, r3
 8007ffe:	4610      	mov	r0, r2
 8008000:	ec41 0b10 	vmov	d0, r0, r1
 8008004:	b002      	add	sp, #8
 8008006:	4770      	bx	lr
 8008008:	7ff00000 	.word	0x7ff00000

0800800c <__b2d>:
 800800c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008010:	6906      	ldr	r6, [r0, #16]
 8008012:	f100 0814 	add.w	r8, r0, #20
 8008016:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800801a:	1f37      	subs	r7, r6, #4
 800801c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8008020:	4610      	mov	r0, r2
 8008022:	f7ff fd4b 	bl	8007abc <__hi0bits>
 8008026:	f1c0 0320 	rsb	r3, r0, #32
 800802a:	280a      	cmp	r0, #10
 800802c:	600b      	str	r3, [r1, #0]
 800802e:	491b      	ldr	r1, [pc, #108]	@ (800809c <__b2d+0x90>)
 8008030:	dc15      	bgt.n	800805e <__b2d+0x52>
 8008032:	f1c0 0c0b 	rsb	ip, r0, #11
 8008036:	fa22 f30c 	lsr.w	r3, r2, ip
 800803a:	45b8      	cmp	r8, r7
 800803c:	ea43 0501 	orr.w	r5, r3, r1
 8008040:	bf34      	ite	cc
 8008042:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8008046:	2300      	movcs	r3, #0
 8008048:	3015      	adds	r0, #21
 800804a:	fa02 f000 	lsl.w	r0, r2, r0
 800804e:	fa23 f30c 	lsr.w	r3, r3, ip
 8008052:	4303      	orrs	r3, r0
 8008054:	461c      	mov	r4, r3
 8008056:	ec45 4b10 	vmov	d0, r4, r5
 800805a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800805e:	45b8      	cmp	r8, r7
 8008060:	bf3a      	itte	cc
 8008062:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8008066:	f1a6 0708 	subcc.w	r7, r6, #8
 800806a:	2300      	movcs	r3, #0
 800806c:	380b      	subs	r0, #11
 800806e:	d012      	beq.n	8008096 <__b2d+0x8a>
 8008070:	f1c0 0120 	rsb	r1, r0, #32
 8008074:	fa23 f401 	lsr.w	r4, r3, r1
 8008078:	4082      	lsls	r2, r0
 800807a:	4322      	orrs	r2, r4
 800807c:	4547      	cmp	r7, r8
 800807e:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8008082:	bf8c      	ite	hi
 8008084:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8008088:	2200      	movls	r2, #0
 800808a:	4083      	lsls	r3, r0
 800808c:	40ca      	lsrs	r2, r1
 800808e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8008092:	4313      	orrs	r3, r2
 8008094:	e7de      	b.n	8008054 <__b2d+0x48>
 8008096:	ea42 0501 	orr.w	r5, r2, r1
 800809a:	e7db      	b.n	8008054 <__b2d+0x48>
 800809c:	3ff00000 	.word	0x3ff00000

080080a0 <__d2b>:
 80080a0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80080a4:	460f      	mov	r7, r1
 80080a6:	2101      	movs	r1, #1
 80080a8:	ec59 8b10 	vmov	r8, r9, d0
 80080ac:	4616      	mov	r6, r2
 80080ae:	f7ff fc13 	bl	80078d8 <_Balloc>
 80080b2:	4604      	mov	r4, r0
 80080b4:	b930      	cbnz	r0, 80080c4 <__d2b+0x24>
 80080b6:	4602      	mov	r2, r0
 80080b8:	4b23      	ldr	r3, [pc, #140]	@ (8008148 <__d2b+0xa8>)
 80080ba:	4824      	ldr	r0, [pc, #144]	@ (800814c <__d2b+0xac>)
 80080bc:	f240 310f 	movw	r1, #783	@ 0x30f
 80080c0:	f7fe f954 	bl	800636c <__assert_func>
 80080c4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80080c8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80080cc:	b10d      	cbz	r5, 80080d2 <__d2b+0x32>
 80080ce:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80080d2:	9301      	str	r3, [sp, #4]
 80080d4:	f1b8 0300 	subs.w	r3, r8, #0
 80080d8:	d023      	beq.n	8008122 <__d2b+0x82>
 80080da:	4668      	mov	r0, sp
 80080dc:	9300      	str	r3, [sp, #0]
 80080de:	f7ff fd0c 	bl	8007afa <__lo0bits>
 80080e2:	e9dd 1200 	ldrd	r1, r2, [sp]
 80080e6:	b1d0      	cbz	r0, 800811e <__d2b+0x7e>
 80080e8:	f1c0 0320 	rsb	r3, r0, #32
 80080ec:	fa02 f303 	lsl.w	r3, r2, r3
 80080f0:	430b      	orrs	r3, r1
 80080f2:	40c2      	lsrs	r2, r0
 80080f4:	6163      	str	r3, [r4, #20]
 80080f6:	9201      	str	r2, [sp, #4]
 80080f8:	9b01      	ldr	r3, [sp, #4]
 80080fa:	61a3      	str	r3, [r4, #24]
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	bf0c      	ite	eq
 8008100:	2201      	moveq	r2, #1
 8008102:	2202      	movne	r2, #2
 8008104:	6122      	str	r2, [r4, #16]
 8008106:	b1a5      	cbz	r5, 8008132 <__d2b+0x92>
 8008108:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800810c:	4405      	add	r5, r0
 800810e:	603d      	str	r5, [r7, #0]
 8008110:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8008114:	6030      	str	r0, [r6, #0]
 8008116:	4620      	mov	r0, r4
 8008118:	b003      	add	sp, #12
 800811a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800811e:	6161      	str	r1, [r4, #20]
 8008120:	e7ea      	b.n	80080f8 <__d2b+0x58>
 8008122:	a801      	add	r0, sp, #4
 8008124:	f7ff fce9 	bl	8007afa <__lo0bits>
 8008128:	9b01      	ldr	r3, [sp, #4]
 800812a:	6163      	str	r3, [r4, #20]
 800812c:	3020      	adds	r0, #32
 800812e:	2201      	movs	r2, #1
 8008130:	e7e8      	b.n	8008104 <__d2b+0x64>
 8008132:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008136:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800813a:	6038      	str	r0, [r7, #0]
 800813c:	6918      	ldr	r0, [r3, #16]
 800813e:	f7ff fcbd 	bl	8007abc <__hi0bits>
 8008142:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008146:	e7e5      	b.n	8008114 <__d2b+0x74>
 8008148:	08008e09 	.word	0x08008e09
 800814c:	08008e7a 	.word	0x08008e7a

08008150 <__ratio>:
 8008150:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008154:	b085      	sub	sp, #20
 8008156:	e9cd 1000 	strd	r1, r0, [sp]
 800815a:	a902      	add	r1, sp, #8
 800815c:	f7ff ff56 	bl	800800c <__b2d>
 8008160:	9800      	ldr	r0, [sp, #0]
 8008162:	a903      	add	r1, sp, #12
 8008164:	ec55 4b10 	vmov	r4, r5, d0
 8008168:	f7ff ff50 	bl	800800c <__b2d>
 800816c:	9b01      	ldr	r3, [sp, #4]
 800816e:	6919      	ldr	r1, [r3, #16]
 8008170:	9b00      	ldr	r3, [sp, #0]
 8008172:	691b      	ldr	r3, [r3, #16]
 8008174:	1ac9      	subs	r1, r1, r3
 8008176:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800817a:	1a9b      	subs	r3, r3, r2
 800817c:	ec5b ab10 	vmov	sl, fp, d0
 8008180:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8008184:	2b00      	cmp	r3, #0
 8008186:	bfce      	itee	gt
 8008188:	462a      	movgt	r2, r5
 800818a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800818e:	465a      	movle	r2, fp
 8008190:	462f      	mov	r7, r5
 8008192:	46d9      	mov	r9, fp
 8008194:	bfcc      	ite	gt
 8008196:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800819a:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800819e:	464b      	mov	r3, r9
 80081a0:	4652      	mov	r2, sl
 80081a2:	4620      	mov	r0, r4
 80081a4:	4639      	mov	r1, r7
 80081a6:	f7f8 fb51 	bl	800084c <__aeabi_ddiv>
 80081aa:	ec41 0b10 	vmov	d0, r0, r1
 80081ae:	b005      	add	sp, #20
 80081b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080081b4 <__copybits>:
 80081b4:	3901      	subs	r1, #1
 80081b6:	b570      	push	{r4, r5, r6, lr}
 80081b8:	1149      	asrs	r1, r1, #5
 80081ba:	6914      	ldr	r4, [r2, #16]
 80081bc:	3101      	adds	r1, #1
 80081be:	f102 0314 	add.w	r3, r2, #20
 80081c2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80081c6:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80081ca:	1f05      	subs	r5, r0, #4
 80081cc:	42a3      	cmp	r3, r4
 80081ce:	d30c      	bcc.n	80081ea <__copybits+0x36>
 80081d0:	1aa3      	subs	r3, r4, r2
 80081d2:	3b11      	subs	r3, #17
 80081d4:	f023 0303 	bic.w	r3, r3, #3
 80081d8:	3211      	adds	r2, #17
 80081da:	42a2      	cmp	r2, r4
 80081dc:	bf88      	it	hi
 80081de:	2300      	movhi	r3, #0
 80081e0:	4418      	add	r0, r3
 80081e2:	2300      	movs	r3, #0
 80081e4:	4288      	cmp	r0, r1
 80081e6:	d305      	bcc.n	80081f4 <__copybits+0x40>
 80081e8:	bd70      	pop	{r4, r5, r6, pc}
 80081ea:	f853 6b04 	ldr.w	r6, [r3], #4
 80081ee:	f845 6f04 	str.w	r6, [r5, #4]!
 80081f2:	e7eb      	b.n	80081cc <__copybits+0x18>
 80081f4:	f840 3b04 	str.w	r3, [r0], #4
 80081f8:	e7f4      	b.n	80081e4 <__copybits+0x30>

080081fa <__any_on>:
 80081fa:	f100 0214 	add.w	r2, r0, #20
 80081fe:	6900      	ldr	r0, [r0, #16]
 8008200:	114b      	asrs	r3, r1, #5
 8008202:	4298      	cmp	r0, r3
 8008204:	b510      	push	{r4, lr}
 8008206:	db11      	blt.n	800822c <__any_on+0x32>
 8008208:	dd0a      	ble.n	8008220 <__any_on+0x26>
 800820a:	f011 011f 	ands.w	r1, r1, #31
 800820e:	d007      	beq.n	8008220 <__any_on+0x26>
 8008210:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8008214:	fa24 f001 	lsr.w	r0, r4, r1
 8008218:	fa00 f101 	lsl.w	r1, r0, r1
 800821c:	428c      	cmp	r4, r1
 800821e:	d10b      	bne.n	8008238 <__any_on+0x3e>
 8008220:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008224:	4293      	cmp	r3, r2
 8008226:	d803      	bhi.n	8008230 <__any_on+0x36>
 8008228:	2000      	movs	r0, #0
 800822a:	bd10      	pop	{r4, pc}
 800822c:	4603      	mov	r3, r0
 800822e:	e7f7      	b.n	8008220 <__any_on+0x26>
 8008230:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008234:	2900      	cmp	r1, #0
 8008236:	d0f5      	beq.n	8008224 <__any_on+0x2a>
 8008238:	2001      	movs	r0, #1
 800823a:	e7f6      	b.n	800822a <__any_on+0x30>

0800823c <_strtol_l.constprop.0>:
 800823c:	2b24      	cmp	r3, #36	@ 0x24
 800823e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008242:	4686      	mov	lr, r0
 8008244:	4690      	mov	r8, r2
 8008246:	d801      	bhi.n	800824c <_strtol_l.constprop.0+0x10>
 8008248:	2b01      	cmp	r3, #1
 800824a:	d106      	bne.n	800825a <_strtol_l.constprop.0+0x1e>
 800824c:	f7fe f844 	bl	80062d8 <__errno>
 8008250:	2316      	movs	r3, #22
 8008252:	6003      	str	r3, [r0, #0]
 8008254:	2000      	movs	r0, #0
 8008256:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800825a:	4834      	ldr	r0, [pc, #208]	@ (800832c <_strtol_l.constprop.0+0xf0>)
 800825c:	460d      	mov	r5, r1
 800825e:	462a      	mov	r2, r5
 8008260:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008264:	5d06      	ldrb	r6, [r0, r4]
 8008266:	f016 0608 	ands.w	r6, r6, #8
 800826a:	d1f8      	bne.n	800825e <_strtol_l.constprop.0+0x22>
 800826c:	2c2d      	cmp	r4, #45	@ 0x2d
 800826e:	d12d      	bne.n	80082cc <_strtol_l.constprop.0+0x90>
 8008270:	782c      	ldrb	r4, [r5, #0]
 8008272:	2601      	movs	r6, #1
 8008274:	1c95      	adds	r5, r2, #2
 8008276:	f033 0210 	bics.w	r2, r3, #16
 800827a:	d109      	bne.n	8008290 <_strtol_l.constprop.0+0x54>
 800827c:	2c30      	cmp	r4, #48	@ 0x30
 800827e:	d12a      	bne.n	80082d6 <_strtol_l.constprop.0+0x9a>
 8008280:	782a      	ldrb	r2, [r5, #0]
 8008282:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8008286:	2a58      	cmp	r2, #88	@ 0x58
 8008288:	d125      	bne.n	80082d6 <_strtol_l.constprop.0+0x9a>
 800828a:	786c      	ldrb	r4, [r5, #1]
 800828c:	2310      	movs	r3, #16
 800828e:	3502      	adds	r5, #2
 8008290:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8008294:	f10c 3cff 	add.w	ip, ip, #4294967295
 8008298:	2200      	movs	r2, #0
 800829a:	fbbc f9f3 	udiv	r9, ip, r3
 800829e:	4610      	mov	r0, r2
 80082a0:	fb03 ca19 	mls	sl, r3, r9, ip
 80082a4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80082a8:	2f09      	cmp	r7, #9
 80082aa:	d81b      	bhi.n	80082e4 <_strtol_l.constprop.0+0xa8>
 80082ac:	463c      	mov	r4, r7
 80082ae:	42a3      	cmp	r3, r4
 80082b0:	dd27      	ble.n	8008302 <_strtol_l.constprop.0+0xc6>
 80082b2:	1c57      	adds	r7, r2, #1
 80082b4:	d007      	beq.n	80082c6 <_strtol_l.constprop.0+0x8a>
 80082b6:	4581      	cmp	r9, r0
 80082b8:	d320      	bcc.n	80082fc <_strtol_l.constprop.0+0xc0>
 80082ba:	d101      	bne.n	80082c0 <_strtol_l.constprop.0+0x84>
 80082bc:	45a2      	cmp	sl, r4
 80082be:	db1d      	blt.n	80082fc <_strtol_l.constprop.0+0xc0>
 80082c0:	fb00 4003 	mla	r0, r0, r3, r4
 80082c4:	2201      	movs	r2, #1
 80082c6:	f815 4b01 	ldrb.w	r4, [r5], #1
 80082ca:	e7eb      	b.n	80082a4 <_strtol_l.constprop.0+0x68>
 80082cc:	2c2b      	cmp	r4, #43	@ 0x2b
 80082ce:	bf04      	itt	eq
 80082d0:	782c      	ldrbeq	r4, [r5, #0]
 80082d2:	1c95      	addeq	r5, r2, #2
 80082d4:	e7cf      	b.n	8008276 <_strtol_l.constprop.0+0x3a>
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	d1da      	bne.n	8008290 <_strtol_l.constprop.0+0x54>
 80082da:	2c30      	cmp	r4, #48	@ 0x30
 80082dc:	bf0c      	ite	eq
 80082de:	2308      	moveq	r3, #8
 80082e0:	230a      	movne	r3, #10
 80082e2:	e7d5      	b.n	8008290 <_strtol_l.constprop.0+0x54>
 80082e4:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80082e8:	2f19      	cmp	r7, #25
 80082ea:	d801      	bhi.n	80082f0 <_strtol_l.constprop.0+0xb4>
 80082ec:	3c37      	subs	r4, #55	@ 0x37
 80082ee:	e7de      	b.n	80082ae <_strtol_l.constprop.0+0x72>
 80082f0:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80082f4:	2f19      	cmp	r7, #25
 80082f6:	d804      	bhi.n	8008302 <_strtol_l.constprop.0+0xc6>
 80082f8:	3c57      	subs	r4, #87	@ 0x57
 80082fa:	e7d8      	b.n	80082ae <_strtol_l.constprop.0+0x72>
 80082fc:	f04f 32ff 	mov.w	r2, #4294967295
 8008300:	e7e1      	b.n	80082c6 <_strtol_l.constprop.0+0x8a>
 8008302:	1c53      	adds	r3, r2, #1
 8008304:	d108      	bne.n	8008318 <_strtol_l.constprop.0+0xdc>
 8008306:	2322      	movs	r3, #34	@ 0x22
 8008308:	f8ce 3000 	str.w	r3, [lr]
 800830c:	4660      	mov	r0, ip
 800830e:	f1b8 0f00 	cmp.w	r8, #0
 8008312:	d0a0      	beq.n	8008256 <_strtol_l.constprop.0+0x1a>
 8008314:	1e69      	subs	r1, r5, #1
 8008316:	e006      	b.n	8008326 <_strtol_l.constprop.0+0xea>
 8008318:	b106      	cbz	r6, 800831c <_strtol_l.constprop.0+0xe0>
 800831a:	4240      	negs	r0, r0
 800831c:	f1b8 0f00 	cmp.w	r8, #0
 8008320:	d099      	beq.n	8008256 <_strtol_l.constprop.0+0x1a>
 8008322:	2a00      	cmp	r2, #0
 8008324:	d1f6      	bne.n	8008314 <_strtol_l.constprop.0+0xd8>
 8008326:	f8c8 1000 	str.w	r1, [r8]
 800832a:	e794      	b.n	8008256 <_strtol_l.constprop.0+0x1a>
 800832c:	08008fd1 	.word	0x08008fd1

08008330 <_strtol_r>:
 8008330:	f7ff bf84 	b.w	800823c <_strtol_l.constprop.0>

08008334 <__ascii_wctomb>:
 8008334:	4603      	mov	r3, r0
 8008336:	4608      	mov	r0, r1
 8008338:	b141      	cbz	r1, 800834c <__ascii_wctomb+0x18>
 800833a:	2aff      	cmp	r2, #255	@ 0xff
 800833c:	d904      	bls.n	8008348 <__ascii_wctomb+0x14>
 800833e:	228a      	movs	r2, #138	@ 0x8a
 8008340:	601a      	str	r2, [r3, #0]
 8008342:	f04f 30ff 	mov.w	r0, #4294967295
 8008346:	4770      	bx	lr
 8008348:	700a      	strb	r2, [r1, #0]
 800834a:	2001      	movs	r0, #1
 800834c:	4770      	bx	lr

0800834e <__ssputs_r>:
 800834e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008352:	688e      	ldr	r6, [r1, #8]
 8008354:	461f      	mov	r7, r3
 8008356:	42be      	cmp	r6, r7
 8008358:	680b      	ldr	r3, [r1, #0]
 800835a:	4682      	mov	sl, r0
 800835c:	460c      	mov	r4, r1
 800835e:	4690      	mov	r8, r2
 8008360:	d82d      	bhi.n	80083be <__ssputs_r+0x70>
 8008362:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008366:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800836a:	d026      	beq.n	80083ba <__ssputs_r+0x6c>
 800836c:	6965      	ldr	r5, [r4, #20]
 800836e:	6909      	ldr	r1, [r1, #16]
 8008370:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008374:	eba3 0901 	sub.w	r9, r3, r1
 8008378:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800837c:	1c7b      	adds	r3, r7, #1
 800837e:	444b      	add	r3, r9
 8008380:	106d      	asrs	r5, r5, #1
 8008382:	429d      	cmp	r5, r3
 8008384:	bf38      	it	cc
 8008386:	461d      	movcc	r5, r3
 8008388:	0553      	lsls	r3, r2, #21
 800838a:	d527      	bpl.n	80083dc <__ssputs_r+0x8e>
 800838c:	4629      	mov	r1, r5
 800838e:	f7ff fa05 	bl	800779c <_malloc_r>
 8008392:	4606      	mov	r6, r0
 8008394:	b360      	cbz	r0, 80083f0 <__ssputs_r+0xa2>
 8008396:	6921      	ldr	r1, [r4, #16]
 8008398:	464a      	mov	r2, r9
 800839a:	f7fd ffca 	bl	8006332 <memcpy>
 800839e:	89a3      	ldrh	r3, [r4, #12]
 80083a0:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80083a4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80083a8:	81a3      	strh	r3, [r4, #12]
 80083aa:	6126      	str	r6, [r4, #16]
 80083ac:	6165      	str	r5, [r4, #20]
 80083ae:	444e      	add	r6, r9
 80083b0:	eba5 0509 	sub.w	r5, r5, r9
 80083b4:	6026      	str	r6, [r4, #0]
 80083b6:	60a5      	str	r5, [r4, #8]
 80083b8:	463e      	mov	r6, r7
 80083ba:	42be      	cmp	r6, r7
 80083bc:	d900      	bls.n	80083c0 <__ssputs_r+0x72>
 80083be:	463e      	mov	r6, r7
 80083c0:	6820      	ldr	r0, [r4, #0]
 80083c2:	4632      	mov	r2, r6
 80083c4:	4641      	mov	r1, r8
 80083c6:	f000 fb7b 	bl	8008ac0 <memmove>
 80083ca:	68a3      	ldr	r3, [r4, #8]
 80083cc:	1b9b      	subs	r3, r3, r6
 80083ce:	60a3      	str	r3, [r4, #8]
 80083d0:	6823      	ldr	r3, [r4, #0]
 80083d2:	4433      	add	r3, r6
 80083d4:	6023      	str	r3, [r4, #0]
 80083d6:	2000      	movs	r0, #0
 80083d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80083dc:	462a      	mov	r2, r5
 80083de:	f000 fbd6 	bl	8008b8e <_realloc_r>
 80083e2:	4606      	mov	r6, r0
 80083e4:	2800      	cmp	r0, #0
 80083e6:	d1e0      	bne.n	80083aa <__ssputs_r+0x5c>
 80083e8:	6921      	ldr	r1, [r4, #16]
 80083ea:	4650      	mov	r0, sl
 80083ec:	f7fe fe28 	bl	8007040 <_free_r>
 80083f0:	230c      	movs	r3, #12
 80083f2:	f8ca 3000 	str.w	r3, [sl]
 80083f6:	89a3      	ldrh	r3, [r4, #12]
 80083f8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80083fc:	81a3      	strh	r3, [r4, #12]
 80083fe:	f04f 30ff 	mov.w	r0, #4294967295
 8008402:	e7e9      	b.n	80083d8 <__ssputs_r+0x8a>

08008404 <_svfiprintf_r>:
 8008404:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008408:	4698      	mov	r8, r3
 800840a:	898b      	ldrh	r3, [r1, #12]
 800840c:	061b      	lsls	r3, r3, #24
 800840e:	b09d      	sub	sp, #116	@ 0x74
 8008410:	4607      	mov	r7, r0
 8008412:	460d      	mov	r5, r1
 8008414:	4614      	mov	r4, r2
 8008416:	d510      	bpl.n	800843a <_svfiprintf_r+0x36>
 8008418:	690b      	ldr	r3, [r1, #16]
 800841a:	b973      	cbnz	r3, 800843a <_svfiprintf_r+0x36>
 800841c:	2140      	movs	r1, #64	@ 0x40
 800841e:	f7ff f9bd 	bl	800779c <_malloc_r>
 8008422:	6028      	str	r0, [r5, #0]
 8008424:	6128      	str	r0, [r5, #16]
 8008426:	b930      	cbnz	r0, 8008436 <_svfiprintf_r+0x32>
 8008428:	230c      	movs	r3, #12
 800842a:	603b      	str	r3, [r7, #0]
 800842c:	f04f 30ff 	mov.w	r0, #4294967295
 8008430:	b01d      	add	sp, #116	@ 0x74
 8008432:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008436:	2340      	movs	r3, #64	@ 0x40
 8008438:	616b      	str	r3, [r5, #20]
 800843a:	2300      	movs	r3, #0
 800843c:	9309      	str	r3, [sp, #36]	@ 0x24
 800843e:	2320      	movs	r3, #32
 8008440:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008444:	f8cd 800c 	str.w	r8, [sp, #12]
 8008448:	2330      	movs	r3, #48	@ 0x30
 800844a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80085e8 <_svfiprintf_r+0x1e4>
 800844e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008452:	f04f 0901 	mov.w	r9, #1
 8008456:	4623      	mov	r3, r4
 8008458:	469a      	mov	sl, r3
 800845a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800845e:	b10a      	cbz	r2, 8008464 <_svfiprintf_r+0x60>
 8008460:	2a25      	cmp	r2, #37	@ 0x25
 8008462:	d1f9      	bne.n	8008458 <_svfiprintf_r+0x54>
 8008464:	ebba 0b04 	subs.w	fp, sl, r4
 8008468:	d00b      	beq.n	8008482 <_svfiprintf_r+0x7e>
 800846a:	465b      	mov	r3, fp
 800846c:	4622      	mov	r2, r4
 800846e:	4629      	mov	r1, r5
 8008470:	4638      	mov	r0, r7
 8008472:	f7ff ff6c 	bl	800834e <__ssputs_r>
 8008476:	3001      	adds	r0, #1
 8008478:	f000 80a7 	beq.w	80085ca <_svfiprintf_r+0x1c6>
 800847c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800847e:	445a      	add	r2, fp
 8008480:	9209      	str	r2, [sp, #36]	@ 0x24
 8008482:	f89a 3000 	ldrb.w	r3, [sl]
 8008486:	2b00      	cmp	r3, #0
 8008488:	f000 809f 	beq.w	80085ca <_svfiprintf_r+0x1c6>
 800848c:	2300      	movs	r3, #0
 800848e:	f04f 32ff 	mov.w	r2, #4294967295
 8008492:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008496:	f10a 0a01 	add.w	sl, sl, #1
 800849a:	9304      	str	r3, [sp, #16]
 800849c:	9307      	str	r3, [sp, #28]
 800849e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80084a2:	931a      	str	r3, [sp, #104]	@ 0x68
 80084a4:	4654      	mov	r4, sl
 80084a6:	2205      	movs	r2, #5
 80084a8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80084ac:	484e      	ldr	r0, [pc, #312]	@ (80085e8 <_svfiprintf_r+0x1e4>)
 80084ae:	f7f7 fe8f 	bl	80001d0 <memchr>
 80084b2:	9a04      	ldr	r2, [sp, #16]
 80084b4:	b9d8      	cbnz	r0, 80084ee <_svfiprintf_r+0xea>
 80084b6:	06d0      	lsls	r0, r2, #27
 80084b8:	bf44      	itt	mi
 80084ba:	2320      	movmi	r3, #32
 80084bc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80084c0:	0711      	lsls	r1, r2, #28
 80084c2:	bf44      	itt	mi
 80084c4:	232b      	movmi	r3, #43	@ 0x2b
 80084c6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80084ca:	f89a 3000 	ldrb.w	r3, [sl]
 80084ce:	2b2a      	cmp	r3, #42	@ 0x2a
 80084d0:	d015      	beq.n	80084fe <_svfiprintf_r+0xfa>
 80084d2:	9a07      	ldr	r2, [sp, #28]
 80084d4:	4654      	mov	r4, sl
 80084d6:	2000      	movs	r0, #0
 80084d8:	f04f 0c0a 	mov.w	ip, #10
 80084dc:	4621      	mov	r1, r4
 80084de:	f811 3b01 	ldrb.w	r3, [r1], #1
 80084e2:	3b30      	subs	r3, #48	@ 0x30
 80084e4:	2b09      	cmp	r3, #9
 80084e6:	d94b      	bls.n	8008580 <_svfiprintf_r+0x17c>
 80084e8:	b1b0      	cbz	r0, 8008518 <_svfiprintf_r+0x114>
 80084ea:	9207      	str	r2, [sp, #28]
 80084ec:	e014      	b.n	8008518 <_svfiprintf_r+0x114>
 80084ee:	eba0 0308 	sub.w	r3, r0, r8
 80084f2:	fa09 f303 	lsl.w	r3, r9, r3
 80084f6:	4313      	orrs	r3, r2
 80084f8:	9304      	str	r3, [sp, #16]
 80084fa:	46a2      	mov	sl, r4
 80084fc:	e7d2      	b.n	80084a4 <_svfiprintf_r+0xa0>
 80084fe:	9b03      	ldr	r3, [sp, #12]
 8008500:	1d19      	adds	r1, r3, #4
 8008502:	681b      	ldr	r3, [r3, #0]
 8008504:	9103      	str	r1, [sp, #12]
 8008506:	2b00      	cmp	r3, #0
 8008508:	bfbb      	ittet	lt
 800850a:	425b      	neglt	r3, r3
 800850c:	f042 0202 	orrlt.w	r2, r2, #2
 8008510:	9307      	strge	r3, [sp, #28]
 8008512:	9307      	strlt	r3, [sp, #28]
 8008514:	bfb8      	it	lt
 8008516:	9204      	strlt	r2, [sp, #16]
 8008518:	7823      	ldrb	r3, [r4, #0]
 800851a:	2b2e      	cmp	r3, #46	@ 0x2e
 800851c:	d10a      	bne.n	8008534 <_svfiprintf_r+0x130>
 800851e:	7863      	ldrb	r3, [r4, #1]
 8008520:	2b2a      	cmp	r3, #42	@ 0x2a
 8008522:	d132      	bne.n	800858a <_svfiprintf_r+0x186>
 8008524:	9b03      	ldr	r3, [sp, #12]
 8008526:	1d1a      	adds	r2, r3, #4
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	9203      	str	r2, [sp, #12]
 800852c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008530:	3402      	adds	r4, #2
 8008532:	9305      	str	r3, [sp, #20]
 8008534:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80085f8 <_svfiprintf_r+0x1f4>
 8008538:	7821      	ldrb	r1, [r4, #0]
 800853a:	2203      	movs	r2, #3
 800853c:	4650      	mov	r0, sl
 800853e:	f7f7 fe47 	bl	80001d0 <memchr>
 8008542:	b138      	cbz	r0, 8008554 <_svfiprintf_r+0x150>
 8008544:	9b04      	ldr	r3, [sp, #16]
 8008546:	eba0 000a 	sub.w	r0, r0, sl
 800854a:	2240      	movs	r2, #64	@ 0x40
 800854c:	4082      	lsls	r2, r0
 800854e:	4313      	orrs	r3, r2
 8008550:	3401      	adds	r4, #1
 8008552:	9304      	str	r3, [sp, #16]
 8008554:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008558:	4824      	ldr	r0, [pc, #144]	@ (80085ec <_svfiprintf_r+0x1e8>)
 800855a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800855e:	2206      	movs	r2, #6
 8008560:	f7f7 fe36 	bl	80001d0 <memchr>
 8008564:	2800      	cmp	r0, #0
 8008566:	d036      	beq.n	80085d6 <_svfiprintf_r+0x1d2>
 8008568:	4b21      	ldr	r3, [pc, #132]	@ (80085f0 <_svfiprintf_r+0x1ec>)
 800856a:	bb1b      	cbnz	r3, 80085b4 <_svfiprintf_r+0x1b0>
 800856c:	9b03      	ldr	r3, [sp, #12]
 800856e:	3307      	adds	r3, #7
 8008570:	f023 0307 	bic.w	r3, r3, #7
 8008574:	3308      	adds	r3, #8
 8008576:	9303      	str	r3, [sp, #12]
 8008578:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800857a:	4433      	add	r3, r6
 800857c:	9309      	str	r3, [sp, #36]	@ 0x24
 800857e:	e76a      	b.n	8008456 <_svfiprintf_r+0x52>
 8008580:	fb0c 3202 	mla	r2, ip, r2, r3
 8008584:	460c      	mov	r4, r1
 8008586:	2001      	movs	r0, #1
 8008588:	e7a8      	b.n	80084dc <_svfiprintf_r+0xd8>
 800858a:	2300      	movs	r3, #0
 800858c:	3401      	adds	r4, #1
 800858e:	9305      	str	r3, [sp, #20]
 8008590:	4619      	mov	r1, r3
 8008592:	f04f 0c0a 	mov.w	ip, #10
 8008596:	4620      	mov	r0, r4
 8008598:	f810 2b01 	ldrb.w	r2, [r0], #1
 800859c:	3a30      	subs	r2, #48	@ 0x30
 800859e:	2a09      	cmp	r2, #9
 80085a0:	d903      	bls.n	80085aa <_svfiprintf_r+0x1a6>
 80085a2:	2b00      	cmp	r3, #0
 80085a4:	d0c6      	beq.n	8008534 <_svfiprintf_r+0x130>
 80085a6:	9105      	str	r1, [sp, #20]
 80085a8:	e7c4      	b.n	8008534 <_svfiprintf_r+0x130>
 80085aa:	fb0c 2101 	mla	r1, ip, r1, r2
 80085ae:	4604      	mov	r4, r0
 80085b0:	2301      	movs	r3, #1
 80085b2:	e7f0      	b.n	8008596 <_svfiprintf_r+0x192>
 80085b4:	ab03      	add	r3, sp, #12
 80085b6:	9300      	str	r3, [sp, #0]
 80085b8:	462a      	mov	r2, r5
 80085ba:	4b0e      	ldr	r3, [pc, #56]	@ (80085f4 <_svfiprintf_r+0x1f0>)
 80085bc:	a904      	add	r1, sp, #16
 80085be:	4638      	mov	r0, r7
 80085c0:	f7fc fea0 	bl	8005304 <_printf_float>
 80085c4:	1c42      	adds	r2, r0, #1
 80085c6:	4606      	mov	r6, r0
 80085c8:	d1d6      	bne.n	8008578 <_svfiprintf_r+0x174>
 80085ca:	89ab      	ldrh	r3, [r5, #12]
 80085cc:	065b      	lsls	r3, r3, #25
 80085ce:	f53f af2d 	bmi.w	800842c <_svfiprintf_r+0x28>
 80085d2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80085d4:	e72c      	b.n	8008430 <_svfiprintf_r+0x2c>
 80085d6:	ab03      	add	r3, sp, #12
 80085d8:	9300      	str	r3, [sp, #0]
 80085da:	462a      	mov	r2, r5
 80085dc:	4b05      	ldr	r3, [pc, #20]	@ (80085f4 <_svfiprintf_r+0x1f0>)
 80085de:	a904      	add	r1, sp, #16
 80085e0:	4638      	mov	r0, r7
 80085e2:	f7fd f927 	bl	8005834 <_printf_i>
 80085e6:	e7ed      	b.n	80085c4 <_svfiprintf_r+0x1c0>
 80085e8:	080090d1 	.word	0x080090d1
 80085ec:	080090db 	.word	0x080090db
 80085f0:	08005305 	.word	0x08005305
 80085f4:	0800834f 	.word	0x0800834f
 80085f8:	080090d7 	.word	0x080090d7

080085fc <__sfputc_r>:
 80085fc:	6893      	ldr	r3, [r2, #8]
 80085fe:	3b01      	subs	r3, #1
 8008600:	2b00      	cmp	r3, #0
 8008602:	b410      	push	{r4}
 8008604:	6093      	str	r3, [r2, #8]
 8008606:	da08      	bge.n	800861a <__sfputc_r+0x1e>
 8008608:	6994      	ldr	r4, [r2, #24]
 800860a:	42a3      	cmp	r3, r4
 800860c:	db01      	blt.n	8008612 <__sfputc_r+0x16>
 800860e:	290a      	cmp	r1, #10
 8008610:	d103      	bne.n	800861a <__sfputc_r+0x1e>
 8008612:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008616:	f7fd bd66 	b.w	80060e6 <__swbuf_r>
 800861a:	6813      	ldr	r3, [r2, #0]
 800861c:	1c58      	adds	r0, r3, #1
 800861e:	6010      	str	r0, [r2, #0]
 8008620:	7019      	strb	r1, [r3, #0]
 8008622:	4608      	mov	r0, r1
 8008624:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008628:	4770      	bx	lr

0800862a <__sfputs_r>:
 800862a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800862c:	4606      	mov	r6, r0
 800862e:	460f      	mov	r7, r1
 8008630:	4614      	mov	r4, r2
 8008632:	18d5      	adds	r5, r2, r3
 8008634:	42ac      	cmp	r4, r5
 8008636:	d101      	bne.n	800863c <__sfputs_r+0x12>
 8008638:	2000      	movs	r0, #0
 800863a:	e007      	b.n	800864c <__sfputs_r+0x22>
 800863c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008640:	463a      	mov	r2, r7
 8008642:	4630      	mov	r0, r6
 8008644:	f7ff ffda 	bl	80085fc <__sfputc_r>
 8008648:	1c43      	adds	r3, r0, #1
 800864a:	d1f3      	bne.n	8008634 <__sfputs_r+0xa>
 800864c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008650 <_vfiprintf_r>:
 8008650:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008654:	460d      	mov	r5, r1
 8008656:	b09d      	sub	sp, #116	@ 0x74
 8008658:	4614      	mov	r4, r2
 800865a:	4698      	mov	r8, r3
 800865c:	4606      	mov	r6, r0
 800865e:	b118      	cbz	r0, 8008668 <_vfiprintf_r+0x18>
 8008660:	6a03      	ldr	r3, [r0, #32]
 8008662:	b90b      	cbnz	r3, 8008668 <_vfiprintf_r+0x18>
 8008664:	f7fd fca6 	bl	8005fb4 <__sinit>
 8008668:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800866a:	07d9      	lsls	r1, r3, #31
 800866c:	d405      	bmi.n	800867a <_vfiprintf_r+0x2a>
 800866e:	89ab      	ldrh	r3, [r5, #12]
 8008670:	059a      	lsls	r2, r3, #22
 8008672:	d402      	bmi.n	800867a <_vfiprintf_r+0x2a>
 8008674:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008676:	f7fd fe5a 	bl	800632e <__retarget_lock_acquire_recursive>
 800867a:	89ab      	ldrh	r3, [r5, #12]
 800867c:	071b      	lsls	r3, r3, #28
 800867e:	d501      	bpl.n	8008684 <_vfiprintf_r+0x34>
 8008680:	692b      	ldr	r3, [r5, #16]
 8008682:	b99b      	cbnz	r3, 80086ac <_vfiprintf_r+0x5c>
 8008684:	4629      	mov	r1, r5
 8008686:	4630      	mov	r0, r6
 8008688:	f7fd fd6c 	bl	8006164 <__swsetup_r>
 800868c:	b170      	cbz	r0, 80086ac <_vfiprintf_r+0x5c>
 800868e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008690:	07dc      	lsls	r4, r3, #31
 8008692:	d504      	bpl.n	800869e <_vfiprintf_r+0x4e>
 8008694:	f04f 30ff 	mov.w	r0, #4294967295
 8008698:	b01d      	add	sp, #116	@ 0x74
 800869a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800869e:	89ab      	ldrh	r3, [r5, #12]
 80086a0:	0598      	lsls	r0, r3, #22
 80086a2:	d4f7      	bmi.n	8008694 <_vfiprintf_r+0x44>
 80086a4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80086a6:	f7fd fe43 	bl	8006330 <__retarget_lock_release_recursive>
 80086aa:	e7f3      	b.n	8008694 <_vfiprintf_r+0x44>
 80086ac:	2300      	movs	r3, #0
 80086ae:	9309      	str	r3, [sp, #36]	@ 0x24
 80086b0:	2320      	movs	r3, #32
 80086b2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80086b6:	f8cd 800c 	str.w	r8, [sp, #12]
 80086ba:	2330      	movs	r3, #48	@ 0x30
 80086bc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800886c <_vfiprintf_r+0x21c>
 80086c0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80086c4:	f04f 0901 	mov.w	r9, #1
 80086c8:	4623      	mov	r3, r4
 80086ca:	469a      	mov	sl, r3
 80086cc:	f813 2b01 	ldrb.w	r2, [r3], #1
 80086d0:	b10a      	cbz	r2, 80086d6 <_vfiprintf_r+0x86>
 80086d2:	2a25      	cmp	r2, #37	@ 0x25
 80086d4:	d1f9      	bne.n	80086ca <_vfiprintf_r+0x7a>
 80086d6:	ebba 0b04 	subs.w	fp, sl, r4
 80086da:	d00b      	beq.n	80086f4 <_vfiprintf_r+0xa4>
 80086dc:	465b      	mov	r3, fp
 80086de:	4622      	mov	r2, r4
 80086e0:	4629      	mov	r1, r5
 80086e2:	4630      	mov	r0, r6
 80086e4:	f7ff ffa1 	bl	800862a <__sfputs_r>
 80086e8:	3001      	adds	r0, #1
 80086ea:	f000 80a7 	beq.w	800883c <_vfiprintf_r+0x1ec>
 80086ee:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80086f0:	445a      	add	r2, fp
 80086f2:	9209      	str	r2, [sp, #36]	@ 0x24
 80086f4:	f89a 3000 	ldrb.w	r3, [sl]
 80086f8:	2b00      	cmp	r3, #0
 80086fa:	f000 809f 	beq.w	800883c <_vfiprintf_r+0x1ec>
 80086fe:	2300      	movs	r3, #0
 8008700:	f04f 32ff 	mov.w	r2, #4294967295
 8008704:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008708:	f10a 0a01 	add.w	sl, sl, #1
 800870c:	9304      	str	r3, [sp, #16]
 800870e:	9307      	str	r3, [sp, #28]
 8008710:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008714:	931a      	str	r3, [sp, #104]	@ 0x68
 8008716:	4654      	mov	r4, sl
 8008718:	2205      	movs	r2, #5
 800871a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800871e:	4853      	ldr	r0, [pc, #332]	@ (800886c <_vfiprintf_r+0x21c>)
 8008720:	f7f7 fd56 	bl	80001d0 <memchr>
 8008724:	9a04      	ldr	r2, [sp, #16]
 8008726:	b9d8      	cbnz	r0, 8008760 <_vfiprintf_r+0x110>
 8008728:	06d1      	lsls	r1, r2, #27
 800872a:	bf44      	itt	mi
 800872c:	2320      	movmi	r3, #32
 800872e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008732:	0713      	lsls	r3, r2, #28
 8008734:	bf44      	itt	mi
 8008736:	232b      	movmi	r3, #43	@ 0x2b
 8008738:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800873c:	f89a 3000 	ldrb.w	r3, [sl]
 8008740:	2b2a      	cmp	r3, #42	@ 0x2a
 8008742:	d015      	beq.n	8008770 <_vfiprintf_r+0x120>
 8008744:	9a07      	ldr	r2, [sp, #28]
 8008746:	4654      	mov	r4, sl
 8008748:	2000      	movs	r0, #0
 800874a:	f04f 0c0a 	mov.w	ip, #10
 800874e:	4621      	mov	r1, r4
 8008750:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008754:	3b30      	subs	r3, #48	@ 0x30
 8008756:	2b09      	cmp	r3, #9
 8008758:	d94b      	bls.n	80087f2 <_vfiprintf_r+0x1a2>
 800875a:	b1b0      	cbz	r0, 800878a <_vfiprintf_r+0x13a>
 800875c:	9207      	str	r2, [sp, #28]
 800875e:	e014      	b.n	800878a <_vfiprintf_r+0x13a>
 8008760:	eba0 0308 	sub.w	r3, r0, r8
 8008764:	fa09 f303 	lsl.w	r3, r9, r3
 8008768:	4313      	orrs	r3, r2
 800876a:	9304      	str	r3, [sp, #16]
 800876c:	46a2      	mov	sl, r4
 800876e:	e7d2      	b.n	8008716 <_vfiprintf_r+0xc6>
 8008770:	9b03      	ldr	r3, [sp, #12]
 8008772:	1d19      	adds	r1, r3, #4
 8008774:	681b      	ldr	r3, [r3, #0]
 8008776:	9103      	str	r1, [sp, #12]
 8008778:	2b00      	cmp	r3, #0
 800877a:	bfbb      	ittet	lt
 800877c:	425b      	neglt	r3, r3
 800877e:	f042 0202 	orrlt.w	r2, r2, #2
 8008782:	9307      	strge	r3, [sp, #28]
 8008784:	9307      	strlt	r3, [sp, #28]
 8008786:	bfb8      	it	lt
 8008788:	9204      	strlt	r2, [sp, #16]
 800878a:	7823      	ldrb	r3, [r4, #0]
 800878c:	2b2e      	cmp	r3, #46	@ 0x2e
 800878e:	d10a      	bne.n	80087a6 <_vfiprintf_r+0x156>
 8008790:	7863      	ldrb	r3, [r4, #1]
 8008792:	2b2a      	cmp	r3, #42	@ 0x2a
 8008794:	d132      	bne.n	80087fc <_vfiprintf_r+0x1ac>
 8008796:	9b03      	ldr	r3, [sp, #12]
 8008798:	1d1a      	adds	r2, r3, #4
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	9203      	str	r2, [sp, #12]
 800879e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80087a2:	3402      	adds	r4, #2
 80087a4:	9305      	str	r3, [sp, #20]
 80087a6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800887c <_vfiprintf_r+0x22c>
 80087aa:	7821      	ldrb	r1, [r4, #0]
 80087ac:	2203      	movs	r2, #3
 80087ae:	4650      	mov	r0, sl
 80087b0:	f7f7 fd0e 	bl	80001d0 <memchr>
 80087b4:	b138      	cbz	r0, 80087c6 <_vfiprintf_r+0x176>
 80087b6:	9b04      	ldr	r3, [sp, #16]
 80087b8:	eba0 000a 	sub.w	r0, r0, sl
 80087bc:	2240      	movs	r2, #64	@ 0x40
 80087be:	4082      	lsls	r2, r0
 80087c0:	4313      	orrs	r3, r2
 80087c2:	3401      	adds	r4, #1
 80087c4:	9304      	str	r3, [sp, #16]
 80087c6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80087ca:	4829      	ldr	r0, [pc, #164]	@ (8008870 <_vfiprintf_r+0x220>)
 80087cc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80087d0:	2206      	movs	r2, #6
 80087d2:	f7f7 fcfd 	bl	80001d0 <memchr>
 80087d6:	2800      	cmp	r0, #0
 80087d8:	d03f      	beq.n	800885a <_vfiprintf_r+0x20a>
 80087da:	4b26      	ldr	r3, [pc, #152]	@ (8008874 <_vfiprintf_r+0x224>)
 80087dc:	bb1b      	cbnz	r3, 8008826 <_vfiprintf_r+0x1d6>
 80087de:	9b03      	ldr	r3, [sp, #12]
 80087e0:	3307      	adds	r3, #7
 80087e2:	f023 0307 	bic.w	r3, r3, #7
 80087e6:	3308      	adds	r3, #8
 80087e8:	9303      	str	r3, [sp, #12]
 80087ea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80087ec:	443b      	add	r3, r7
 80087ee:	9309      	str	r3, [sp, #36]	@ 0x24
 80087f0:	e76a      	b.n	80086c8 <_vfiprintf_r+0x78>
 80087f2:	fb0c 3202 	mla	r2, ip, r2, r3
 80087f6:	460c      	mov	r4, r1
 80087f8:	2001      	movs	r0, #1
 80087fa:	e7a8      	b.n	800874e <_vfiprintf_r+0xfe>
 80087fc:	2300      	movs	r3, #0
 80087fe:	3401      	adds	r4, #1
 8008800:	9305      	str	r3, [sp, #20]
 8008802:	4619      	mov	r1, r3
 8008804:	f04f 0c0a 	mov.w	ip, #10
 8008808:	4620      	mov	r0, r4
 800880a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800880e:	3a30      	subs	r2, #48	@ 0x30
 8008810:	2a09      	cmp	r2, #9
 8008812:	d903      	bls.n	800881c <_vfiprintf_r+0x1cc>
 8008814:	2b00      	cmp	r3, #0
 8008816:	d0c6      	beq.n	80087a6 <_vfiprintf_r+0x156>
 8008818:	9105      	str	r1, [sp, #20]
 800881a:	e7c4      	b.n	80087a6 <_vfiprintf_r+0x156>
 800881c:	fb0c 2101 	mla	r1, ip, r1, r2
 8008820:	4604      	mov	r4, r0
 8008822:	2301      	movs	r3, #1
 8008824:	e7f0      	b.n	8008808 <_vfiprintf_r+0x1b8>
 8008826:	ab03      	add	r3, sp, #12
 8008828:	9300      	str	r3, [sp, #0]
 800882a:	462a      	mov	r2, r5
 800882c:	4b12      	ldr	r3, [pc, #72]	@ (8008878 <_vfiprintf_r+0x228>)
 800882e:	a904      	add	r1, sp, #16
 8008830:	4630      	mov	r0, r6
 8008832:	f7fc fd67 	bl	8005304 <_printf_float>
 8008836:	4607      	mov	r7, r0
 8008838:	1c78      	adds	r0, r7, #1
 800883a:	d1d6      	bne.n	80087ea <_vfiprintf_r+0x19a>
 800883c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800883e:	07d9      	lsls	r1, r3, #31
 8008840:	d405      	bmi.n	800884e <_vfiprintf_r+0x1fe>
 8008842:	89ab      	ldrh	r3, [r5, #12]
 8008844:	059a      	lsls	r2, r3, #22
 8008846:	d402      	bmi.n	800884e <_vfiprintf_r+0x1fe>
 8008848:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800884a:	f7fd fd71 	bl	8006330 <__retarget_lock_release_recursive>
 800884e:	89ab      	ldrh	r3, [r5, #12]
 8008850:	065b      	lsls	r3, r3, #25
 8008852:	f53f af1f 	bmi.w	8008694 <_vfiprintf_r+0x44>
 8008856:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008858:	e71e      	b.n	8008698 <_vfiprintf_r+0x48>
 800885a:	ab03      	add	r3, sp, #12
 800885c:	9300      	str	r3, [sp, #0]
 800885e:	462a      	mov	r2, r5
 8008860:	4b05      	ldr	r3, [pc, #20]	@ (8008878 <_vfiprintf_r+0x228>)
 8008862:	a904      	add	r1, sp, #16
 8008864:	4630      	mov	r0, r6
 8008866:	f7fc ffe5 	bl	8005834 <_printf_i>
 800886a:	e7e4      	b.n	8008836 <_vfiprintf_r+0x1e6>
 800886c:	080090d1 	.word	0x080090d1
 8008870:	080090db 	.word	0x080090db
 8008874:	08005305 	.word	0x08005305
 8008878:	0800862b 	.word	0x0800862b
 800887c:	080090d7 	.word	0x080090d7

08008880 <__sflush_r>:
 8008880:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008884:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008888:	0716      	lsls	r6, r2, #28
 800888a:	4605      	mov	r5, r0
 800888c:	460c      	mov	r4, r1
 800888e:	d454      	bmi.n	800893a <__sflush_r+0xba>
 8008890:	684b      	ldr	r3, [r1, #4]
 8008892:	2b00      	cmp	r3, #0
 8008894:	dc02      	bgt.n	800889c <__sflush_r+0x1c>
 8008896:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008898:	2b00      	cmp	r3, #0
 800889a:	dd48      	ble.n	800892e <__sflush_r+0xae>
 800889c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800889e:	2e00      	cmp	r6, #0
 80088a0:	d045      	beq.n	800892e <__sflush_r+0xae>
 80088a2:	2300      	movs	r3, #0
 80088a4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80088a8:	682f      	ldr	r7, [r5, #0]
 80088aa:	6a21      	ldr	r1, [r4, #32]
 80088ac:	602b      	str	r3, [r5, #0]
 80088ae:	d030      	beq.n	8008912 <__sflush_r+0x92>
 80088b0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80088b2:	89a3      	ldrh	r3, [r4, #12]
 80088b4:	0759      	lsls	r1, r3, #29
 80088b6:	d505      	bpl.n	80088c4 <__sflush_r+0x44>
 80088b8:	6863      	ldr	r3, [r4, #4]
 80088ba:	1ad2      	subs	r2, r2, r3
 80088bc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80088be:	b10b      	cbz	r3, 80088c4 <__sflush_r+0x44>
 80088c0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80088c2:	1ad2      	subs	r2, r2, r3
 80088c4:	2300      	movs	r3, #0
 80088c6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80088c8:	6a21      	ldr	r1, [r4, #32]
 80088ca:	4628      	mov	r0, r5
 80088cc:	47b0      	blx	r6
 80088ce:	1c43      	adds	r3, r0, #1
 80088d0:	89a3      	ldrh	r3, [r4, #12]
 80088d2:	d106      	bne.n	80088e2 <__sflush_r+0x62>
 80088d4:	6829      	ldr	r1, [r5, #0]
 80088d6:	291d      	cmp	r1, #29
 80088d8:	d82b      	bhi.n	8008932 <__sflush_r+0xb2>
 80088da:	4a2a      	ldr	r2, [pc, #168]	@ (8008984 <__sflush_r+0x104>)
 80088dc:	410a      	asrs	r2, r1
 80088de:	07d6      	lsls	r6, r2, #31
 80088e0:	d427      	bmi.n	8008932 <__sflush_r+0xb2>
 80088e2:	2200      	movs	r2, #0
 80088e4:	6062      	str	r2, [r4, #4]
 80088e6:	04d9      	lsls	r1, r3, #19
 80088e8:	6922      	ldr	r2, [r4, #16]
 80088ea:	6022      	str	r2, [r4, #0]
 80088ec:	d504      	bpl.n	80088f8 <__sflush_r+0x78>
 80088ee:	1c42      	adds	r2, r0, #1
 80088f0:	d101      	bne.n	80088f6 <__sflush_r+0x76>
 80088f2:	682b      	ldr	r3, [r5, #0]
 80088f4:	b903      	cbnz	r3, 80088f8 <__sflush_r+0x78>
 80088f6:	6560      	str	r0, [r4, #84]	@ 0x54
 80088f8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80088fa:	602f      	str	r7, [r5, #0]
 80088fc:	b1b9      	cbz	r1, 800892e <__sflush_r+0xae>
 80088fe:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008902:	4299      	cmp	r1, r3
 8008904:	d002      	beq.n	800890c <__sflush_r+0x8c>
 8008906:	4628      	mov	r0, r5
 8008908:	f7fe fb9a 	bl	8007040 <_free_r>
 800890c:	2300      	movs	r3, #0
 800890e:	6363      	str	r3, [r4, #52]	@ 0x34
 8008910:	e00d      	b.n	800892e <__sflush_r+0xae>
 8008912:	2301      	movs	r3, #1
 8008914:	4628      	mov	r0, r5
 8008916:	47b0      	blx	r6
 8008918:	4602      	mov	r2, r0
 800891a:	1c50      	adds	r0, r2, #1
 800891c:	d1c9      	bne.n	80088b2 <__sflush_r+0x32>
 800891e:	682b      	ldr	r3, [r5, #0]
 8008920:	2b00      	cmp	r3, #0
 8008922:	d0c6      	beq.n	80088b2 <__sflush_r+0x32>
 8008924:	2b1d      	cmp	r3, #29
 8008926:	d001      	beq.n	800892c <__sflush_r+0xac>
 8008928:	2b16      	cmp	r3, #22
 800892a:	d11e      	bne.n	800896a <__sflush_r+0xea>
 800892c:	602f      	str	r7, [r5, #0]
 800892e:	2000      	movs	r0, #0
 8008930:	e022      	b.n	8008978 <__sflush_r+0xf8>
 8008932:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008936:	b21b      	sxth	r3, r3
 8008938:	e01b      	b.n	8008972 <__sflush_r+0xf2>
 800893a:	690f      	ldr	r7, [r1, #16]
 800893c:	2f00      	cmp	r7, #0
 800893e:	d0f6      	beq.n	800892e <__sflush_r+0xae>
 8008940:	0793      	lsls	r3, r2, #30
 8008942:	680e      	ldr	r6, [r1, #0]
 8008944:	bf08      	it	eq
 8008946:	694b      	ldreq	r3, [r1, #20]
 8008948:	600f      	str	r7, [r1, #0]
 800894a:	bf18      	it	ne
 800894c:	2300      	movne	r3, #0
 800894e:	eba6 0807 	sub.w	r8, r6, r7
 8008952:	608b      	str	r3, [r1, #8]
 8008954:	f1b8 0f00 	cmp.w	r8, #0
 8008958:	dde9      	ble.n	800892e <__sflush_r+0xae>
 800895a:	6a21      	ldr	r1, [r4, #32]
 800895c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800895e:	4643      	mov	r3, r8
 8008960:	463a      	mov	r2, r7
 8008962:	4628      	mov	r0, r5
 8008964:	47b0      	blx	r6
 8008966:	2800      	cmp	r0, #0
 8008968:	dc08      	bgt.n	800897c <__sflush_r+0xfc>
 800896a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800896e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008972:	81a3      	strh	r3, [r4, #12]
 8008974:	f04f 30ff 	mov.w	r0, #4294967295
 8008978:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800897c:	4407      	add	r7, r0
 800897e:	eba8 0800 	sub.w	r8, r8, r0
 8008982:	e7e7      	b.n	8008954 <__sflush_r+0xd4>
 8008984:	dfbffffe 	.word	0xdfbffffe

08008988 <_fflush_r>:
 8008988:	b538      	push	{r3, r4, r5, lr}
 800898a:	690b      	ldr	r3, [r1, #16]
 800898c:	4605      	mov	r5, r0
 800898e:	460c      	mov	r4, r1
 8008990:	b913      	cbnz	r3, 8008998 <_fflush_r+0x10>
 8008992:	2500      	movs	r5, #0
 8008994:	4628      	mov	r0, r5
 8008996:	bd38      	pop	{r3, r4, r5, pc}
 8008998:	b118      	cbz	r0, 80089a2 <_fflush_r+0x1a>
 800899a:	6a03      	ldr	r3, [r0, #32]
 800899c:	b90b      	cbnz	r3, 80089a2 <_fflush_r+0x1a>
 800899e:	f7fd fb09 	bl	8005fb4 <__sinit>
 80089a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80089a6:	2b00      	cmp	r3, #0
 80089a8:	d0f3      	beq.n	8008992 <_fflush_r+0xa>
 80089aa:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80089ac:	07d0      	lsls	r0, r2, #31
 80089ae:	d404      	bmi.n	80089ba <_fflush_r+0x32>
 80089b0:	0599      	lsls	r1, r3, #22
 80089b2:	d402      	bmi.n	80089ba <_fflush_r+0x32>
 80089b4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80089b6:	f7fd fcba 	bl	800632e <__retarget_lock_acquire_recursive>
 80089ba:	4628      	mov	r0, r5
 80089bc:	4621      	mov	r1, r4
 80089be:	f7ff ff5f 	bl	8008880 <__sflush_r>
 80089c2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80089c4:	07da      	lsls	r2, r3, #31
 80089c6:	4605      	mov	r5, r0
 80089c8:	d4e4      	bmi.n	8008994 <_fflush_r+0xc>
 80089ca:	89a3      	ldrh	r3, [r4, #12]
 80089cc:	059b      	lsls	r3, r3, #22
 80089ce:	d4e1      	bmi.n	8008994 <_fflush_r+0xc>
 80089d0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80089d2:	f7fd fcad 	bl	8006330 <__retarget_lock_release_recursive>
 80089d6:	e7dd      	b.n	8008994 <_fflush_r+0xc>

080089d8 <fiprintf>:
 80089d8:	b40e      	push	{r1, r2, r3}
 80089da:	b503      	push	{r0, r1, lr}
 80089dc:	4601      	mov	r1, r0
 80089de:	ab03      	add	r3, sp, #12
 80089e0:	4805      	ldr	r0, [pc, #20]	@ (80089f8 <fiprintf+0x20>)
 80089e2:	f853 2b04 	ldr.w	r2, [r3], #4
 80089e6:	6800      	ldr	r0, [r0, #0]
 80089e8:	9301      	str	r3, [sp, #4]
 80089ea:	f7ff fe31 	bl	8008650 <_vfiprintf_r>
 80089ee:	b002      	add	sp, #8
 80089f0:	f85d eb04 	ldr.w	lr, [sp], #4
 80089f4:	b003      	add	sp, #12
 80089f6:	4770      	bx	lr
 80089f8:	20000184 	.word	0x20000184

080089fc <__swhatbuf_r>:
 80089fc:	b570      	push	{r4, r5, r6, lr}
 80089fe:	460c      	mov	r4, r1
 8008a00:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008a04:	2900      	cmp	r1, #0
 8008a06:	b096      	sub	sp, #88	@ 0x58
 8008a08:	4615      	mov	r5, r2
 8008a0a:	461e      	mov	r6, r3
 8008a0c:	da0d      	bge.n	8008a2a <__swhatbuf_r+0x2e>
 8008a0e:	89a3      	ldrh	r3, [r4, #12]
 8008a10:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008a14:	f04f 0100 	mov.w	r1, #0
 8008a18:	bf14      	ite	ne
 8008a1a:	2340      	movne	r3, #64	@ 0x40
 8008a1c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008a20:	2000      	movs	r0, #0
 8008a22:	6031      	str	r1, [r6, #0]
 8008a24:	602b      	str	r3, [r5, #0]
 8008a26:	b016      	add	sp, #88	@ 0x58
 8008a28:	bd70      	pop	{r4, r5, r6, pc}
 8008a2a:	466a      	mov	r2, sp
 8008a2c:	f000 f862 	bl	8008af4 <_fstat_r>
 8008a30:	2800      	cmp	r0, #0
 8008a32:	dbec      	blt.n	8008a0e <__swhatbuf_r+0x12>
 8008a34:	9901      	ldr	r1, [sp, #4]
 8008a36:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008a3a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008a3e:	4259      	negs	r1, r3
 8008a40:	4159      	adcs	r1, r3
 8008a42:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008a46:	e7eb      	b.n	8008a20 <__swhatbuf_r+0x24>

08008a48 <__smakebuf_r>:
 8008a48:	898b      	ldrh	r3, [r1, #12]
 8008a4a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008a4c:	079d      	lsls	r5, r3, #30
 8008a4e:	4606      	mov	r6, r0
 8008a50:	460c      	mov	r4, r1
 8008a52:	d507      	bpl.n	8008a64 <__smakebuf_r+0x1c>
 8008a54:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008a58:	6023      	str	r3, [r4, #0]
 8008a5a:	6123      	str	r3, [r4, #16]
 8008a5c:	2301      	movs	r3, #1
 8008a5e:	6163      	str	r3, [r4, #20]
 8008a60:	b003      	add	sp, #12
 8008a62:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008a64:	ab01      	add	r3, sp, #4
 8008a66:	466a      	mov	r2, sp
 8008a68:	f7ff ffc8 	bl	80089fc <__swhatbuf_r>
 8008a6c:	9f00      	ldr	r7, [sp, #0]
 8008a6e:	4605      	mov	r5, r0
 8008a70:	4639      	mov	r1, r7
 8008a72:	4630      	mov	r0, r6
 8008a74:	f7fe fe92 	bl	800779c <_malloc_r>
 8008a78:	b948      	cbnz	r0, 8008a8e <__smakebuf_r+0x46>
 8008a7a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008a7e:	059a      	lsls	r2, r3, #22
 8008a80:	d4ee      	bmi.n	8008a60 <__smakebuf_r+0x18>
 8008a82:	f023 0303 	bic.w	r3, r3, #3
 8008a86:	f043 0302 	orr.w	r3, r3, #2
 8008a8a:	81a3      	strh	r3, [r4, #12]
 8008a8c:	e7e2      	b.n	8008a54 <__smakebuf_r+0xc>
 8008a8e:	89a3      	ldrh	r3, [r4, #12]
 8008a90:	6020      	str	r0, [r4, #0]
 8008a92:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008a96:	81a3      	strh	r3, [r4, #12]
 8008a98:	9b01      	ldr	r3, [sp, #4]
 8008a9a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008a9e:	b15b      	cbz	r3, 8008ab8 <__smakebuf_r+0x70>
 8008aa0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008aa4:	4630      	mov	r0, r6
 8008aa6:	f000 f837 	bl	8008b18 <_isatty_r>
 8008aaa:	b128      	cbz	r0, 8008ab8 <__smakebuf_r+0x70>
 8008aac:	89a3      	ldrh	r3, [r4, #12]
 8008aae:	f023 0303 	bic.w	r3, r3, #3
 8008ab2:	f043 0301 	orr.w	r3, r3, #1
 8008ab6:	81a3      	strh	r3, [r4, #12]
 8008ab8:	89a3      	ldrh	r3, [r4, #12]
 8008aba:	431d      	orrs	r5, r3
 8008abc:	81a5      	strh	r5, [r4, #12]
 8008abe:	e7cf      	b.n	8008a60 <__smakebuf_r+0x18>

08008ac0 <memmove>:
 8008ac0:	4288      	cmp	r0, r1
 8008ac2:	b510      	push	{r4, lr}
 8008ac4:	eb01 0402 	add.w	r4, r1, r2
 8008ac8:	d902      	bls.n	8008ad0 <memmove+0x10>
 8008aca:	4284      	cmp	r4, r0
 8008acc:	4623      	mov	r3, r4
 8008ace:	d807      	bhi.n	8008ae0 <memmove+0x20>
 8008ad0:	1e43      	subs	r3, r0, #1
 8008ad2:	42a1      	cmp	r1, r4
 8008ad4:	d008      	beq.n	8008ae8 <memmove+0x28>
 8008ad6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008ada:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008ade:	e7f8      	b.n	8008ad2 <memmove+0x12>
 8008ae0:	4402      	add	r2, r0
 8008ae2:	4601      	mov	r1, r0
 8008ae4:	428a      	cmp	r2, r1
 8008ae6:	d100      	bne.n	8008aea <memmove+0x2a>
 8008ae8:	bd10      	pop	{r4, pc}
 8008aea:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008aee:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008af2:	e7f7      	b.n	8008ae4 <memmove+0x24>

08008af4 <_fstat_r>:
 8008af4:	b538      	push	{r3, r4, r5, lr}
 8008af6:	4d07      	ldr	r5, [pc, #28]	@ (8008b14 <_fstat_r+0x20>)
 8008af8:	2300      	movs	r3, #0
 8008afa:	4604      	mov	r4, r0
 8008afc:	4608      	mov	r0, r1
 8008afe:	4611      	mov	r1, r2
 8008b00:	602b      	str	r3, [r5, #0]
 8008b02:	f7f9 fac0 	bl	8002086 <_fstat>
 8008b06:	1c43      	adds	r3, r0, #1
 8008b08:	d102      	bne.n	8008b10 <_fstat_r+0x1c>
 8008b0a:	682b      	ldr	r3, [r5, #0]
 8008b0c:	b103      	cbz	r3, 8008b10 <_fstat_r+0x1c>
 8008b0e:	6023      	str	r3, [r4, #0]
 8008b10:	bd38      	pop	{r3, r4, r5, pc}
 8008b12:	bf00      	nop
 8008b14:	200005c4 	.word	0x200005c4

08008b18 <_isatty_r>:
 8008b18:	b538      	push	{r3, r4, r5, lr}
 8008b1a:	4d06      	ldr	r5, [pc, #24]	@ (8008b34 <_isatty_r+0x1c>)
 8008b1c:	2300      	movs	r3, #0
 8008b1e:	4604      	mov	r4, r0
 8008b20:	4608      	mov	r0, r1
 8008b22:	602b      	str	r3, [r5, #0]
 8008b24:	f7f9 fabf 	bl	80020a6 <_isatty>
 8008b28:	1c43      	adds	r3, r0, #1
 8008b2a:	d102      	bne.n	8008b32 <_isatty_r+0x1a>
 8008b2c:	682b      	ldr	r3, [r5, #0]
 8008b2e:	b103      	cbz	r3, 8008b32 <_isatty_r+0x1a>
 8008b30:	6023      	str	r3, [r4, #0]
 8008b32:	bd38      	pop	{r3, r4, r5, pc}
 8008b34:	200005c4 	.word	0x200005c4

08008b38 <_sbrk_r>:
 8008b38:	b538      	push	{r3, r4, r5, lr}
 8008b3a:	4d06      	ldr	r5, [pc, #24]	@ (8008b54 <_sbrk_r+0x1c>)
 8008b3c:	2300      	movs	r3, #0
 8008b3e:	4604      	mov	r4, r0
 8008b40:	4608      	mov	r0, r1
 8008b42:	602b      	str	r3, [r5, #0]
 8008b44:	f7f9 fac8 	bl	80020d8 <_sbrk>
 8008b48:	1c43      	adds	r3, r0, #1
 8008b4a:	d102      	bne.n	8008b52 <_sbrk_r+0x1a>
 8008b4c:	682b      	ldr	r3, [r5, #0]
 8008b4e:	b103      	cbz	r3, 8008b52 <_sbrk_r+0x1a>
 8008b50:	6023      	str	r3, [r4, #0]
 8008b52:	bd38      	pop	{r3, r4, r5, pc}
 8008b54:	200005c4 	.word	0x200005c4

08008b58 <abort>:
 8008b58:	b508      	push	{r3, lr}
 8008b5a:	2006      	movs	r0, #6
 8008b5c:	f000 f86e 	bl	8008c3c <raise>
 8008b60:	2001      	movs	r0, #1
 8008b62:	f7f9 fa5c 	bl	800201e <_exit>

08008b66 <_calloc_r>:
 8008b66:	b570      	push	{r4, r5, r6, lr}
 8008b68:	fba1 5402 	umull	r5, r4, r1, r2
 8008b6c:	b93c      	cbnz	r4, 8008b7e <_calloc_r+0x18>
 8008b6e:	4629      	mov	r1, r5
 8008b70:	f7fe fe14 	bl	800779c <_malloc_r>
 8008b74:	4606      	mov	r6, r0
 8008b76:	b928      	cbnz	r0, 8008b84 <_calloc_r+0x1e>
 8008b78:	2600      	movs	r6, #0
 8008b7a:	4630      	mov	r0, r6
 8008b7c:	bd70      	pop	{r4, r5, r6, pc}
 8008b7e:	220c      	movs	r2, #12
 8008b80:	6002      	str	r2, [r0, #0]
 8008b82:	e7f9      	b.n	8008b78 <_calloc_r+0x12>
 8008b84:	462a      	mov	r2, r5
 8008b86:	4621      	mov	r1, r4
 8008b88:	f7fd fb42 	bl	8006210 <memset>
 8008b8c:	e7f5      	b.n	8008b7a <_calloc_r+0x14>

08008b8e <_realloc_r>:
 8008b8e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008b92:	4680      	mov	r8, r0
 8008b94:	4615      	mov	r5, r2
 8008b96:	460c      	mov	r4, r1
 8008b98:	b921      	cbnz	r1, 8008ba4 <_realloc_r+0x16>
 8008b9a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008b9e:	4611      	mov	r1, r2
 8008ba0:	f7fe bdfc 	b.w	800779c <_malloc_r>
 8008ba4:	b92a      	cbnz	r2, 8008bb2 <_realloc_r+0x24>
 8008ba6:	f7fe fa4b 	bl	8007040 <_free_r>
 8008baa:	2400      	movs	r4, #0
 8008bac:	4620      	mov	r0, r4
 8008bae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008bb2:	f000 f85f 	bl	8008c74 <_malloc_usable_size_r>
 8008bb6:	4285      	cmp	r5, r0
 8008bb8:	4606      	mov	r6, r0
 8008bba:	d802      	bhi.n	8008bc2 <_realloc_r+0x34>
 8008bbc:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8008bc0:	d8f4      	bhi.n	8008bac <_realloc_r+0x1e>
 8008bc2:	4629      	mov	r1, r5
 8008bc4:	4640      	mov	r0, r8
 8008bc6:	f7fe fde9 	bl	800779c <_malloc_r>
 8008bca:	4607      	mov	r7, r0
 8008bcc:	2800      	cmp	r0, #0
 8008bce:	d0ec      	beq.n	8008baa <_realloc_r+0x1c>
 8008bd0:	42b5      	cmp	r5, r6
 8008bd2:	462a      	mov	r2, r5
 8008bd4:	4621      	mov	r1, r4
 8008bd6:	bf28      	it	cs
 8008bd8:	4632      	movcs	r2, r6
 8008bda:	f7fd fbaa 	bl	8006332 <memcpy>
 8008bde:	4621      	mov	r1, r4
 8008be0:	4640      	mov	r0, r8
 8008be2:	f7fe fa2d 	bl	8007040 <_free_r>
 8008be6:	463c      	mov	r4, r7
 8008be8:	e7e0      	b.n	8008bac <_realloc_r+0x1e>

08008bea <_raise_r>:
 8008bea:	291f      	cmp	r1, #31
 8008bec:	b538      	push	{r3, r4, r5, lr}
 8008bee:	4605      	mov	r5, r0
 8008bf0:	460c      	mov	r4, r1
 8008bf2:	d904      	bls.n	8008bfe <_raise_r+0x14>
 8008bf4:	2316      	movs	r3, #22
 8008bf6:	6003      	str	r3, [r0, #0]
 8008bf8:	f04f 30ff 	mov.w	r0, #4294967295
 8008bfc:	bd38      	pop	{r3, r4, r5, pc}
 8008bfe:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8008c00:	b112      	cbz	r2, 8008c08 <_raise_r+0x1e>
 8008c02:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008c06:	b94b      	cbnz	r3, 8008c1c <_raise_r+0x32>
 8008c08:	4628      	mov	r0, r5
 8008c0a:	f000 f831 	bl	8008c70 <_getpid_r>
 8008c0e:	4622      	mov	r2, r4
 8008c10:	4601      	mov	r1, r0
 8008c12:	4628      	mov	r0, r5
 8008c14:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008c18:	f000 b818 	b.w	8008c4c <_kill_r>
 8008c1c:	2b01      	cmp	r3, #1
 8008c1e:	d00a      	beq.n	8008c36 <_raise_r+0x4c>
 8008c20:	1c59      	adds	r1, r3, #1
 8008c22:	d103      	bne.n	8008c2c <_raise_r+0x42>
 8008c24:	2316      	movs	r3, #22
 8008c26:	6003      	str	r3, [r0, #0]
 8008c28:	2001      	movs	r0, #1
 8008c2a:	e7e7      	b.n	8008bfc <_raise_r+0x12>
 8008c2c:	2100      	movs	r1, #0
 8008c2e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8008c32:	4620      	mov	r0, r4
 8008c34:	4798      	blx	r3
 8008c36:	2000      	movs	r0, #0
 8008c38:	e7e0      	b.n	8008bfc <_raise_r+0x12>
	...

08008c3c <raise>:
 8008c3c:	4b02      	ldr	r3, [pc, #8]	@ (8008c48 <raise+0xc>)
 8008c3e:	4601      	mov	r1, r0
 8008c40:	6818      	ldr	r0, [r3, #0]
 8008c42:	f7ff bfd2 	b.w	8008bea <_raise_r>
 8008c46:	bf00      	nop
 8008c48:	20000184 	.word	0x20000184

08008c4c <_kill_r>:
 8008c4c:	b538      	push	{r3, r4, r5, lr}
 8008c4e:	4d07      	ldr	r5, [pc, #28]	@ (8008c6c <_kill_r+0x20>)
 8008c50:	2300      	movs	r3, #0
 8008c52:	4604      	mov	r4, r0
 8008c54:	4608      	mov	r0, r1
 8008c56:	4611      	mov	r1, r2
 8008c58:	602b      	str	r3, [r5, #0]
 8008c5a:	f7f9 f9d0 	bl	8001ffe <_kill>
 8008c5e:	1c43      	adds	r3, r0, #1
 8008c60:	d102      	bne.n	8008c68 <_kill_r+0x1c>
 8008c62:	682b      	ldr	r3, [r5, #0]
 8008c64:	b103      	cbz	r3, 8008c68 <_kill_r+0x1c>
 8008c66:	6023      	str	r3, [r4, #0]
 8008c68:	bd38      	pop	{r3, r4, r5, pc}
 8008c6a:	bf00      	nop
 8008c6c:	200005c4 	.word	0x200005c4

08008c70 <_getpid_r>:
 8008c70:	f7f9 b9bd 	b.w	8001fee <_getpid>

08008c74 <_malloc_usable_size_r>:
 8008c74:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008c78:	1f18      	subs	r0, r3, #4
 8008c7a:	2b00      	cmp	r3, #0
 8008c7c:	bfbc      	itt	lt
 8008c7e:	580b      	ldrlt	r3, [r1, r0]
 8008c80:	18c0      	addlt	r0, r0, r3
 8008c82:	4770      	bx	lr

08008c84 <_init>:
 8008c84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c86:	bf00      	nop
 8008c88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008c8a:	bc08      	pop	{r3}
 8008c8c:	469e      	mov	lr, r3
 8008c8e:	4770      	bx	lr

08008c90 <_fini>:
 8008c90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c92:	bf00      	nop
 8008c94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008c96:	bc08      	pop	{r3}
 8008c98:	469e      	mov	lr, r3
 8008c9a:	4770      	bx	lr
