begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/*  * Copyright 2009 Advanced Micro Devices, Inc.  *  * Permission is hereby granted, free of charge, to any person obtaining a  * copy of this software and associated documentation files (the "Software"),  * to deal in the Software without restriction, including without limitation  * the rights to use, copy, modify, merge, publish, distribute, sublicense,  * and/or sell copies of the Software, and to permit persons to whom the  * Software is furnished to do so, subject to the following conditions:  *  * The above copyright notice and this permission notice (including the next  * paragraph) shall be included in all copies or substantial portions of the  * Software.  *  * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL  * THE COPYRIGHT HOLDER(S) AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM, DAMAGES OR  * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,  * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER  * DEALINGS IN THE SOFTWARE.  *  * Authors:  *     Alex Deucher<alexander.deucher@amd.com>  */
end_comment

begin_include
include|#
directive|include
file|<sys/cdefs.h>
end_include

begin_expr_stmt
name|__FBSDID
argument_list|(
literal|"$FreeBSD$"
argument_list|)
expr_stmt|;
end_expr_stmt

begin_include
include|#
directive|include
file|<dev/drm2/drmP.h>
end_include

begin_include
include|#
directive|include
file|<dev/drm2/radeon/radeon_drm.h>
end_include

begin_include
include|#
directive|include
file|"radeon_drv.h"
end_include

begin_include
include|#
directive|include
file|"r600_blit_shaders.h"
end_include

begin_define
define|#
directive|define
name|DI_PT_RECTLIST
value|0x11
end_define

begin_define
define|#
directive|define
name|DI_INDEX_SIZE_16_BIT
value|0x0
end_define

begin_define
define|#
directive|define
name|DI_SRC_SEL_AUTO_INDEX
value|0x2
end_define

begin_define
define|#
directive|define
name|FMT_8
value|0x1
end_define

begin_define
define|#
directive|define
name|FMT_5_6_5
value|0x8
end_define

begin_define
define|#
directive|define
name|FMT_8_8_8_8
value|0x1a
end_define

begin_define
define|#
directive|define
name|COLOR_8
value|0x1
end_define

begin_define
define|#
directive|define
name|COLOR_5_6_5
value|0x8
end_define

begin_define
define|#
directive|define
name|COLOR_8_8_8_8
value|0x1a
end_define

begin_function
specifier|static
name|void
name|set_render_target
parameter_list|(
name|drm_radeon_private_t
modifier|*
name|dev_priv
parameter_list|,
name|int
name|format
parameter_list|,
name|int
name|w
parameter_list|,
name|int
name|h
parameter_list|,
name|u64
name|gpu_addr
parameter_list|)
block|{
name|u32
name|cb_color_info
decl_stmt|;
name|int
name|pitch
decl_stmt|,
name|slice
decl_stmt|;
name|RING_LOCALS
expr_stmt|;
name|DRM_DEBUG
argument_list|(
literal|"\n"
argument_list|)
expr_stmt|;
name|h
operator|=
name|roundup2
argument_list|(
name|h
argument_list|,
literal|8
argument_list|)
expr_stmt|;
if|if
condition|(
name|h
operator|<
literal|8
condition|)
name|h
operator|=
literal|8
expr_stmt|;
name|cb_color_info
operator|=
operator|(
operator|(
name|format
operator|<<
literal|2
operator|)
operator||
operator|(
literal|1
operator|<<
literal|27
operator|)
operator|)
expr_stmt|;
name|pitch
operator|=
operator|(
name|w
operator|/
literal|8
operator|)
operator|-
literal|1
expr_stmt|;
name|slice
operator|=
operator|(
operator|(
name|w
operator|*
name|h
operator|)
operator|/
literal|64
operator|)
operator|-
literal|1
expr_stmt|;
if|if
condition|(
operator|(
operator|(
name|dev_priv
operator|->
name|flags
operator|&
name|RADEON_FAMILY_MASK
operator|)
operator|>
name|CHIP_R600
operator|)
operator|&&
operator|(
operator|(
name|dev_priv
operator|->
name|flags
operator|&
name|RADEON_FAMILY_MASK
operator|)
operator|<
name|CHIP_RV770
operator|)
condition|)
block|{
name|BEGIN_RING
argument_list|(
literal|21
operator|+
literal|2
argument_list|)
expr_stmt|;
name|OUT_RING
argument_list|(
name|CP_PACKET3
argument_list|(
name|R600_IT_SET_CONTEXT_REG
argument_list|,
literal|1
argument_list|)
argument_list|)
expr_stmt|;
name|OUT_RING
argument_list|(
operator|(
name|R600_CB_COLOR0_BASE
operator|-
name|R600_SET_CONTEXT_REG_OFFSET
operator|)
operator|>>
literal|2
argument_list|)
expr_stmt|;
name|OUT_RING
argument_list|(
name|gpu_addr
operator|>>
literal|8
argument_list|)
expr_stmt|;
name|OUT_RING
argument_list|(
name|CP_PACKET3
argument_list|(
name|R600_IT_SURFACE_BASE_UPDATE
argument_list|,
literal|0
argument_list|)
argument_list|)
expr_stmt|;
name|OUT_RING
argument_list|(
literal|2
operator|<<
literal|0
argument_list|)
expr_stmt|;
block|}
else|else
block|{
name|BEGIN_RING
argument_list|(
literal|21
argument_list|)
expr_stmt|;
name|OUT_RING
argument_list|(
name|CP_PACKET3
argument_list|(
name|R600_IT_SET_CONTEXT_REG
argument_list|,
literal|1
argument_list|)
argument_list|)
expr_stmt|;
name|OUT_RING
argument_list|(
operator|(
name|R600_CB_COLOR0_BASE
operator|-
name|R600_SET_CONTEXT_REG_OFFSET
operator|)
operator|>>
literal|2
argument_list|)
expr_stmt|;
name|OUT_RING
argument_list|(
name|gpu_addr
operator|>>
literal|8
argument_list|)
expr_stmt|;
block|}
name|OUT_RING
argument_list|(
name|CP_PACKET3
argument_list|(
name|R600_IT_SET_CONTEXT_REG
argument_list|,
literal|1
argument_list|)
argument_list|)
expr_stmt|;
name|OUT_RING
argument_list|(
operator|(
name|R600_CB_COLOR0_SIZE
operator|-
name|R600_SET_CONTEXT_REG_OFFSET
operator|)
operator|>>
literal|2
argument_list|)
expr_stmt|;
name|OUT_RING
argument_list|(
operator|(
name|pitch
operator|<<
literal|0
operator|)
operator||
operator|(
name|slice
operator|<<
literal|10
operator|)
argument_list|)
expr_stmt|;
name|OUT_RING
argument_list|(
name|CP_PACKET3
argument_list|(
name|R600_IT_SET_CONTEXT_REG
argument_list|,
literal|1
argument_list|)
argument_list|)
expr_stmt|;
name|OUT_RING
argument_list|(
operator|(
name|R600_CB_COLOR0_VIEW
operator|-
name|R600_SET_CONTEXT_REG_OFFSET
operator|)
operator|>>
literal|2
argument_list|)
expr_stmt|;
name|OUT_RING
argument_list|(
literal|0
argument_list|)
expr_stmt|;
name|OUT_RING
argument_list|(
name|CP_PACKET3
argument_list|(
name|R600_IT_SET_CONTEXT_REG
argument_list|,
literal|1
argument_list|)
argument_list|)
expr_stmt|;
name|OUT_RING
argument_list|(
operator|(
name|R600_CB_COLOR0_INFO
operator|-
name|R600_SET_CONTEXT_REG_OFFSET
operator|)
operator|>>
literal|2
argument_list|)
expr_stmt|;
name|OUT_RING
argument_list|(
name|cb_color_info
argument_list|)
expr_stmt|;
name|OUT_RING
argument_list|(
name|CP_PACKET3
argument_list|(
name|R600_IT_SET_CONTEXT_REG
argument_list|,
literal|1
argument_list|)
argument_list|)
expr_stmt|;
name|OUT_RING
argument_list|(
operator|(
name|R600_CB_COLOR0_TILE
operator|-
name|R600_SET_CONTEXT_REG_OFFSET
operator|)
operator|>>
literal|2
argument_list|)
expr_stmt|;
name|OUT_RING
argument_list|(
literal|0
argument_list|)
expr_stmt|;
name|OUT_RING
argument_list|(
name|CP_PACKET3
argument_list|(
name|R600_IT_SET_CONTEXT_REG
argument_list|,
literal|1
argument_list|)
argument_list|)
expr_stmt|;
name|OUT_RING
argument_list|(
operator|(
name|R600_CB_COLOR0_FRAG
operator|-
name|R600_SET_CONTEXT_REG_OFFSET
operator|)
operator|>>
literal|2
argument_list|)
expr_stmt|;
name|OUT_RING
argument_list|(
literal|0
argument_list|)
expr_stmt|;
name|OUT_RING
argument_list|(
name|CP_PACKET3
argument_list|(
name|R600_IT_SET_CONTEXT_REG
argument_list|,
literal|1
argument_list|)
argument_list|)
expr_stmt|;
name|OUT_RING
argument_list|(
operator|(
name|R600_CB_COLOR0_MASK
operator|-
name|R600_SET_CONTEXT_REG_OFFSET
operator|)
operator|>>
literal|2
argument_list|)
expr_stmt|;
name|OUT_RING
argument_list|(
literal|0
argument_list|)
expr_stmt|;
name|ADVANCE_RING
argument_list|()
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|cp_set_surface_sync
parameter_list|(
name|drm_radeon_private_t
modifier|*
name|dev_priv
parameter_list|,
name|u32
name|sync_type
parameter_list|,
name|u32
name|size
parameter_list|,
name|u64
name|mc_addr
parameter_list|)
block|{
name|u32
name|cp_coher_size
decl_stmt|;
name|RING_LOCALS
expr_stmt|;
name|DRM_DEBUG
argument_list|(
literal|"\n"
argument_list|)
expr_stmt|;
if|if
condition|(
name|size
operator|==
literal|0xffffffff
condition|)
name|cp_coher_size
operator|=
literal|0xffffffff
expr_stmt|;
else|else
name|cp_coher_size
operator|=
operator|(
operator|(
name|size
operator|+
literal|255
operator|)
operator|>>
literal|8
operator|)
expr_stmt|;
name|BEGIN_RING
argument_list|(
literal|5
argument_list|)
expr_stmt|;
name|OUT_RING
argument_list|(
name|CP_PACKET3
argument_list|(
name|R600_IT_SURFACE_SYNC
argument_list|,
literal|3
argument_list|)
argument_list|)
expr_stmt|;
name|OUT_RING
argument_list|(
name|sync_type
argument_list|)
expr_stmt|;
name|OUT_RING
argument_list|(
name|cp_coher_size
argument_list|)
expr_stmt|;
name|OUT_RING
argument_list|(
operator|(
name|mc_addr
operator|>>
literal|8
operator|)
argument_list|)
expr_stmt|;
name|OUT_RING
argument_list|(
literal|10
argument_list|)
expr_stmt|;
comment|/* poll interval */
name|ADVANCE_RING
argument_list|()
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|set_shaders
parameter_list|(
name|struct
name|drm_device
modifier|*
name|dev
parameter_list|)
block|{
name|drm_radeon_private_t
modifier|*
name|dev_priv
init|=
name|dev
operator|->
name|dev_private
decl_stmt|;
name|u64
name|gpu_addr
decl_stmt|;
name|int
name|i
decl_stmt|;
name|u32
modifier|*
name|vs
decl_stmt|,
modifier|*
name|ps
decl_stmt|;
name|uint32_t
name|sq_pgm_resources
decl_stmt|;
name|RING_LOCALS
expr_stmt|;
name|DRM_DEBUG
argument_list|(
literal|"\n"
argument_list|)
expr_stmt|;
comment|/* load shaders */
name|vs
operator|=
operator|(
name|u32
operator|*
operator|)
operator|(
operator|(
name|char
operator|*
operator|)
name|dev
operator|->
name|agp_buffer_map
operator|->
name|handle
operator|+
name|dev_priv
operator|->
name|blit_vb
operator|->
name|offset
operator|)
expr_stmt|;
name|ps
operator|=
operator|(
name|u32
operator|*
operator|)
operator|(
operator|(
name|char
operator|*
operator|)
name|dev
operator|->
name|agp_buffer_map
operator|->
name|handle
operator|+
name|dev_priv
operator|->
name|blit_vb
operator|->
name|offset
operator|+
literal|256
operator|)
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|r6xx_vs_size
condition|;
name|i
operator|++
control|)
name|vs
index|[
name|i
index|]
operator|=
name|cpu_to_le32
argument_list|(
name|r6xx_vs
index|[
name|i
index|]
argument_list|)
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|r6xx_ps_size
condition|;
name|i
operator|++
control|)
name|ps
index|[
name|i
index|]
operator|=
name|cpu_to_le32
argument_list|(
name|r6xx_ps
index|[
name|i
index|]
argument_list|)
expr_stmt|;
name|dev_priv
operator|->
name|blit_vb
operator|->
name|used
operator|=
literal|512
expr_stmt|;
name|gpu_addr
operator|=
name|dev_priv
operator|->
name|gart_buffers_offset
operator|+
name|dev_priv
operator|->
name|blit_vb
operator|->
name|offset
expr_stmt|;
comment|/* setup shader regs */
name|sq_pgm_resources
operator|=
operator|(
literal|1
operator|<<
literal|0
operator|)
expr_stmt|;
name|BEGIN_RING
argument_list|(
literal|9
operator|+
literal|12
argument_list|)
expr_stmt|;
comment|/* VS */
name|OUT_RING
argument_list|(
name|CP_PACKET3
argument_list|(
name|R600_IT_SET_CONTEXT_REG
argument_list|,
literal|1
argument_list|)
argument_list|)
expr_stmt|;
name|OUT_RING
argument_list|(
operator|(
name|R600_SQ_PGM_START_VS
operator|-
name|R600_SET_CONTEXT_REG_OFFSET
operator|)
operator|>>
literal|2
argument_list|)
expr_stmt|;
name|OUT_RING
argument_list|(
name|gpu_addr
operator|>>
literal|8
argument_list|)
expr_stmt|;
name|OUT_RING
argument_list|(
name|CP_PACKET3
argument_list|(
name|R600_IT_SET_CONTEXT_REG
argument_list|,
literal|1
argument_list|)
argument_list|)
expr_stmt|;
name|OUT_RING
argument_list|(
operator|(
name|R600_SQ_PGM_RESOURCES_VS
operator|-
name|R600_SET_CONTEXT_REG_OFFSET
operator|)
operator|>>
literal|2
argument_list|)
expr_stmt|;
name|OUT_RING
argument_list|(
name|sq_pgm_resources
argument_list|)
expr_stmt|;
name|OUT_RING
argument_list|(
name|CP_PACKET3
argument_list|(
name|R600_IT_SET_CONTEXT_REG
argument_list|,
literal|1
argument_list|)
argument_list|)
expr_stmt|;
name|OUT_RING
argument_list|(
operator|(
name|R600_SQ_PGM_CF_OFFSET_VS
operator|-
name|R600_SET_CONTEXT_REG_OFFSET
operator|)
operator|>>
literal|2
argument_list|)
expr_stmt|;
name|OUT_RING
argument_list|(
literal|0
argument_list|)
expr_stmt|;
comment|/* PS */
name|OUT_RING
argument_list|(
name|CP_PACKET3
argument_list|(
name|R600_IT_SET_CONTEXT_REG
argument_list|,
literal|1
argument_list|)
argument_list|)
expr_stmt|;
name|OUT_RING
argument_list|(
operator|(
name|R600_SQ_PGM_START_PS
operator|-
name|R600_SET_CONTEXT_REG_OFFSET
operator|)
operator|>>
literal|2
argument_list|)
expr_stmt|;
name|OUT_RING
argument_list|(
operator|(
name|gpu_addr
operator|+
literal|256
operator|)
operator|>>
literal|8
argument_list|)
expr_stmt|;
name|OUT_RING
argument_list|(
name|CP_PACKET3
argument_list|(
name|R600_IT_SET_CONTEXT_REG
argument_list|,
literal|1
argument_list|)
argument_list|)
expr_stmt|;
name|OUT_RING
argument_list|(
operator|(
name|R600_SQ_PGM_RESOURCES_PS
operator|-
name|R600_SET_CONTEXT_REG_OFFSET
operator|)
operator|>>
literal|2
argument_list|)
expr_stmt|;
name|OUT_RING
argument_list|(
name|sq_pgm_resources
operator||
operator|(
literal|1
operator|<<
literal|28
operator|)
argument_list|)
expr_stmt|;
name|OUT_RING
argument_list|(
name|CP_PACKET3
argument_list|(
name|R600_IT_SET_CONTEXT_REG
argument_list|,
literal|1
argument_list|)
argument_list|)
expr_stmt|;
name|OUT_RING
argument_list|(
operator|(
name|R600_SQ_PGM_EXPORTS_PS
operator|-
name|R600_SET_CONTEXT_REG_OFFSET
operator|)
operator|>>
literal|2
argument_list|)
expr_stmt|;
name|OUT_RING
argument_list|(
literal|2
argument_list|)
expr_stmt|;
name|OUT_RING
argument_list|(
name|CP_PACKET3
argument_list|(
name|R600_IT_SET_CONTEXT_REG
argument_list|,
literal|1
argument_list|)
argument_list|)
expr_stmt|;
name|OUT_RING
argument_list|(
operator|(
name|R600_SQ_PGM_CF_OFFSET_PS
operator|-
name|R600_SET_CONTEXT_REG_OFFSET
operator|)
operator|>>
literal|2
argument_list|)
expr_stmt|;
name|OUT_RING
argument_list|(
literal|0
argument_list|)
expr_stmt|;
name|ADVANCE_RING
argument_list|()
expr_stmt|;
name|cp_set_surface_sync
argument_list|(
name|dev_priv
argument_list|,
name|R600_SH_ACTION_ENA
argument_list|,
literal|512
argument_list|,
name|gpu_addr
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|set_vtx_resource
parameter_list|(
name|drm_radeon_private_t
modifier|*
name|dev_priv
parameter_list|,
name|u64
name|gpu_addr
parameter_list|)
block|{
name|uint32_t
name|sq_vtx_constant_word2
decl_stmt|;
name|RING_LOCALS
expr_stmt|;
name|DRM_DEBUG
argument_list|(
literal|"\n"
argument_list|)
expr_stmt|;
name|sq_vtx_constant_word2
operator|=
operator|(
operator|(
operator|(
name|gpu_addr
operator|>>
literal|32
operator|)
operator|&
literal|0xff
operator|)
operator||
operator|(
literal|16
operator|<<
literal|8
operator|)
operator|)
expr_stmt|;
ifdef|#
directive|ifdef
name|__BIG_ENDIAN
name|sq_vtx_constant_word2
operator||=
operator|(
literal|2U
operator|<<
literal|30
operator|)
expr_stmt|;
endif|#
directive|endif
name|BEGIN_RING
argument_list|(
literal|9
argument_list|)
expr_stmt|;
name|OUT_RING
argument_list|(
name|CP_PACKET3
argument_list|(
name|R600_IT_SET_RESOURCE
argument_list|,
literal|7
argument_list|)
argument_list|)
expr_stmt|;
name|OUT_RING
argument_list|(
literal|0x460
argument_list|)
expr_stmt|;
name|OUT_RING
argument_list|(
name|gpu_addr
operator|&
literal|0xffffffff
argument_list|)
expr_stmt|;
name|OUT_RING
argument_list|(
literal|48
operator|-
literal|1
argument_list|)
expr_stmt|;
name|OUT_RING
argument_list|(
name|sq_vtx_constant_word2
argument_list|)
expr_stmt|;
name|OUT_RING
argument_list|(
literal|1
operator|<<
literal|0
argument_list|)
expr_stmt|;
name|OUT_RING
argument_list|(
literal|0
argument_list|)
expr_stmt|;
name|OUT_RING
argument_list|(
literal|0
argument_list|)
expr_stmt|;
name|OUT_RING
argument_list|(
name|R600_SQ_TEX_VTX_VALID_BUFFER
operator|<<
literal|30
argument_list|)
expr_stmt|;
name|ADVANCE_RING
argument_list|()
expr_stmt|;
if|if
condition|(
operator|(
operator|(
name|dev_priv
operator|->
name|flags
operator|&
name|RADEON_FAMILY_MASK
operator|)
operator|==
name|CHIP_RV610
operator|)
operator|||
operator|(
operator|(
name|dev_priv
operator|->
name|flags
operator|&
name|RADEON_FAMILY_MASK
operator|)
operator|==
name|CHIP_RV620
operator|)
operator|||
operator|(
operator|(
name|dev_priv
operator|->
name|flags
operator|&
name|RADEON_FAMILY_MASK
operator|)
operator|==
name|CHIP_RS780
operator|)
operator|||
operator|(
operator|(
name|dev_priv
operator|->
name|flags
operator|&
name|RADEON_FAMILY_MASK
operator|)
operator|==
name|CHIP_RS880
operator|)
operator|||
operator|(
operator|(
name|dev_priv
operator|->
name|flags
operator|&
name|RADEON_FAMILY_MASK
operator|)
operator|==
name|CHIP_RV710
operator|)
condition|)
name|cp_set_surface_sync
argument_list|(
name|dev_priv
argument_list|,
name|R600_TC_ACTION_ENA
argument_list|,
literal|48
argument_list|,
name|gpu_addr
argument_list|)
expr_stmt|;
else|else
name|cp_set_surface_sync
argument_list|(
name|dev_priv
argument_list|,
name|R600_VC_ACTION_ENA
argument_list|,
literal|48
argument_list|,
name|gpu_addr
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|set_tex_resource
parameter_list|(
name|drm_radeon_private_t
modifier|*
name|dev_priv
parameter_list|,
name|int
name|format
parameter_list|,
name|int
name|w
parameter_list|,
name|int
name|h
parameter_list|,
name|int
name|pitch
parameter_list|,
name|u64
name|gpu_addr
parameter_list|)
block|{
name|uint32_t
name|sq_tex_resource_word0
decl_stmt|,
name|sq_tex_resource_word1
decl_stmt|,
name|sq_tex_resource_word4
decl_stmt|;
name|RING_LOCALS
expr_stmt|;
name|DRM_DEBUG
argument_list|(
literal|"\n"
argument_list|)
expr_stmt|;
if|if
condition|(
name|h
operator|<
literal|1
condition|)
name|h
operator|=
literal|1
expr_stmt|;
name|sq_tex_resource_word0
operator|=
operator|(
literal|1
operator|<<
literal|0
operator|)
expr_stmt|;
name|sq_tex_resource_word0
operator||=
operator|(
operator|(
operator|(
operator|(
name|pitch
operator|>>
literal|3
operator|)
operator|-
literal|1
operator|)
operator|<<
literal|8
operator|)
operator||
operator|(
operator|(
name|w
operator|-
literal|1
operator|)
operator|<<
literal|19
operator|)
operator|)
expr_stmt|;
name|sq_tex_resource_word1
operator|=
operator|(
name|format
operator|<<
literal|26
operator|)
expr_stmt|;
name|sq_tex_resource_word1
operator||=
operator|(
operator|(
name|h
operator|-
literal|1
operator|)
operator|<<
literal|0
operator|)
expr_stmt|;
name|sq_tex_resource_word4
operator|=
operator|(
operator|(
literal|1
operator|<<
literal|14
operator|)
operator||
operator|(
literal|0
operator|<<
literal|16
operator|)
operator||
operator|(
literal|1
operator|<<
literal|19
operator|)
operator||
operator|(
literal|2
operator|<<
literal|22
operator|)
operator||
operator|(
literal|3
operator|<<
literal|25
operator|)
operator|)
expr_stmt|;
name|BEGIN_RING
argument_list|(
literal|9
argument_list|)
expr_stmt|;
name|OUT_RING
argument_list|(
name|CP_PACKET3
argument_list|(
name|R600_IT_SET_RESOURCE
argument_list|,
literal|7
argument_list|)
argument_list|)
expr_stmt|;
name|OUT_RING
argument_list|(
literal|0
argument_list|)
expr_stmt|;
name|OUT_RING
argument_list|(
name|sq_tex_resource_word0
argument_list|)
expr_stmt|;
name|OUT_RING
argument_list|(
name|sq_tex_resource_word1
argument_list|)
expr_stmt|;
name|OUT_RING
argument_list|(
name|gpu_addr
operator|>>
literal|8
argument_list|)
expr_stmt|;
name|OUT_RING
argument_list|(
name|gpu_addr
operator|>>
literal|8
argument_list|)
expr_stmt|;
name|OUT_RING
argument_list|(
name|sq_tex_resource_word4
argument_list|)
expr_stmt|;
name|OUT_RING
argument_list|(
literal|0
argument_list|)
expr_stmt|;
name|OUT_RING
argument_list|(
name|R600_SQ_TEX_VTX_VALID_TEXTURE
operator|<<
literal|30
argument_list|)
expr_stmt|;
name|ADVANCE_RING
argument_list|()
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|set_scissors
parameter_list|(
name|drm_radeon_private_t
modifier|*
name|dev_priv
parameter_list|,
name|int
name|x1
parameter_list|,
name|int
name|y1
parameter_list|,
name|int
name|x2
parameter_list|,
name|int
name|y2
parameter_list|)
block|{
name|RING_LOCALS
expr_stmt|;
name|DRM_DEBUG
argument_list|(
literal|"\n"
argument_list|)
expr_stmt|;
name|BEGIN_RING
argument_list|(
literal|12
argument_list|)
expr_stmt|;
name|OUT_RING
argument_list|(
name|CP_PACKET3
argument_list|(
name|R600_IT_SET_CONTEXT_REG
argument_list|,
literal|2
argument_list|)
argument_list|)
expr_stmt|;
name|OUT_RING
argument_list|(
operator|(
name|R600_PA_SC_SCREEN_SCISSOR_TL
operator|-
name|R600_SET_CONTEXT_REG_OFFSET
operator|)
operator|>>
literal|2
argument_list|)
expr_stmt|;
name|OUT_RING
argument_list|(
operator|(
name|x1
operator|<<
literal|0
operator|)
operator||
operator|(
name|y1
operator|<<
literal|16
operator|)
argument_list|)
expr_stmt|;
name|OUT_RING
argument_list|(
operator|(
name|x2
operator|<<
literal|0
operator|)
operator||
operator|(
name|y2
operator|<<
literal|16
operator|)
argument_list|)
expr_stmt|;
name|OUT_RING
argument_list|(
name|CP_PACKET3
argument_list|(
name|R600_IT_SET_CONTEXT_REG
argument_list|,
literal|2
argument_list|)
argument_list|)
expr_stmt|;
name|OUT_RING
argument_list|(
operator|(
name|R600_PA_SC_GENERIC_SCISSOR_TL
operator|-
name|R600_SET_CONTEXT_REG_OFFSET
operator|)
operator|>>
literal|2
argument_list|)
expr_stmt|;
name|OUT_RING
argument_list|(
operator|(
name|x1
operator|<<
literal|0
operator|)
operator||
operator|(
name|y1
operator|<<
literal|16
operator|)
operator||
operator|(
literal|1
operator|<<
literal|31
operator|)
argument_list|)
expr_stmt|;
name|OUT_RING
argument_list|(
operator|(
name|x2
operator|<<
literal|0
operator|)
operator||
operator|(
name|y2
operator|<<
literal|16
operator|)
argument_list|)
expr_stmt|;
name|OUT_RING
argument_list|(
name|CP_PACKET3
argument_list|(
name|R600_IT_SET_CONTEXT_REG
argument_list|,
literal|2
argument_list|)
argument_list|)
expr_stmt|;
name|OUT_RING
argument_list|(
operator|(
name|R600_PA_SC_WINDOW_SCISSOR_TL
operator|-
name|R600_SET_CONTEXT_REG_OFFSET
operator|)
operator|>>
literal|2
argument_list|)
expr_stmt|;
name|OUT_RING
argument_list|(
operator|(
name|x1
operator|<<
literal|0
operator|)
operator||
operator|(
name|y1
operator|<<
literal|16
operator|)
operator||
operator|(
literal|1
operator|<<
literal|31
operator|)
argument_list|)
expr_stmt|;
name|OUT_RING
argument_list|(
operator|(
name|x2
operator|<<
literal|0
operator|)
operator||
operator|(
name|y2
operator|<<
literal|16
operator|)
argument_list|)
expr_stmt|;
name|ADVANCE_RING
argument_list|()
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|draw_auto
parameter_list|(
name|drm_radeon_private_t
modifier|*
name|dev_priv
parameter_list|)
block|{
name|RING_LOCALS
expr_stmt|;
name|DRM_DEBUG
argument_list|(
literal|"\n"
argument_list|)
expr_stmt|;
name|BEGIN_RING
argument_list|(
literal|10
argument_list|)
expr_stmt|;
name|OUT_RING
argument_list|(
name|CP_PACKET3
argument_list|(
name|R600_IT_SET_CONFIG_REG
argument_list|,
literal|1
argument_list|)
argument_list|)
expr_stmt|;
name|OUT_RING
argument_list|(
operator|(
name|R600_VGT_PRIMITIVE_TYPE
operator|-
name|R600_SET_CONFIG_REG_OFFSET
operator|)
operator|>>
literal|2
argument_list|)
expr_stmt|;
name|OUT_RING
argument_list|(
name|DI_PT_RECTLIST
argument_list|)
expr_stmt|;
name|OUT_RING
argument_list|(
name|CP_PACKET3
argument_list|(
name|R600_IT_INDEX_TYPE
argument_list|,
literal|0
argument_list|)
argument_list|)
expr_stmt|;
ifdef|#
directive|ifdef
name|__BIG_ENDIAN
name|OUT_RING
argument_list|(
operator|(
literal|2
operator|<<
literal|2
operator|)
operator||
name|DI_INDEX_SIZE_16_BIT
argument_list|)
expr_stmt|;
else|#
directive|else
name|OUT_RING
argument_list|(
name|DI_INDEX_SIZE_16_BIT
argument_list|)
expr_stmt|;
endif|#
directive|endif
name|OUT_RING
argument_list|(
name|CP_PACKET3
argument_list|(
name|R600_IT_NUM_INSTANCES
argument_list|,
literal|0
argument_list|)
argument_list|)
expr_stmt|;
name|OUT_RING
argument_list|(
literal|1
argument_list|)
expr_stmt|;
name|OUT_RING
argument_list|(
name|CP_PACKET3
argument_list|(
name|R600_IT_DRAW_INDEX_AUTO
argument_list|,
literal|1
argument_list|)
argument_list|)
expr_stmt|;
name|OUT_RING
argument_list|(
literal|3
argument_list|)
expr_stmt|;
name|OUT_RING
argument_list|(
name|DI_SRC_SEL_AUTO_INDEX
argument_list|)
expr_stmt|;
name|ADVANCE_RING
argument_list|()
expr_stmt|;
name|COMMIT_RING
argument_list|()
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|set_default_state
parameter_list|(
name|drm_radeon_private_t
modifier|*
name|dev_priv
parameter_list|)
block|{
name|int
name|i
decl_stmt|;
name|u32
name|sq_config
decl_stmt|,
name|sq_gpr_resource_mgmt_1
decl_stmt|,
name|sq_gpr_resource_mgmt_2
decl_stmt|;
name|u32
name|sq_thread_resource_mgmt
decl_stmt|,
name|sq_stack_resource_mgmt_1
decl_stmt|,
name|sq_stack_resource_mgmt_2
decl_stmt|;
name|int
name|num_ps_gprs
decl_stmt|,
name|num_vs_gprs
decl_stmt|,
name|num_temp_gprs
decl_stmt|,
name|num_gs_gprs
decl_stmt|,
name|num_es_gprs
decl_stmt|;
name|int
name|num_ps_threads
decl_stmt|,
name|num_vs_threads
decl_stmt|,
name|num_gs_threads
decl_stmt|,
name|num_es_threads
decl_stmt|;
name|int
name|num_ps_stack_entries
decl_stmt|,
name|num_vs_stack_entries
decl_stmt|,
name|num_gs_stack_entries
decl_stmt|,
name|num_es_stack_entries
decl_stmt|;
name|RING_LOCALS
expr_stmt|;
switch|switch
condition|(
operator|(
name|dev_priv
operator|->
name|flags
operator|&
name|RADEON_FAMILY_MASK
operator|)
condition|)
block|{
case|case
name|CHIP_R600
case|:
name|num_ps_gprs
operator|=
literal|192
expr_stmt|;
name|num_vs_gprs
operator|=
literal|56
expr_stmt|;
name|num_temp_gprs
operator|=
literal|4
expr_stmt|;
name|num_gs_gprs
operator|=
literal|0
expr_stmt|;
name|num_es_gprs
operator|=
literal|0
expr_stmt|;
name|num_ps_threads
operator|=
literal|136
expr_stmt|;
name|num_vs_threads
operator|=
literal|48
expr_stmt|;
name|num_gs_threads
operator|=
literal|4
expr_stmt|;
name|num_es_threads
operator|=
literal|4
expr_stmt|;
name|num_ps_stack_entries
operator|=
literal|128
expr_stmt|;
name|num_vs_stack_entries
operator|=
literal|128
expr_stmt|;
name|num_gs_stack_entries
operator|=
literal|0
expr_stmt|;
name|num_es_stack_entries
operator|=
literal|0
expr_stmt|;
break|break;
case|case
name|CHIP_RV630
case|:
case|case
name|CHIP_RV635
case|:
name|num_ps_gprs
operator|=
literal|84
expr_stmt|;
name|num_vs_gprs
operator|=
literal|36
expr_stmt|;
name|num_temp_gprs
operator|=
literal|4
expr_stmt|;
name|num_gs_gprs
operator|=
literal|0
expr_stmt|;
name|num_es_gprs
operator|=
literal|0
expr_stmt|;
name|num_ps_threads
operator|=
literal|144
expr_stmt|;
name|num_vs_threads
operator|=
literal|40
expr_stmt|;
name|num_gs_threads
operator|=
literal|4
expr_stmt|;
name|num_es_threads
operator|=
literal|4
expr_stmt|;
name|num_ps_stack_entries
operator|=
literal|40
expr_stmt|;
name|num_vs_stack_entries
operator|=
literal|40
expr_stmt|;
name|num_gs_stack_entries
operator|=
literal|32
expr_stmt|;
name|num_es_stack_entries
operator|=
literal|16
expr_stmt|;
break|break;
case|case
name|CHIP_RV610
case|:
case|case
name|CHIP_RV620
case|:
case|case
name|CHIP_RS780
case|:
case|case
name|CHIP_RS880
case|:
default|default:
name|num_ps_gprs
operator|=
literal|84
expr_stmt|;
name|num_vs_gprs
operator|=
literal|36
expr_stmt|;
name|num_temp_gprs
operator|=
literal|4
expr_stmt|;
name|num_gs_gprs
operator|=
literal|0
expr_stmt|;
name|num_es_gprs
operator|=
literal|0
expr_stmt|;
name|num_ps_threads
operator|=
literal|136
expr_stmt|;
name|num_vs_threads
operator|=
literal|48
expr_stmt|;
name|num_gs_threads
operator|=
literal|4
expr_stmt|;
name|num_es_threads
operator|=
literal|4
expr_stmt|;
name|num_ps_stack_entries
operator|=
literal|40
expr_stmt|;
name|num_vs_stack_entries
operator|=
literal|40
expr_stmt|;
name|num_gs_stack_entries
operator|=
literal|32
expr_stmt|;
name|num_es_stack_entries
operator|=
literal|16
expr_stmt|;
break|break;
case|case
name|CHIP_RV670
case|:
name|num_ps_gprs
operator|=
literal|144
expr_stmt|;
name|num_vs_gprs
operator|=
literal|40
expr_stmt|;
name|num_temp_gprs
operator|=
literal|4
expr_stmt|;
name|num_gs_gprs
operator|=
literal|0
expr_stmt|;
name|num_es_gprs
operator|=
literal|0
expr_stmt|;
name|num_ps_threads
operator|=
literal|136
expr_stmt|;
name|num_vs_threads
operator|=
literal|48
expr_stmt|;
name|num_gs_threads
operator|=
literal|4
expr_stmt|;
name|num_es_threads
operator|=
literal|4
expr_stmt|;
name|num_ps_stack_entries
operator|=
literal|40
expr_stmt|;
name|num_vs_stack_entries
operator|=
literal|40
expr_stmt|;
name|num_gs_stack_entries
operator|=
literal|32
expr_stmt|;
name|num_es_stack_entries
operator|=
literal|16
expr_stmt|;
break|break;
case|case
name|CHIP_RV770
case|:
name|num_ps_gprs
operator|=
literal|192
expr_stmt|;
name|num_vs_gprs
operator|=
literal|56
expr_stmt|;
name|num_temp_gprs
operator|=
literal|4
expr_stmt|;
name|num_gs_gprs
operator|=
literal|0
expr_stmt|;
name|num_es_gprs
operator|=
literal|0
expr_stmt|;
name|num_ps_threads
operator|=
literal|188
expr_stmt|;
name|num_vs_threads
operator|=
literal|60
expr_stmt|;
name|num_gs_threads
operator|=
literal|0
expr_stmt|;
name|num_es_threads
operator|=
literal|0
expr_stmt|;
name|num_ps_stack_entries
operator|=
literal|256
expr_stmt|;
name|num_vs_stack_entries
operator|=
literal|256
expr_stmt|;
name|num_gs_stack_entries
operator|=
literal|0
expr_stmt|;
name|num_es_stack_entries
operator|=
literal|0
expr_stmt|;
break|break;
case|case
name|CHIP_RV730
case|:
case|case
name|CHIP_RV740
case|:
name|num_ps_gprs
operator|=
literal|84
expr_stmt|;
name|num_vs_gprs
operator|=
literal|36
expr_stmt|;
name|num_temp_gprs
operator|=
literal|4
expr_stmt|;
name|num_gs_gprs
operator|=
literal|0
expr_stmt|;
name|num_es_gprs
operator|=
literal|0
expr_stmt|;
name|num_ps_threads
operator|=
literal|188
expr_stmt|;
name|num_vs_threads
operator|=
literal|60
expr_stmt|;
name|num_gs_threads
operator|=
literal|0
expr_stmt|;
name|num_es_threads
operator|=
literal|0
expr_stmt|;
name|num_ps_stack_entries
operator|=
literal|128
expr_stmt|;
name|num_vs_stack_entries
operator|=
literal|128
expr_stmt|;
name|num_gs_stack_entries
operator|=
literal|0
expr_stmt|;
name|num_es_stack_entries
operator|=
literal|0
expr_stmt|;
break|break;
case|case
name|CHIP_RV710
case|:
name|num_ps_gprs
operator|=
literal|192
expr_stmt|;
name|num_vs_gprs
operator|=
literal|56
expr_stmt|;
name|num_temp_gprs
operator|=
literal|4
expr_stmt|;
name|num_gs_gprs
operator|=
literal|0
expr_stmt|;
name|num_es_gprs
operator|=
literal|0
expr_stmt|;
name|num_ps_threads
operator|=
literal|144
expr_stmt|;
name|num_vs_threads
operator|=
literal|48
expr_stmt|;
name|num_gs_threads
operator|=
literal|0
expr_stmt|;
name|num_es_threads
operator|=
literal|0
expr_stmt|;
name|num_ps_stack_entries
operator|=
literal|128
expr_stmt|;
name|num_vs_stack_entries
operator|=
literal|128
expr_stmt|;
name|num_gs_stack_entries
operator|=
literal|0
expr_stmt|;
name|num_es_stack_entries
operator|=
literal|0
expr_stmt|;
break|break;
block|}
if|if
condition|(
operator|(
operator|(
name|dev_priv
operator|->
name|flags
operator|&
name|RADEON_FAMILY_MASK
operator|)
operator|==
name|CHIP_RV610
operator|)
operator|||
operator|(
operator|(
name|dev_priv
operator|->
name|flags
operator|&
name|RADEON_FAMILY_MASK
operator|)
operator|==
name|CHIP_RV620
operator|)
operator|||
operator|(
operator|(
name|dev_priv
operator|->
name|flags
operator|&
name|RADEON_FAMILY_MASK
operator|)
operator|==
name|CHIP_RS780
operator|)
operator|||
operator|(
operator|(
name|dev_priv
operator|->
name|flags
operator|&
name|RADEON_FAMILY_MASK
operator|)
operator|==
name|CHIP_RS880
operator|)
operator|||
operator|(
operator|(
name|dev_priv
operator|->
name|flags
operator|&
name|RADEON_FAMILY_MASK
operator|)
operator|==
name|CHIP_RV710
operator|)
condition|)
name|sq_config
operator|=
literal|0
expr_stmt|;
else|else
name|sq_config
operator|=
name|R600_VC_ENABLE
expr_stmt|;
name|sq_config
operator||=
operator|(
name|R600_DX9_CONSTS
operator||
name|R600_ALU_INST_PREFER_VECTOR
operator||
name|R600_PS_PRIO
argument_list|(
literal|0
argument_list|)
operator||
name|R600_VS_PRIO
argument_list|(
literal|1
argument_list|)
operator||
name|R600_GS_PRIO
argument_list|(
literal|2
argument_list|)
operator||
name|R600_ES_PRIO
argument_list|(
literal|3
argument_list|)
operator|)
expr_stmt|;
name|sq_gpr_resource_mgmt_1
operator|=
operator|(
name|R600_NUM_PS_GPRS
argument_list|(
name|num_ps_gprs
argument_list|)
operator||
name|R600_NUM_VS_GPRS
argument_list|(
name|num_vs_gprs
argument_list|)
operator||
name|R600_NUM_CLAUSE_TEMP_GPRS
argument_list|(
name|num_temp_gprs
argument_list|)
operator|)
expr_stmt|;
name|sq_gpr_resource_mgmt_2
operator|=
operator|(
name|R600_NUM_GS_GPRS
argument_list|(
name|num_gs_gprs
argument_list|)
operator||
name|R600_NUM_ES_GPRS
argument_list|(
name|num_es_gprs
argument_list|)
operator|)
expr_stmt|;
name|sq_thread_resource_mgmt
operator|=
operator|(
name|R600_NUM_PS_THREADS
argument_list|(
name|num_ps_threads
argument_list|)
operator||
name|R600_NUM_VS_THREADS
argument_list|(
name|num_vs_threads
argument_list|)
operator||
name|R600_NUM_GS_THREADS
argument_list|(
name|num_gs_threads
argument_list|)
operator||
name|R600_NUM_ES_THREADS
argument_list|(
name|num_es_threads
argument_list|)
operator|)
expr_stmt|;
name|sq_stack_resource_mgmt_1
operator|=
operator|(
name|R600_NUM_PS_STACK_ENTRIES
argument_list|(
name|num_ps_stack_entries
argument_list|)
operator||
name|R600_NUM_VS_STACK_ENTRIES
argument_list|(
name|num_vs_stack_entries
argument_list|)
operator|)
expr_stmt|;
name|sq_stack_resource_mgmt_2
operator|=
operator|(
name|R600_NUM_GS_STACK_ENTRIES
argument_list|(
name|num_gs_stack_entries
argument_list|)
operator||
name|R600_NUM_ES_STACK_ENTRIES
argument_list|(
name|num_es_stack_entries
argument_list|)
operator|)
expr_stmt|;
if|if
condition|(
operator|(
name|dev_priv
operator|->
name|flags
operator|&
name|RADEON_FAMILY_MASK
operator|)
operator|>=
name|CHIP_RV770
condition|)
block|{
name|BEGIN_RING
argument_list|(
name|r7xx_default_size
operator|+
literal|10
argument_list|)
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|r7xx_default_size
condition|;
name|i
operator|++
control|)
name|OUT_RING
argument_list|(
name|r7xx_default_state
index|[
name|i
index|]
argument_list|)
expr_stmt|;
block|}
else|else
block|{
name|BEGIN_RING
argument_list|(
name|r6xx_default_size
operator|+
literal|10
argument_list|)
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|r6xx_default_size
condition|;
name|i
operator|++
control|)
name|OUT_RING
argument_list|(
name|r6xx_default_state
index|[
name|i
index|]
argument_list|)
expr_stmt|;
block|}
name|OUT_RING
argument_list|(
name|CP_PACKET3
argument_list|(
name|R600_IT_EVENT_WRITE
argument_list|,
literal|0
argument_list|)
argument_list|)
expr_stmt|;
name|OUT_RING
argument_list|(
name|R600_CACHE_FLUSH_AND_INV_EVENT
argument_list|)
expr_stmt|;
comment|/* SQ config */
name|OUT_RING
argument_list|(
name|CP_PACKET3
argument_list|(
name|R600_IT_SET_CONFIG_REG
argument_list|,
literal|6
argument_list|)
argument_list|)
expr_stmt|;
name|OUT_RING
argument_list|(
operator|(
name|R600_SQ_CONFIG
operator|-
name|R600_SET_CONFIG_REG_OFFSET
operator|)
operator|>>
literal|2
argument_list|)
expr_stmt|;
name|OUT_RING
argument_list|(
name|sq_config
argument_list|)
expr_stmt|;
name|OUT_RING
argument_list|(
name|sq_gpr_resource_mgmt_1
argument_list|)
expr_stmt|;
name|OUT_RING
argument_list|(
name|sq_gpr_resource_mgmt_2
argument_list|)
expr_stmt|;
name|OUT_RING
argument_list|(
name|sq_thread_resource_mgmt
argument_list|)
expr_stmt|;
name|OUT_RING
argument_list|(
name|sq_stack_resource_mgmt_1
argument_list|)
expr_stmt|;
name|OUT_RING
argument_list|(
name|sq_stack_resource_mgmt_2
argument_list|)
expr_stmt|;
name|ADVANCE_RING
argument_list|()
expr_stmt|;
block|}
end_function

begin_comment
comment|/* 23 bits of float fractional data */
end_comment

begin_define
define|#
directive|define
name|I2F_FRAC_BITS
value|23
end_define

begin_define
define|#
directive|define
name|I2F_MASK
value|((1<< I2F_FRAC_BITS) - 1)
end_define

begin_comment
comment|/*  * Converts unsigned integer into 32-bit IEEE floating point representation.  * Will be exact from 0 to 2^24.  Above that, we round towards zero  * as the fractional bits will not fit in a float.  (It would be better to  * round towards even as the fpu does, but that is slower.)  */
end_comment

begin_function
name|__pure
name|uint32_t
name|int2float
parameter_list|(
name|uint32_t
name|x
parameter_list|)
block|{
name|uint32_t
name|msb
decl_stmt|,
name|exponent
decl_stmt|,
name|fraction
decl_stmt|;
comment|/* Zero is special */
if|if
condition|(
operator|!
name|x
condition|)
return|return
literal|0
return|;
comment|/* Get location of the most significant bit */
name|msb
operator|=
name|fls
argument_list|(
name|x
argument_list|)
expr_stmt|;
comment|/* 	 * Use a rotate instead of a shift because that works both leftwards 	 * and rightwards due to the mod(32) behaviour.  This means we don't 	 * need to check to see if we are above 2^24 or not. 	 */
name|fraction
operator|=
name|ror32
argument_list|(
name|x
argument_list|,
operator|(
name|msb
operator|-
name|I2F_FRAC_BITS
operator|)
operator|&
literal|0x1f
argument_list|)
operator|&
name|I2F_MASK
expr_stmt|;
name|exponent
operator|=
operator|(
literal|127
operator|+
name|msb
operator|)
operator|<<
name|I2F_FRAC_BITS
expr_stmt|;
return|return
name|fraction
operator|+
name|exponent
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|r600_nomm_get_vb
parameter_list|(
name|struct
name|drm_device
modifier|*
name|dev
parameter_list|)
block|{
name|drm_radeon_private_t
modifier|*
name|dev_priv
init|=
name|dev
operator|->
name|dev_private
decl_stmt|;
name|dev_priv
operator|->
name|blit_vb
operator|=
name|radeon_freelist_get
argument_list|(
name|dev
argument_list|)
expr_stmt|;
if|if
condition|(
operator|!
name|dev_priv
operator|->
name|blit_vb
condition|)
block|{
name|DRM_ERROR
argument_list|(
literal|"Unable to allocate vertex buffer for blit\n"
argument_list|)
expr_stmt|;
return|return
operator|-
name|EAGAIN
return|;
block|}
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|r600_nomm_put_vb
parameter_list|(
name|struct
name|drm_device
modifier|*
name|dev
parameter_list|)
block|{
name|drm_radeon_private_t
modifier|*
name|dev_priv
init|=
name|dev
operator|->
name|dev_private
decl_stmt|;
name|dev_priv
operator|->
name|blit_vb
operator|->
name|used
operator|=
literal|0
expr_stmt|;
name|radeon_cp_discard_buffer
argument_list|(
name|dev
argument_list|,
name|dev_priv
operator|->
name|blit_vb
operator|->
name|file_priv
operator|->
name|masterp
argument_list|,
name|dev_priv
operator|->
name|blit_vb
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
modifier|*
name|r600_nomm_get_vb_ptr
parameter_list|(
name|struct
name|drm_device
modifier|*
name|dev
parameter_list|)
block|{
name|drm_radeon_private_t
modifier|*
name|dev_priv
init|=
name|dev
operator|->
name|dev_private
decl_stmt|;
return|return
operator|(
operator|(
operator|(
name|char
operator|*
operator|)
name|dev
operator|->
name|agp_buffer_map
operator|->
name|handle
operator|+
name|dev_priv
operator|->
name|blit_vb
operator|->
name|offset
operator|+
name|dev_priv
operator|->
name|blit_vb
operator|->
name|used
operator|)
operator|)
return|;
block|}
end_function

begin_function
name|int
name|r600_prepare_blit_copy
parameter_list|(
name|struct
name|drm_device
modifier|*
name|dev
parameter_list|,
name|struct
name|drm_file
modifier|*
name|file_priv
parameter_list|)
block|{
name|drm_radeon_private_t
modifier|*
name|dev_priv
init|=
name|dev
operator|->
name|dev_private
decl_stmt|;
name|int
name|ret
decl_stmt|;
name|DRM_DEBUG
argument_list|(
literal|"\n"
argument_list|)
expr_stmt|;
name|ret
operator|=
name|r600_nomm_get_vb
argument_list|(
name|dev
argument_list|)
expr_stmt|;
if|if
condition|(
name|ret
condition|)
return|return
name|ret
return|;
name|dev_priv
operator|->
name|blit_vb
operator|->
name|file_priv
operator|=
name|file_priv
expr_stmt|;
name|set_default_state
argument_list|(
name|dev_priv
argument_list|)
expr_stmt|;
name|set_shaders
argument_list|(
name|dev
argument_list|)
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
name|void
name|r600_done_blit_copy
parameter_list|(
name|struct
name|drm_device
modifier|*
name|dev
parameter_list|)
block|{
name|drm_radeon_private_t
modifier|*
name|dev_priv
init|=
name|dev
operator|->
name|dev_private
decl_stmt|;
name|RING_LOCALS
expr_stmt|;
name|DRM_DEBUG
argument_list|(
literal|"\n"
argument_list|)
expr_stmt|;
name|BEGIN_RING
argument_list|(
literal|5
argument_list|)
expr_stmt|;
name|OUT_RING
argument_list|(
name|CP_PACKET3
argument_list|(
name|R600_IT_EVENT_WRITE
argument_list|,
literal|0
argument_list|)
argument_list|)
expr_stmt|;
name|OUT_RING
argument_list|(
name|R600_CACHE_FLUSH_AND_INV_EVENT
argument_list|)
expr_stmt|;
comment|/* wait for 3D idle clean */
name|OUT_RING
argument_list|(
name|CP_PACKET3
argument_list|(
name|R600_IT_SET_CONFIG_REG
argument_list|,
literal|1
argument_list|)
argument_list|)
expr_stmt|;
name|OUT_RING
argument_list|(
operator|(
name|R600_WAIT_UNTIL
operator|-
name|R600_SET_CONFIG_REG_OFFSET
operator|)
operator|>>
literal|2
argument_list|)
expr_stmt|;
name|OUT_RING
argument_list|(
name|RADEON_WAIT_3D_IDLE
operator||
name|RADEON_WAIT_3D_IDLECLEAN
argument_list|)
expr_stmt|;
name|ADVANCE_RING
argument_list|()
expr_stmt|;
name|COMMIT_RING
argument_list|()
expr_stmt|;
name|r600_nomm_put_vb
argument_list|(
name|dev
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
name|void
name|r600_blit_copy
parameter_list|(
name|struct
name|drm_device
modifier|*
name|dev
parameter_list|,
name|uint64_t
name|src_gpu_addr
parameter_list|,
name|uint64_t
name|dst_gpu_addr
parameter_list|,
name|int
name|size_bytes
parameter_list|)
block|{
name|drm_radeon_private_t
modifier|*
name|dev_priv
init|=
name|dev
operator|->
name|dev_private
decl_stmt|;
name|int
name|max_bytes
decl_stmt|;
name|u64
name|vb_addr
decl_stmt|;
name|u32
modifier|*
name|vb
decl_stmt|;
name|vb
operator|=
name|r600_nomm_get_vb_ptr
argument_list|(
name|dev
argument_list|)
expr_stmt|;
if|if
condition|(
operator|(
name|size_bytes
operator|&
literal|3
operator|)
operator|||
operator|(
name|src_gpu_addr
operator|&
literal|3
operator|)
operator|||
operator|(
name|dst_gpu_addr
operator|&
literal|3
operator|)
condition|)
block|{
name|max_bytes
operator|=
literal|8192
expr_stmt|;
while|while
condition|(
name|size_bytes
condition|)
block|{
name|int
name|cur_size
init|=
name|size_bytes
decl_stmt|;
name|int
name|src_x
init|=
name|src_gpu_addr
operator|&
literal|255
decl_stmt|;
name|int
name|dst_x
init|=
name|dst_gpu_addr
operator|&
literal|255
decl_stmt|;
name|int
name|h
init|=
literal|1
decl_stmt|;
name|src_gpu_addr
operator|=
name|src_gpu_addr
operator|&
operator|~
literal|255
expr_stmt|;
name|dst_gpu_addr
operator|=
name|dst_gpu_addr
operator|&
operator|~
literal|255
expr_stmt|;
if|if
condition|(
operator|!
name|src_x
operator|&&
operator|!
name|dst_x
condition|)
block|{
name|h
operator|=
operator|(
name|cur_size
operator|/
name|max_bytes
operator|)
expr_stmt|;
if|if
condition|(
name|h
operator|>
literal|8192
condition|)
name|h
operator|=
literal|8192
expr_stmt|;
if|if
condition|(
name|h
operator|==
literal|0
condition|)
name|h
operator|=
literal|1
expr_stmt|;
else|else
name|cur_size
operator|=
name|max_bytes
expr_stmt|;
block|}
else|else
block|{
if|if
condition|(
name|cur_size
operator|>
name|max_bytes
condition|)
name|cur_size
operator|=
name|max_bytes
expr_stmt|;
if|if
condition|(
name|cur_size
operator|>
operator|(
name|max_bytes
operator|-
name|dst_x
operator|)
condition|)
name|cur_size
operator|=
operator|(
name|max_bytes
operator|-
name|dst_x
operator|)
expr_stmt|;
if|if
condition|(
name|cur_size
operator|>
operator|(
name|max_bytes
operator|-
name|src_x
operator|)
condition|)
name|cur_size
operator|=
operator|(
name|max_bytes
operator|-
name|src_x
operator|)
expr_stmt|;
block|}
if|if
condition|(
operator|(
name|dev_priv
operator|->
name|blit_vb
operator|->
name|used
operator|+
literal|48
operator|)
operator|>
name|dev_priv
operator|->
name|blit_vb
operator|->
name|total
condition|)
block|{
name|r600_nomm_put_vb
argument_list|(
name|dev
argument_list|)
expr_stmt|;
name|r600_nomm_get_vb
argument_list|(
name|dev
argument_list|)
expr_stmt|;
if|if
condition|(
operator|!
name|dev_priv
operator|->
name|blit_vb
condition|)
return|return;
name|set_shaders
argument_list|(
name|dev
argument_list|)
expr_stmt|;
name|vb
operator|=
name|r600_nomm_get_vb_ptr
argument_list|(
name|dev
argument_list|)
expr_stmt|;
block|}
name|vb
index|[
literal|0
index|]
operator|=
name|int2float
argument_list|(
name|dst_x
argument_list|)
expr_stmt|;
name|vb
index|[
literal|1
index|]
operator|=
literal|0
expr_stmt|;
name|vb
index|[
literal|2
index|]
operator|=
name|int2float
argument_list|(
name|src_x
argument_list|)
expr_stmt|;
name|vb
index|[
literal|3
index|]
operator|=
literal|0
expr_stmt|;
name|vb
index|[
literal|4
index|]
operator|=
name|int2float
argument_list|(
name|dst_x
argument_list|)
expr_stmt|;
name|vb
index|[
literal|5
index|]
operator|=
name|int2float
argument_list|(
name|h
argument_list|)
expr_stmt|;
name|vb
index|[
literal|6
index|]
operator|=
name|int2float
argument_list|(
name|src_x
argument_list|)
expr_stmt|;
name|vb
index|[
literal|7
index|]
operator|=
name|int2float
argument_list|(
name|h
argument_list|)
expr_stmt|;
name|vb
index|[
literal|8
index|]
operator|=
name|int2float
argument_list|(
name|dst_x
operator|+
name|cur_size
argument_list|)
expr_stmt|;
name|vb
index|[
literal|9
index|]
operator|=
name|int2float
argument_list|(
name|h
argument_list|)
expr_stmt|;
name|vb
index|[
literal|10
index|]
operator|=
name|int2float
argument_list|(
name|src_x
operator|+
name|cur_size
argument_list|)
expr_stmt|;
name|vb
index|[
literal|11
index|]
operator|=
name|int2float
argument_list|(
name|h
argument_list|)
expr_stmt|;
comment|/* src */
name|set_tex_resource
argument_list|(
name|dev_priv
argument_list|,
name|FMT_8
argument_list|,
name|src_x
operator|+
name|cur_size
argument_list|,
name|h
argument_list|,
name|src_x
operator|+
name|cur_size
argument_list|,
name|src_gpu_addr
argument_list|)
expr_stmt|;
name|cp_set_surface_sync
argument_list|(
name|dev_priv
argument_list|,
name|R600_TC_ACTION_ENA
argument_list|,
operator|(
name|src_x
operator|+
name|cur_size
operator|*
name|h
operator|)
argument_list|,
name|src_gpu_addr
argument_list|)
expr_stmt|;
comment|/* dst */
name|set_render_target
argument_list|(
name|dev_priv
argument_list|,
name|COLOR_8
argument_list|,
name|dst_x
operator|+
name|cur_size
argument_list|,
name|h
argument_list|,
name|dst_gpu_addr
argument_list|)
expr_stmt|;
comment|/* scissors */
name|set_scissors
argument_list|(
name|dev_priv
argument_list|,
name|dst_x
argument_list|,
literal|0
argument_list|,
name|dst_x
operator|+
name|cur_size
argument_list|,
name|h
argument_list|)
expr_stmt|;
comment|/* Vertex buffer setup */
name|vb_addr
operator|=
name|dev_priv
operator|->
name|gart_buffers_offset
operator|+
name|dev_priv
operator|->
name|blit_vb
operator|->
name|offset
operator|+
name|dev_priv
operator|->
name|blit_vb
operator|->
name|used
expr_stmt|;
name|set_vtx_resource
argument_list|(
name|dev_priv
argument_list|,
name|vb_addr
argument_list|)
expr_stmt|;
comment|/* draw */
name|draw_auto
argument_list|(
name|dev_priv
argument_list|)
expr_stmt|;
name|cp_set_surface_sync
argument_list|(
name|dev_priv
argument_list|,
name|R600_CB_ACTION_ENA
operator||
name|R600_CB0_DEST_BASE_ENA
argument_list|,
name|cur_size
operator|*
name|h
argument_list|,
name|dst_gpu_addr
argument_list|)
expr_stmt|;
name|vb
operator|+=
literal|12
expr_stmt|;
name|dev_priv
operator|->
name|blit_vb
operator|->
name|used
operator|+=
literal|12
operator|*
literal|4
expr_stmt|;
name|src_gpu_addr
operator|+=
name|cur_size
operator|*
name|h
expr_stmt|;
name|dst_gpu_addr
operator|+=
name|cur_size
operator|*
name|h
expr_stmt|;
name|size_bytes
operator|-=
name|cur_size
operator|*
name|h
expr_stmt|;
block|}
block|}
else|else
block|{
name|max_bytes
operator|=
literal|8192
operator|*
literal|4
expr_stmt|;
while|while
condition|(
name|size_bytes
condition|)
block|{
name|int
name|cur_size
init|=
name|size_bytes
decl_stmt|;
name|int
name|src_x
init|=
operator|(
name|src_gpu_addr
operator|&
literal|255
operator|)
decl_stmt|;
name|int
name|dst_x
init|=
operator|(
name|dst_gpu_addr
operator|&
literal|255
operator|)
decl_stmt|;
name|int
name|h
init|=
literal|1
decl_stmt|;
name|src_gpu_addr
operator|=
name|src_gpu_addr
operator|&
operator|~
literal|255
expr_stmt|;
name|dst_gpu_addr
operator|=
name|dst_gpu_addr
operator|&
operator|~
literal|255
expr_stmt|;
if|if
condition|(
operator|!
name|src_x
operator|&&
operator|!
name|dst_x
condition|)
block|{
name|h
operator|=
operator|(
name|cur_size
operator|/
name|max_bytes
operator|)
expr_stmt|;
if|if
condition|(
name|h
operator|>
literal|8192
condition|)
name|h
operator|=
literal|8192
expr_stmt|;
if|if
condition|(
name|h
operator|==
literal|0
condition|)
name|h
operator|=
literal|1
expr_stmt|;
else|else
name|cur_size
operator|=
name|max_bytes
expr_stmt|;
block|}
else|else
block|{
if|if
condition|(
name|cur_size
operator|>
name|max_bytes
condition|)
name|cur_size
operator|=
name|max_bytes
expr_stmt|;
if|if
condition|(
name|cur_size
operator|>
operator|(
name|max_bytes
operator|-
name|dst_x
operator|)
condition|)
name|cur_size
operator|=
operator|(
name|max_bytes
operator|-
name|dst_x
operator|)
expr_stmt|;
if|if
condition|(
name|cur_size
operator|>
operator|(
name|max_bytes
operator|-
name|src_x
operator|)
condition|)
name|cur_size
operator|=
operator|(
name|max_bytes
operator|-
name|src_x
operator|)
expr_stmt|;
block|}
if|if
condition|(
operator|(
name|dev_priv
operator|->
name|blit_vb
operator|->
name|used
operator|+
literal|48
operator|)
operator|>
name|dev_priv
operator|->
name|blit_vb
operator|->
name|total
condition|)
block|{
name|r600_nomm_put_vb
argument_list|(
name|dev
argument_list|)
expr_stmt|;
name|r600_nomm_get_vb
argument_list|(
name|dev
argument_list|)
expr_stmt|;
if|if
condition|(
operator|!
name|dev_priv
operator|->
name|blit_vb
condition|)
return|return;
name|set_shaders
argument_list|(
name|dev
argument_list|)
expr_stmt|;
name|vb
operator|=
name|r600_nomm_get_vb_ptr
argument_list|(
name|dev
argument_list|)
expr_stmt|;
block|}
name|vb
index|[
literal|0
index|]
operator|=
name|int2float
argument_list|(
name|dst_x
operator|/
literal|4
argument_list|)
expr_stmt|;
name|vb
index|[
literal|1
index|]
operator|=
literal|0
expr_stmt|;
name|vb
index|[
literal|2
index|]
operator|=
name|int2float
argument_list|(
name|src_x
operator|/
literal|4
argument_list|)
expr_stmt|;
name|vb
index|[
literal|3
index|]
operator|=
literal|0
expr_stmt|;
name|vb
index|[
literal|4
index|]
operator|=
name|int2float
argument_list|(
name|dst_x
operator|/
literal|4
argument_list|)
expr_stmt|;
name|vb
index|[
literal|5
index|]
operator|=
name|int2float
argument_list|(
name|h
argument_list|)
expr_stmt|;
name|vb
index|[
literal|6
index|]
operator|=
name|int2float
argument_list|(
name|src_x
operator|/
literal|4
argument_list|)
expr_stmt|;
name|vb
index|[
literal|7
index|]
operator|=
name|int2float
argument_list|(
name|h
argument_list|)
expr_stmt|;
name|vb
index|[
literal|8
index|]
operator|=
name|int2float
argument_list|(
operator|(
name|dst_x
operator|+
name|cur_size
operator|)
operator|/
literal|4
argument_list|)
expr_stmt|;
name|vb
index|[
literal|9
index|]
operator|=
name|int2float
argument_list|(
name|h
argument_list|)
expr_stmt|;
name|vb
index|[
literal|10
index|]
operator|=
name|int2float
argument_list|(
operator|(
name|src_x
operator|+
name|cur_size
operator|)
operator|/
literal|4
argument_list|)
expr_stmt|;
name|vb
index|[
literal|11
index|]
operator|=
name|int2float
argument_list|(
name|h
argument_list|)
expr_stmt|;
comment|/* src */
name|set_tex_resource
argument_list|(
name|dev_priv
argument_list|,
name|FMT_8_8_8_8
argument_list|,
operator|(
name|src_x
operator|+
name|cur_size
operator|)
operator|/
literal|4
argument_list|,
name|h
argument_list|,
operator|(
name|src_x
operator|+
name|cur_size
operator|)
operator|/
literal|4
argument_list|,
name|src_gpu_addr
argument_list|)
expr_stmt|;
name|cp_set_surface_sync
argument_list|(
name|dev_priv
argument_list|,
name|R600_TC_ACTION_ENA
argument_list|,
operator|(
name|src_x
operator|+
name|cur_size
operator|*
name|h
operator|)
argument_list|,
name|src_gpu_addr
argument_list|)
expr_stmt|;
comment|/* dst */
name|set_render_target
argument_list|(
name|dev_priv
argument_list|,
name|COLOR_8_8_8_8
argument_list|,
operator|(
name|dst_x
operator|+
name|cur_size
operator|)
operator|/
literal|4
argument_list|,
name|h
argument_list|,
name|dst_gpu_addr
argument_list|)
expr_stmt|;
comment|/* scissors */
name|set_scissors
argument_list|(
name|dev_priv
argument_list|,
operator|(
name|dst_x
operator|/
literal|4
operator|)
argument_list|,
literal|0
argument_list|,
operator|(
name|dst_x
operator|+
name|cur_size
operator|/
literal|4
operator|)
argument_list|,
name|h
argument_list|)
expr_stmt|;
comment|/* Vertex buffer setup */
name|vb_addr
operator|=
name|dev_priv
operator|->
name|gart_buffers_offset
operator|+
name|dev_priv
operator|->
name|blit_vb
operator|->
name|offset
operator|+
name|dev_priv
operator|->
name|blit_vb
operator|->
name|used
expr_stmt|;
name|set_vtx_resource
argument_list|(
name|dev_priv
argument_list|,
name|vb_addr
argument_list|)
expr_stmt|;
comment|/* draw */
name|draw_auto
argument_list|(
name|dev_priv
argument_list|)
expr_stmt|;
name|cp_set_surface_sync
argument_list|(
name|dev_priv
argument_list|,
name|R600_CB_ACTION_ENA
operator||
name|R600_CB0_DEST_BASE_ENA
argument_list|,
name|cur_size
operator|*
name|h
argument_list|,
name|dst_gpu_addr
argument_list|)
expr_stmt|;
name|vb
operator|+=
literal|12
expr_stmt|;
name|dev_priv
operator|->
name|blit_vb
operator|->
name|used
operator|+=
literal|12
operator|*
literal|4
expr_stmt|;
name|src_gpu_addr
operator|+=
name|cur_size
operator|*
name|h
expr_stmt|;
name|dst_gpu_addr
operator|+=
name|cur_size
operator|*
name|h
expr_stmt|;
name|size_bytes
operator|-=
name|cur_size
operator|*
name|h
expr_stmt|;
block|}
block|}
block|}
end_function

begin_function
name|void
name|r600_blit_swap
parameter_list|(
name|struct
name|drm_device
modifier|*
name|dev
parameter_list|,
name|uint64_t
name|src_gpu_addr
parameter_list|,
name|uint64_t
name|dst_gpu_addr
parameter_list|,
name|int
name|sx
parameter_list|,
name|int
name|sy
parameter_list|,
name|int
name|dx
parameter_list|,
name|int
name|dy
parameter_list|,
name|int
name|w
parameter_list|,
name|int
name|h
parameter_list|,
name|int
name|src_pitch
parameter_list|,
name|int
name|dst_pitch
parameter_list|,
name|int
name|cpp
parameter_list|)
block|{
name|drm_radeon_private_t
modifier|*
name|dev_priv
init|=
name|dev
operator|->
name|dev_private
decl_stmt|;
name|int
name|cb_format
decl_stmt|,
name|tex_format
decl_stmt|;
name|int
name|sx2
decl_stmt|,
name|sy2
decl_stmt|,
name|dx2
decl_stmt|,
name|dy2
decl_stmt|;
name|u64
name|vb_addr
decl_stmt|;
name|u32
modifier|*
name|vb
decl_stmt|;
if|if
condition|(
operator|(
name|dev_priv
operator|->
name|blit_vb
operator|->
name|used
operator|+
literal|48
operator|)
operator|>
name|dev_priv
operator|->
name|blit_vb
operator|->
name|total
condition|)
block|{
name|r600_nomm_put_vb
argument_list|(
name|dev
argument_list|)
expr_stmt|;
name|r600_nomm_get_vb
argument_list|(
name|dev
argument_list|)
expr_stmt|;
if|if
condition|(
operator|!
name|dev_priv
operator|->
name|blit_vb
condition|)
return|return;
name|set_shaders
argument_list|(
name|dev
argument_list|)
expr_stmt|;
block|}
name|vb
operator|=
name|r600_nomm_get_vb_ptr
argument_list|(
name|dev
argument_list|)
expr_stmt|;
name|sx2
operator|=
name|sx
operator|+
name|w
expr_stmt|;
name|sy2
operator|=
name|sy
operator|+
name|h
expr_stmt|;
name|dx2
operator|=
name|dx
operator|+
name|w
expr_stmt|;
name|dy2
operator|=
name|dy
operator|+
name|h
expr_stmt|;
name|vb
index|[
literal|0
index|]
operator|=
name|int2float
argument_list|(
name|dx
argument_list|)
expr_stmt|;
name|vb
index|[
literal|1
index|]
operator|=
name|int2float
argument_list|(
name|dy
argument_list|)
expr_stmt|;
name|vb
index|[
literal|2
index|]
operator|=
name|int2float
argument_list|(
name|sx
argument_list|)
expr_stmt|;
name|vb
index|[
literal|3
index|]
operator|=
name|int2float
argument_list|(
name|sy
argument_list|)
expr_stmt|;
name|vb
index|[
literal|4
index|]
operator|=
name|int2float
argument_list|(
name|dx
argument_list|)
expr_stmt|;
name|vb
index|[
literal|5
index|]
operator|=
name|int2float
argument_list|(
name|dy2
argument_list|)
expr_stmt|;
name|vb
index|[
literal|6
index|]
operator|=
name|int2float
argument_list|(
name|sx
argument_list|)
expr_stmt|;
name|vb
index|[
literal|7
index|]
operator|=
name|int2float
argument_list|(
name|sy2
argument_list|)
expr_stmt|;
name|vb
index|[
literal|8
index|]
operator|=
name|int2float
argument_list|(
name|dx2
argument_list|)
expr_stmt|;
name|vb
index|[
literal|9
index|]
operator|=
name|int2float
argument_list|(
name|dy2
argument_list|)
expr_stmt|;
name|vb
index|[
literal|10
index|]
operator|=
name|int2float
argument_list|(
name|sx2
argument_list|)
expr_stmt|;
name|vb
index|[
literal|11
index|]
operator|=
name|int2float
argument_list|(
name|sy2
argument_list|)
expr_stmt|;
switch|switch
condition|(
name|cpp
condition|)
block|{
case|case
literal|4
case|:
name|cb_format
operator|=
name|COLOR_8_8_8_8
expr_stmt|;
name|tex_format
operator|=
name|FMT_8_8_8_8
expr_stmt|;
break|break;
case|case
literal|2
case|:
name|cb_format
operator|=
name|COLOR_5_6_5
expr_stmt|;
name|tex_format
operator|=
name|FMT_5_6_5
expr_stmt|;
break|break;
default|default:
name|cb_format
operator|=
name|COLOR_8
expr_stmt|;
name|tex_format
operator|=
name|FMT_8
expr_stmt|;
break|break;
block|}
comment|/* src */
name|set_tex_resource
argument_list|(
name|dev_priv
argument_list|,
name|tex_format
argument_list|,
name|src_pitch
operator|/
name|cpp
argument_list|,
name|sy2
argument_list|,
name|src_pitch
operator|/
name|cpp
argument_list|,
name|src_gpu_addr
argument_list|)
expr_stmt|;
name|cp_set_surface_sync
argument_list|(
name|dev_priv
argument_list|,
name|R600_TC_ACTION_ENA
argument_list|,
name|src_pitch
operator|*
name|sy2
argument_list|,
name|src_gpu_addr
argument_list|)
expr_stmt|;
comment|/* dst */
name|set_render_target
argument_list|(
name|dev_priv
argument_list|,
name|cb_format
argument_list|,
name|dst_pitch
operator|/
name|cpp
argument_list|,
name|dy2
argument_list|,
name|dst_gpu_addr
argument_list|)
expr_stmt|;
comment|/* scissors */
name|set_scissors
argument_list|(
name|dev_priv
argument_list|,
name|dx
argument_list|,
name|dy
argument_list|,
name|dx2
argument_list|,
name|dy2
argument_list|)
expr_stmt|;
comment|/* Vertex buffer setup */
name|vb_addr
operator|=
name|dev_priv
operator|->
name|gart_buffers_offset
operator|+
name|dev_priv
operator|->
name|blit_vb
operator|->
name|offset
operator|+
name|dev_priv
operator|->
name|blit_vb
operator|->
name|used
expr_stmt|;
name|set_vtx_resource
argument_list|(
name|dev_priv
argument_list|,
name|vb_addr
argument_list|)
expr_stmt|;
comment|/* draw */
name|draw_auto
argument_list|(
name|dev_priv
argument_list|)
expr_stmt|;
name|cp_set_surface_sync
argument_list|(
name|dev_priv
argument_list|,
name|R600_CB_ACTION_ENA
operator||
name|R600_CB0_DEST_BASE_ENA
argument_list|,
name|dst_pitch
operator|*
name|dy2
argument_list|,
name|dst_gpu_addr
argument_list|)
expr_stmt|;
name|dev_priv
operator|->
name|blit_vb
operator|->
name|used
operator|+=
literal|12
operator|*
literal|4
expr_stmt|;
block|}
end_function

end_unit

