
---------- Begin Simulation Statistics ----------
final_tick                                36301665000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 176393                       # Simulator instruction rate (inst/s)
host_mem_usage                                4481052                       # Number of bytes of host memory used
host_op_rate                                   358095                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    77.06                       # Real time elapsed on the host
host_tick_rate                              471055282                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    13593659                       # Number of instructions simulated
sim_ops                                      27596393                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.036302                       # Number of seconds simulated
sim_ticks                                 36301665000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               92                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted              285                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             54                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              54                       # Number of indirect misses.
system.cpu0.branchPred.lookups                    285                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           39                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                   10000000                       # Number of instructions committed
system.cpu0.committedOps                     20977542                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              7.260333                       # CPI: cycles per instruction
system.cpu0.discardedOps                      5690405                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    2459312                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                        35067                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    1493539                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                          536                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                29                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       32077702                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.137735                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    5355348                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          604                       # TLB misses on write requests
system.cpu0.numCycles                        72603330                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass             692868      3.30%      3.30% # Class of committed instruction
system.cpu0.op_class_0::IntAlu               16308207     77.74%     81.04% # Class of committed instruction
system.cpu0.op_class_0::IntMult                  2368      0.01%     81.06% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                 162889      0.78%     81.83% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                25090      0.12%     81.95% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     81.95% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                 2096      0.01%     81.96% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     81.96% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     81.96% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     81.96% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     81.96% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     81.96% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                 24906      0.12%     82.08% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     82.08% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                 86613      0.41%     82.49% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                  6936      0.03%     82.53% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                 95642      0.46%     82.98% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                89955      0.43%     83.41% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     83.41% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     83.41% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                6163      0.03%     83.44% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     83.44% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     83.44% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     83.44% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd             1714      0.01%     83.45% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     83.45% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     83.45% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt             8287      0.04%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult              82      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::MemRead               1890985      9.01%     92.50% # Class of committed instruction
system.cpu0.op_class_0::MemWrite              1365189      6.51%     99.01% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead           156640      0.75%     99.76% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           50912      0.24%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                20977542                       # Class of committed instruction
system.cpu0.tickCycles                       40525628                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   92                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               30                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               68                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             21                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              21                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     68                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           12                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                    3593659                       # Number of instructions committed
system.cpu1.committedOps                      6618851                       # Number of ops (including micro ops) committed
system.cpu1.cpi                             20.203177                       # CPI: cycles per instruction
system.cpu1.discardedOps                      2114186                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                     588205                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                         2028                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    3168044                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                        11944                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       61702579                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.049497                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    1361045                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          194                       # TLB misses on write requests
system.cpu1.numCycles                        72603330                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass               2098      0.03%      0.03% # Class of committed instruction
system.cpu1.op_class_0::IntAlu                3243464     49.00%     49.04% # Class of committed instruction
system.cpu1.op_class_0::IntMult                   641      0.01%     49.04% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1317      0.02%     49.06% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                  189      0.00%     49.07% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     49.07% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                   96      0.00%     49.07% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     49.07% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     49.07% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     49.07% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     49.07% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     49.07% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                   916      0.01%     49.08% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     49.08% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                   943      0.01%     49.10% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     0      0.00%     49.10% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1230      0.02%     49.12% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                  843      0.01%     49.13% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     49.13% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     49.13% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 388      0.01%     49.13% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     49.13% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     49.13% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     49.13% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     49.13% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     49.13% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     49.13% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     49.13% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     49.13% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     49.13% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     49.13% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     49.13% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     49.13% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     49.13% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     49.13% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     49.13% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     49.13% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     49.13% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     49.13% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     49.13% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     49.13% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     49.13% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     49.13% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     49.13% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     49.13% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     49.13% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     49.13% # Class of committed instruction
system.cpu1.op_class_0::MemRead                199681      3.02%     52.15% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               133412      2.02%     54.17% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead             1610      0.02%     54.19% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite         3032023     45.81%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                 6618851                       # Class of committed instruction
system.cpu1.tickCycles                       10900751                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   30                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       467236                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        935513                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1939204                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          217                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      3878473                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            217                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              68635                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       402158                       # Transaction distribution
system.membus.trans_dist::CleanEvict            65078                       # Transaction distribution
system.membus.trans_dist::ReadExReq            399642                       # Transaction distribution
system.membus.trans_dist::ReadExResp           399642                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         68635                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1403790                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1403790                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1403790                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     55707840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     55707840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                55707840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            468277                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  468277    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              468277                       # Request fanout histogram
system.membus.reqLayer4.occupancy          2741024500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               7.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2483294500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.8                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  36301665000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      4214261                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         4214261                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      4214261                       # number of overall hits
system.cpu0.icache.overall_hits::total        4214261                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      1140928                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       1140928                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      1140928                       # number of overall misses
system.cpu0.icache.overall_misses::total      1140928                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  18021774500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  18021774500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  18021774500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  18021774500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      5355189                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      5355189                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      5355189                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      5355189                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.213051                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.213051                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.213051                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.213051                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 15795.715856                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 15795.715856                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 15795.715856                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 15795.715856                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      1140911                       # number of writebacks
system.cpu0.icache.writebacks::total          1140911                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst      1140928                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      1140928                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst      1140928                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      1140928                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  16880847500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  16880847500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  16880847500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  16880847500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.213051                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.213051                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.213051                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.213051                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 14795.716732                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 14795.716732                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 14795.716732                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 14795.716732                       # average overall mshr miss latency
system.cpu0.icache.replacements               1140911                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      4214261                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        4214261                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      1140928                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      1140928                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  18021774500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  18021774500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      5355189                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      5355189                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.213051                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.213051                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 15795.715856                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 15795.715856                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst      1140928                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      1140928                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  16880847500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  16880847500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.213051                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.213051                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 14795.716732                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 14795.716732                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  36301665000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999620                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            5355188                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          1140927                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             4.693717                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999620                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999976                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         43982439                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        43982439                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36301665000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36301665000                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  36301665000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36301665000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  36301665000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36301665000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      3327252                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         3327252                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      3328202                       # number of overall hits
system.cpu0.dcache.overall_hits::total        3328202                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       462193                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        462193                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       463297                       # number of overall misses
system.cpu0.dcache.overall_misses::total       463297                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  10824695999                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  10824695999                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  10824695999                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  10824695999                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      3789445                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      3789445                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      3791499                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      3791499                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.121969                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.121969                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.122194                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.122194                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 23420.294117                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 23420.294117                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 23364.485414                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 23364.485414                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs           68                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs           34                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       183470                       # number of writebacks
system.cpu0.dcache.writebacks::total           183470                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data        76427                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        76427                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data        76427                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        76427                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       385766                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       385766                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       386804                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       386804                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data   8232899000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   8232899000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data   8278177500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   8278177500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.101800                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.101800                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.102019                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.102019                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 21341.691595                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 21341.691595                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 21401.478527                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 21401.478527                       # average overall mshr miss latency
system.cpu0.dcache.replacements                386788                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      2074735                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2074735                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       297609                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       297609                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   6207420000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   6207420000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      2372344                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2372344                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.125449                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.125449                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 20857.635354                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 20857.635354                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data        12926                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        12926                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       284683                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       284683                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   5625762500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5625762500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.120001                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.120001                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 19761.497877                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 19761.497877                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1252517                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1252517                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       164584                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       164584                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   4617275999                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   4617275999                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1417101                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1417101                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.116141                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.116141                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 28054.221546                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 28054.221546                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data        63501                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        63501                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       101083                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       101083                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   2607136500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   2607136500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.071331                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.071331                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 25792.037237                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 25792.037237                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.cpu0.data          950                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total          950                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data         1104                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total         1104                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data         2054                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total         2054                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data     0.537488                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.537488                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.cpu0.data         1038                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total         1038                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.cpu0.data     45278500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total     45278500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.cpu0.data     0.505355                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.505355                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu0.data 43620.905588                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 43620.905588                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  36301665000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999643                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            3715006                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           386804                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             9.604363                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999643                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999978                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999978                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         30718796                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        30718796                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36301665000                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  36301665000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36301665000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      1352107                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1352107                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      1352107                       # number of overall hits
system.cpu1.icache.overall_hits::total        1352107                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         8895                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          8895                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         8895                       # number of overall misses
system.cpu1.icache.overall_misses::total         8895                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    245690000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    245690000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    245690000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    245690000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      1361002                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1361002                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      1361002                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1361002                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.006536                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.006536                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.006536                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.006536                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 27621.135469                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 27621.135469                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 27621.135469                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 27621.135469                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         8879                       # number of writebacks
system.cpu1.icache.writebacks::total             8879                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         8895                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         8895                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         8895                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         8895                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    236795000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    236795000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    236795000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    236795000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.006536                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.006536                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.006536                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.006536                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 26621.135469                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 26621.135469                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 26621.135469                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 26621.135469                       # average overall mshr miss latency
system.cpu1.icache.replacements                  8879                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      1352107                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1352107                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         8895                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         8895                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    245690000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    245690000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      1361002                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1361002                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.006536                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.006536                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 27621.135469                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 27621.135469                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         8895                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         8895                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    236795000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    236795000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.006536                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.006536                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 26621.135469                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 26621.135469                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  36301665000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999601                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            1361002                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             8895                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           153.007532                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            92500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999601                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999975                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999975                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         10896911                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        10896911                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36301665000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36301665000                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  36301665000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36301665000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  36301665000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36301665000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      2958336                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2958336                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      2958336                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2958336                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       786846                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        786846                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       786846                       # number of overall misses
system.cpu1.dcache.overall_misses::total       786846                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  64150349000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  64150349000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  64150349000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  64150349000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      3745182                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      3745182                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      3745182                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      3745182                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.210096                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.210096                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.210096                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.210096                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 81528.468087                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 81528.468087                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 81528.468087                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 81528.468087                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       388277                       # number of writebacks
system.cpu1.dcache.writebacks::total           388277                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       384204                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       384204                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       384204                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       384204                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       402642                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       402642                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       402642                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       402642                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  31916150500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  31916150500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  31916150500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  31916150500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.107509                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.107509                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.107509                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.107509                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 79266.818911                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 79266.818911                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 79266.818911                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 79266.818911                       # average overall mshr miss latency
system.cpu1.dcache.replacements                402626                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data       569268                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         569268                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data        16402                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        16402                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data    427973500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    427973500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data       585670                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       585670                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.028006                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.028006                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 26092.763078                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 26092.763078                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          303                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          303                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data        16099                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        16099                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data    398440500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    398440500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.027488                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.027488                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 24749.394372                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 24749.394372                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2389068                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2389068                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       770444                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       770444                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  63722375500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  63722375500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3159512                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3159512                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.243849                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.243849                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 82708.640083                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 82708.640083                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       383901                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       383901                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       386543                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       386543                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  31517710000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  31517710000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.122343                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.122343                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 81537.396874                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 81537.396874                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  36301665000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999628                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            3360978                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           402642                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.347311                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999628                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999977                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999977                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         30364098                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        30364098                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36301665000                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  36301665000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36301665000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst             1103485                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              342028                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                7135                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               18344                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1470992                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst            1103485                       # number of overall hits
system.l2.overall_hits::.cpu0.data             342028                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               7135                       # number of overall hits
system.l2.overall_hits::.cpu1.data              18344                       # number of overall hits
system.l2.overall_hits::total                 1470992                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             37443                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data             44776                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1760                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            384298                       # number of demand (read+write) misses
system.l2.demand_misses::total                 468277                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            37443                       # number of overall misses
system.l2.overall_misses::.cpu0.data            44776                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1760                       # number of overall misses
system.l2.overall_misses::.cpu1.data           384298                       # number of overall misses
system.l2.overall_misses::total                468277                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   3348975500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   4038717500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    144308500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  31032352500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      38564354000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   3348975500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   4038717500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    144308500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  31032352500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     38564354000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst         1140928                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          386804                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            8895                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          402642                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1939269                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        1140928                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         386804                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           8895                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         402642                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1939269                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.032818                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.115759                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.197864                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.954441                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.241471                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.032818                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.115759                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.197864                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.954441                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.241471                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 89441.965120                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 90198.264695                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 81993.465909                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 80750.752021                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82353.722263                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 89441.965120                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 90198.264695                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 81993.465909                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 80750.752021                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82353.722263                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              402158                       # number of writebacks
system.l2.writebacks::total                    402158                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst        37443                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data        44776                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1760                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       384298                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            468277                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        37443                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data        44776                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1760                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       384298                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           468277                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2974545500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   3590957500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    126708500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  27189372500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  33881584000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2974545500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   3590957500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    126708500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  27189372500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  33881584000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.032818                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.115759                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.197864                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.954441                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.241471                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.032818                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.115759                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.197864                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.954441                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.241471                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 79441.965120                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 80198.264695                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 71993.465909                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 70750.752021                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72353.722263                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 79441.965120                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 80198.264695                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 71993.465909                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 70750.752021                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72353.722263                       # average overall mshr miss latency
system.l2.replacements                         467437                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       571747                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           571747                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       571747                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       571747                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1149790                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1149790                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1149790                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1149790                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           16                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            16                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data            82901                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             5114                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 88015                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          18213                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         381429                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              399642                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   1555739500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  30798203000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   32353942500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       101114                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       386543                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            487657                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.180123                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.986770                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.819515                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 85419.178609                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 80744.261711                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80957.313045                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        18213                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       381429                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         399642                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   1373609500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  26983913000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  28357522500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.180123                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.986770                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.819515                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 75419.178609                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 70744.261711                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70957.313045                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst       1103485                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          7135                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1110620                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        37443                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1760                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            39203                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   3348975500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    144308500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3493284000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst      1140928                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         8895                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1149823                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.032818                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.197864                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.034095                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 89441.965120                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 81993.465909                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89107.568298                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        37443                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1760                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        39203                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2974545500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    126708500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   3101254000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.032818                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.197864                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.034095                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 79441.965120                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 71993.465909                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79107.568298                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       259127                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        13230                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            272357                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data        26563                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         2869                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           29432                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data   2482978000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    234149500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2717127500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       285690                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data        16099                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        301789                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.092978                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.178210                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.097525                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 93475.059293                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 81613.628442                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 92318.819652                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data        26563                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         2869                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        29432                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data   2217348000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    205459500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2422807500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.092978                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.178210                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.097525                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 83475.059293                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 71613.628442                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82318.819652                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  36301665000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.311060                       # Cycle average of tags in use
system.l2.tags.total_refs                     3878457                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    468461                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.279146                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       2.305730                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst      288.599029                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      350.105264                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        2.546368                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      379.754670                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002252                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.281835                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.341900                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.002487                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.370854                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999327                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          132                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          332                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          114                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          262                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          184                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  31496245                       # Number of tag accesses
system.l2.tags.data_accesses                 31496245                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36301665000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst       2396352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data       2865664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        112640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      24595072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           29969728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2396352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       112640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2508992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     25738112                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        25738112                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          37443                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          44776                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1760                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         384298                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              468277                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       402158                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             402158                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         66012179                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         78940291                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          3102888                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        677519117                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             825574474                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     66012179                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      3102888                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         69115067                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      709006378                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            709006378                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      709006378                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        66012179                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        78940291                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         3102888                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       677519117                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1534580852                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    402157.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     37443.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     43998.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1760.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    384253.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000264762500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        25076                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        25076                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1310520                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             377751                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      468277                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     402158                       # Number of write requests accepted
system.mem_ctrls.readBursts                    468277                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   402158                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    823                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             31375                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             26998                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             31756                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             28156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             29803                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             30438                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             32027                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             32115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             26702                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             26645                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            30238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            29083                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            27516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            26717                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            29956                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            27929                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             25027                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             24654                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             26095                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             25414                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             26137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             25427                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             25714                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             24925                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             25228                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             24381                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            24892                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            24598                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            24843                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            25130                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            24839                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            24823                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.14                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.94                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   5799877000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2337270000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             14564639500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12407.37                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31157.37                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   390662                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  365829                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.57                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.97                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                468277                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               402158                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  413956                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   51271                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2159                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      67                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  23651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  25224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  25328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  25212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  25222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  25250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  25179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  25186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  25237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  25251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  25157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  25195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  25160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  25100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  25085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  25076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       113087                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    492.122631                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   262.623771                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   436.551156                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        41181     36.42%     36.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        13474     11.91%     48.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5522      4.88%     53.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3287      2.91%     56.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2434      2.15%     58.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2260      2.00%     60.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2263      2.00%     62.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2677      2.37%     64.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        39989     35.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       113087                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        25076                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.640932                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.246167                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      9.108004                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          24835     99.04%     99.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           186      0.74%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            30      0.12%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           10      0.04%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            5      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            2      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            3      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-863            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         25076                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        25076                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.036330                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.033646                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.309498                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            24708     98.53%     98.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               26      0.10%     98.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              159      0.63%     99.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              165      0.66%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               18      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         25076                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               29917056                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   52672                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                25736128                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                29969728                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             25738112                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       824.12                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       708.95                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    825.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    709.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.98                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.44                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.54                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   36301646000                       # Total gap between requests
system.mem_ctrls.avgGap                      41705.18                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2396352                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data      2815872                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       112640                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     24592192                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     25736128                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 66012178.780229508877                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 77568673.502992227674                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 3102887.980482438114                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 677439781.343362689018                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 708951724.390603065491                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        37443                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data        44776                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1760                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       384298                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       402158                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1430411500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   1745250500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     54531000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  11334446500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 900464314250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     38202.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     38977.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     30983.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     29493.90                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2239080.94                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.99                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            364903980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            193943475                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1604972040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1037391480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2865451680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      14971395990                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1332348000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        22370406645                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        616.236380                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3298966000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1212120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  31790579000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            442558620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            235221690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1732649520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1061711460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2865451680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      15290716260                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1063446720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        22691755950                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        625.088572                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2601494500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1212120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  32488050500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  36301665000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp           1451611                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       973905                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1149790                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          282946                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           487657                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          487657                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1149823                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       301789                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      3422766                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1160396                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        26669                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1207910                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               5817741                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    146037632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     36497536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1137536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     50618816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              234291520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          467437                       # Total snoops (count)
system.tol2bus.snoopTraffic                  25738112                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2406706                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000090                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.009495                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2406489     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    217      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2406706                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3660773500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         608205997                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          13363957                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         580271369                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1711439402                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.7                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  36301665000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
