--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml PmodJSTK_Demo.twx PmodJSTK_Demo.ncd -o PmodJSTK_Demo.twr
PmodJSTK_Demo.pcf -ucf Nexys3_Master.ucf

Design file:              PmodJSTK_Demo.ncd
Physical constraint file: PmodJSTK_Demo.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RST         |    9.731(R)|      SLOW  |   -1.799(R)|      FAST  |CLK_BUFGP         |   0.000|
SW<0>       |    3.441(R)|      SLOW  |   -0.957(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
Hsync       |        10.172(R)|      SLOW  |         4.987(R)|      FAST  |CLK_BUFGP         |   0.000|
SCLK        |         9.538(R)|      SLOW  |         5.405(R)|      FAST  |CLK_BUFGP         |   0.000|
Vsync       |        10.030(R)|      SLOW  |         5.084(R)|      FAST  |CLK_BUFGP         |   0.000|
vgaGreen<0> |        16.457(R)|      SLOW  |         5.565(R)|      FAST  |CLK_BUFGP         |   0.000|
vgaGreen<1> |        16.696(R)|      SLOW  |         5.769(R)|      FAST  |CLK_BUFGP         |   0.000|
vgaGreen<2> |        16.863(R)|      SLOW  |         5.898(R)|      FAST  |CLK_BUFGP         |   0.000|
vgaRed<0>   |        19.958(R)|      SLOW  |         5.075(R)|      FAST  |CLK_BUFGP         |   0.000|
vgaRed<1>   |        20.285(R)|      SLOW  |         5.274(R)|      FAST  |CLK_BUFGP         |   0.000|
vgaRed<2>   |        19.889(R)|      SLOW  |         5.021(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    7.313|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Mar 11 17:21:47 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 240 MB



