Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 42299c42ff3f42f6997f5dae676fadaa --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PC_somador
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.ex_memory
Compiling module xil_defaultlib.Bloco_de_Controle
Compiling module xil_defaultlib.Unidade_controladora
Compiling module xil_defaultlib.banco_registradores
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.zero
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.decoder_7seg
Compiling module xil_defaultlib.super_top_level
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
