set architecture "LIFCL"
set device "LIFCL-40"
set package "CABGA256"
set speed "7_High-Performance_1.0V"
set WRAPPER_INST "lscc_pll_inst"
set INTFBKDEL_SEL "DISABLED"
set PMU_WAITFORLOCK "ENABLED"
set REF_OSC_CTRL "3P2"
set REF_COUNTS "0000"
set EN_REFCLK_MON 0
set FVCO 1406.250000
set CLKI_FREQ 156.250000
set CLKI_DIVIDER_ACTUAL_STR "1"
set FRAC_N_EN 0
set FBK_MODE "CLKOS2"
set FBCLK_DIVIDER_ACTUAL_STR "1"
set SSC_N_CODE_STR "0b000000001"
set SSC_F_CODE_STR "0b000000000000000"
set SS_EN 0
set SSC_PROFILE "DOWN"
set SSC_TBASE_STR "0b000000000000"
set SSC_STEP_IN_STR "0b0000000"
set SSC_REG_WEIGHTING_SEL_STR "0b000"
set CLKOP_BYPASS 0
set ENCLKOP_EN 0
set CLKOP_FREQ_ACTUAL 156.250000
set CLKOP_PHASE_ACTUAL 0.000000
set DIVOP_ACTUAL_STR "8"
set DELA "8"
set PHIA "0"
set TRIM_EN_P 0
set CLKOP_TRIM_MODE "Falling"
set CLKOP_TRIM "0b0000"
set CLKOS_EN 1
set CLKOS_BYPASS 0
set ENCLKOS_EN 0
set CLKOS_FREQ_ACTUAL 468.750000
set CLKOS_PHASE_ACTUAL 0.000000
set DIVOS_ACTUAL_STR "2"
set DELB "2"
set PHIB "0"
set TRIM_EN_S 0
set CLKOS_TRIM_MODE "Falling"
set CLKOS_TRIM "0b0000"
set CLKOS2_EN 1
set CLKOS2_BYPASS 0
set ENCLKOS2_EN 0
set CLKOS2_FREQ_ACTUAL 156.250000
set CLKOS2_PHASE_ACTUAL 0.000000
set DIVOS2_ACTUAL_STR "8"
set DELC "8"
set PHIC "0"
set CLKOS3_EN 0
set CLKOS3_BYPASS 0
set ENCLKOS3_EN 0
set CLKOS3_FREQ_ACTUAL 100.000000
set CLKOS3_PHASE_ACTUAL 0.000000
set DIVOS3_ACTUAL_STR "7"
set DELD "7"
set PHID "0"
set CLKOS4_EN 0
set CLKOS4_BYPASS 0
set ENCLKOS4_EN 0
set CLKOS4_FREQ_ACTUAL 100.000000
set CLKOS4_PHASE_ACTUAL 0.000000
set DIVOS4_ACTUAL_STR "7"
set DELE "7"
set PHIE "0"
set CLKOS5_EN 0
set CLKOS5_BYPASS 0
set ENCLKOS5_EN 0
set CLKOS5_FREQ_ACTUAL 100.000000
set CLKOS5_PHASE_ACTUAL 0.000000
set DIVOS5_ACTUAL_STR "7"
set DELF "7"
set PHIF "0"
set PLL_REFCLK_FROM_PIN 1
set IO_TYPE "LVDS"
set DYN_PORTS_EN 0
set PLL_RST 1
set LOCK_EN 1
set PLL_LOCK_STICKY 0
set LMMI_EN 0
set APB_EN 0
set LEGACY_EN 0
set POWERDOWN_EN 0
set IPI_CMP "0b0001"
set CSET "8P"
set CRIPPLE "1P"
set IPP_CTRL "0b0100"
set IPP_SEL "0b0111"
set BW_CTL_BIAS "0b0101"
set V2I_PP_RES "9K"
set KP_VCO "0b00011"
set V2I_KVCO_SEL "60"
set V2I_1V_EN "ENABLED"


set CLK_PERIOD [expr {double(round(1000000/$CLKI_FREQ))/1000}]
create_clock -name {clki_i} -period $CLK_PERIOD [get_ports clki_i]

# IO_TYPE constraint - Refclk
if {$PLL_REFCLK_FROM_PIN} {
  ldc_set_port -iobuf IO_TYPE=$IO_TYPE [get_ports clki_i]
}
