

================================================================
== Vitis HLS Report for 'ConvertWeightToStream'
================================================================
* Date:           Tue Feb 25 14:23:54 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        SDA
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p_CIV-fsvh2892-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1038|     9230|  10.380 us|  92.300 us|  1038|  9230|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                                                              |                                                                                   |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                                           Instance                                           |                                       Module                                      |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_ConvertWeightToStream_Pipeline_VITIS_LOOP_243_5_VITIS_LOOP_246_6_VITIS_LOOP_249_s_fu_120  |ConvertWeightToStream_Pipeline_VITIS_LOOP_243_5_VITIS_LOOP_246_6_VITIS_LOOP_249_s  |     1035|     1035|  10.350 us|  10.350 us|  1035|  1035|       no|
        |grp_ConvertWeightToStream_Pipeline_VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_s_fu_132  |ConvertWeightToStream_Pipeline_VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_s  |     9227|     9227|  92.270 us|  92.270 us|  9227|  9227|       no|
        +----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      67|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|    34|     1138|    2269|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     118|    -|
|Register             |        -|     -|      517|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|    34|     1655|    2454|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     1|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------+----+-----+------+-----+
    |                                           Instance                                           |                                       Module                                      | BRAM_18K| DSP|  FF |  LUT | URAM|
    +----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------+----+-----+------+-----+
    |grp_ConvertWeightToStream_Pipeline_VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_s_fu_132  |ConvertWeightToStream_Pipeline_VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_s  |        0|   3|  653|  1243|    0|
    |grp_ConvertWeightToStream_Pipeline_VITIS_LOOP_243_5_VITIS_LOOP_246_6_VITIS_LOOP_249_s_fu_120  |ConvertWeightToStream_Pipeline_VITIS_LOOP_243_5_VITIS_LOOP_246_6_VITIS_LOOP_249_s  |        0|   3|  485|   864|    0|
    |mul_28ns_32ns_60_1_1_U105                                                                     |mul_28ns_32ns_60_1_1                                                               |        0|   4|    0|    20|    0|
    |mul_28ns_60ns_88_1_1_U106                                                                     |mul_28ns_60ns_88_1_1                                                               |        0|   6|    0|    37|    0|
    |mul_28ns_64ns_92_1_1_U107                                                                     |mul_28ns_64ns_92_1_1                                                               |        0|   8|    0|    45|    0|
    |mul_32ns_30ns_62_1_1_U108                                                                     |mul_32ns_30ns_62_1_1                                                               |        0|   4|    0|    20|    0|
    |mul_32s_32s_32_1_1_U109                                                                       |mul_32s_32s_32_1_1                                                                 |        0|   3|    0|    20|    0|
    |mul_32s_32s_32_1_1_U110                                                                       |mul_32s_32s_32_1_1                                                                 |        0|   3|    0|    20|    0|
    +----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                                                         |                                                                                   |        0|  34| 1138|  2269|    0|
    +----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state6_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |icmp_fu_231_p2                   |      icmp|   0|  0|  35|          28|           1|
    |empty_fu_269_p3                  |    select|   0|  0|  30|           1|          30|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|  67|          30|          32|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  37|          7|    1|          7|
    |fifo_conv_w_0_write     |   9|          2|    1|          2|
    |fifo_conv_w_1_write     |   9|          2|    1|          2|
    |fifo_conv_w_2_write     |   9|          2|    1|          2|
    |fifo_conv_w_3_write     |   9|          2|    1|          2|
    |fifo_mm_w_write         |   9|          2|    1|          2|
    |m_axi_CONV_BUS_ARVALID  |   9|          2|    1|          2|
    |m_axi_CONV_BUS_RREADY   |   9|          2|    1|          2|
    |m_axi_MM_BUS_ARVALID    |   9|          2|    1|          2|
    |m_axi_MM_BUS_RREADY     |   9|          2|    1|          2|
    +------------------------+----+-----------+-----+-----------+
    |Total                   | 118|         25|   10|         25|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                                    Name                                                   | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |and_ln_reg_331                                                                                             |  28|   0|   30|          2|
    |ap_CS_fsm                                                                                                  |   6|   0|    6|          0|
    |bound17_reg_347                                                                                            |  92|   0|   92|          0|
    |bound39_reg_305                                                                                            |  60|   0|   60|          0|
    |bound46_reg_310                                                                                            |  88|   0|   88|          0|
    |bound_reg_337                                                                                              |  62|   0|   62|          0|
    |empty_reg_352                                                                                              |  28|   0|   30|          2|
    |grp_ConvertWeightToStream_Pipeline_VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_s_fu_132_ap_start_reg  |   1|   0|    1|          0|
    |grp_ConvertWeightToStream_Pipeline_VITIS_LOOP_243_5_VITIS_LOOP_246_6_VITIS_LOOP_249_s_fu_120_ap_start_reg  |   1|   0|    1|          0|
    |icmp_reg_326                                                                                               |   1|   0|    1|          0|
    |mul11_reg_315                                                                                              |  32|   0|   32|          0|
    |tmp_25_reg_320                                                                                             |  28|   0|   28|          0|
    |tmp_s_reg_342                                                                                              |  62|   0|   64|          2|
    |trunc_ln_reg_300                                                                                           |  28|   0|   28|          0|
    +-----------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                                      | 517|   0|  523|          6|
    +-----------------------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-----------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+-------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  ConvertWeightToStream|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  ConvertWeightToStream|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  ConvertWeightToStream|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  ConvertWeightToStream|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  ConvertWeightToStream|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  ConvertWeightToStream|  return value|
|m_axi_CONV_BUS_AWVALID   |  out|    1|       m_axi|               CONV_BUS|       pointer|
|m_axi_CONV_BUS_AWREADY   |   in|    1|       m_axi|               CONV_BUS|       pointer|
|m_axi_CONV_BUS_AWADDR    |  out|   64|       m_axi|               CONV_BUS|       pointer|
|m_axi_CONV_BUS_AWID      |  out|    1|       m_axi|               CONV_BUS|       pointer|
|m_axi_CONV_BUS_AWLEN     |  out|   32|       m_axi|               CONV_BUS|       pointer|
|m_axi_CONV_BUS_AWSIZE    |  out|    3|       m_axi|               CONV_BUS|       pointer|
|m_axi_CONV_BUS_AWBURST   |  out|    2|       m_axi|               CONV_BUS|       pointer|
|m_axi_CONV_BUS_AWLOCK    |  out|    2|       m_axi|               CONV_BUS|       pointer|
|m_axi_CONV_BUS_AWCACHE   |  out|    4|       m_axi|               CONV_BUS|       pointer|
|m_axi_CONV_BUS_AWPROT    |  out|    3|       m_axi|               CONV_BUS|       pointer|
|m_axi_CONV_BUS_AWQOS     |  out|    4|       m_axi|               CONV_BUS|       pointer|
|m_axi_CONV_BUS_AWREGION  |  out|    4|       m_axi|               CONV_BUS|       pointer|
|m_axi_CONV_BUS_AWUSER    |  out|    1|       m_axi|               CONV_BUS|       pointer|
|m_axi_CONV_BUS_WVALID    |  out|    1|       m_axi|               CONV_BUS|       pointer|
|m_axi_CONV_BUS_WREADY    |   in|    1|       m_axi|               CONV_BUS|       pointer|
|m_axi_CONV_BUS_WDATA     |  out|  128|       m_axi|               CONV_BUS|       pointer|
|m_axi_CONV_BUS_WSTRB     |  out|   16|       m_axi|               CONV_BUS|       pointer|
|m_axi_CONV_BUS_WLAST     |  out|    1|       m_axi|               CONV_BUS|       pointer|
|m_axi_CONV_BUS_WID       |  out|    1|       m_axi|               CONV_BUS|       pointer|
|m_axi_CONV_BUS_WUSER     |  out|    1|       m_axi|               CONV_BUS|       pointer|
|m_axi_CONV_BUS_ARVALID   |  out|    1|       m_axi|               CONV_BUS|       pointer|
|m_axi_CONV_BUS_ARREADY   |   in|    1|       m_axi|               CONV_BUS|       pointer|
|m_axi_CONV_BUS_ARADDR    |  out|   64|       m_axi|               CONV_BUS|       pointer|
|m_axi_CONV_BUS_ARID      |  out|    1|       m_axi|               CONV_BUS|       pointer|
|m_axi_CONV_BUS_ARLEN     |  out|   32|       m_axi|               CONV_BUS|       pointer|
|m_axi_CONV_BUS_ARSIZE    |  out|    3|       m_axi|               CONV_BUS|       pointer|
|m_axi_CONV_BUS_ARBURST   |  out|    2|       m_axi|               CONV_BUS|       pointer|
|m_axi_CONV_BUS_ARLOCK    |  out|    2|       m_axi|               CONV_BUS|       pointer|
|m_axi_CONV_BUS_ARCACHE   |  out|    4|       m_axi|               CONV_BUS|       pointer|
|m_axi_CONV_BUS_ARPROT    |  out|    3|       m_axi|               CONV_BUS|       pointer|
|m_axi_CONV_BUS_ARQOS     |  out|    4|       m_axi|               CONV_BUS|       pointer|
|m_axi_CONV_BUS_ARREGION  |  out|    4|       m_axi|               CONV_BUS|       pointer|
|m_axi_CONV_BUS_ARUSER    |  out|    1|       m_axi|               CONV_BUS|       pointer|
|m_axi_CONV_BUS_RVALID    |   in|    1|       m_axi|               CONV_BUS|       pointer|
|m_axi_CONV_BUS_RREADY    |  out|    1|       m_axi|               CONV_BUS|       pointer|
|m_axi_CONV_BUS_RDATA     |   in|  128|       m_axi|               CONV_BUS|       pointer|
|m_axi_CONV_BUS_RLAST     |   in|    1|       m_axi|               CONV_BUS|       pointer|
|m_axi_CONV_BUS_RID       |   in|    1|       m_axi|               CONV_BUS|       pointer|
|m_axi_CONV_BUS_RFIFONUM  |   in|    9|       m_axi|               CONV_BUS|       pointer|
|m_axi_CONV_BUS_RUSER     |   in|    1|       m_axi|               CONV_BUS|       pointer|
|m_axi_CONV_BUS_RRESP     |   in|    2|       m_axi|               CONV_BUS|       pointer|
|m_axi_CONV_BUS_BVALID    |   in|    1|       m_axi|               CONV_BUS|       pointer|
|m_axi_CONV_BUS_BREADY    |  out|    1|       m_axi|               CONV_BUS|       pointer|
|m_axi_CONV_BUS_BRESP     |   in|    2|       m_axi|               CONV_BUS|       pointer|
|m_axi_CONV_BUS_BID       |   in|    1|       m_axi|               CONV_BUS|       pointer|
|m_axi_CONV_BUS_BUSER     |   in|    1|       m_axi|               CONV_BUS|       pointer|
|Conv_Weight              |   in|   64|     ap_none|            Conv_Weight|        scalar|
|m_axi_MM_BUS_AWVALID     |  out|    1|       m_axi|                 MM_BUS|       pointer|
|m_axi_MM_BUS_AWREADY     |   in|    1|       m_axi|                 MM_BUS|       pointer|
|m_axi_MM_BUS_AWADDR      |  out|   64|       m_axi|                 MM_BUS|       pointer|
|m_axi_MM_BUS_AWID        |  out|    1|       m_axi|                 MM_BUS|       pointer|
|m_axi_MM_BUS_AWLEN       |  out|   32|       m_axi|                 MM_BUS|       pointer|
|m_axi_MM_BUS_AWSIZE      |  out|    3|       m_axi|                 MM_BUS|       pointer|
|m_axi_MM_BUS_AWBURST     |  out|    2|       m_axi|                 MM_BUS|       pointer|
|m_axi_MM_BUS_AWLOCK      |  out|    2|       m_axi|                 MM_BUS|       pointer|
|m_axi_MM_BUS_AWCACHE     |  out|    4|       m_axi|                 MM_BUS|       pointer|
|m_axi_MM_BUS_AWPROT      |  out|    3|       m_axi|                 MM_BUS|       pointer|
|m_axi_MM_BUS_AWQOS       |  out|    4|       m_axi|                 MM_BUS|       pointer|
|m_axi_MM_BUS_AWREGION    |  out|    4|       m_axi|                 MM_BUS|       pointer|
|m_axi_MM_BUS_AWUSER      |  out|    1|       m_axi|                 MM_BUS|       pointer|
|m_axi_MM_BUS_WVALID      |  out|    1|       m_axi|                 MM_BUS|       pointer|
|m_axi_MM_BUS_WREADY      |   in|    1|       m_axi|                 MM_BUS|       pointer|
|m_axi_MM_BUS_WDATA       |  out|  128|       m_axi|                 MM_BUS|       pointer|
|m_axi_MM_BUS_WSTRB       |  out|   16|       m_axi|                 MM_BUS|       pointer|
|m_axi_MM_BUS_WLAST       |  out|    1|       m_axi|                 MM_BUS|       pointer|
|m_axi_MM_BUS_WID         |  out|    1|       m_axi|                 MM_BUS|       pointer|
|m_axi_MM_BUS_WUSER       |  out|    1|       m_axi|                 MM_BUS|       pointer|
|m_axi_MM_BUS_ARVALID     |  out|    1|       m_axi|                 MM_BUS|       pointer|
|m_axi_MM_BUS_ARREADY     |   in|    1|       m_axi|                 MM_BUS|       pointer|
|m_axi_MM_BUS_ARADDR      |  out|   64|       m_axi|                 MM_BUS|       pointer|
|m_axi_MM_BUS_ARID        |  out|    1|       m_axi|                 MM_BUS|       pointer|
|m_axi_MM_BUS_ARLEN       |  out|   32|       m_axi|                 MM_BUS|       pointer|
|m_axi_MM_BUS_ARSIZE      |  out|    3|       m_axi|                 MM_BUS|       pointer|
|m_axi_MM_BUS_ARBURST     |  out|    2|       m_axi|                 MM_BUS|       pointer|
|m_axi_MM_BUS_ARLOCK      |  out|    2|       m_axi|                 MM_BUS|       pointer|
|m_axi_MM_BUS_ARCACHE     |  out|    4|       m_axi|                 MM_BUS|       pointer|
|m_axi_MM_BUS_ARPROT      |  out|    3|       m_axi|                 MM_BUS|       pointer|
|m_axi_MM_BUS_ARQOS       |  out|    4|       m_axi|                 MM_BUS|       pointer|
|m_axi_MM_BUS_ARREGION    |  out|    4|       m_axi|                 MM_BUS|       pointer|
|m_axi_MM_BUS_ARUSER      |  out|    1|       m_axi|                 MM_BUS|       pointer|
|m_axi_MM_BUS_RVALID      |   in|    1|       m_axi|                 MM_BUS|       pointer|
|m_axi_MM_BUS_RREADY      |  out|    1|       m_axi|                 MM_BUS|       pointer|
|m_axi_MM_BUS_RDATA       |   in|  128|       m_axi|                 MM_BUS|       pointer|
|m_axi_MM_BUS_RLAST       |   in|    1|       m_axi|                 MM_BUS|       pointer|
|m_axi_MM_BUS_RID         |   in|    1|       m_axi|                 MM_BUS|       pointer|
|m_axi_MM_BUS_RFIFONUM    |   in|    9|       m_axi|                 MM_BUS|       pointer|
|m_axi_MM_BUS_RUSER       |   in|    1|       m_axi|                 MM_BUS|       pointer|
|m_axi_MM_BUS_RRESP       |   in|    2|       m_axi|                 MM_BUS|       pointer|
|m_axi_MM_BUS_BVALID      |   in|    1|       m_axi|                 MM_BUS|       pointer|
|m_axi_MM_BUS_BREADY      |  out|    1|       m_axi|                 MM_BUS|       pointer|
|m_axi_MM_BUS_BRESP       |   in|    2|       m_axi|                 MM_BUS|       pointer|
|m_axi_MM_BUS_BID         |   in|    1|       m_axi|                 MM_BUS|       pointer|
|m_axi_MM_BUS_BUSER       |   in|    1|       m_axi|                 MM_BUS|       pointer|
|MM_Weight                |   in|   64|     ap_none|              MM_Weight|        scalar|
|fifo_conv_w_0_din        |  out|  128|     ap_fifo|          fifo_conv_w_0|       pointer|
|fifo_conv_w_0_full_n     |   in|    1|     ap_fifo|          fifo_conv_w_0|       pointer|
|fifo_conv_w_0_write      |  out|    1|     ap_fifo|          fifo_conv_w_0|       pointer|
|fifo_conv_w_1_din        |  out|  128|     ap_fifo|          fifo_conv_w_1|       pointer|
|fifo_conv_w_1_full_n     |   in|    1|     ap_fifo|          fifo_conv_w_1|       pointer|
|fifo_conv_w_1_write      |  out|    1|     ap_fifo|          fifo_conv_w_1|       pointer|
|fifo_conv_w_2_din        |  out|  128|     ap_fifo|          fifo_conv_w_2|       pointer|
|fifo_conv_w_2_full_n     |   in|    1|     ap_fifo|          fifo_conv_w_2|       pointer|
|fifo_conv_w_2_write      |  out|    1|     ap_fifo|          fifo_conv_w_2|       pointer|
|fifo_conv_w_3_din        |  out|  128|     ap_fifo|          fifo_conv_w_3|       pointer|
|fifo_conv_w_3_full_n     |   in|    1|     ap_fifo|          fifo_conv_w_3|       pointer|
|fifo_conv_w_3_write      |  out|    1|     ap_fifo|          fifo_conv_w_3|       pointer|
|fifo_mm_w_din            |  out|  128|     ap_fifo|              fifo_mm_w|       pointer|
|fifo_mm_w_full_n         |   in|    1|     ap_fifo|              fifo_mm_w|       pointer|
|fifo_mm_w_write          |  out|    1|     ap_fifo|              fifo_mm_w|       pointer|
|R                        |   in|   32|     ap_none|                      R|        scalar|
|N                        |   in|   32|     ap_none|                      N|        scalar|
|K                        |   in|   32|     ap_none|                      K|        scalar|
|M                        |   in|   32|     ap_none|                      M|        scalar|
|mode                     |   in|    1|     ap_none|                   mode|        scalar|
+-------------------------+-----+-----+------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 4 
2 --> 3 
3 --> 6 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.20>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_mm_w, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_conv_w_3, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_conv_w_2, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_conv_w_1, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_conv_w_0, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %MM_BUS, void @empty_20, i32 0, i32 0, void @empty_12, i32 0, i32 5000, void @empty_15, void @empty_10, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %CONV_BUS, void @empty_20, i32 0, i32 0, void @empty_12, i32 0, i32 5000, void @empty_9, void @empty_10, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%mode_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %mode" [tools.cpp:215]   --->   Operation 14 'read' 'mode_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%M_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %M" [tools.cpp:215]   --->   Operation 15 'read' 'M_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%K_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %K" [tools.cpp:215]   --->   Operation 16 'read' 'K_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%N_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %N" [tools.cpp:215]   --->   Operation 17 'read' 'N_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%R_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %R" [tools.cpp:215]   --->   Operation 18 'read' 'R_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%MM_Weight_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %MM_Weight" [tools.cpp:215]   --->   Operation 19 'read' 'MM_Weight_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%Conv_Weight_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %Conv_Weight" [tools.cpp:215]   --->   Operation 20 'read' 'Conv_Weight_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %M_read, i32 4, i32 31" [tools.cpp:218]   --->   Operation 21 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln218 = br i1 %mode_read, void %VITIS_LOOP_243_5, void %VITIS_LOOP_221_1" [tools.cpp:218]   --->   Operation 22 'br' 'br_ln218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%div43_cast = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %R_read, i32 4, i32 31" [tools.cpp:215]   --->   Operation 23 'partselect' 'div43_cast' <Predicate = (!mode_read)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%cast37 = zext i28 %trunc_ln" [tools.cpp:218]   --->   Operation 24 'zext' 'cast37' <Predicate = (!mode_read)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%cast38 = zext i32 %N_read" [tools.cpp:215]   --->   Operation 25 'zext' 'cast38' <Predicate = (!mode_read)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (2.73ns)   --->   "%bound39 = mul i60 %cast37, i60 %cast38" [tools.cpp:218]   --->   Operation 26 'mul' 'bound39' <Predicate = (!mode_read)> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%cast44 = zext i28 %div43_cast" [tools.cpp:215]   --->   Operation 27 'zext' 'cast44' <Predicate = (!mode_read)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%cast45 = zext i60 %bound39" [tools.cpp:218]   --->   Operation 28 'zext' 'cast45' <Predicate = (!mode_read)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (3.47ns)   --->   "%bound46 = mul i88 %cast44, i88 %cast45" [tools.cpp:215]   --->   Operation 29 'mul' 'bound46' <Predicate = (!mode_read)> <Delay = 3.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%empty_358 = wait i32 @_ssdm_op_Wait"   --->   Operation 30 'wait' 'empty_358' <Predicate = (!mode_read)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (2.73ns)   --->   "%tmp = mul i32 %K_read, i32 %N_read" [tools.cpp:215]   --->   Operation 31 'mul' 'tmp' <Predicate = (mode_read)> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (2.73ns)   --->   "%mul11 = mul i32 %tmp, i32 %K_read" [tools.cpp:215]   --->   Operation 32 'mul' 'mul11' <Predicate = (mode_read)> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %mul11, i32 4, i32 31" [tools.cpp:215]   --->   Operation 33 'partselect' 'tmp_25' <Predicate = (mode_read)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%empty_357 = wait i32 @_ssdm_op_Wait"   --->   Operation 34 'wait' 'empty_357' <Predicate = (mode_read)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 35 [2/2] (0.00ns)   --->   "%call_ln215 = call void @ConvertWeightToStream_Pipeline_VITIS_LOOP_243_5_VITIS_LOOP_246_6_VITIS_LOOP_249_, i88 %bound46, i128 %fifo_mm_w, i32 %N_read, i60 %bound39, i64 %MM_Weight_read, i128 %MM_BUS" [tools.cpp:215]   --->   Operation 35 'call' 'call_ln215' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 36 [1/2] (0.00ns)   --->   "%call_ln215 = call void @ConvertWeightToStream_Pipeline_VITIS_LOOP_243_5_VITIS_LOOP_246_6_VITIS_LOOP_249_, i88 %bound46, i128 %fifo_mm_w, i32 %N_read, i60 %bound39, i64 %MM_Weight_read, i128 %MM_BUS" [tools.cpp:215]   --->   Operation 36 'call' 'call_ln215' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end"   --->   Operation 37 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 4 <SV = 1> <Delay = 6.65>
ST_4 : Operation 38 [1/1] (0.77ns)   --->   "%icmp = icmp_ne  i28 %tmp_25, i28 0" [tools.cpp:215]   --->   Operation 38 'icmp' 'icmp' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i28.i2, i28 %tmp_25, i2 0" [tools.cpp:221]   --->   Operation 39 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%cast = zext i32 %R_read" [tools.cpp:215]   --->   Operation 40 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%cast1 = zext i30 %and_ln" [tools.cpp:221]   --->   Operation 41 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (2.73ns)   --->   "%bound = mul i62 %cast, i62 %cast1" [tools.cpp:215]   --->   Operation 42 'mul' 'bound' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %bound, i2 0" [tools.cpp:215]   --->   Operation 43 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln_cast = zext i28 %trunc_ln" [tools.cpp:218]   --->   Operation 44 'zext' 'trunc_ln_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_131_cast = zext i64 %tmp_s" [tools.cpp:215]   --->   Operation 45 'zext' 'tmp_131_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (3.92ns)   --->   "%bound17 = mul i92 %trunc_ln_cast, i92 %tmp_131_cast" [tools.cpp:218]   --->   Operation 46 'mul' 'bound17' <Predicate = true> <Delay = 3.92> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.92> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 2> <Delay = 0.25>
ST_5 : Operation 47 [1/1] (0.25ns)   --->   "%empty = select i1 %icmp, i30 %and_ln, i30 0" [tools.cpp:215]   --->   Operation 47 'select' 'empty' <Predicate = true> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 48 [2/2] (0.00ns)   --->   "%call_ln218 = call void @ConvertWeightToStream_Pipeline_VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_, i92 %bound17, i128 %fifo_conv_w_0, i30 %empty, i64 %tmp_s, i30 %and_ln, i62 %bound, i32 %mul11, i64 %Conv_Weight_read, i128 %CONV_BUS, i128 %fifo_conv_w_1, i128 %fifo_conv_w_2, i128 %fifo_conv_w_3" [tools.cpp:218]   --->   Operation 48 'call' 'call_ln218' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 3> <Delay = 0.00>
ST_6 : Operation 49 [1/2] (0.00ns)   --->   "%call_ln218 = call void @ConvertWeightToStream_Pipeline_VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_, i92 %bound17, i128 %fifo_conv_w_0, i30 %empty, i64 %tmp_s, i30 %and_ln, i62 %bound, i32 %mul11, i64 %Conv_Weight_read, i128 %CONV_BUS, i128 %fifo_conv_w_1, i128 %fifo_conv_w_2, i128 %fifo_conv_w_3" [tools.cpp:218]   --->   Operation 49 'call' 'call_ln218' <Predicate = (mode_read)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end"   --->   Operation 50 'br' 'br_ln0' <Predicate = (mode_read)> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%ret_ln259 = ret" [tools.cpp:259]   --->   Operation 51 'ret' 'ret_ln259' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ CONV_BUS]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ Conv_Weight]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ MM_BUS]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ MM_Weight]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fifo_conv_w_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_conv_w_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_conv_w_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_conv_w_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_mm_w]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ R]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ N]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ M]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mode]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface ) [ 0000000]
specinterface_ln0 (specinterface ) [ 0000000]
specinterface_ln0 (specinterface ) [ 0000000]
specinterface_ln0 (specinterface ) [ 0000000]
specinterface_ln0 (specinterface ) [ 0000000]
specinterface_ln0 (specinterface ) [ 0000000]
specinterface_ln0 (specinterface ) [ 0000000]
mode_read         (read          ) [ 0111111]
M_read            (read          ) [ 0000000]
K_read            (read          ) [ 0000000]
N_read            (read          ) [ 0011000]
R_read            (read          ) [ 0000100]
MM_Weight_read    (read          ) [ 0011000]
Conv_Weight_read  (read          ) [ 0011111]
trunc_ln          (partselect    ) [ 0000100]
br_ln218          (br            ) [ 0000000]
div43_cast        (partselect    ) [ 0000000]
cast37            (zext          ) [ 0000000]
cast38            (zext          ) [ 0000000]
bound39           (mul           ) [ 0011000]
cast44            (zext          ) [ 0000000]
cast45            (zext          ) [ 0000000]
bound46           (mul           ) [ 0011000]
empty_358         (wait          ) [ 0000000]
tmp               (mul           ) [ 0000000]
mul11             (mul           ) [ 0011111]
tmp_25            (partselect    ) [ 0000100]
empty_357         (wait          ) [ 0000000]
call_ln215        (call          ) [ 0000000]
br_ln0            (br            ) [ 0000000]
icmp              (icmp          ) [ 0000010]
and_ln            (bitconcatenate) [ 0000011]
cast              (zext          ) [ 0000000]
cast1             (zext          ) [ 0000000]
bound             (mul           ) [ 0000011]
tmp_s             (bitconcatenate) [ 0000011]
trunc_ln_cast     (zext          ) [ 0000000]
tmp_131_cast      (zext          ) [ 0000000]
bound17           (mul           ) [ 0000011]
empty             (select        ) [ 0000001]
call_ln218        (call          ) [ 0000000]
br_ln0            (br            ) [ 0000000]
ret_ln259         (ret           ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="CONV_BUS">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CONV_BUS"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="Conv_Weight">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_Weight"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="MM_BUS">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MM_BUS"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="MM_Weight">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MM_Weight"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="fifo_conv_w_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_conv_w_0"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="fifo_conv_w_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_conv_w_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="fifo_conv_w_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_conv_w_2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="fifo_conv_w_3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_conv_w_3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="fifo_mm_w">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_mm_w"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="R">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="R"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="N">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="N"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="K">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="M">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="mode">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i28.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ConvertWeightToStream_Pipeline_VITIS_LOOP_243_5_VITIS_LOOP_246_6_VITIS_LOOP_249_"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i30.i28.i2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i62.i2"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ConvertWeightToStream_Pipeline_VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="mode_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mode_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="M_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="M_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="K_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="K_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="N_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="N_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="R_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="R_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="MM_Weight_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="64" slack="0"/>
<pin id="110" dir="0" index="1" bw="64" slack="0"/>
<pin id="111" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="MM_Weight_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="Conv_Weight_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="64" slack="0"/>
<pin id="116" dir="0" index="1" bw="64" slack="0"/>
<pin id="117" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Conv_Weight_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_ConvertWeightToStream_Pipeline_VITIS_LOOP_243_5_VITIS_LOOP_246_6_VITIS_LOOP_249_s_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="0" slack="0"/>
<pin id="122" dir="0" index="1" bw="88" slack="1"/>
<pin id="123" dir="0" index="2" bw="128" slack="0"/>
<pin id="124" dir="0" index="3" bw="32" slack="1"/>
<pin id="125" dir="0" index="4" bw="60" slack="1"/>
<pin id="126" dir="0" index="5" bw="64" slack="1"/>
<pin id="127" dir="0" index="6" bw="128" slack="0"/>
<pin id="128" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln215/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_ConvertWeightToStream_Pipeline_VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_s_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="0" slack="0"/>
<pin id="134" dir="0" index="1" bw="92" slack="1"/>
<pin id="135" dir="0" index="2" bw="128" slack="0"/>
<pin id="136" dir="0" index="3" bw="30" slack="0"/>
<pin id="137" dir="0" index="4" bw="64" slack="1"/>
<pin id="138" dir="0" index="5" bw="30" slack="1"/>
<pin id="139" dir="0" index="6" bw="62" slack="1"/>
<pin id="140" dir="0" index="7" bw="32" slack="2"/>
<pin id="141" dir="0" index="8" bw="64" slack="2"/>
<pin id="142" dir="0" index="9" bw="128" slack="0"/>
<pin id="143" dir="0" index="10" bw="128" slack="0"/>
<pin id="144" dir="0" index="11" bw="128" slack="0"/>
<pin id="145" dir="0" index="12" bw="128" slack="0"/>
<pin id="146" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln218/5 "/>
</bind>
</comp>

<comp id="153" class="1004" name="bound39_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="28" slack="0"/>
<pin id="155" dir="0" index="1" bw="32" slack="0"/>
<pin id="156" dir="1" index="2" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound39/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="bound46_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="28" slack="0"/>
<pin id="159" dir="0" index="1" bw="60" slack="0"/>
<pin id="160" dir="1" index="2" bw="88" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound46/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="bound17_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="28" slack="0"/>
<pin id="163" dir="0" index="1" bw="64" slack="0"/>
<pin id="164" dir="1" index="2" bw="92" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound17/4 "/>
</bind>
</comp>

<comp id="165" class="1004" name="bound_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="0"/>
<pin id="167" dir="0" index="1" bw="30" slack="0"/>
<pin id="168" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/4 "/>
</bind>
</comp>

<comp id="169" class="1004" name="mul11_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="0"/>
<pin id="171" dir="0" index="1" bw="32" slack="0"/>
<pin id="172" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul11/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="tmp_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="trunc_ln_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="28" slack="0"/>
<pin id="183" dir="0" index="1" bw="32" slack="0"/>
<pin id="184" dir="0" index="2" bw="4" slack="0"/>
<pin id="185" dir="0" index="3" bw="6" slack="0"/>
<pin id="186" dir="1" index="4" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="div43_cast_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="28" slack="0"/>
<pin id="193" dir="0" index="1" bw="32" slack="0"/>
<pin id="194" dir="0" index="2" bw="4" slack="0"/>
<pin id="195" dir="0" index="3" bw="6" slack="0"/>
<pin id="196" dir="1" index="4" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="div43_cast/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="cast37_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="28" slack="0"/>
<pin id="203" dir="1" index="1" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast37/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="cast38_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="1" index="1" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast38/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="cast44_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="28" slack="0"/>
<pin id="213" dir="1" index="1" bw="88" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast44/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="cast45_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="60" slack="0"/>
<pin id="218" dir="1" index="1" bw="88" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast45/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="tmp_25_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="28" slack="0"/>
<pin id="223" dir="0" index="1" bw="32" slack="0"/>
<pin id="224" dir="0" index="2" bw="4" slack="0"/>
<pin id="225" dir="0" index="3" bw="6" slack="0"/>
<pin id="226" dir="1" index="4" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_25/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="icmp_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="28" slack="1"/>
<pin id="233" dir="0" index="1" bw="28" slack="0"/>
<pin id="234" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/4 "/>
</bind>
</comp>

<comp id="236" class="1004" name="and_ln_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="30" slack="0"/>
<pin id="238" dir="0" index="1" bw="28" slack="1"/>
<pin id="239" dir="0" index="2" bw="1" slack="0"/>
<pin id="240" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln/4 "/>
</bind>
</comp>

<comp id="243" class="1004" name="cast_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="1"/>
<pin id="245" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/4 "/>
</bind>
</comp>

<comp id="247" class="1004" name="cast1_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="30" slack="0"/>
<pin id="249" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast1/4 "/>
</bind>
</comp>

<comp id="252" class="1004" name="tmp_s_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="64" slack="0"/>
<pin id="254" dir="0" index="1" bw="62" slack="0"/>
<pin id="255" dir="0" index="2" bw="1" slack="0"/>
<pin id="256" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="260" class="1004" name="trunc_ln_cast_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="28" slack="1"/>
<pin id="262" dir="1" index="1" bw="92" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="trunc_ln_cast/4 "/>
</bind>
</comp>

<comp id="264" class="1004" name="tmp_131_cast_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="64" slack="0"/>
<pin id="266" dir="1" index="1" bw="92" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_131_cast/4 "/>
</bind>
</comp>

<comp id="269" class="1004" name="empty_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="1"/>
<pin id="271" dir="0" index="1" bw="30" slack="1"/>
<pin id="272" dir="0" index="2" bw="30" slack="0"/>
<pin id="273" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty/5 "/>
</bind>
</comp>

<comp id="276" class="1005" name="mode_read_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="3"/>
<pin id="278" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="mode_read "/>
</bind>
</comp>

<comp id="280" class="1005" name="N_read_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="1"/>
<pin id="282" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="N_read "/>
</bind>
</comp>

<comp id="285" class="1005" name="R_read_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="1"/>
<pin id="287" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="R_read "/>
</bind>
</comp>

<comp id="290" class="1005" name="MM_Weight_read_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="64" slack="1"/>
<pin id="292" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="MM_Weight_read "/>
</bind>
</comp>

<comp id="295" class="1005" name="Conv_Weight_read_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="64" slack="2"/>
<pin id="297" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="Conv_Weight_read "/>
</bind>
</comp>

<comp id="300" class="1005" name="trunc_ln_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="28" slack="1"/>
<pin id="302" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="305" class="1005" name="bound39_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="60" slack="1"/>
<pin id="307" dir="1" index="1" bw="60" slack="1"/>
</pin_list>
<bind>
<opset="bound39 "/>
</bind>
</comp>

<comp id="310" class="1005" name="bound46_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="88" slack="1"/>
<pin id="312" dir="1" index="1" bw="88" slack="1"/>
</pin_list>
<bind>
<opset="bound46 "/>
</bind>
</comp>

<comp id="315" class="1005" name="mul11_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="2"/>
<pin id="317" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mul11 "/>
</bind>
</comp>

<comp id="320" class="1005" name="tmp_25_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="28" slack="1"/>
<pin id="322" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="tmp_25 "/>
</bind>
</comp>

<comp id="326" class="1005" name="icmp_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="1"/>
<pin id="328" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="331" class="1005" name="and_ln_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="30" slack="1"/>
<pin id="333" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="and_ln "/>
</bind>
</comp>

<comp id="337" class="1005" name="bound_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="62" slack="1"/>
<pin id="339" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="342" class="1005" name="tmp_s_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="64" slack="1"/>
<pin id="344" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="347" class="1005" name="bound17_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="92" slack="1"/>
<pin id="349" dir="1" index="1" bw="92" slack="1"/>
</pin_list>
<bind>
<opset="bound17 "/>
</bind>
</comp>

<comp id="352" class="1005" name="empty_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="30" slack="1"/>
<pin id="354" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="82"><net_src comp="50" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="26" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="52" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="24" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="52" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="22" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="52" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="20" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="52" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="18" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="54" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="6" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="54" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="2" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="129"><net_src comp="64" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="130"><net_src comp="16" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="131"><net_src comp="4" pin="0"/><net_sink comp="120" pin=6"/></net>

<net id="147"><net_src comp="76" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="148"><net_src comp="8" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="149"><net_src comp="0" pin="0"/><net_sink comp="132" pin=9"/></net>

<net id="150"><net_src comp="10" pin="0"/><net_sink comp="132" pin=10"/></net>

<net id="151"><net_src comp="12" pin="0"/><net_sink comp="132" pin=11"/></net>

<net id="152"><net_src comp="14" pin="0"/><net_sink comp="132" pin=12"/></net>

<net id="173"><net_src comp="90" pin="2"/><net_sink comp="169" pin=1"/></net>

<net id="178"><net_src comp="90" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="96" pin="2"/><net_sink comp="174" pin=1"/></net>

<net id="180"><net_src comp="174" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="187"><net_src comp="56" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="188"><net_src comp="84" pin="2"/><net_sink comp="181" pin=1"/></net>

<net id="189"><net_src comp="58" pin="0"/><net_sink comp="181" pin=2"/></net>

<net id="190"><net_src comp="60" pin="0"/><net_sink comp="181" pin=3"/></net>

<net id="197"><net_src comp="56" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="198"><net_src comp="102" pin="2"/><net_sink comp="191" pin=1"/></net>

<net id="199"><net_src comp="58" pin="0"/><net_sink comp="191" pin=2"/></net>

<net id="200"><net_src comp="60" pin="0"/><net_sink comp="191" pin=3"/></net>

<net id="204"><net_src comp="181" pin="4"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="209"><net_src comp="96" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="214"><net_src comp="191" pin="4"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="219"><net_src comp="153" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="227"><net_src comp="56" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="228"><net_src comp="169" pin="2"/><net_sink comp="221" pin=1"/></net>

<net id="229"><net_src comp="58" pin="0"/><net_sink comp="221" pin=2"/></net>

<net id="230"><net_src comp="60" pin="0"/><net_sink comp="221" pin=3"/></net>

<net id="235"><net_src comp="66" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="241"><net_src comp="68" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="70" pin="0"/><net_sink comp="236" pin=2"/></net>

<net id="246"><net_src comp="243" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="250"><net_src comp="236" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="257"><net_src comp="72" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="165" pin="2"/><net_sink comp="252" pin=1"/></net>

<net id="259"><net_src comp="70" pin="0"/><net_sink comp="252" pin=2"/></net>

<net id="263"><net_src comp="260" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="267"><net_src comp="252" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="274"><net_src comp="74" pin="0"/><net_sink comp="269" pin=2"/></net>

<net id="275"><net_src comp="269" pin="3"/><net_sink comp="132" pin=3"/></net>

<net id="279"><net_src comp="78" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="96" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="120" pin=3"/></net>

<net id="288"><net_src comp="102" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="293"><net_src comp="108" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="120" pin=5"/></net>

<net id="298"><net_src comp="114" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="132" pin=8"/></net>

<net id="303"><net_src comp="181" pin="4"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="308"><net_src comp="153" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="120" pin=4"/></net>

<net id="313"><net_src comp="157" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="318"><net_src comp="169" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="132" pin=7"/></net>

<net id="323"><net_src comp="221" pin="4"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="325"><net_src comp="320" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="329"><net_src comp="231" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="334"><net_src comp="236" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="336"><net_src comp="331" pin="1"/><net_sink comp="132" pin=5"/></net>

<net id="340"><net_src comp="165" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="132" pin=6"/></net>

<net id="345"><net_src comp="252" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="132" pin=4"/></net>

<net id="350"><net_src comp="161" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="355"><net_src comp="269" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="132" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: CONV_BUS | {}
	Port: MM_BUS | {}
	Port: fifo_conv_w_0 | {5 6 }
	Port: fifo_conv_w_1 | {5 6 }
	Port: fifo_conv_w_2 | {5 6 }
	Port: fifo_conv_w_3 | {5 6 }
	Port: fifo_mm_w | {2 3 }
 - Input state : 
	Port: ConvertWeightToStream : CONV_BUS | {5 6 }
	Port: ConvertWeightToStream : Conv_Weight | {1 }
	Port: ConvertWeightToStream : MM_BUS | {2 3 }
	Port: ConvertWeightToStream : MM_Weight | {1 }
	Port: ConvertWeightToStream : R | {1 }
	Port: ConvertWeightToStream : N | {1 }
	Port: ConvertWeightToStream : K | {1 }
	Port: ConvertWeightToStream : M | {1 }
	Port: ConvertWeightToStream : mode | {1 }
  - Chain level:
	State 1
		cast37 : 1
		bound39 : 2
		cast44 : 1
		cast45 : 3
		bound46 : 4
		mul11 : 1
		tmp_25 : 2
	State 2
	State 3
	State 4
		cast1 : 1
		bound : 2
		tmp_s : 3
		tmp_131_cast : 4
		bound17 : 5
	State 5
		call_ln218 : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                                        Functional Unit                                       |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_ConvertWeightToStream_Pipeline_VITIS_LOOP_243_5_VITIS_LOOP_246_6_VITIS_LOOP_249_s_fu_120 |    3    |  0.362  |   771   |   730   |
|          | grp_ConvertWeightToStream_Pipeline_VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_s_fu_132 |    3    |  0.362  |   978   |   1066  |
|----------|----------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                        bound39_fu_153                                        |    4    |    0    |    0    |    20   |
|          |                                        bound46_fu_157                                        |    6    |    0    |    0    |    37   |
|    mul   |                                        bound17_fu_161                                        |    8    |    0    |    0    |    45   |
|          |                                         bound_fu_165                                         |    4    |    0    |    0    |    20   |
|          |                                         mul11_fu_169                                         |    3    |    0    |    0    |    20   |
|          |                                          tmp_fu_174                                          |    3    |    0    |    0    |    20   |
|----------|----------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                                          icmp_fu_231                                         |    0    |    0    |    0    |    35   |
|----------|----------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|  select  |                                         empty_fu_269                                         |    0    |    0    |    0    |    30   |
|----------|----------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                     mode_read_read_fu_78                                     |    0    |    0    |    0    |    0    |
|          |                                       M_read_read_fu_84                                      |    0    |    0    |    0    |    0    |
|          |                                       K_read_read_fu_90                                      |    0    |    0    |    0    |    0    |
|   read   |                                       N_read_read_fu_96                                      |    0    |    0    |    0    |    0    |
|          |                                      R_read_read_fu_102                                      |    0    |    0    |    0    |    0    |
|          |                                  MM_Weight_read_read_fu_108                                  |    0    |    0    |    0    |    0    |
|          |                                 Conv_Weight_read_read_fu_114                                 |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                        trunc_ln_fu_181                                       |    0    |    0    |    0    |    0    |
|partselect|                                       div43_cast_fu_191                                      |    0    |    0    |    0    |    0    |
|          |                                         tmp_25_fu_221                                        |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                         cast37_fu_201                                        |    0    |    0    |    0    |    0    |
|          |                                         cast38_fu_206                                        |    0    |    0    |    0    |    0    |
|          |                                         cast44_fu_211                                        |    0    |    0    |    0    |    0    |
|   zext   |                                         cast45_fu_216                                        |    0    |    0    |    0    |    0    |
|          |                                          cast_fu_243                                         |    0    |    0    |    0    |    0    |
|          |                                         cast1_fu_247                                         |    0    |    0    |    0    |    0    |
|          |                                     trunc_ln_cast_fu_260                                     |    0    |    0    |    0    |    0    |
|          |                                      tmp_131_cast_fu_264                                     |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                                         and_ln_fu_236                                        |    0    |    0    |    0    |    0    |
|          |                                         tmp_s_fu_252                                         |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                                              |    34   |  0.724  |   1749  |   2023  |
|----------|----------------------------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|Conv_Weight_read_reg_295|   64   |
| MM_Weight_read_reg_290 |   64   |
|     N_read_reg_280     |   32   |
|     R_read_reg_285     |   32   |
|     and_ln_reg_331     |   30   |
|     bound17_reg_347    |   92   |
|     bound39_reg_305    |   60   |
|     bound46_reg_310    |   88   |
|      bound_reg_337     |   62   |
|      empty_reg_352     |   30   |
|      icmp_reg_326      |    1   |
|    mode_read_reg_276   |    1   |
|      mul11_reg_315     |   32   |
|     tmp_25_reg_320     |   28   |
|      tmp_s_reg_342     |   64   |
|    trunc_ln_reg_300    |   28   |
+------------------------+--------+
|          Total         |   708  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                             Comp                                             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_ConvertWeightToStream_Pipeline_VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_s_fu_132 |  p3  |   2  |  30  |   60   ||    9    |
|----------------------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                             Total                                            |      |      |      |   60   ||  0.362  ||    9    |
|----------------------------------------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   34   |    0   |  1749  |  2023  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |   708  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   34   |    1   |  2457  |  2032  |
+-----------+--------+--------+--------+--------+
