// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module hmac_HMAC_SHA384_2in1_120 (
        opad_buffer_V_0,
        opad_buffer_V_1,
        opad_buffer_V_2,
        opad_buffer_V_3,
        opad_buffer_V_4,
        opad_buffer_V_5,
        opad_buffer_V_6,
        opad_buffer_V_7,
        opad_buffer_V_8,
        opad_buffer_V_9,
        opad_buffer_V_10,
        opad_buffer_V_11,
        opad_buffer_V_12,
        opad_buffer_V_13,
        opad_buffer_V_14,
        opad_buffer_V_15,
        res_V_in,
        res_V_out,
        ap_clk,
        ap_rst,
        opad_buffer_V_0_ap_vld,
        opad_buffer_V_1_ap_vld,
        opad_buffer_V_2_ap_vld,
        opad_buffer_V_3_ap_vld,
        opad_buffer_V_4_ap_vld,
        opad_buffer_V_5_ap_vld,
        opad_buffer_V_6_ap_vld,
        opad_buffer_V_7_ap_vld,
        opad_buffer_V_8_ap_vld,
        opad_buffer_V_9_ap_vld,
        opad_buffer_V_10_ap_vld,
        opad_buffer_V_11_ap_vld,
        opad_buffer_V_12_ap_vld,
        opad_buffer_V_13_ap_vld,
        opad_buffer_V_14_ap_vld,
        opad_buffer_V_15_ap_vld,
        res_V_in_ap_vld,
        ap_start,
        res_V_out_ap_vld,
        ap_done,
        ap_ready,
        ap_idle,
        ap_continue
);


input  [63:0] opad_buffer_V_0;
input  [63:0] opad_buffer_V_1;
input  [63:0] opad_buffer_V_2;
input  [63:0] opad_buffer_V_3;
input  [63:0] opad_buffer_V_4;
input  [63:0] opad_buffer_V_5;
input  [62:0] opad_buffer_V_6;
input  [62:0] opad_buffer_V_7;
input  [62:0] opad_buffer_V_8;
input  [62:0] opad_buffer_V_9;
input  [62:0] opad_buffer_V_10;
input  [62:0] opad_buffer_V_11;
input  [62:0] opad_buffer_V_12;
input  [62:0] opad_buffer_V_13;
input  [62:0] opad_buffer_V_14;
input  [62:0] opad_buffer_V_15;
input  [383:0] res_V_in;
output  [383:0] res_V_out;
input   ap_clk;
input   ap_rst;
input   opad_buffer_V_0_ap_vld;
input   opad_buffer_V_1_ap_vld;
input   opad_buffer_V_2_ap_vld;
input   opad_buffer_V_3_ap_vld;
input   opad_buffer_V_4_ap_vld;
input   opad_buffer_V_5_ap_vld;
input   opad_buffer_V_6_ap_vld;
input   opad_buffer_V_7_ap_vld;
input   opad_buffer_V_8_ap_vld;
input   opad_buffer_V_9_ap_vld;
input   opad_buffer_V_10_ap_vld;
input   opad_buffer_V_11_ap_vld;
input   opad_buffer_V_12_ap_vld;
input   opad_buffer_V_13_ap_vld;
input   opad_buffer_V_14_ap_vld;
input   opad_buffer_V_15_ap_vld;
input   res_V_in_ap_vld;
input   ap_start;
output   res_V_out_ap_vld;
output   ap_done;
output   ap_ready;
output   ap_idle;
input   ap_continue;

wire    preProcessingOneTripForHMAC_223_U0_ap_start;
wire    preProcessingOneTripForHMAC_223_U0_ap_done;
wire    preProcessingOneTripForHMAC_223_U0_ap_continue;
wire    preProcessingOneTripForHMAC_223_U0_ap_idle;
wire    preProcessingOneTripForHMAC_223_U0_ap_ready;
wire    preProcessingOneTripForHMAC_223_U0_start_out;
wire    preProcessingOneTripForHMAC_223_U0_start_write;
wire   [64:0] preProcessingOneTripForHMAC_223_U0_blk_strm_din;
wire    preProcessingOneTripForHMAC_223_U0_blk_strm_write;
wire    generateMsgScheduleOneTrip_384u_324_U0_ap_start;
wire    generateMsgScheduleOneTrip_384u_324_U0_ap_done;
wire    generateMsgScheduleOneTrip_384u_324_U0_ap_continue;
wire    generateMsgScheduleOneTrip_384u_324_U0_ap_idle;
wire    generateMsgScheduleOneTrip_384u_324_U0_ap_ready;
wire    generateMsgScheduleOneTrip_384u_324_U0_blk_strm1_read;
wire   [383:0] generateMsgScheduleOneTrip_384u_324_U0_res;
wire    blk_strm_full_n;
wire   [64:0] blk_strm_dout;
wire   [7:0] blk_strm_num_data_valid;
wire   [7:0] blk_strm_fifo_cap;
wire    blk_strm_empty_n;
wire   [0:0] start_for_generateMsgScheduleOneTrip_384u_324_U0_din;
wire    start_for_generateMsgScheduleOneTrip_384u_324_U0_full_n;
wire   [0:0] start_for_generateMsgScheduleOneTrip_384u_324_U0_dout;
wire    start_for_generateMsgScheduleOneTrip_384u_324_U0_empty_n;

hmac_preProcessingOneTripForHMAC_223 preProcessingOneTripForHMAC_223_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(preProcessingOneTripForHMAC_223_U0_ap_start),
    .start_full_n(start_for_generateMsgScheduleOneTrip_384u_324_U0_full_n),
    .ap_done(preProcessingOneTripForHMAC_223_U0_ap_done),
    .ap_continue(preProcessingOneTripForHMAC_223_U0_ap_continue),
    .ap_idle(preProcessingOneTripForHMAC_223_U0_ap_idle),
    .ap_ready(preProcessingOneTripForHMAC_223_U0_ap_ready),
    .start_out(preProcessingOneTripForHMAC_223_U0_start_out),
    .start_write(preProcessingOneTripForHMAC_223_U0_start_write),
    .opad_buffer_V_0(opad_buffer_V_0),
    .opad_buffer_V_1(opad_buffer_V_1),
    .opad_buffer_V_2(opad_buffer_V_2),
    .opad_buffer_V_3(opad_buffer_V_3),
    .opad_buffer_V_4(opad_buffer_V_4),
    .opad_buffer_V_5(opad_buffer_V_5),
    .opad_buffer_V_6(opad_buffer_V_6),
    .opad_buffer_V_7(opad_buffer_V_7),
    .opad_buffer_V_8(opad_buffer_V_8),
    .opad_buffer_V_9(opad_buffer_V_9),
    .opad_buffer_V_10(opad_buffer_V_10),
    .opad_buffer_V_11(opad_buffer_V_11),
    .opad_buffer_V_12(opad_buffer_V_12),
    .opad_buffer_V_13(opad_buffer_V_13),
    .opad_buffer_V_14(opad_buffer_V_14),
    .opad_buffer_V_15(opad_buffer_V_15),
    .res_V_in(res_V_in),
    .blk_strm_din(preProcessingOneTripForHMAC_223_U0_blk_strm_din),
    .blk_strm_num_data_valid(blk_strm_num_data_valid),
    .blk_strm_fifo_cap(blk_strm_fifo_cap),
    .blk_strm_full_n(blk_strm_full_n),
    .blk_strm_write(preProcessingOneTripForHMAC_223_U0_blk_strm_write)
);

hmac_generateMsgScheduleOneTrip_384u_324 generateMsgScheduleOneTrip_384u_324_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(generateMsgScheduleOneTrip_384u_324_U0_ap_start),
    .ap_done(generateMsgScheduleOneTrip_384u_324_U0_ap_done),
    .ap_continue(generateMsgScheduleOneTrip_384u_324_U0_ap_continue),
    .ap_idle(generateMsgScheduleOneTrip_384u_324_U0_ap_idle),
    .ap_ready(generateMsgScheduleOneTrip_384u_324_U0_ap_ready),
    .blk_strm1_dout(blk_strm_dout),
    .blk_strm1_num_data_valid(blk_strm_num_data_valid),
    .blk_strm1_fifo_cap(blk_strm_fifo_cap),
    .blk_strm1_empty_n(blk_strm_empty_n),
    .blk_strm1_read(generateMsgScheduleOneTrip_384u_324_U0_blk_strm1_read),
    .res(generateMsgScheduleOneTrip_384u_324_U0_res)
);

hmac_fifo_w65_d128_D_x blk_strm_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(preProcessingOneTripForHMAC_223_U0_blk_strm_din),
    .if_full_n(blk_strm_full_n),
    .if_write(preProcessingOneTripForHMAC_223_U0_blk_strm_write),
    .if_dout(blk_strm_dout),
    .if_num_data_valid(blk_strm_num_data_valid),
    .if_fifo_cap(blk_strm_fifo_cap),
    .if_empty_n(blk_strm_empty_n),
    .if_read(generateMsgScheduleOneTrip_384u_324_U0_blk_strm1_read)
);

hmac_start_for_generateMsgScheduleOneTrip_384u_324_U0 start_for_generateMsgScheduleOneTrip_384u_324_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_generateMsgScheduleOneTrip_384u_324_U0_din),
    .if_full_n(start_for_generateMsgScheduleOneTrip_384u_324_U0_full_n),
    .if_write(preProcessingOneTripForHMAC_223_U0_start_write),
    .if_dout(start_for_generateMsgScheduleOneTrip_384u_324_U0_dout),
    .if_empty_n(start_for_generateMsgScheduleOneTrip_384u_324_U0_empty_n),
    .if_read(generateMsgScheduleOneTrip_384u_324_U0_ap_ready)
);

assign ap_done = generateMsgScheduleOneTrip_384u_324_U0_ap_done;

assign ap_idle = (preProcessingOneTripForHMAC_223_U0_ap_idle & generateMsgScheduleOneTrip_384u_324_U0_ap_idle);

assign ap_ready = preProcessingOneTripForHMAC_223_U0_ap_ready;

assign generateMsgScheduleOneTrip_384u_324_U0_ap_continue = ap_continue;

assign generateMsgScheduleOneTrip_384u_324_U0_ap_start = start_for_generateMsgScheduleOneTrip_384u_324_U0_empty_n;

assign preProcessingOneTripForHMAC_223_U0_ap_continue = 1'b1;

assign preProcessingOneTripForHMAC_223_U0_ap_start = ap_start;

assign res_V_out = generateMsgScheduleOneTrip_384u_324_U0_res;

assign res_V_out_ap_vld = 1'b1;

assign start_for_generateMsgScheduleOneTrip_384u_324_U0_din = 1'b1;

endmodule //hmac_HMAC_SHA384_2in1_120
