#-----------------------------------------------------------
# Vivado v2013.4
# SW Build 353583 on Mon Dec  9 17:38:55 MST 2013
# IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
# Start of session at: Sat Jun 27 12:24:04 2015
# Process ID: 6732
# Log file: F:/beacon/vivado/lab1/vivado.log
# Journal file: F:/beacon/vivado/lab1\vivado.jou
#-----------------------------------------------------------
Attempting to get a license: Implementation
WARNING: [Common 17-301] Failed to get a license: Implementation
WARNING: [Vivado 15-19] WARNING: No 'Implementation' license found. This message may be safely ignored if a Vivado WebPACK or device-locked license, common for board kits, will be used during implementation.

Attempting to get a license: Synthesis
WARNING: [Common 17-301] Failed to get a license: Synthesis
Loading parts and site information from F:/beacon/Xilinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [F:/beacon/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [F:/beacon/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
open_project {F:\beacon\vivado\lab1\lab1.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/beacon/Xilinx/Vivado/2013.4/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 627.598 ; gain = 63.523
WARNING: [Vivado 15-19] WARNING: No 'Implementation' license found. This message may be safely ignored if a Vivado WebPACK or device-locked license, common for board kits, will be used during implementation.

open_bd_design {F:/beacon/vivado/lab1/lab1.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.3 - processing_system7_0
Successfully read diagram <design_1> from BD file <F:/beacon/vivado/lab1/lab1.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 677.168 ; gain = 49.570
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property name sw_4bits [ get_bd_cells axi_gpio_0]
set_property location {1 96 166} [get_bd_cells sw_4bits]
set_property -dict [list CONFIG.C_GPIO_WIDTH {4}] [get_bd_cells sw_4bits]
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" }  [get_bd_cells processing_system7_0]
set_property -dict [list CONFIG.C_ALL_INPUTS {1}] [get_bd_cells sw_4bits]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" }  [get_bd_intf_pins sw_4bits/S_AXI]
create_bd_cell: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 677.168 ; gain = 0.000
create_bd_cell: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 677.168 ; gain = 0.000
</sw_4bits/S_AXI/Reg> is being mapped into </processing_system7_0/Data> at <0x41200000[ 64K ]>
apply_bd_automation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 677.168 ; gain = 0.000
regenerate_bd_layout -routing
set_property location {2 302 286} [get_bd_cells sw_4bits]
set_property location {2 428 303} [get_bd_cells sw_4bits]
set_property location {1 310 276} [get_bd_cells rst_processing_system7_0_50M]
set_property location {2 670 140} [get_bd_cells processing_system7_0_axi_periph]
set_property location {2.5 802 324} [get_bd_cells sw_4bits]
regenerate_bd_layout -routing
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property name btns_4bit [ get_bd_cells axi_gpio_0]
set_property name sw_4bit [ get_bd_cells sw_4bits]
startgroup
set_property -dict [list CONFIG.NUM_MI {3}] [get_bd_cells processing_system7_0_axi_periph]
delete_bd_objs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 704.461 ; gain = 27.293
0
endgroup
set_property location {3 731 380} [get_bd_cells btns_4bit]
connect_bd_intf_net [get_bd_intf_pins btns_4bit/S_AXI] [get_bd_intf_pins processing_system7_0_axi_periph/M01_AXI]
connect_bd_net -net [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_pins btns_4bit/s_axi_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net -net [get_bd_nets rst_processing_system7_0_50M_peripheral_aresetn] [get_bd_pins btns_4bit/s_axi_aresetn] [get_bd_pins rst_processing_system7_0_50M/peripheral_aresetn]
connect_bd_net -net [get_bd_nets rst_processing_system7_0_50M_peripheral_aresetn] [get_bd_pins processing_system7_0_axi_periph/M01_ARESETN] [get_bd_pins rst_processing_system7_0_50M/peripheral_aresetn]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property name led_32bit [ get_bd_cells axi_gpio_0]
connect_bd_intf_net [get_bd_intf_pins led_32bit/S_AXI] [get_bd_intf_pins processing_system7_0_axi_periph/M02_AXI]
connect_bd_net -net [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_pins led_32bit/s_axi_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net -net [get_bd_nets rst_processing_system7_0_50M_peripheral_aresetn] [get_bd_pins led_32bit/s_axi_aresetn] [get_bd_pins rst_processing_system7_0_50M/peripheral_aresetn]
connect_bd_net -net [get_bd_nets rst_processing_system7_0_50M_peripheral_aresetn] [get_bd_pins processing_system7_0_axi_periph/M02_ARESETN] [get_bd_pins rst_processing_system7_0_50M/peripheral_aresetn]
undo
INFO: [Common 17-17] undo 'connect_bd_net -net [get_bd_nets rst_processing_system7_0_50M_peripheral_aresetn] [get_bd_pins processing_system7_0_axi_periph/M02_ARESETN] [get_bd_pins rst_processing_system7_0_50M/peripheral_aresetn]'
connect_bd_net -net [get_bd_nets rst_processing_system7_0_50M_peripheral_aresetn] [get_bd_pins processing_system7_0_axi_periph/M02_ARESETN] [get_bd_pins rst_processing_system7_0_50M/peripheral_aresetn]
connect_bd_net -net [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_pins processing_system7_0_axi_periph/M01_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net -net [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_pins processing_system7_0_axi_periph/M02_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
regenerate_bd_layout -routing
assign_bd_address [get_bd_addr_segs {btns_4bit/S_AXI/Reg }]
</btns_4bit/S_AXI/Reg> is being mapped into </processing_system7_0/Data> at <0x41210000[ 64K ]>
assign_bd_address [get_bd_addr_segs {led_32bit/S_AXI/Reg }]
</led_32bit/S_AXI/Reg> is being mapped into </processing_system7_0/Data> at <0x41220000[ 64K ]>
startgroup
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 GPIO
connect_bd_intf_net [get_bd_intf_pins led_32bit/GPIO] [get_bd_intf_ports /GPIO]
endgroup
startgroup
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 GPIO_1
connect_bd_intf_net [get_bd_intf_pins sw_4bit/GPIO] [get_bd_intf_ports /GPIO_1]
endgroup
startgroup
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 GPIO_2
connect_bd_intf_net [get_bd_intf_pins btns_4bit/GPIO] [get_bd_intf_ports /GPIO_2]
endgroup
set_property name led_32bit [ get_bd_intf_ports GPIO]
set_property name sw_4bit [ get_bd_intf_ports GPIO_1]
set_property name btns_4bit [ get_bd_intf_ports GPIO_2]
validate_bd_design
validate_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 766.520 ; gain = 0.000
success
make_wrapper -files [get_files F:/beacon/vivado/lab1/lab1.srcs/sources_1/bd/design_1/design_1.bd] -top
Verilog Output written to : design_1.v
Verilog Output written to : design_1_wrapper.v
Wrote  : <F:/beacon/vivado/lab1/lab1.srcs/sources_1/bd/design_1/design_1.bd> 
make_wrapper: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 793.727 ; gain = 27.207
add_files -norecurse F:/beacon/vivado/lab1/lab1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
save_bd_design
Wrote  : <F:/beacon/vivado/lab1/lab1.srcs/sources_1/bd/design_1/design_1.bd> 
launch_runs synth_1
Verilog Output written to : design_1.v
Verilog Output written to : design_1_wrapper.v
Wrote  : <F:/beacon/vivado/lab1/lab1.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_axi_gpio_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_axi_gpio_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /sw_4bit .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_rst_processing_system7_0_50M_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_rst_processing_system7_0_50M_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /rst_processing_system7_0_50M .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_axi_gpio_0_1'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_axi_gpio_0_1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /btns_4bit .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xbar_1'...
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_axi_gpio_0_2'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_axi_gpio_0_2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /led_32bit .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-539] Not generating up to date 'Implementation' target for block design design_1
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /sw_4bit .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /rst_processing_system7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /btns_4bit .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /led_32bit .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/s00_couplers/auto_pc .
[Sat Jun 27 12:42:40 2015] Launched synth_1...
Run output will be captured here: F:/beacon/vivado/lab1/lab1.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 796.281 ; gain = 0.000
open_run synth_1 -name netlist_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Netlist 29-17] Analyzing 68 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2013.4
Loading clock regions from F:/beacon/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z010/ClockRegion.xml
Loading clock buffers from F:/beacon/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z010/ClockBuffers.xml
Loading clock placement rules from F:/beacon/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from F:/beacon/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from F:/beacon/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z010/clg400/Package.xml
Loading io standards from F:/beacon/Xilinx/Vivado/2013.4/data\./parts/xilinx/zynq/IOStandards.xml
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [f:/beacon/vivado/lab1/lab1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [f:/beacon/vivado/lab1/lab1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [f:/beacon/vivado/lab1/lab1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/sw_4bit/U0'
Finished Parsing XDC File [f:/beacon/vivado/lab1/lab1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/sw_4bit/U0'
Parsing XDC File [f:/beacon/vivado/lab1/lab1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/sw_4bit/U0'
Finished Parsing XDC File [f:/beacon/vivado/lab1/lab1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/sw_4bit/U0'
Parsing XDC File [f:/beacon/vivado/lab1/lab1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_50M/U0'
Finished Parsing XDC File [f:/beacon/vivado/lab1/lab1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_50M/U0'
Parsing XDC File [f:/beacon/vivado/lab1/lab1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_50M/U0'
Finished Parsing XDC File [f:/beacon/vivado/lab1/lab1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_50M/U0'
Parsing XDC File [f:/beacon/vivado/lab1/lab1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc] for cell 'design_1_i/btns_4bit/U0'
Finished Parsing XDC File [f:/beacon/vivado/lab1/lab1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc] for cell 'design_1_i/btns_4bit/U0'
Parsing XDC File [f:/beacon/vivado/lab1/lab1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_i/btns_4bit/U0'
Finished Parsing XDC File [f:/beacon/vivado/lab1/lab1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_i/btns_4bit/U0'
Parsing XDC File [f:/beacon/vivado/lab1/lab1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_2/design_1_axi_gpio_0_2.xdc] for cell 'design_1_i/led_32bit/U0'
Finished Parsing XDC File [f:/beacon/vivado/lab1/lab1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_2/design_1_axi_gpio_0_2.xdc] for cell 'design_1_i/led_32bit/U0'
Parsing XDC File [f:/beacon/vivado/lab1/lab1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_2/design_1_axi_gpio_0_2_board.xdc] for cell 'design_1_i/led_32bit/U0'
Finished Parsing XDC File [f:/beacon/vivado/lab1/lab1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_2/design_1_axi_gpio_0_2_board.xdc] for cell 'design_1_i/led_32bit/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 64 instances were transformed.
  IOBUF => IOBUF (OBUFT, IBUF): 64 instances

open_run: Time (s): cpu = 00:00:53 ; elapsed = 00:02:07 . Memory (MB): peak = 1246.938 ; gain = 450.656
open_bd_design {F:/beacon/vivado/lab1/lab1.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {4} CONFIG.C_ALL_INPUTS {1}] [get_bd_cells btns_4bit]
endgroup
validate_bd_design
validate_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1267.660 ; gain = 0.000
success
make_wrapper -files [get_files F:/beacon/vivado/lab1/lab1.srcs/sources_1/bd/design_1/design_1.bd] -top
Verilog Output written to : design_1.v
Verilog Output written to : design_1_wrapper.v
Wrote  : <F:/beacon/vivado/lab1/lab1.srcs/sources_1/bd/design_1/design_1.bd> 
make_wrapper: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1267.660 ; gain = 0.000
reset_run synth_1
launch_runs synth_1
Verilog Output written to : design_1.v
Verilog Output written to : design_1_wrapper.v
Wrote  : <F:/beacon/vivado/lab1/lab1.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_processing_system7_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_axi_gpio_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /sw_4bit .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_rst_processing_system7_0_50M_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /rst_processing_system7_0_50M .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_axi_gpio_0_1'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_axi_gpio_0_1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /btns_4bit .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_xbar_1'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_axi_gpio_0_2'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /led_32bit .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_5'...
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-539] Not generating up to date 'Implementation' target for block design design_1
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /sw_4bit .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /rst_processing_system7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /btns_4bit .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /led_32bit .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/s00_couplers/auto_pc .
[Sat Jun 27 12:53:40 2015] Launched synth_1...
Run output will be captured here: F:/beacon/vivado/lab1/lab1.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 1267.660 ; gain = 0.000
close_design
open_run synth_1 -name netlist_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Netlist 29-17] Analyzing 40 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2013.4
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [f:/beacon/vivado/lab1/lab1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [f:/beacon/vivado/lab1/lab1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [f:/beacon/vivado/lab1/lab1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/sw_4bit/U0'
Finished Parsing XDC File [f:/beacon/vivado/lab1/lab1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/sw_4bit/U0'
Parsing XDC File [f:/beacon/vivado/lab1/lab1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/sw_4bit/U0'
Finished Parsing XDC File [f:/beacon/vivado/lab1/lab1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/sw_4bit/U0'
Parsing XDC File [f:/beacon/vivado/lab1/lab1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_50M/U0'
Finished Parsing XDC File [f:/beacon/vivado/lab1/lab1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_50M/U0'
Parsing XDC File [f:/beacon/vivado/lab1/lab1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_50M/U0'
Finished Parsing XDC File [f:/beacon/vivado/lab1/lab1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_50M/U0'
Parsing XDC File [f:/beacon/vivado/lab1/lab1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc] for cell 'design_1_i/btns_4bit/U0'
Finished Parsing XDC File [f:/beacon/vivado/lab1/lab1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc] for cell 'design_1_i/btns_4bit/U0'
Parsing XDC File [f:/beacon/vivado/lab1/lab1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_i/btns_4bit/U0'
Finished Parsing XDC File [f:/beacon/vivado/lab1/lab1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_i/btns_4bit/U0'
Parsing XDC File [f:/beacon/vivado/lab1/lab1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_2/design_1_axi_gpio_0_2.xdc] for cell 'design_1_i/led_32bit/U0'
Finished Parsing XDC File [f:/beacon/vivado/lab1/lab1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_2/design_1_axi_gpio_0_2.xdc] for cell 'design_1_i/led_32bit/U0'
Parsing XDC File [f:/beacon/vivado/lab1/lab1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_2/design_1_axi_gpio_0_2_board.xdc] for cell 'design_1_i/led_32bit/U0'
Finished Parsing XDC File [f:/beacon/vivado/lab1/lab1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_2/design_1_axi_gpio_0_2_board.xdc] for cell 'design_1_i/led_32bit/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  IOBUF => IOBUF (OBUFT, IBUF): 32 instances

open_run: Time (s): cpu = 00:00:55 ; elapsed = 00:00:46 . Memory (MB): peak = 1307.305 ; gain = 35.113
set_property package_pin "" [get_ports [list  {btns_4bit_tri_i[3]}]]
startgroup
set_property package_pin R18 [get_ports {btns_4bit_tri_i[0]}]
endgroup
startgroup
set_property package_pin P16 [get_ports {btns_4bit_tri_i[1]}]
endgroup
startgroup
set_property package_pin V16 [get_ports {btns_4bit_tri_i[2]}]
endgroup
startgroup
set_property package_pin Y16 [get_ports {btns_4bit_tri_i[3]}]
endgroup
startgroup
set_property package_pin G15 [get_ports {sw_4bit_tri_i[0]}]
endgroup
startgroup
set_property package_pin P15 [get_ports {sw_4bit_tri_i[1]}]
endgroup
set_property package_pin "" [get_ports [list  {sw_4bit_tri_i[2]}]]
startgroup
set_property package_pin W13 [get_ports {sw_4bit_tri_i[2]}]
endgroup
startgroup
set_property package_pin T16 [get_ports {sw_4bit_tri_i[3]}]
endgroup
set_property iostandard LVCMOS18 [get_ports [list {sw_4bit_tri_i[3]}]]
set_property iostandard LVCMOS33 [get_ports [list {sw_4bit_tri_i[3]} {sw_4bit_tri_i[2]} {sw_4bit_tri_i[1]} {sw_4bit_tri_i[0]}]]
set_property iostandard LVCMOS33 [get_ports [list {led_32bit_tri_io[31]} {led_32bit_tri_io[30]} {led_32bit_tri_io[29]} {led_32bit_tri_io[28]} {led_32bit_tri_io[27]} {led_32bit_tri_io[26]} {led_32bit_tri_io[25]} {led_32bit_tri_io[24]} {led_32bit_tri_io[23]} {led_32bit_tri_io[22]} {led_32bit_tri_io[21]} {led_32bit_tri_io[20]} {led_32bit_tri_io[19]} {led_32bit_tri_io[18]} {led_32bit_tri_io[17]} {led_32bit_tri_io[16]} {led_32bit_tri_io[15]} {led_32bit_tri_io[14]} {led_32bit_tri_io[13]} {led_32bit_tri_io[12]} {led_32bit_tri_io[11]} {led_32bit_tri_io[10]} {led_32bit_tri_io[9]} {led_32bit_tri_io[8]} {led_32bit_tri_io[7]} {led_32bit_tri_io[6]} {led_32bit_tri_io[5]} {led_32bit_tri_io[4]} {led_32bit_tri_io[3]} {led_32bit_tri_io[2]} {led_32bit_tri_io[1]} {led_32bit_tri_io[0]}]]
set_property iostandard LVCMOS33 [get_ports [list {btns_4bit_tri_i[3]} {btns_4bit_tri_i[2]} {btns_4bit_tri_i[1]} {btns_4bit_tri_i[0]}]]
startgroup
set_property package_pin V12 [get_ports {led_32bit_tri_io[0]}]
endgroup
startgroup
set_property package_pin W16 [get_ports {led_32bit_tri_io[1]}]
endgroup
startgroup
set_property package_pin J15 [get_ports {led_32bit_tri_io[2]}]
endgroup
startgroup
set_property package_pin H15 [get_ports {led_32bit_tri_io[3]}]
endgroup
startgroup
set_property package_pin V13 [get_ports {led_32bit_tri_io[4]}]
endgroup
startgroup
set_property package_pin U17 [get_ports {led_32bit_tri_io[5]}]
endgroup
startgroup
set_property package_pin T17 [get_ports {led_32bit_tri_io[6]}]
endgroup
startgroup
set_property package_pin Y17 [get_ports {led_32bit_tri_io[7]}]
endgroup
startgroup
set_property package_pin T14 [get_ports {led_32bit_tri_io[8]}]
endgroup
startgroup
set_property package_pin T15 [get_ports {led_32bit_tri_io[9]}]
endgroup
startgroup
set_property package_pin P14 [get_ports {led_32bit_tri_io[10]}]
endgroup
startgroup
set_property package_pin R14 [get_ports {led_32bit_tri_io[11]}]
endgroup
startgroup
set_property package_pin U14 [get_ports {led_32bit_tri_io[12]}]
endgroup
startgroup
set_property package_pin U15 [get_ports {led_32bit_tri_io[13]}]
endgroup
startgroup
set_property package_pin V17 [get_ports {led_32bit_tri_io[14]}]
endgroup
startgroup
set_property package_pin V18 [get_ports {led_32bit_tri_io[15]}]
endgroup
startgroup
set_property package_pin V15 [get_ports {led_32bit_tri_io[16]}]
endgroup
startgroup
set_property package_pin W15 [get_ports {led_32bit_tri_io[17]}]
endgroup
startgroup
set_property package_pin T11 [get_ports {led_32bit_tri_io[18]}]
endgroup
set_property package_pin "" [get_ports [list  {led_32bit_tri_io[19]}]]
startgroup
set_property package_pin T10 [get_ports {led_32bit_tri_io[19]}]
endgroup
startgroup
set_property package_pin W14 [get_ports {led_32bit_tri_io[20]}]
endgroup
startgroup
set_property package_pin Y14 [get_ports {led_32bit_tri_io[21]}]
endgroup
set_property package_pin "" [get_ports [list  {led_32bit_tri_io[22]}]]
startgroup
set_property package_pin T12 [get_ports {led_32bit_tri_io[22]}]
endgroup
startgroup
set_property package_pin U12 [get_ports {led_32bit_tri_io[23]}]
endgroup
set_property package_pin "" [get_ports [list  {led_32bit_tri_io[24]}]]
startgroup
set_property package_pin T20 [get_ports {led_32bit_tri_io[24]}]
endgroup
startgroup
set_property package_pin U20 [get_ports {led_32bit_tri_io[25]}]
endgroup
startgroup
set_property package_pin V20 [get_ports {led_32bit_tri_io[26]}]
endgroup
startgroup
set_property package_pin W20 [get_ports {led_32bit_tri_io[27]}]
endgroup
startgroup
set_property package_pin Y18 [get_ports {led_32bit_tri_io[28]}]
endgroup
startgroup
set_property package_pin Y19 [get_ports {led_32bit_tri_io[29]}]
endgroup
startgroup
set_property package_pin W18 [get_ports {led_32bit_tri_io[30]}]
endgroup
startgroup
set_property package_pin W19 [get_ports {led_32bit_tri_io[31]}]
endgroup
file mkdir F:/beacon/vivado/lab1/lab1.srcs/constrs_1/new
close [ open F:/beacon/vivado/lab1/lab1.srcs/constrs_1/new/lab.xdc w ]
add_files -fileset constrs_1 F:/beacon/vivado/lab1/lab1.srcs/constrs_1/new/lab.xdc
set_property target_constrs_file F:/beacon/vivado/lab1/lab1.srcs/constrs_1/new/lab.xdc [current_fileset -constrset]
save_constraints -force
INFO: [Vivado 12-3488] The target constraint file will be updated. Since the file was included by the synthesis run, this run will be marked out-of-date. If this is not desired, the run can be forced up-to-date. Also, the USEDIN_SYNTHESIS property can be set to false if synthesis run should not depend on the target constraint file.
generate_target all [get_files  F:/beacon/vivado/lab1/lab1.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_processing_system7_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_processing_system7_0_0'...
WARNING: [IP_Flow 19-2987] IP 'design_1_processing_system7_0_0' with unlicensed IP definition 'xilinx.com:ip:processing_system7:5.3' depends on licensed subcore IP definition 'xilinx.com:ip:processing_system7_bfm:2.0'. Please update your IP definition with license information.
WARNING: [xilinx.com:ip:processing_system7:5.3-1] design_1_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_axi_gpio_0_0'...
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_axi_gpio_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_axi_gpio_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_axi_gpio_0_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_axi_gpio_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /sw_4bit .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_rst_processing_system7_0_50M_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_rst_processing_system7_0_50M_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_rst_processing_system7_0_50M_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /rst_processing_system7_0_50M .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_axi_gpio_0_1'...
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_axi_gpio_0_1'. Target already exists and is up to date.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_axi_gpio_0_1'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_axi_gpio_0_1' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_axi_gpio_0_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /btns_4bit .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_xbar_1'...
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_xbar_1'. Target already exists and is up to date.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_xbar_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_xbar_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_axi_gpio_0_2'...
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_axi_gpio_0_2'. Target already exists and is up to date.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_axi_gpio_0_2'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_axi_gpio_0_2' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_axi_gpio_0_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /led_32bit .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_5'...
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_auto_pc_5'. Target already exists and is up to date.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_5'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_5'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/s00_couplers/auto_pc .
generate_target: Time (s): cpu = 00:00:49 ; elapsed = 00:00:56 . Memory (MB): peak = 1309.156 ; gain = 1.852
reset_run impl_1
reset_run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1309.156 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream
INFO: [Timing 38-35] Done setting XDC timing constraints.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.387 . Memory (MB): peak = 1309.156 ; gain = 0.000
[Sat Jun 27 13:18:44 2015] Launched impl_1...
Run output will be captured here: F:/beacon/vivado/lab1/lab1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1314.668 ; gain = 5.512
close_design
close_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1314.668 ; gain = 0.000
export_hardware [get_files F:/beacon/vivado/lab1/lab1.srcs/sources_1/bd/design_1/design_1.bd]
Exporting to file F:/beacon/vivado/lab1/lab1.sdk/SDK/SDK_Export/hw/design_1.xml
export_hardware: Time (s): cpu = 00:00:19 ; elapsed = 00:00:36 . Memory (MB): peak = 1314.668 ; gain = 0.000
launch_sdk -workspace F:/beacon/vivado/lab1/lab1.sdk/SDK/SDK_Export -hwspec F:/beacon/vivado/lab1/lab1.sdk/SDK/SDK_Export/hw/design_1.xml
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace F:/beacon/vivado/lab1/lab1.sdk/SDK/SDK_Export -hwspec F:/beacon/vivado/lab1/lab1.sdk/SDK/SDK_Export/hw/design_1.xml
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace F:/beacon/vivado/lab1/lab1.sdk/SDK/SDK_Export -hwspec F:/beacon/vivado/lab1/lab1.sdk/SDK/SDK_Export/hw/design_1.xml
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace F:/beacon/vivado/lab1/lab1.sdk/SDK/SDK_Export -hwspec F:/beacon/vivado/lab1/lab1.sdk/SDK/SDK_Export/hw/design_1.xml
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jun 27 15:05:36 2015...
