{
  "module_name": "cx23885.h",
  "hash_id": "5562e773d8689b767032b9afaa28ed13e487aa6b90a5cafeb5111a8a888339e4",
  "original_prompt": "Ingested from linux-6.6.14/drivers/media/pci/cx23885/cx23885.h",
  "human_readable_source": " \n \n\n#define pr_fmt(fmt) KBUILD_MODNAME \": \" fmt\n\n#include <linux/pci.h>\n#include <linux/i2c.h>\n#include <linux/kdev_t.h>\n#include <linux/slab.h>\n\n#include <media/v4l2-device.h>\n#include <media/v4l2-fh.h>\n#include <media/v4l2-ctrls.h>\n#include <media/tuner.h>\n#include <media/tveeprom.h>\n#include <media/videobuf2-dma-sg.h>\n#include <media/videobuf2-dvb.h>\n#include <media/rc-core.h>\n\n#include \"cx23885-reg.h\"\n#include \"media/drv-intf/cx2341x.h\"\n\n#include <linux/mutex.h>\n\n#define CX23885_VERSION \"0.0.4\"\n\n#define UNSET (-1U)\n\n#define CX23885_MAXBOARDS 8\n\n \n#define MAX_CX23885_INPUT 8\n#define INPUT(nr) (&cx23885_boards[dev->board].input[nr])\n\n#define BUFFER_TIMEOUT     (HZ)   \n\n#define CX23885_BOARD_NOAUTO               UNSET\n#define CX23885_BOARD_UNKNOWN                  0\n#define CX23885_BOARD_HAUPPAUGE_HVR1800lp      1\n#define CX23885_BOARD_HAUPPAUGE_HVR1800        2\n#define CX23885_BOARD_HAUPPAUGE_HVR1250        3\n#define CX23885_BOARD_DVICO_FUSIONHDTV_5_EXP   4\n#define CX23885_BOARD_HAUPPAUGE_HVR1500Q       5\n#define CX23885_BOARD_HAUPPAUGE_HVR1500        6\n#define CX23885_BOARD_HAUPPAUGE_HVR1200        7\n#define CX23885_BOARD_HAUPPAUGE_HVR1700        8\n#define CX23885_BOARD_HAUPPAUGE_HVR1400        9\n#define CX23885_BOARD_DVICO_FUSIONHDTV_7_DUAL_EXP 10\n#define CX23885_BOARD_DVICO_FUSIONHDTV_DVB_T_DUAL_EXP 11\n#define CX23885_BOARD_LEADTEK_WINFAST_PXDVR3200_H 12\n#define CX23885_BOARD_COMPRO_VIDEOMATE_E650F   13\n#define CX23885_BOARD_TBS_6920                 14\n#define CX23885_BOARD_TEVII_S470               15\n#define CX23885_BOARD_DVBWORLD_2005            16\n#define CX23885_BOARD_NETUP_DUAL_DVBS2_CI      17\n#define CX23885_BOARD_HAUPPAUGE_HVR1270        18\n#define CX23885_BOARD_HAUPPAUGE_HVR1275        19\n#define CX23885_BOARD_HAUPPAUGE_HVR1255        20\n#define CX23885_BOARD_HAUPPAUGE_HVR1210        21\n#define CX23885_BOARD_MYGICA_X8506             22\n#define CX23885_BOARD_MAGICPRO_PROHDTVE2       23\n#define CX23885_BOARD_HAUPPAUGE_HVR1850        24\n#define CX23885_BOARD_COMPRO_VIDEOMATE_E800    25\n#define CX23885_BOARD_HAUPPAUGE_HVR1290        26\n#define CX23885_BOARD_MYGICA_X8558PRO          27\n#define CX23885_BOARD_LEADTEK_WINFAST_PXTV1200 28\n#define CX23885_BOARD_GOTVIEW_X5_3D_HYBRID     29\n#define CX23885_BOARD_NETUP_DUAL_DVB_T_C_CI_RF 30\n#define CX23885_BOARD_LEADTEK_WINFAST_PXDVR3200_H_XC4000 31\n#define CX23885_BOARD_MPX885                   32\n#define CX23885_BOARD_MYGICA_X8507             33\n#define CX23885_BOARD_TERRATEC_CINERGY_T_PCIE_DUAL 34\n#define CX23885_BOARD_TEVII_S471               35\n#define CX23885_BOARD_HAUPPAUGE_HVR1255_22111  36\n#define CX23885_BOARD_PROF_8000                37\n#define CX23885_BOARD_HAUPPAUGE_HVR4400        38\n#define CX23885_BOARD_AVERMEDIA_HC81R          39\n#define CX23885_BOARD_TBS_6981                 40\n#define CX23885_BOARD_TBS_6980                 41\n#define CX23885_BOARD_LEADTEK_WINFAST_PXPVR2200 42\n#define CX23885_BOARD_HAUPPAUGE_IMPACTVCBE     43\n#define CX23885_BOARD_DVICO_FUSIONHDTV_DVB_T_DUAL_EXP2 44\n#define CX23885_BOARD_DVBSKY_T9580             45\n#define CX23885_BOARD_DVBSKY_T980C             46\n#define CX23885_BOARD_DVBSKY_S950C             47\n#define CX23885_BOARD_TT_CT2_4500_CI           48\n#define CX23885_BOARD_DVBSKY_S950              49\n#define CX23885_BOARD_DVBSKY_S952              50\n#define CX23885_BOARD_DVBSKY_T982              51\n#define CX23885_BOARD_HAUPPAUGE_HVR5525        52\n#define CX23885_BOARD_HAUPPAUGE_STARBURST      53\n#define CX23885_BOARD_VIEWCAST_260E            54\n#define CX23885_BOARD_VIEWCAST_460E            55\n#define CX23885_BOARD_HAUPPAUGE_QUADHD_DVB     56\n#define CX23885_BOARD_HAUPPAUGE_QUADHD_ATSC    57\n#define CX23885_BOARD_HAUPPAUGE_HVR1265_K4     58\n#define CX23885_BOARD_HAUPPAUGE_STARBURST2     59\n#define CX23885_BOARD_HAUPPAUGE_QUADHD_DVB_885 60\n#define CX23885_BOARD_HAUPPAUGE_QUADHD_ATSC_885 61\n#define CX23885_BOARD_AVERMEDIA_CE310B         62\n\n#define GPIO_0 0x00000001\n#define GPIO_1 0x00000002\n#define GPIO_2 0x00000004\n#define GPIO_3 0x00000008\n#define GPIO_4 0x00000010\n#define GPIO_5 0x00000020\n#define GPIO_6 0x00000040\n#define GPIO_7 0x00000080\n#define GPIO_8 0x00000100\n#define GPIO_9 0x00000200\n#define GPIO_10 0x00000400\n#define GPIO_11 0x00000800\n#define GPIO_12 0x00001000\n#define GPIO_13 0x00002000\n#define GPIO_14 0x00004000\n#define GPIO_15 0x00008000\n\n \n#define CX23885_NORMS (\\\n\tV4L2_STD_NTSC_M |  V4L2_STD_NTSC_M_JP |  V4L2_STD_NTSC_443 | \\\n\tV4L2_STD_PAL_BG |  V4L2_STD_PAL_DK    |  V4L2_STD_PAL_I    | \\\n\tV4L2_STD_PAL_M  |  V4L2_STD_PAL_N     |  V4L2_STD_PAL_Nc   | \\\n\tV4L2_STD_PAL_60 |  V4L2_STD_SECAM_L   |  V4L2_STD_SECAM_DK)\n\nstruct cx23885_fmt {\n\tu32   fourcc;           \n\tint   depth;\n\tint   flags;\n\tu32   cxformat;\n};\n\nstruct cx23885_tvnorm {\n\tchar\t\t*name;\n\tv4l2_std_id\tid;\n\tu32\t\tcxiformat;\n\tu32\t\tcxoformat;\n};\n\nenum cx23885_itype {\n\tCX23885_VMUX_COMPOSITE1 = 1,\n\tCX23885_VMUX_COMPOSITE2,\n\tCX23885_VMUX_COMPOSITE3,\n\tCX23885_VMUX_COMPOSITE4,\n\tCX23885_VMUX_SVIDEO,\n\tCX23885_VMUX_COMPONENT,\n\tCX23885_VMUX_TELEVISION,\n\tCX23885_VMUX_CABLE,\n\tCX23885_VMUX_DVB,\n\tCX23885_VMUX_DEBUG,\n\tCX23885_RADIO,\n};\n\nenum cx23885_src_sel_type {\n\tCX23885_SRC_SEL_EXT_656_VIDEO = 0,\n\tCX23885_SRC_SEL_PARALLEL_MPEG_VIDEO\n};\n\nstruct cx23885_riscmem {\n\tunsigned int   size;\n\t__le32         *cpu;\n\t__le32         *jmp;\n\tdma_addr_t     dma;\n};\n\n \nstruct cx23885_buffer {\n\t \n\tstruct vb2_v4l2_buffer vb;\n\tstruct list_head queue;\n\n\t \n\tunsigned int           bpl;\n\tstruct cx23885_riscmem risc;\n\tstruct cx23885_fmt     *fmt;\n\tu32                    count;\n};\n\nstruct cx23885_input {\n\tenum cx23885_itype type;\n\tunsigned int    vmux;\n\tunsigned int    amux;\n\tu32             gpio0, gpio1, gpio2, gpio3;\n};\n\ntypedef enum {\n\tCX23885_MPEG_UNDEFINED = 0,\n\tCX23885_MPEG_DVB,\n\tCX23885_ANALOG_VIDEO,\n\tCX23885_MPEG_ENCODER,\n} port_t;\n\nstruct cx23885_board {\n\tchar                    *name;\n\tport_t\t\t\tporta, portb, portc;\n\tint\t\tnum_fds_portb, num_fds_portc;\n\tunsigned int\t\ttuner_type;\n\tunsigned int\t\tradio_type;\n\tunsigned char\t\ttuner_addr;\n\tunsigned char\t\tradio_addr;\n\tunsigned int\t\ttuner_bus;\n\n\t \n\tu32\t\t\tclk_freq;\n\tstruct cx23885_input    input[MAX_CX23885_INPUT];\n\tint\t\t\tci_type;  \n\t \n\tu32                     force_bff;\n};\n\nstruct cx23885_subid {\n\tu16     subvendor;\n\tu16     subdevice;\n\tu32     card;\n};\n\nstruct cx23885_i2c {\n\tstruct cx23885_dev *dev;\n\n\tint                        nr;\n\n\t \n\tstruct i2c_adapter         i2c_adap;\n\tstruct i2c_client          i2c_client;\n\tu32                        i2c_rc;\n\n\t \n\tu32                        i2c_period;\n\tu32                        reg_ctrl;\n\tu32                        reg_stat;\n\tu32                        reg_addr;\n\tu32                        reg_rdata;\n\tu32                        reg_wdata;\n};\n\nstruct cx23885_dmaqueue {\n\tstruct list_head       active;\n\tu32                    count;\n};\n\nstruct cx23885_tsport {\n\tstruct cx23885_dev *dev;\n\n\tunsigned                   nr;\n\tint                        sram_chno;\n\n\tstruct vb2_dvb_frontends   frontends;\n\n\t \n\tstruct cx23885_dmaqueue    mpegq;\n\tu32                        ts_packet_size;\n\tu32                        ts_packet_count;\n\n\tint                        width;\n\tint                        height;\n\n\tspinlock_t                 slock;\n\n\t \n\tu32                        reg_gpcnt;\n\tu32                        reg_gpcnt_ctl;\n\tu32                        reg_dma_ctl;\n\tu32                        reg_lngth;\n\tu32                        reg_hw_sop_ctrl;\n\tu32                        reg_gen_ctrl;\n\tu32                        reg_bd_pkt_status;\n\tu32                        reg_sop_status;\n\tu32                        reg_fifo_ovfl_stat;\n\tu32                        reg_vld_misc;\n\tu32                        reg_ts_clk_en;\n\tu32                        reg_ts_int_msk;\n\tu32                        reg_ts_int_stat;\n\tu32                        reg_src_sel;\n\n\t \n\tint                        pci_irqmask;\n\tu32                        dma_ctl_val;\n\tu32                        ts_int_msk_val;\n\tu32                        gen_ctrl_val;\n\tu32                        ts_clk_en_val;\n\tu32                        src_sel_val;\n\tu32                        vld_misc_val;\n\tu32                        hw_sop_ctrl_val;\n\n\t \n\tu32                        num_frontends;\n\tvoid                (*gate_ctrl)(struct cx23885_tsport *port, int open);\n\tvoid                       *port_priv;\n\n\t \n\tstruct dvb_frontend analog_fe;\n\n\tstruct i2c_client *i2c_client_demod;\n\tstruct i2c_client *i2c_client_tuner;\n\tstruct i2c_client *i2c_client_sec;\n\tstruct i2c_client *i2c_client_ci;\n\n\tint (*set_frontend)(struct dvb_frontend *fe);\n\tint (*fe_set_voltage)(struct dvb_frontend *fe,\n\t\t\t      enum fe_sec_voltage voltage);\n};\n\nstruct cx23885_kernel_ir {\n\tstruct cx23885_dev\t*cx;\n\tchar\t\t\t*name;\n\tchar\t\t\t*phys;\n\n\tstruct rc_dev\t\t*rc;\n};\n\nstruct cx23885_audio_buffer {\n\tunsigned int\t\tbpl;\n\tstruct cx23885_riscmem\trisc;\n\tvoid\t\t\t*vaddr;\n\tstruct scatterlist\t*sglist;\n\tint\t\t\tsglen;\n\tunsigned long\t\tnr_pages;\n};\n\nstruct cx23885_audio_dev {\n\tstruct cx23885_dev\t*dev;\n\n\tstruct pci_dev\t\t*pci;\n\n\tstruct snd_card\t\t*card;\n\n\tspinlock_t\t\tlock;\n\n\tatomic_t\t\tcount;\n\n\tunsigned int\t\tdma_size;\n\tunsigned int\t\tperiod_size;\n\tunsigned int\t\tnum_periods;\n\n\tstruct cx23885_audio_buffer   *buf;\n\n\tstruct snd_pcm_substream *substream;\n};\n\nstruct cx23885_dev {\n\tatomic_t                   refcount;\n\tstruct v4l2_device\t   v4l2_dev;\n\tstruct v4l2_ctrl_handler   ctrl_handler;\n\n\t \n\tstruct pci_dev             *pci;\n\tunsigned char              pci_rev, pci_lat;\n\tint                        pci_bus, pci_slot;\n\tu32                        __iomem *lmmio;\n\tu8                         __iomem *bmmio;\n\tint                        pci_irqmask;\n\tspinlock_t\t\t   pci_irqmask_lock;  \n\tint                        hwrevision;\n\n\t \n\tu32                        clk_freq;\n\n\t \n\tstruct cx23885_i2c         i2c_bus[3];\n\n\tint                        nr;\n\tstruct mutex               lock;\n\tstruct mutex               gpio_lock;\n\n\t \n\tunsigned int               board;\n\tchar                       name[32];\n\n\tstruct cx23885_tsport      ts1, ts2;\n\n\t \n\tstruct sram_channel        *sram_channels;\n\n\tenum {\n\t\tCX23885_BRIDGE_UNDEFINED = 0,\n\t\tCX23885_BRIDGE_885 = 885,\n\t\tCX23885_BRIDGE_887 = 887,\n\t\tCX23885_BRIDGE_888 = 888,\n\t} bridge;\n\n\t \n\tunsigned int               input;\n\tunsigned int               audinput;  \n\tu32                        tvaudio;\n\tv4l2_std_id                tvnorm;\n\tunsigned int               tuner_type;\n\tunsigned char              tuner_addr;\n\tunsigned int               tuner_bus;\n\tunsigned int               radio_type;\n\tunsigned char              radio_addr;\n\tstruct v4l2_subdev\t   *sd_cx25840;\n\tstruct work_struct\t   cx25840_work;\n\n\t \n\tstruct v4l2_subdev         *sd_ir;\n\tstruct work_struct\t   ir_rx_work;\n\tunsigned long\t\t   ir_rx_notifications;\n\tstruct work_struct\t   ir_tx_work;\n\tunsigned long\t\t   ir_tx_notifications;\n\n\tstruct cx23885_kernel_ir   *kernel_ir;\n\tatomic_t\t\t   ir_input_stopping;\n\n\t \n\tu32                        freq;\n\tstruct video_device        *video_dev;\n\tstruct video_device        *vbi_dev;\n\n\t \n\tstruct cx23885_fmt         *fmt;\n\tunsigned int               width, height;\n\tunsigned\t\t   field;\n\n\tstruct cx23885_dmaqueue    vidq;\n\tstruct vb2_queue           vb2_vidq;\n\tstruct cx23885_dmaqueue    vbiq;\n\tstruct vb2_queue           vb2_vbiq;\n\n\tspinlock_t                 slock;\n\n\t \n\tu32                        cx23417_mailbox;\n\tstruct cx2341x_handler     cxhdl;\n\tstruct video_device        *v4l_device;\n\tstruct vb2_queue           vb2_mpegq;\n\tstruct cx23885_tvnorm      encodernorm;\n\n\t \n\tstruct cx23885_audio_dev   *audio_dev;\n\n\t \n\tunsigned int\t\tneed_dma_reset:1;\n};\n\nstatic inline struct cx23885_dev *to_cx23885(struct v4l2_device *v4l2_dev)\n{\n\treturn container_of(v4l2_dev, struct cx23885_dev, v4l2_dev);\n}\n\n#define call_all(dev, o, f, args...) \\\n\tv4l2_device_call_all(&dev->v4l2_dev, 0, o, f, ##args)\n\n#define CX23885_HW_888_IR  (1 << 0)\n#define CX23885_HW_AV_CORE (1 << 1)\n\n#define call_hw(dev, grpid, o, f, args...) \\\n\tv4l2_device_call_all(&dev->v4l2_dev, grpid, o, f, ##args)\n\nextern struct v4l2_subdev *cx23885_find_hw(struct cx23885_dev *dev, u32 hw);\n\n#define SRAM_CH01  0  \n#define SRAM_CH02  1  \n#define SRAM_CH03  2  \n#define SRAM_CH04  3  \n#define SRAM_CH05  4  \n#define SRAM_CH06  5  \n#define SRAM_CH07  6  \n#define SRAM_CH08  7  \n#define SRAM_CH09  8  \n#define SRAM_CH10  9  \n#define SRAM_CH11 10  \n#define SRAM_CH12 11  \n#define SRAM_CH13 12  \n#define SRAM_CH14 13  \n#define SRAM_CH15 14  \n\nstruct sram_channel {\n\tchar *name;\n\tu32  cmds_start;\n\tu32  ctrl_start;\n\tu32  cdt;\n\tu32  fifo_start;\n\tu32  fifo_size;\n\tu32  ptr1_reg;\n\tu32  ptr2_reg;\n\tu32  cnt1_reg;\n\tu32  cnt2_reg;\n\tu32  jumponly;\n};\n\n \n\n#define cx_read(reg)             readl(dev->lmmio + ((reg)>>2))\n#define cx_write(reg, value)     writel((value), dev->lmmio + ((reg)>>2))\n\n#define cx_andor(reg, mask, value) \\\n  writel((readl(dev->lmmio+((reg)>>2)) & ~(mask)) |\\\n  ((value) & (mask)), dev->lmmio+((reg)>>2))\n\n#define cx_set(reg, bit)          cx_andor((reg), (bit), (bit))\n#define cx_clear(reg, bit)        cx_andor((reg), (bit), 0)\n\n \n \n\nextern int cx23885_sram_channel_setup(struct cx23885_dev *dev,\n\tstruct sram_channel *ch,\n\tunsigned int bpl, u32 risc);\n\nextern void cx23885_sram_channel_dump(struct cx23885_dev *dev,\n\tstruct sram_channel *ch);\n\nextern int cx23885_risc_buffer(struct pci_dev *pci, struct cx23885_riscmem *risc,\n\tstruct scatterlist *sglist,\n\tunsigned int top_offset, unsigned int bottom_offset,\n\tunsigned int bpl, unsigned int padding, unsigned int lines);\n\nextern int cx23885_risc_vbibuffer(struct pci_dev *pci,\n\tstruct cx23885_riscmem *risc, struct scatterlist *sglist,\n\tunsigned int top_offset, unsigned int bottom_offset,\n\tunsigned int bpl, unsigned int padding, unsigned int lines);\n\nint cx23885_start_dma(struct cx23885_tsport *port,\n\t\t\t     struct cx23885_dmaqueue *q,\n\t\t\t     struct cx23885_buffer   *buf);\nvoid cx23885_cancel_buffers(struct cx23885_tsport *port);\n\n\nextern void cx23885_gpio_set(struct cx23885_dev *dev, u32 mask);\nextern void cx23885_gpio_clear(struct cx23885_dev *dev, u32 mask);\nextern u32 cx23885_gpio_get(struct cx23885_dev *dev, u32 mask);\nextern void cx23885_gpio_enable(struct cx23885_dev *dev, u32 mask,\n\tint asoutput);\n\nextern void cx23885_irq_add_enable(struct cx23885_dev *dev, u32 mask);\nextern void cx23885_irq_enable(struct cx23885_dev *dev, u32 mask);\nextern void cx23885_irq_disable(struct cx23885_dev *dev, u32 mask);\nextern void cx23885_irq_remove(struct cx23885_dev *dev, u32 mask);\n\n \n \nextern struct cx23885_board cx23885_boards[];\nextern const unsigned int cx23885_bcount;\n\nextern struct cx23885_subid cx23885_subids[];\nextern const unsigned int cx23885_idcount;\n\nextern int cx23885_tuner_callback(void *priv, int component,\n\tint command, int arg);\nextern void cx23885_card_list(struct cx23885_dev *dev);\nextern int  cx23885_ir_init(struct cx23885_dev *dev);\nextern void cx23885_ir_pci_int_enable(struct cx23885_dev *dev);\nextern void cx23885_ir_fini(struct cx23885_dev *dev);\nextern void cx23885_gpio_setup(struct cx23885_dev *dev);\nextern void cx23885_card_setup(struct cx23885_dev *dev);\nextern void cx23885_card_setup_pre_i2c(struct cx23885_dev *dev);\n\nextern int cx23885_dvb_register(struct cx23885_tsport *port);\nextern int cx23885_dvb_unregister(struct cx23885_tsport *port);\n\nextern int cx23885_buf_prepare(struct cx23885_buffer *buf,\n\t\t\t       struct cx23885_tsport *port);\nextern void cx23885_buf_queue(struct cx23885_tsport *port,\n\t\t\t      struct cx23885_buffer *buf);\nextern void cx23885_free_buffer(struct cx23885_dev *dev,\n\t\t\t\tstruct cx23885_buffer *buf);\n\n \n \n \nextern int cx23885_video_register(struct cx23885_dev *dev);\nextern void cx23885_video_unregister(struct cx23885_dev *dev);\nextern int cx23885_video_irq(struct cx23885_dev *dev, u32 status);\nextern void cx23885_video_wakeup(struct cx23885_dev *dev,\n\tstruct cx23885_dmaqueue *q, u32 count);\nint cx23885_enum_input(struct cx23885_dev *dev, struct v4l2_input *i);\nint cx23885_set_input(struct file *file, void *priv, unsigned int i);\nint cx23885_get_input(struct file *file, void *priv, unsigned int *i);\nint cx23885_set_frequency(struct file *file, void *priv, const struct v4l2_frequency *f);\nint cx23885_set_tvnorm(struct cx23885_dev *dev, v4l2_std_id norm);\n\n \n \nextern int cx23885_vbi_fmt(struct file *file, void *priv,\n\tstruct v4l2_format *f);\nextern void cx23885_vbi_timeout(unsigned long data);\nextern const struct vb2_ops cx23885_vbi_qops;\nextern int cx23885_vbi_irq(struct cx23885_dev *dev, u32 status);\n\n \nextern int cx23885_i2c_register(struct cx23885_i2c *bus);\nextern int cx23885_i2c_unregister(struct cx23885_i2c *bus);\nextern void cx23885_av_clk(struct cx23885_dev *dev, int enable);\n\n \n \nextern int cx23885_417_register(struct cx23885_dev *dev);\nextern void cx23885_417_unregister(struct cx23885_dev *dev);\nextern int cx23885_irq_417(struct cx23885_dev *dev, u32 status);\nextern void cx23885_417_check_encoder(struct cx23885_dev *dev);\nextern void cx23885_mc417_init(struct cx23885_dev *dev);\nextern int mc417_memory_read(struct cx23885_dev *dev, u32 address, u32 *value);\nextern int mc417_memory_write(struct cx23885_dev *dev, u32 address, u32 value);\nextern int mc417_register_read(struct cx23885_dev *dev,\n\t\t\t\tu16 address, u32 *value);\nextern int mc417_register_write(struct cx23885_dev *dev,\n\t\t\t\tu16 address, u32 value);\nextern void mc417_gpio_set(struct cx23885_dev *dev, u32 mask);\nextern void mc417_gpio_clear(struct cx23885_dev *dev, u32 mask);\nextern void mc417_gpio_enable(struct cx23885_dev *dev, u32 mask, int asoutput);\n\n \n \nextern struct cx23885_audio_dev *cx23885_audio_register(\n\t\t\t\t\tstruct cx23885_dev *dev);\nextern void cx23885_audio_unregister(struct cx23885_dev *dev);\nextern int cx23885_audio_irq(struct cx23885_dev *dev, u32 status, u32 mask);\nextern int cx23885_risc_databuffer(struct pci_dev *pci,\n\t\t\t\t   struct cx23885_riscmem *risc,\n\t\t\t\t   struct scatterlist *sglist,\n\t\t\t\t   unsigned int bpl,\n\t\t\t\t   unsigned int lines,\n\t\t\t\t   unsigned int lpi);\n\n \n \n\nstatic inline unsigned int norm_maxh(v4l2_std_id norm)\n{\n\treturn (norm & V4L2_STD_525_60) ? 480 : 576;\n}\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}