{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1684750043012 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1684750043013 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 22 18:07:22 2023 " "Processing started: Mon May 22 18:07:22 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1684750043013 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684750043013 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ATCONV -c ATCONV " "Command: quartus_map --read_settings_files=on --write_settings_files=off ATCONV -c ATCONV" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684750043013 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1684750043187 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1684750043187 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ATCONV.v(42) " "Verilog HDL information at ATCONV.v(42): always construct contains both blocking and non-blocking assignments" {  } { { "../../DIC/HW4/file/ATCONV.v" "" { Text "C:/DIC/HW4/file/ATCONV.v" 42 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1684750048042 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ready READY ATCONV.v(6) " "Verilog HDL Declaration information at ATCONV.v(6): object \"ready\" differs only in case from object \"READY\" in the same scope" {  } { { "../../DIC/HW4/file/ATCONV.v" "" { Text "C:/DIC/HW4/file/ATCONV.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1684750048043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dic/hw4/file/atconv.v 1 1 " "Found 1 design units, including 1 entities, in source file /dic/hw4/file/atconv.v" { { "Info" "ISGN_ENTITY_NAME" "1 ATCONV " "Found entity 1: ATCONV" {  } { { "../../DIC/HW4/file/ATCONV.v" "" { Text "C:/DIC/HW4/file/ATCONV.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684750048043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684750048043 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ATCONV " "Elaborating entity \"ATCONV\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1684750048057 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i ATCONV.v(42) " "Verilog HDL Always Construct warning at ATCONV.v(42): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../../DIC/HW4/file/ATCONV.v" "" { Text "C:/DIC/HW4/file/ATCONV.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1684750053458 "|ATCONV"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ATCONV.v(251) " "Verilog HDL assignment warning at ATCONV.v(251): truncated value with size 32 to match size of target (1)" {  } { { "../../DIC/HW4/file/ATCONV.v" "" { Text "C:/DIC/HW4/file/ATCONV.v" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684750053761 "|ATCONV"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "crd ATCONV.v(248) " "Can't resolve multiple constant drivers for net \"crd\" at ATCONV.v(248)" {  } { { "../../DIC/HW4/file/ATCONV.v" "" { Text "C:/DIC/HW4/file/ATCONV.v" 248 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684750818165 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "ATCONV.v(59) " "Constant driver at ATCONV.v(59)" {  } { { "../../DIC/HW4/file/ATCONV.v" "" { Text "C:/DIC/HW4/file/ATCONV.v" 59 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684750818174 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1684750855963 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/QUARTUS_DIC/HW4/output_files/ATCONV.map.smsg " "Generated suppressed messages file C:/QUARTUS_DIC/HW4/output_files/ATCONV.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684750856140 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "29514 " "Peak virtual memory: 29514 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1684750856239 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon May 22 18:20:56 2023 " "Processing ended: Mon May 22 18:20:56 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1684750856239 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:13:34 " "Elapsed time: 00:13:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1684750856239 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:02:32 " "Total CPU time (on all processors): 00:02:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1684750856239 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1684750856239 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1684750857307 ""}
