<profile>
    <ReportVersion>
        <Version>2023.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>STEPMUL</TopModelName>
        <TargetClockPeriod>8.00</TargetClockPeriod>
        <ClockUncertainty>2.16</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>5.580</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>4</Best-caseLatency>
            <Average-caseLatency>4</Average-caseLatency>
            <Worst-caseLatency>4</Worst-caseLatency>
            <Best-caseRealTimeLatency>32.000 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>32.000 ns</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>32.000 ns</Worst-caseRealTimeLatency>
            <Interval-min>5</Interval-min>
            <Interval-max>5</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <DSP>3</DSP>
            <FF>168</FF>
            <LUT>178</LUT>
            <BRAM_18K>0</BRAM_18K>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>STEPMUL</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>STEPMUL</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>STEPMUL</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>STEPMUL</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>STEPMUL</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>STEPMUL</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>input1</name>
            <Object>input1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input2</name>
            <Object>input2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>res</name>
            <Object>res</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>res_ap_vld</name>
            <Object>res</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="2">
            <ModuleName>STEPMUL</ModuleName>
            <BindInstances>a_plus_b_fu_101_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_1_U3 mul_16ns_16ns_32_1_1_U1 mul_16ns_16ns_32_1_1_U2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_1_U3 add_ln63_fu_141_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_1_U3 res</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>STEPMUL</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>5.580</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>4</Average-caseLatency>
                    <Worst-caseLatency>4</Worst-caseLatency>
                    <Best-caseRealTimeLatency>32.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>32.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>32.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>168</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>178</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="a_plus_b_fu_101_p2" SOURCE="Arithmetic.cpp:50" URAM="0" VARIABLE="a_plus_b"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_1_U3" SOURCE="Arithmetic.cpp:51" URAM="0" VARIABLE="c_plus_d"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16ns_32_1_1_U1" SOURCE="Arithmetic.cpp:54" URAM="0" VARIABLE="ac"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16ns_32_1_1_U2" SOURCE="Arithmetic.cpp:55" URAM="0" VARIABLE="bd"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_1_U3" SOURCE="Arithmetic.cpp:63" URAM="0" VARIABLE="mul_ln63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_fu_141_p2" SOURCE="Arithmetic.cpp:63" URAM="0" VARIABLE="add_ln63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_1_U3" SOURCE="Arithmetic.cpp:63" URAM="0" VARIABLE="sub_ln63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="res" SOURCE="Arithmetic.cpp:65" URAM="0" VARIABLE="add_ln65"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="input1" index="0" direction="in" srcType="ap_int&lt;32&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="input1" name="input1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="input2" index="1" direction="in" srcType="ap_int&lt;32&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="input2" name="input2" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="res" index="2" direction="out" srcType="ap_int&lt;64&gt;*" srcSize="64">
            <hwRefs>
                <hwRef type="port" interface="res" name="res" usage="data" direction="out"/>
                <hwRef type="port" interface="res_ap_vld" name="res_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="input1" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="input1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input2" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input2">DATA</portMap>
            </portMaps>
            <ports>
                <port>input2</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="input2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="res" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="64">
            <portMaps>
                <portMap portMapName="res">DATA</portMap>
            </portMaps>
            <ports>
                <port>res</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="res"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="Other Ports">
                <table>
                    <keys size="4">Port, Mode, Direction, Bitwidth</keys>
                    <column name="input1">ap_none, in, 32</column>
                    <column name="input2">ap_none, in, 32</column>
                    <column name="res">ap_vld, out, 64</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="input1">in, ap_int&lt;32&gt;*</column>
                    <column name="input2">in, ap_int&lt;32&gt;*</column>
                    <column name="res">out, ap_int&lt;64&gt;*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="input1">input1, port</column>
                    <column name="input2">input2, port</column>
                    <column name="res">res, port</column>
                    <column name="res">res_ap_vld, port</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="inline" location="Arithmetic.cpp:36" status="valid" parentFunction="stepmul" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="Arithmetic.cpp:99" status="valid" parentFunction="mod_plaintextmodulus" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="Arithmetic.cpp:123" status="valid" parentFunction="mul_mod" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="Crypto.cpp:30" status="valid" parentFunction="crypto" variable="DataRAM" isDirective="0" options="variable=DataRAM complete dim=1"/>
        <Pragma type="array_partition" location="Crypto.cpp:31" status="valid" parentFunction="crypto" variable="DataRAM" isDirective="0" options="variable=DataRAM cyclic factor=BANKNum dim=2"/>
        <Pragma type="array_partition" location="Crypto.cpp:34" status="valid" parentFunction="crypto" variable="BitReverseData" isDirective="0" options="variable=BitReverseData cyclic factor=BANKNum"/>
        <Pragma type="array_partition" location="Crypto.cpp:38" status="valid" parentFunction="crypto" variable="NTTTWiddleRAM" isDirective="0" options="variable=NTTTWiddleRAM cyclic factor=BANKNum"/>
        <Pragma type="array_partition" location="Crypto.cpp:39" status="valid" parentFunction="crypto" variable="INTTTWiddleRAM" isDirective="0" options="variable=INTTTWiddleRAM cyclic factor=BANKNum"/>
        <Pragma type="stream" location="Crypto.cpp:46" status="valid" parentFunction="crypto" variable="DataInStream" isDirective="0" options="depth=4096 variable=DataInStream"/>
        <Pragma type="stream" location="Crypto.cpp:47" status="valid" parentFunction="crypto" variable="DataOutStream" isDirective="0" options="depth=4096 variable=DataOutStream"/>
        <Pragma type="interface" location="Crypto.cpp:49" status="valid" parentFunction="crypto" variable="DataInStream" isDirective="0" options="axis port=DataInStream"/>
        <Pragma type="interface" location="Crypto.cpp:50" status="valid" parentFunction="crypto" variable="DataOutStream" isDirective="0" options="axis port=DataOutStream"/>
        <Pragma type="interface" location="Crypto.cpp:52" status="valid" parentFunction="crypto" variable="NTTTwiddleIn" isDirective="0" options="s_axilite port=NTTTwiddleIn"/>
        <Pragma type="interface" location="Crypto.cpp:53" status="valid" parentFunction="crypto" variable="INTTTwiddleIn" isDirective="0" options="s_axilite port=INTTTwiddleIn"/>
        <Pragma type="interface" location="Crypto.cpp:55" status="valid" parentFunction="crypto" variable="return" isDirective="0" options="s_axilite port=return"/>
        <Pragma type="interface" location="Crypto.cpp:56" status="valid" parentFunction="crypto" variable="RAMSel" isDirective="0" options="s_axilite port=RAMSel"/>
        <Pragma type="interface" location="Crypto.cpp:57" status="valid" parentFunction="crypto" variable="RAMSel1" isDirective="0" options="s_axilite port=RAMSel1"/>
        <Pragma type="interface" location="Crypto.cpp:58" status="valid" parentFunction="crypto" variable="OP" isDirective="0" options="s_axilite port=OP"/>
        <Pragma type="unroll" location="Crypto.cpp:72" status="valid" parentFunction="crypto" variable="" isDirective="0" options="factor=MOD_NUM"/>
        <Pragma type="unroll" location="Crypto.cpp:84" status="valid" parentFunction="crypto" variable="" isDirective="0" options="factor=MOD_NUM"/>
        <Pragma type="pipeline" location="Crypto.cpp:86" status="valid" parentFunction="crypto" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="Crypto.cpp:116" status="valid" parentFunction="crypto" variable="" isDirective="0" options="factor=MOD_NUM"/>
        <Pragma type="pipeline" location="Crypto.cpp:118" status="valid" parentFunction="crypto" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="Crypto.cpp:128" status="valid" parentFunction="crypto" variable="" isDirective="0" options="factor=MOD_NUM"/>
        <Pragma type="unroll" location="Crypto.cpp:131" status="valid" parentFunction="crypto" variable="" isDirective="0" options="factor=PE_NUM"/>
        <Pragma type="unroll" location="Crypto.cpp:143" status="valid" parentFunction="crypto" variable="" isDirective="0" options="factor=MOD_NUM"/>
        <Pragma type="unroll" location="Crypto.cpp:146" status="valid" parentFunction="crypto" variable="" isDirective="0" options="factor=PE_NUM"/>
        <Pragma type="unroll" location="Crypto.cpp:159" status="valid" parentFunction="crypto" variable="" isDirective="0" options="factor=MOD_NUM"/>
        <Pragma type="unroll" location="Crypto.cpp:162" status="valid" parentFunction="crypto" variable="" isDirective="0" options="factor=PE_NUM"/>
        <Pragma type="unroll" location="Crypto.cpp:176" status="valid" parentFunction="crypto" variable="" isDirective="0" options="factor=MOD_NUM"/>
        <Pragma type="unroll" location="Crypto.cpp:180" status="valid" parentFunction="crypto" variable="" isDirective="0" options="factor=PE_NUM"/>
        <Pragma type="unroll" location="Crypto.cpp:192" status="valid" parentFunction="crypto" variable="" isDirective="0" options="factor=MOD_NUM"/>
        <Pragma type="unroll" location="Crypto.cpp:198" status="valid" parentFunction="crypto" variable="" isDirective="0" options="factor=MOD_NUM"/>
        <Pragma type="pipeline" location="Crypto.cpp:200" status="valid" parentFunction="crypto" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="Crypto.cpp:207" status="valid" parentFunction="crypto" variable="" isDirective="0" options="factor=MOD_NUM"/>
        <Pragma type="loop_tripcount" location="Crypto.cpp:214" status="valid" parentFunction="crypto" variable="" isDirective="0" options="min=10 max=20"/>
        <Pragma type="unroll" location="Crypto.cpp:217" status="valid" parentFunction="crypto" variable="" isDirective="0" options="factor=PE_NUM"/>
        <Pragma type="unroll" location="Crypto.cpp:237" status="valid" parentFunction="crypto" variable="" isDirective="0" options="factor=MOD_NUM"/>
        <Pragma type="unroll" location="Crypto.cpp:243" status="valid" parentFunction="crypto" variable="" isDirective="0" options="factor=MOD_NUM"/>
        <Pragma type="pipeline" location="Crypto.cpp:245" status="valid" parentFunction="crypto" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="Crypto.cpp:252" status="valid" parentFunction="crypto" variable="" isDirective="0" options="factor=MOD_NUM"/>
        <Pragma type="loop_tripcount" location="Crypto.cpp:258" status="valid" parentFunction="crypto" variable="" isDirective="0" options="min=10 max=20"/>
        <Pragma type="unroll" location="Crypto.cpp:262" status="valid" parentFunction="crypto" variable="" isDirective="0" options="factor=PE_NUM"/>
        <Pragma type="unroll" location="Crypto.cpp:279" status="valid" parentFunction="crypto" variable="" isDirective="0" options="factor=MOD_NUM"/>
        <Pragma type="pipeline" location="Crypto.cpp:283" status="valid" parentFunction="crypto" variable="" isDirective="0" options=""/>
        <Pragma type="stream" location="Crypto_TB.cpp:8" status="valid" parentFunction="crypto_test" variable="data_in_stream" isDirective="0" options="depth=12288 variable=data_in_stream"/>
        <Pragma type="stream" location="Crypto_TB.cpp:9" status="valid" parentFunction="crypto_test" variable="data_in_stream1" isDirective="0" options="depth=12288 variable=data_in_stream1"/>
        <Pragma type="stream" location="Crypto_TB.cpp:10" status="valid" parentFunction="crypto_test" variable="data_out_stream" isDirective="0" options="depth=12288 variable=data_out_stream"/>
        <Pragma type="inline" location="PE_UNIT.cpp:13" status="valid" parentFunction="pe_unit" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="pow_mod.cpp:7" status="valid" parentFunction="mod65537" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="pow_mod.cpp:10" status="valid" parentFunction="mod65537" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="pow_mod.cpp:42" status="valid" parentFunction="modexp" variable="" isDirective="0" options="min=0 max=16"/>
        <Pragma type="interface" location="pow_mod.cpp:73" status="valid" parentFunction="encode" variable="poly" isDirective="0" options="mode=s_axilite port=poly"/>
        <Pragma type="interface" location="pow_mod.cpp:74" status="valid" parentFunction="encode" variable="basis" isDirective="0" options="mode=s_axilite port=basis"/>
        <Pragma type="interface" location="pow_mod.cpp:75" status="valid" parentFunction="encode" variable="ret" isDirective="0" options="mode=s_axilite port=ret"/>
        <Pragma type="interface" location="pow_mod.cpp:76" status="valid" parentFunction="encode" variable="return" isDirective="0" options="mode=s_axilite port=return"/>
        <Pragma type="array_partition" location="pow_mod.cpp:78" status="warning" parentFunction="encode" variable="poly" isDirective="0" options="variable=poly factor=2">
            <Msg msg_id="207-5533" msg_severity="WARNING" msg_body="'factor' in '#pragma HLS array_partition' is ignored"/>
        </Pragma>
        <Pragma type="array_partition" location="pow_mod.cpp:79" status="warning" parentFunction="encode" variable="basis" isDirective="0" options="variable=basis factor=2">
            <Msg msg_id="207-5533" msg_severity="WARNING" msg_body="'factor' in '#pragma HLS array_partition' is ignored"/>
        </Pragma>
        <Pragma type="array_partition" location="pow_mod.cpp:80" status="warning" parentFunction="encode" variable="ret" isDirective="0" options="variable=ret factor=2">
            <Msg msg_id="207-5533" msg_severity="WARNING" msg_body="'factor' in '#pragma HLS array_partition' is ignored"/>
        </Pragma>
        <Pragma type="unroll" location="pow_mod.cpp:96" status="valid" parentFunction="encode" variable="" isDirective="0" options="factor=2"/>
    </PragmaReport>
</profile>

