EESchema-LIBRARY Version 2.4
#encoding utf-8
#
# MCIMX6Y2DVM
#
DEF MCIMX6Y2DVM U 0 40 Y Y 13 L N
F0 "U" 0 250 60 H V C CNN
F1 "MCIMX6Y2DVM" 0 150 60 H V C CNN
F2 "" 0 0 60 H I C CNN
F3 "" 0 0 60 H I C CNN
DRAW
T 0 0 0 100 0 1 1 CONTROL Italic 0 C C
T 0 0 -200 50 0 1 1 NVCC_PLL Normal 0 C C
T 0 0 -500 50 0 1 1 VDD_HIGH_CAP Normal 0 C C
T 0 0 -800 50 0 1 1 VDD_SNVS_CAP Normal 0 C C
T 0 0 -1100 50 0 1 1 VDD_SNVS_IN Normal 0 C C
T 0 0 0 100 0 2 1 DDR Italic 0 C C
T 0 0 -200 50 0 2 1 DRAM_VREF Normal 0 C C
T 0 0 -400 50 0 2 1 NVCC_DRAM Normal 0 C C
T 0 0 0 100 0 3 1 DRR Italic 0 C C
T 0 0 -200 50 0 3 1 NVCC_DRAM Normal 0 C C
T 0 0 -900 50 0 3 1 NVCC_DRAM_2P5 Normal 0 C C
T 0 0 0 100 0 4 1 EMMC Italic 0 C C
T 0 0 -200 50 0 4 1 NVCC_NAND Normal 0 C C
T 0 0 0 100 0 5 1 ENET Italic 0 C C
T 0 0 -200 50 0 5 1 NVCC_ENET Normal 0 C C
T 0 0 0 100 0 6 1 GPIO Italic 0 C C
T 0 0 -200 50 0 6 1 NVCC_GPIO Normal 0 C C
T 0 0 0 100 0 7 1 JTAG Italic 0 C C
T 0 0 -200 50 0 7 1 NVCC_GPIO Normal 0 C C
T 0 0 0 100 0 8 1 LCD Italic 0 C C
T 0 0 -200 50 0 8 1 NVCC_LCD Normal 0 C C
T 0 0 -5100 50 0 9 1 GPANAIO Normal 0 C C
T 0 0 -5300 50 0 9 1 NVCC_PLL Normal 0 C C
T 0 0 0 100 0 9 1 POWER Italic 0 C C
T 0 0 -5800 50 0 9 1 VDD_ARM_CAP Normal 0 C C
T 0 0 -6300 50 0 9 1 VDD_HIGH_CAP Normal 0 C C
T 0 0 -6600 50 0 9 1 VDD_HIGH_IN Normal 0 C C
T 0 0 -6800 50 0 9 1 VDD_SNVS_CAP Normal 0 C C
T 0 0 -7000 50 0 9 1 VDD_SNVS_IN Normal 0 C C
T 0 0 -7200 50 0 9 1 VDD_SOC_CAP Normal 0 C C
T 0 0 -8300 50 0 9 1 VDD_SOC_IN Normal 0 C C
T 0 0 -9000 50 0 9 1 VDD_USB_CAP Normal 0 C C
T 0 0 -5500 50 0 9 1 VDDA_ADC_3P3 Normal 0 C C
T 0 0 -200 50 0 10 1 NVCC_GPIO Normal 0 C C
T 0 0 -500 50 0 10 1 NVCC_SD Normal 0 C C
T 0 0 -1300 50 0 10 1 NVCC_UART Normal 0 C C
T 0 0 0 100 0 10 1 SDCARD Italic 0 C C
T 0 0 -200 50 0 11 1 NVCC_CSI Normal 0 C C
T 0 0 0 100 0 11 1 SPI Italic 0 C C
T 0 0 -200 50 0 12 1 NVCC_UART Normal 0 C C
T 0 0 0 100 0 12 1 UART Italic 0 C C
T 0 0 -200 50 0 13 1 OPEN Normal 0 C C
T 0 0 0 100 0 13 1 USB Italic 0 C C
T 0 0 -400 50 0 13 1 USB_VBUS Normal 0 C C
T 0 0 -700 50 0 13 1 VDD_USB_CAP Normal 0 C C
X SNVS_TAMPER7 N10 0 -2500 100 R 40 50 1 1 I
X SNVS_TAMPER6 N11 0 -2400 100 R 40 50 1 1 I
X TEST_MODE N7 0 -2800 100 R 40 50 1 1 I
X SNVS_TAMPER5 N8 0 -2300 100 R 40 50 1 1 I
X SNVS_TAMPER8 N9 0 -2600 100 R 40 50 1 1 I
X SNVS_TAMPER3 P10 0 -2100 100 R 40 50 1 1 I
X SNVS_TAMPER2 P11 0 -2000 100 R 40 50 1 1 I
X CCM_CLK1_N P16 0 -600 100 R 40 50 1 1 I
X CCM_CLK1_P P17 0 -700 100 R 40 50 1 1 I
X POR_B P8 0 -1600 100 R 40 50 1 1 I
X SNVS_TAMPER4 P9 0 -2200 100 R 40 50 1 1 I
X SNVS_TAMPER0 R10 0 -1800 100 R 40 50 1 1 I
X SNVS_TAMPER9 R6 0 -2700 100 R 40 50 1 1 I
X ONOFF R8 0 -1500 100 R 40 50 1 1 I
X SNVS_TAMPER1 R9 0 -1900 100 R 40 50 1 1 I
X BOOT_MODE0 T10 0 -1200 100 R 40 50 1 1 I
X RTC_XTALI T11 0 -900 100 R 40 50 1 1 I
X XTALI T16 0 -300 100 R 40 50 1 1 I
X XTALO T17 0 -400 100 R 40 50 1 1 I
X SNVS_PMIC_ON_REQ T9 0 -1700 100 R 40 50 1 1 I
X BOOT_MODE1 U10 0 -1300 100 R 40 50 1 1 I
X RTC_XTALO U11 0 -1000 100 R 40 50 1 1 I
X CCM_PMIC_STBY_REQ U9 0 -1400 100 R 40 50 1 1 I
X DRAM_ODT1 F1 0 -4300 100 R 40 50 2 1 I
X DRAM_ADDR14 G1 0 -1900 100 R 40 50 2 1 I
X DRAM_ADDR06 G2 0 -1100 100 R 40 50 2 1 I
X DRAM_RESET G4 0 -4500 100 R 40 50 2 1 I
X DRAM_SDBA1 H1 0 -4700 100 R 40 50 2 1 I
X DRAM_ADDR01 H2 0 -600 100 R 40 50 2 1 I
X DRAM_ADDR13 H3 0 -1800 100 R 40 50 2 1 I
X DRAM_ADDR07 H4 0 -1200 100 R 40 50 2 1 I
X DRAM_CS1_B H5 0 -2300 100 R 40 50 2 1 I
X DRAM_SDWE_B J1 0 -5700 100 R 40 50 2 1 I
X DRAM_CAS_B J2 0 -2100 100 R 40 50 2 1 I
X DRAM_SDCKE1 J3 0 -5000 100 R 40 50 2 1 I
X DRAM_ADDR08 J4 0 -1300 100 R 40 50 2 1 I
X DRAM_ADDR02 K1 0 -700 100 R 40 50 2 1 I
X DRAM_SDBA2 K2 0 -4800 100 R 40 50 2 1 I
X DRAM_ADDR11 K3 0 -1600 100 R 40 50 2 1 I
X DRAM_ADDR04 K4 0 -900 100 R 40 50 2 1 I
X DRAM_ADDR15 K5 0 -2000 100 R 40 50 2 1 I
X DRAM_ADDR05 L1 0 -1000 100 R 40 50 2 1 I
X DRAM_ADDR09 L2 0 -1400 100 R 40 50 2 1 I
X DRAM_ADDR12 L4 0 -1700 100 R 40 50 2 1 I
X DRAM_ADDR00 L5 0 -500 100 R 40 50 2 1 I
X DRAM_SDBA0 M1 0 -4600 100 R 40 50 2 1 I
X DRAM_ADDR03 M2 0 -800 100 R 40 50 2 1 I
X DRAM_SDCKE0 M3 0 -4900 100 R 40 50 2 1 I
X DRAM_ADDR10 M4 0 -1500 100 R 40 50 2 1 I
X DRAM_RAS_B M5 0 -4400 100 R 40 50 2 1 I
X DRAM_ODT0 N1 0 -4200 100 R 40 50 2 1 I
X DRAM_CS0_B N2 0 -2200 100 R 40 50 2 1 I
X DRAM_ZQPAD N4 0 -5800 100 R 40 50 2 1 I
X DRAM_SDCLK0_P P1 0 -5200 100 R 40 50 2 1 I
X DRAM_SDCLK0_N P2 0 -5100 100 R 40 50 2 1 I
X DRAM_DATA13 P3 0 -3700 100 R 40 50 2 1 I
X DRAM_VREF P4 0 -300 100 R 40 50 2 1 I
X DRAM_DATA12 P5 0 -3600 100 R 40 50 2 1 I
X DRAM_SDQS0_P P6 0 -5400 100 R 40 50 2 1 I
X DRAM_SDQS0_N P7 0 -5300 100 R 40 50 2 1 I
X DRAM_DATA15 R1 0 -3900 100 R 40 50 2 1 I
X DRAM_DATA14 R2 0 -3800 100 R 40 50 2 1 I
X DRAM_DATA11 R4 0 -3500 100 R 40 50 2 1 I
X DRAM_SDQS1_P T1 0 -5600 100 R 40 50 2 1 I
X DRAM_SDQS1_N T2 0 -5500 100 R 40 50 2 1 I
X DRAM_DQM1 T3 0 -4100 100 R 40 50 2 1 I
X DRAM_DATA00 T4 0 -2400 100 R 40 50 2 1 I
X DRAM_DATA06 T5 0 -3000 100 R 40 50 2 1 I
X DRAM_DATA02 T6 0 -2600 100 R 40 50 2 1 I
X DRAM_DQM0 T7 0 -4000 100 R 40 50 2 1 I
X DRAM_DATA05 T8 0 -2900 100 R 40 50 2 1 I
X DRAM_DATA08 U2 0 -3200 100 R 40 50 2 1 I
X DRAM_DATA09 U3 0 -3300 100 R 40 50 2 1 I
X DRAM_DATA07 U4 0 -3100 100 R 40 50 2 1 I
X DRAM_DATA10 U5 0 -3400 100 R 40 50 2 1 I
X DRAM_DATA01 U6 0 -2500 100 R 40 50 2 1 I
X DRAM_DATA03 U7 0 -2700 100 R 40 50 2 1 I
X DRAM_DATA04 U8 0 -2800 100 R 40 50 2 1 I
X NVCC_DRAM G6 0 -300 100 R 40 50 3 1 I
X NVCC_DRAM H6 0 -400 100 R 40 50 3 1 I
X NVCC_DRAM J6 0 -500 100 R 40 50 3 1 I
X NVCC_DRAM K6 0 -600 100 R 40 50 3 1 I
X NVCC_DRAM L6 0 -700 100 R 40 50 3 1 I
X NVCC_DRAM M6 0 -800 100 R 40 50 3 1 I
X NVCC_DRAM_2P5 N6 0 -1000 100 R 40 50 3 1 I
X NAND_READY_B A3 0 -1700 100 R 40 50 4 1 I
X NAND_CLE A4 0 -600 100 R 40 50 4 1 I
X NAND_DATA07 A5 0 -1400 100 R 40 50 4 1 I
X NAND_DATA06 A6 0 -1300 100 R 40 50 4 1 I
X NAND_DATA02 A7 0 -900 100 R 40 50 4 1 I
X NAND_ALE B4 0 -300 100 R 40 50 4 1 I
X NAND_CE1_B B5 0 -500 100 R 40 50 4 1 I
X NAND_DATA05 B6 0 -1200 100 R 40 50 4 1 I
X NAND_DATA01 B7 0 -800 100 R 40 50 4 1 I
X NAND_CE0_B C5 0 -400 100 R 40 50 4 1 I
X NAND_DATA04 C6 0 -1100 100 R 40 50 4 1 I
X NAND_WE_B C8 0 -1800 100 R 40 50 4 1 I
X NAND_WP_B D5 0 -1900 100 R 40 50 4 1 I
X NAND_DATA03 D6 0 -1000 100 R 40 50 4 1 I
X NAND_DATA00 D7 0 -700 100 R 40 50 4 1 I
X NAND_RE_B D8 0 -1600 100 R 40 50 4 1 I
X NAND_DQS E6 0 -1500 100 R 40 50 4 1 I
X NVCC_NAND E7 0 -2000 100 R 40 50 4 1 I
X ENET2_TX_DATA0 A15 0 -1600 100 R 40 50 5 1 I
X ENET2_TX_DATA1 A16 0 -1700 100 R 40 50 5 1 I
X ENET2_TX_EN B15 0 -1800 100 R 40 50 5 1 I
X ENET2_RX_EN B17 0 -1300 100 R 40 50 5 1 I
X ENET2_RX_DATA1 C16 0 -1200 100 R 40 50 5 1 I
X ENET2_RX_DATA0 C17 0 -1100 100 R 40 50 5 1 I
X ENET1_RX_ER D15 0 -600 100 R 40 50 5 1 I
X ENET2_RX_ER D16 0 -1400 100 R 40 50 5 1 I
X ENET2_TX_CLK D17 0 -1500 100 R 40 50 5 1 I
X ENET1_TX_DATA1 E14 0 -900 100 R 40 50 5 1 I
X ENET1_TX_DATA0 E15 0 -800 100 R 40 50 5 1 I
X ENET1_RX_EN E16 0 -500 100 R 40 50 5 1 I
X ENET1_RX_DATA1 E17 0 -400 100 R 40 50 5 1 I
X NVCC_ENET F13 0 -1900 100 R 40 50 5 1 I
X ENET1_TX_CLK F14 0 -700 100 R 40 50 5 1 I
X ENET1_TX_EN F15 0 -1000 100 R 40 50 5 1 I
X ENET1_RX_DATA0 F16 0 -300 100 R 40 50 5 1 I
X NVCC_GPIO J13 0 -1100 100 R 40 50 6 1 I
X GPIO1_IO00 K13 0 -300 100 R 40 50 6 1 I
X GPIO1_IO06 K17 0 -800 100 R 40 50 6 1 I
X GPIO1_IO02 L14 0 -500 100 R 40 50 6 1 I
X GPIO1_IO01 L15 0 -400 100 R 40 50 6 1 I
X GPIO1_IO07 L16 0 -900 100 R 40 50 6 1 I
X GPIO1_IO03 L17 0 -600 100 R 40 50 6 1 I
X GPIO1_IO04 M16 0 -700 100 R 40 50 6 1 I
X GPIO1_IO08 N17 0 -1000 100 R 40 50 6 1 I
X JTAG_TCK M14 0 -400 100 R 40 50 7 1 I
X JTAG_TRST_B N14 0 -800 100 R 40 50 7 1 I
X JTAG_TDO N15 0 -600 100 R 40 50 7 1 I
X JTAG_TDI N16 0 -500 100 R 40 50 7 1 I
X JTAG_TMS P14 0 -700 100 R 40 50 7 1 I
X JTAG_MOD P15 0 -300 100 R 40 50 7 1 I
X LCD_DATA06 A10 0 -1000 100 R 40 50 8 1 I
X LCD_DATA09 A11 0 -1300 100 R 40 50 8 1 I
X LCD_DATA14 A12 0 -1800 100 R 40 50 8 1 I
X LCD_DATA18 A13 0 -2200 100 R 40 50 8 1 I
X LCD_DATA22 A14 0 -2600 100 R 40 50 8 1 I
X LCD_CLK A8 0 -300 100 R 40 50 8 1 I
X LCD_DATA01 A9 0 -500 100 R 40 50 8 1 I
X LCD_DATA05 B10 0 -900 100 R 40 50 8 1 I
X LCD_DATA08 B11 0 -1200 100 R 40 50 8 1 I
X LCD_DATA13 B12 0 -1700 100 R 40 50 8 1 I
X LCD_DATA17 B13 0 -2100 100 R 40 50 8 1 I
X LCD_DATA21 B14 0 -2500 100 R 40 50 8 1 I
X LCD_DATA23 B16 0 -2700 100 R 40 50 8 1 I
X LCD_ENABLE B8 0 -2800 100 R 40 50 8 1 I
X LCD_DATA00 B9 0 -400 100 R 40 50 8 1 I
X LCD_DATA04 C10 0 -800 100 R 40 50 8 1 I
X LCD_DATA12 C12 0 -1600 100 R 40 50 8 1 I
X LCD_DATA16 C13 0 -2000 100 R 40 50 8 1 I
X LCD_DATA20 C14 0 -2400 100 R 40 50 8 1 I
X LCD_VSYNC C9 0 -3100 100 R 40 50 8 1 I
X LCD_DATA03 D10 0 -700 100 R 40 50 8 1 I
X LCD_DATA07 D11 0 -1100 100 R 40 50 8 1 I
X LCD_DATA11 D12 0 -1500 100 R 40 50 8 1 I
X LCD_DATA15 D13 0 -1900 100 R 40 50 8 1 I
X LCD_DATA19 D14 0 -2300 100 R 40 50 8 1 I
X LCD_HSYNC D9 0 -2900 100 R 40 50 8 1 I
X LCD_DATA02 E10 0 -600 100 R 40 50 8 1 I
X LCD_DATA10 E12 0 -1400 100 R 40 50 8 1 I
X NVCC_LCD E13 0 -3200 100 R 40 50 8 1 I
X LCD_RESET E9 0 -3000 100 R 40 50 8 1 I
X VDD_SOC_IN 10 0 -8900 100 R 40 50 9 1 I
X VSS A1 0 -400 100 R 40 50 9 1 I
X VSS A17 0 -500 100 R 40 50 9 1 I
X VSS C11 0 -800 100 R 40 50 9 1 I
X VSS C15 0 -900 100 R 40 50 9 1 I
X VSS C3 0 -600 100 R 40 50 9 1 I
X VSS C7 0 -700 100 R 40 50 9 1 I
X VSS E11 0 -1100 100 R 40 50 9 1 I
X VSS E8 0 -1000 100 R 40 50 9 1 I
X VSS F10 0 -1600 100 R 40 50 9 1 I
X VSS F11 0 -1700 100 R 40 50 9 1 I
X VSS F12 0 -1800 100 R 40 50 9 1 I
X VSS F6 0 -1200 100 R 40 50 9 1 I
X VSS F7 0 -1300 100 R 40 50 9 1 I
X VSS F8 0 -1400 100 R 40 50 9 1 I
X VSS F9 0 -1500 100 R 40 50 9 1 I
X VDD_ARM_CAP G10 0 -6000 100 R 40 50 9 1 I
X VDD_ARM_CAP G11 0 -6100 100 R 40 50 9 1 I
X VSS G12 0 -2200 100 R 40 50 9 1 I
X VSS G15 0 -2300 100 R 40 50 9 1 I
X VSS G3 0 -1900 100 R 40 50 9 1 I
X VSS G5 0 -2000 100 R 40 50 9 1 I
X VSS G7 0 -2100 100 R 40 50 9 1 I
X VDD_SOC_CAP G8 0 -7300 100 R 40 50 9 1 I
X VDD_ARM_CAP G9 0 -5900 100 R 40 50 9 1 I
X VDD_SOC_IN H10 0 -8500 100 R 40 50 9 1 I
X VDD_ARM_CAP H11 0 -6200 100 R 40 50 9 1 I
X VSS H12 0 -2500 100 R 40 50 9 1 I
X VSS H7 0 -2400 100 R 40 50 9 1 I
X VDD_SOC_CAP H8 0 -7400 100 R 40 50 9 1 I
X VDD_SOC_IN H9 0 -8400 100 R 40 50 9 1 I
X VDD_SOC_IN J10 0 -8700 100 R 40 50 9 1 I
X VDD_SOC_CAP J11 0 -7600 100 R 40 50 9 1 I
X VSS J12 0 -2800 100 R 40 50 9 1 I
X VSS J5 0 -2600 100 R 40 50 9 1 I
X VSS J7 0 -2700 100 R 40 50 9 1 I
X VDD_SOC_CAP J8 0 -7500 100 R 40 50 9 1 I
X VDD_SOC_IN J9 0 -8600 100 R 40 50 9 1 I
X VDD_SOC_CAP K11 0 -7800 100 R 40 50 9 1 I
X VSS K12 0 -3000 100 R 40 50 9 1 I
X VSS K7 0 -2900 100 R 40 50 9 1 I
X VDD_SOC_CAP K8 0 -7700 100 R 40 50 9 1 I
X VDD_SOC_IN K9 0 -8800 100 R 40 50 9 1 I
X VDD_SOC_CAP L10 0 -8100 100 R 40 50 9 1 I
X VDD_SOC_CAP L11 0 -8200 100 R 40 50 9 1 I
X VSS L12 0 -3300 100 R 40 50 9 1 I
X VDDA_ADC_3P3 L13 0 -5700 100 R 40 50 9 1 I
X VSS L3 0 -3100 100 R 40 50 9 1 I
X VSS L7 0 -3200 100 R 40 50 9 1 I
X VDD_SOC_CAP L8 0 -7900 100 R 40 50 9 1 I
X VDD_SOC_CAP L9 0 -8000 100 R 40 50 9 1 I
X VSS M10 0 -3700 100 R 40 50 9 1 I
X VSS M11 0 -3800 100 R 40 50 9 1 I
X NGND_KEL0 M12 0 -300 100 R 40 50 9 1 I
X ADC_VREFH M13 0 -5600 100 R 40 50 9 1 I
X VSS M7 0 -3400 100 R 40 50 9 1 I
X VSS M8 0 -3500 100 R 40 50 9 1 I
X VSS M9 0 -3600 100 R 40 50 9 1 I
X VDD_SNVS_CAP N12 0 -6900 100 R 40 50 9 1 I
X VDD_HIGH_IN N13 0 -6700 100 R 40 50 9 1 I
X VSS N3 0 -3900 100 R 40 50 9 1 I
X VSS N5 0 -4000 100 R 40 50 9 1 I
X VDD_SNVS_IN P12 0 -7100 100 R 40 50 9 1 I
X NVCC_PLL P13 0 -5400 100 R 40 50 9 1 I
X VSS R11 0 -4400 100 R 40 50 9 1 I
X VDD_USB_CAP R12 0 -9100 100 R 40 50 9 1 I
X GPANAIO R13 0 -5200 100 R 40 50 9 1 I
X VDD_HIGH_CAP R14 0 -6400 100 R 40 50 9 1 I
X VDD_HIGH_CAP R15 0 -6500 100 R 40 50 9 1 I
X VSS R16 0 -4500 100 R 40 50 9 1 I
X VSS R17 0 -4600 100 R 40 50 9 1 I
X VSS R3 0 -4100 100 R 40 50 9 1 I
X VSS R5 0 -4200 100 R 40 50 9 1 I
X VSS R7 0 -4300 100 R 40 50 9 1 I
X VSS T14 0 -4700 100 R 40 50 9 1 I
X VSS U1 0 -4800 100 R 40 50 9 1 I
X VSS U14 0 -4900 100 R 40 50 9 1 I
X VSS U17 0 -5000 100 R 40 50 9 1 I
X SD1_DATA3 A2 0 -1100 100 R 40 50 10 1 I
X SD1_DATA2 B1 0 -1000 100 R 40 50 10 1 I
X SD1_DATA1 B2 0 -900 100 R 40 50 10 1 I
X SD1_DATA0 B3 0 -800 100 R 40 50 10 1 I
X SD1_CLK C1 0 -600 100 R 40 50 10 1 I
X SD1_CMD C2 0 -700 100 R 40 50 10 1 I
X NVCC_SD1 C4 0 -1200 100 R 40 50 10 1 I
X UART1_RTS_B J14 0 -1500 100 R 40 50 10 1 I
X UART1_CTS_B K15 0 -1400 100 R 40 50 10 1 I
X GPIO1_IO09 M15 0 -400 100 R 40 50 10 1 I
X GPIO1_IO05 M17 0 -300 100 R 40 50 10 1 I
X CSI_DATA07 D1 0 -1000 100 R 40 50 11 1 I
X CSI_DATA06 D2 0 -900 100 R 40 50 11 1 I
X CSI_DATA05 D3 0 -800 100 R 40 50 11 1 I
X CSI_DATA04 D4 0 -700 100 R 40 50 11 1 I
X CSI_DATA03 E1 0 -600 100 R 40 50 11 1 I
X CSI_DATA02 E2 0 -500 100 R 40 50 11 1 I
X CSI_DATA01 E3 0 -400 100 R 40 50 11 1 I
X CSI_DATA00 E4 0 -300 100 R 40 50 11 1 I
X CSI_PIXCLK E5 0 -1300 100 R 40 50 11 1 I
X CSI_VSYNC F2 0 -1400 100 R 40 50 11 1 I
X CSI_HSYNC F3 0 -1100 100 R 40 50 11 1 I
X NVCC_CSI F4 0 -1500 100 R 40 50 11 1 I
X CSI_MCLK F5 0 -1200 100 R 40 50 11 1 I
X UART5_TX_DATA F17 0 -1600 100 R 40 50 12 1 I
X UART5_RX_DATA G13 0 -1500 100 R 40 50 12 1 I
X UART3_RTS_B G14 0 -1000 100 R 40 50 12 1 I
X UART4_RX_DATA G16 0 -1300 100 R 40 50 12 1 I
X UART4_TX_DATA G17 0 -1400 100 R 40 50 12 1 I
X NVCC_UART H13 0 -1700 100 R 40 50 12 1 I
X UART2_RTS_B H14 0 -600 100 R 40 50 12 1 I
X UART3_CTS_B H15 0 -900 100 R 40 50 12 1 I
X UART3_RX_DATA H16 0 -1100 100 R 40 50 12 1 I
X UART3_TX_DATA H17 0 -1200 100 R 40 50 12 1 I
X UART2_CTS_B J15 0 -500 100 R 40 50 12 1 I
X UART2_RX_DATA J16 0 -700 100 R 40 50 12 1 I
X UART2_TX_DATA J17 0 -800 100 R 40 50 12 1 I
X UART1_TX_DATA K14 0 -400 100 R 40 50 12 1 I
X UART1_RX_DATA K16 0 -300 100 R 40 50 12 1 I
X USB_OTG1_VBUS T12 0 -500 100 R 40 50 13 1 I
X USB_OTG2_DN T13 0 -1000 100 R 40 50 13 1 I
X USB_OTG1_DN T15 0 -800 100 R 40 50 13 1 I
X USB_OTG2_VBUS U12 0 -600 100 R 40 50 13 1 I
X USB_OTG2_DP U13 0 -1100 100 R 40 50 13 1 I
X USB_OTG1_DP U15 0 -900 100 R 40 50 13 1 I
X USB_OTG1_CHD_B U16 0 -300 100 R 40 50 13 1 I
ENDDRAW
ENDDEF
#
#End Library
