{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1645573930311 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "12 " "Parallel compilation is enabled and will use up to 12 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1645573930311 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "NNFPGA_CL10LP 10CL120YF484I7G " "Selected device 10CL120YF484I7G for design \"NNFPGA_CL10LP\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1645573930484 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1645573930536 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1645573930536 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1645573931231 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1645573931251 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL016YF484I7G " "Device 10CL016YF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1645573931788 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL040YF484I7G " "Device 10CL040YF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1645573931788 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL055YF484I7G " "Device 10CL055YF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1645573931788 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL055YF484I7P " "Device 10CL055YF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1645573931788 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL080YF484I7G " "Device 10CL080YF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1645573931788 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1645573931788 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/" { { 0 { 0 ""} 0 75779 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1645573931840 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/" { { 0 { 0 ""} 0 75781 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1645573931840 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/" { { 0 { 0 ""} 0 75783 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1645573931840 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/" { { 0 { 0 ""} 0 75785 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1645573931840 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/" { { 0 { 0 ""} 0 75787 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1645573931840 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1645573931840 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1645573931856 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1645573935119 ""}
{ "Info" "ISTA_SDC_FOUND" "NNFPGA_CL10LP.sdc " "Reading SDC File: 'NNFPGA_CL10LP.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1645573938707 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1645573938804 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1645573939054 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1645573939145 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1645573939146 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1645573939146 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  13.470    input_clk " "  13.470    input_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1645573939146 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  13.470   output_clk " "  13.470   output_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1645573939146 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1645573939146 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN T22 (CLK7, DIFFCLK_3n)) " "Automatically promoted node clk~input (placed in PIN T22 (CLK7, DIFFCLK_3n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1645573940879 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_o~output " "Destination node clk_o~output" {  } { { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/" { { 0 { 0 ""} 0 75751 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1645573940879 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1645573940879 ""}  } { { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/" { { 0 { 0 ""} 0 75755 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1645573940879 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1645573943159 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1645573943183 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1645573943184 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1645573943215 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1645573943259 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1645573943302 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1645573943302 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1645573943323 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1645573944340 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "832 Block RAM " "Packed 832 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1645573944362 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1645573944362 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clk_n_o " "Node \"clk_n_o\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_n_o" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1645573948128 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1645573948128 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:17 " "Fitter preparation operations ending: elapsed time is 00:00:17" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1645573948129 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1645573948167 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1645573951512 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1645573954329 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1645573954554 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1645573985056 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:31 " "Fitter placement operations ending: elapsed time is 00:00:31" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1645573985056 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1645573988163 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Router estimated average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "26 X58_Y12 X68_Y23 " "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X58_Y12 to location X68_Y23" {  } { { "loc" "" { Generic "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/" { { 1 { 0 "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X58_Y12 to location X68_Y23"} { { 12 { 0 ""} 58 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1645573998043 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1645573998043 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1645574007141 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1645574007141 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1645574007141 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:16 " "Fitter routing operations ending: elapsed time is 00:00:16" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1645574007148 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 9.38 " "Total time spent on timing analysis during the Fitter is 9.38 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1645574007748 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1645574007904 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1645574009292 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1645574009302 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1645574010642 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:07 " "Fitter post-fit operations ending: elapsed time is 00:00:07" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1645574014633 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1645574018632 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "32 Cyclone 10 LP " "32 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone 10 LP Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "enable_in\[0\] 3.3-V LVTTL AA16 " "Pin enable_in\[0\] uses I/O standard 3.3-V LVTTL at AA16" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { enable_in[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "enable_in\[0\]" } } } } { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/" { { 0 { 0 ""} 0 1140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1645574018837 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "enable_in\[1\] 3.3-V LVTTL AB15 " "Pin enable_in\[1\] uses I/O standard 3.3-V LVTTL at AB15" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { enable_in[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "enable_in\[1\]" } } } } { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/" { { 0 { 0 ""} 0 1141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1645574018837 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "enable_in\[2\] 3.3-V LVTTL AA15 " "Pin enable_in\[2\] uses I/O standard 3.3-V LVTTL at AA15" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { enable_in[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "enable_in\[2\]" } } } } { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/" { { 0 { 0 ""} 0 1142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1645574018837 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "r_in\[0\] 3.3-V LVTTL V21 " "Pin r_in\[0\] uses I/O standard 3.3-V LVTTL at V21" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { r_in[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "r_in\[0\]" } } } } { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/" { { 0 { 0 ""} 0 1143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1645574018837 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "r_in\[1\] 3.3-V LVTTL W22 " "Pin r_in\[1\] uses I/O standard 3.3-V LVTTL at W22" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { r_in[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "r_in\[1\]" } } } } { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/" { { 0 { 0 ""} 0 1144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1645574018837 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "g_in\[0\] 3.3-V LVTTL N21 " "Pin g_in\[0\] uses I/O standard 3.3-V LVTTL at N21" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { g_in[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g_in\[0\]" } } } } { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/" { { 0 { 0 ""} 0 1151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1645574018837 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "b_in\[0\] 3.3-V LVTTL J22 " "Pin b_in\[0\] uses I/O standard 3.3-V LVTTL at J22" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { b_in[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "b_in\[0\]" } } } } { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/" { { 0 { 0 ""} 0 1159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1645574018837 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "b_in\[1\] 3.3-V LVTTL J21 " "Pin b_in\[1\] uses I/O standard 3.3-V LVTTL at J21" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { b_in[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "b_in\[1\]" } } } } { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/" { { 0 { 0 ""} 0 1160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1645574018837 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "b_in\[2\] 3.3-V LVTTL J20 " "Pin b_in\[2\] uses I/O standard 3.3-V LVTTL at J20" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { b_in[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "b_in\[2\]" } } } } { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/" { { 0 { 0 ""} 0 1161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1645574018837 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "b_in\[3\] 3.3-V LVTTL L22 " "Pin b_in\[3\] uses I/O standard 3.3-V LVTTL at L22" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { b_in[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "b_in\[3\]" } } } } { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/" { { 0 { 0 ""} 0 1162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1645574018837 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL T22 " "Pin clk uses I/O standard 3.3-V LVTTL at T22" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/" { { 0 { 0 ""} 0 1173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1645574018837 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "vs_in 3.3-V LVTTL AA19 " "Pin vs_in uses I/O standard 3.3-V LVTTL at AA19" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { vs_in } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vs_in" } } } } { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/" { { 0 { 0 ""} 0 1175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1645574018837 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "hs_in 3.3-V LVTTL AB18 " "Pin hs_in uses I/O standard 3.3-V LVTTL at AB18" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { hs_in } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hs_in" } } } } { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/" { { 0 { 0 ""} 0 1176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1645574018837 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "reset_n 3.3-V LVTTL AB16 " "Pin reset_n uses I/O standard 3.3-V LVTTL at AB16" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { reset_n } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset_n" } } } } { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/" { { 0 { 0 ""} 0 1174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1645574018837 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de_in 3.3-V LVTTL AB19 " "Pin de_in uses I/O standard 3.3-V LVTTL at AB19" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { de_in } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de_in" } } } } { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/" { { 0 { 0 ""} 0 1177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1645574018837 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "g_in\[7\] 3.3-V LVTTL V22 " "Pin g_in\[7\] uses I/O standard 3.3-V LVTTL at V22" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { g_in[7] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g_in\[7\]" } } } } { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/" { { 0 { 0 ""} 0 1158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1645574018837 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "r_in\[7\] 3.3-V LVTTL AA20 " "Pin r_in\[7\] uses I/O standard 3.3-V LVTTL at AA20" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { r_in[7] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "r_in\[7\]" } } } } { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/" { { 0 { 0 ""} 0 1150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1645574018837 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "g_in\[6\] 3.3-V LVTTL U21 " "Pin g_in\[6\] uses I/O standard 3.3-V LVTTL at U21" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { g_in[6] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g_in\[6\]" } } } } { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/" { { 0 { 0 ""} 0 1157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1645574018837 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "r_in\[6\] 3.3-V LVTTL AB20 " "Pin r_in\[6\] uses I/O standard 3.3-V LVTTL at AB20" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { r_in[6] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "r_in\[6\]" } } } } { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/" { { 0 { 0 ""} 0 1149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1645574018837 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "g_in\[5\] 3.3-V LVTTL U22 " "Pin g_in\[5\] uses I/O standard 3.3-V LVTTL at U22" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { g_in[5] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g_in\[5\]" } } } } { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/" { { 0 { 0 ""} 0 1156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1645574018837 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "r_in\[5\] 3.3-V LVTTL AA21 " "Pin r_in\[5\] uses I/O standard 3.3-V LVTTL at AA21" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { r_in[5] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "r_in\[5\]" } } } } { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/" { { 0 { 0 ""} 0 1148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1645574018837 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "g_in\[4\] 3.3-V LVTTL R21 " "Pin g_in\[4\] uses I/O standard 3.3-V LVTTL at R21" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { g_in[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g_in\[4\]" } } } } { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/" { { 0 { 0 ""} 0 1155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1645574018837 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "r_in\[4\] 3.3-V LVTTL AA22 " "Pin r_in\[4\] uses I/O standard 3.3-V LVTTL at AA22" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { r_in[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "r_in\[4\]" } } } } { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/" { { 0 { 0 ""} 0 1147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1645574018837 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "g_in\[3\] 3.3-V LVTTL R22 " "Pin g_in\[3\] uses I/O standard 3.3-V LVTTL at R22" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { g_in[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g_in\[3\]" } } } } { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/" { { 0 { 0 ""} 0 1154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1645574018837 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "r_in\[3\] 3.3-V LVTTL Y22 " "Pin r_in\[3\] uses I/O standard 3.3-V LVTTL at Y22" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { r_in[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "r_in\[3\]" } } } } { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/" { { 0 { 0 ""} 0 1146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1645574018837 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "g_in\[2\] 3.3-V LVTTL P21 " "Pin g_in\[2\] uses I/O standard 3.3-V LVTTL at P21" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { g_in[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g_in\[2\]" } } } } { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/" { { 0 { 0 ""} 0 1153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1645574018837 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "r_in\[2\] 3.3-V LVTTL W21 " "Pin r_in\[2\] uses I/O standard 3.3-V LVTTL at W21" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { r_in[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "r_in\[2\]" } } } } { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/" { { 0 { 0 ""} 0 1145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1645574018837 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "g_in\[1\] 3.3-V LVTTL P22 " "Pin g_in\[1\] uses I/O standard 3.3-V LVTTL at P22" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { g_in[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g_in\[1\]" } } } } { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/" { { 0 { 0 ""} 0 1152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1645574018837 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "b_in\[7\] 3.3-V LVTTL N22 " "Pin b_in\[7\] uses I/O standard 3.3-V LVTTL at N22" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { b_in[7] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "b_in\[7\]" } } } } { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/" { { 0 { 0 ""} 0 1166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1645574018837 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "b_in\[6\] 3.3-V LVTTL M21 " "Pin b_in\[6\] uses I/O standard 3.3-V LVTTL at M21" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { b_in[6] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "b_in\[6\]" } } } } { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/" { { 0 { 0 ""} 0 1165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1645574018837 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "b_in\[5\] 3.3-V LVTTL M22 " "Pin b_in\[5\] uses I/O standard 3.3-V LVTTL at M22" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { b_in[5] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "b_in\[5\]" } } } } { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/" { { 0 { 0 ""} 0 1164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1645574018837 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "b_in\[4\] 3.3-V LVTTL L21 " "Pin b_in\[4\] uses I/O standard 3.3-V LVTTL at L21" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { b_in[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "b_in\[4\]" } } } } { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/" { { 0 { 0 ""} 0 1163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1645574018837 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1645574018837 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/output_files/NNFPGA_CL10LP.fit.smsg " "Generated suppressed messages file C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/output_files/NNFPGA_CL10LP.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1645574020060 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6644 " "Peak virtual memory: 6644 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1645574023373 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 23 00:53:43 2022 " "Processing ended: Wed Feb 23 00:53:43 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1645574023373 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:35 " "Elapsed time: 00:01:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1645574023373 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:48 " "Total CPU time (on all processors): 00:04:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1645574023373 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1645574023373 ""}
