
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1.1;
1.1
set RST_NAME "reset";
reset
set TOP_MOD_NAME "network_4_8_12_16_36_16";
network_4_8_12_16_36_16
set SRC_FILE "network_4_8_12_16_36_16.sv";
network_4_8_12_16_36_16.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./network_4_8_12_16_36_16.sv
Compiling source file ./network_4_8_12_16_36_16.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'network_4_8_12_16_36_16'.
Information: Building the design 'layer1_8_4_8_16' instantiated from design 'network_4_8_12_16_36_16' with
	the parameters "M=8,N=4,P=8,T=16". (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:137: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:444: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:463: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:483: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:478: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:506: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:501: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:529: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:524: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:552: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:547: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:575: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:570: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:598: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:593: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:621: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:616: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:644: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:639: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:942: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:959: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:133: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 440 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           442            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_M8_N4_P8_T16 line 432 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_M8_N4_P8_T16 line 458 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  ram_x_wr_addr_reg  | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_M8_N4_P8_T16 line 471 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  ram_x_rd_addr_reg  | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_w_rd_addr_reg  | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_b_rd_addr_reg  | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_M8_N4_P8_T16 line 494 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  ram_x_rd_addr_reg  | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_w_rd_addr_reg  | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_b_rd_addr_reg  | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_M8_N4_P8_T16 line 517 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  ram_x_rd_addr_reg  | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_w_rd_addr_reg  | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_b_rd_addr_reg  | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_M8_N4_P8_T16 line 540 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  ram_x_rd_addr_reg  | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_w_rd_addr_reg  | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_b_rd_addr_reg  | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_M8_N4_P8_T16 line 563 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  ram_x_rd_addr_reg  | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_w_rd_addr_reg  | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_b_rd_addr_reg  | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_M8_N4_P8_T16 line 586 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  ram_x_rd_addr_reg  | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_w_rd_addr_reg  | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_b_rd_addr_reg  | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_M8_N4_P8_T16 line 609 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  ram_x_rd_addr_reg  | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_w_rd_addr_reg  | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_b_rd_addr_reg  | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_M8_N4_P8_T16 line 632 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  ram_x_rd_addr_reg  | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_w_rd_addr_reg  | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_b_rd_addr_reg  | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_M8_N4_P8_T16 line 655 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  compute_done_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   output_cnt_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_M8_N4_P8_T16 line 673 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   vld_in_cnt_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    next_req_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  mac_valid_in_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     vec_cnt_reg     | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_M8_N4_P8_T16 line 706 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   vld_in_cnt_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    next_req_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  mac_valid_in_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     vec_cnt_reg     | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_M8_N4_P8_T16 line 739 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   vld_in_cnt_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    next_req_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  mac_valid_in_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     vec_cnt_reg     | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_M8_N4_P8_T16 line 772 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   vld_in_cnt_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    next_req_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  mac_valid_in_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     vec_cnt_reg     | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_M8_N4_P8_T16 line 805 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   vld_in_cnt_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    next_req_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  mac_valid_in_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     vec_cnt_reg     | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_M8_N4_P8_T16 line 838 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   vld_in_cnt_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    next_req_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  mac_valid_in_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     vec_cnt_reg     | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_M8_N4_P8_T16 line 871 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   vld_in_cnt_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    next_req_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  mac_valid_in_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     vec_cnt_reg     | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_M8_N4_P8_T16 line 904 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   vld_in_cnt_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    next_req_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  mac_valid_in_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     vec_cnt_reg     | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_M8_N4_P8_T16 line 937 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   vld_out_cnt_reg   | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_M8_N4_P8_T16 line 950 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    valid_int_reg    | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_12_16' instantiated from design 'network_4_8_12_16_36_16' with
	the parameters "M=12,N=8,P=12,T=16". (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:1227: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:1678: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:1697: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:1717: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:1712: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:1740: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:1735: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:1763: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:1758: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:1786: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:1781: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:1809: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:1804: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:1832: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:1827: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:1855: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:1850: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:1878: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:1873: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:1901: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:1896: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:1924: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:1919: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:1947: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:1942: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:1970: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:1965: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2400: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2417: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:1223: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1674 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1676           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_M12_N8_P12_T16 line 1666 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_M12_N8_P12_T16 line 1692 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  ram_x_wr_addr_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_M12_N8_P12_T16 line 1705 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  ram_x_rd_addr_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_w_rd_addr_reg  | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_b_rd_addr_reg  | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_M12_N8_P12_T16 line 1728 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  ram_x_rd_addr_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_w_rd_addr_reg  | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_b_rd_addr_reg  | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_M12_N8_P12_T16 line 1751 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  ram_x_rd_addr_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_w_rd_addr_reg  | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_b_rd_addr_reg  | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_M12_N8_P12_T16 line 1774 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  ram_x_rd_addr_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_w_rd_addr_reg  | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_b_rd_addr_reg  | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_M12_N8_P12_T16 line 1797 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  ram_x_rd_addr_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_w_rd_addr_reg  | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_b_rd_addr_reg  | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_M12_N8_P12_T16 line 1820 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  ram_x_rd_addr_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_w_rd_addr_reg  | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_b_rd_addr_reg  | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_M12_N8_P12_T16 line 1843 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  ram_x_rd_addr_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_w_rd_addr_reg  | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_b_rd_addr_reg  | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_M12_N8_P12_T16 line 1866 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  ram_x_rd_addr_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_w_rd_addr_reg  | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_b_rd_addr_reg  | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_M12_N8_P12_T16 line 1889 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  ram_x_rd_addr_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_w_rd_addr_reg  | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_b_rd_addr_reg  | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_M12_N8_P12_T16 line 1912 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  ram_x_rd_addr_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_w_rd_addr_reg  | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_b_rd_addr_reg  | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_M12_N8_P12_T16 line 1935 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  ram_x_rd_addr_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_w_rd_addr_reg  | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_b_rd_addr_reg  | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_M12_N8_P12_T16 line 1958 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  ram_x_rd_addr_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_w_rd_addr_reg  | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_b_rd_addr_reg  | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_M12_N8_P12_T16 line 1981 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  compute_done_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   output_cnt_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_M12_N8_P12_T16 line 1999 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   vld_in_cnt_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    next_req_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  mac_valid_in_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     vec_cnt_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_M12_N8_P12_T16 line 2032 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   vld_in_cnt_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    next_req_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  mac_valid_in_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     vec_cnt_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_M12_N8_P12_T16 line 2065 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   vld_in_cnt_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    next_req_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  mac_valid_in_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     vec_cnt_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_M12_N8_P12_T16 line 2098 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   vld_in_cnt_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    next_req_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  mac_valid_in_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     vec_cnt_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_M12_N8_P12_T16 line 2131 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   vld_in_cnt_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    next_req_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  mac_valid_in_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     vec_cnt_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_M12_N8_P12_T16 line 2164 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   vld_in_cnt_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    next_req_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  mac_valid_in_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     vec_cnt_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_M12_N8_P12_T16 line 2197 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   vld_in_cnt_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    next_req_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  mac_valid_in_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     vec_cnt_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_M12_N8_P12_T16 line 2230 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   vld_in_cnt_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    next_req_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  mac_valid_in_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     vec_cnt_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_M12_N8_P12_T16 line 2263 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   vld_in_cnt_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    next_req_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  mac_valid_in_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     vec_cnt_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_M12_N8_P12_T16 line 2296 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   vld_in_cnt_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    next_req_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  mac_valid_in_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     vec_cnt_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_M12_N8_P12_T16 line 2329 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   vld_in_cnt_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    next_req_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  mac_valid_in_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     vec_cnt_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_M12_N8_P12_T16 line 2362 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   vld_in_cnt_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    next_req_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  mac_valid_in_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     vec_cnt_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_M12_N8_P12_T16 line 2395 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   vld_out_cnt_reg   | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_M12_N8_P12_T16 line 2408 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    valid_int_reg    | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16' instantiated from design 'network_4_8_12_16_36_16' with
	the parameters "M=16,N=12,P=16,T=16". (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:2833: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:3428: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:3447: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:3467: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:3462: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:3490: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:3485: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:3513: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:3508: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:3536: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:3531: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:3559: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:3554: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:3582: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:3577: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:3605: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:3600: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:3628: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:3623: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:3651: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:3646: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:3674: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:3669: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:3697: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:3692: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:3720: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:3715: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:3743: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:3738: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:3766: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:3761: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:3789: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:3784: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:3812: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:3807: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:4374: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:4391: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2829: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 3424 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3426           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_M16_N12_P16_T16 line 3416 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_M16_N12_P16_T16 line 3442 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  ram_x_wr_addr_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_M16_N12_P16_T16 line 3455 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  ram_x_rd_addr_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_w_rd_addr_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_b_rd_addr_reg  | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_M16_N12_P16_T16 line 3478 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  ram_x_rd_addr_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_w_rd_addr_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_b_rd_addr_reg  | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_M16_N12_P16_T16 line 3501 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  ram_x_rd_addr_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_w_rd_addr_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_b_rd_addr_reg  | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_M16_N12_P16_T16 line 3524 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  ram_x_rd_addr_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_w_rd_addr_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_b_rd_addr_reg  | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_M16_N12_P16_T16 line 3547 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  ram_x_rd_addr_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_w_rd_addr_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_b_rd_addr_reg  | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_M16_N12_P16_T16 line 3570 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  ram_x_rd_addr_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_w_rd_addr_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_b_rd_addr_reg  | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_M16_N12_P16_T16 line 3593 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  ram_x_rd_addr_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_w_rd_addr_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_b_rd_addr_reg  | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_M16_N12_P16_T16 line 3616 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  ram_x_rd_addr_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_w_rd_addr_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_b_rd_addr_reg  | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_M16_N12_P16_T16 line 3639 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  ram_x_rd_addr_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_w_rd_addr_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_b_rd_addr_reg  | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_M16_N12_P16_T16 line 3662 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  ram_x_rd_addr_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_w_rd_addr_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_b_rd_addr_reg  | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_M16_N12_P16_T16 line 3685 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  ram_x_rd_addr_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_w_rd_addr_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_b_rd_addr_reg  | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_M16_N12_P16_T16 line 3708 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  ram_x_rd_addr_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_w_rd_addr_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_b_rd_addr_reg  | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_M16_N12_P16_T16 line 3731 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  ram_x_rd_addr_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_w_rd_addr_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_b_rd_addr_reg  | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_M16_N12_P16_T16 line 3754 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  ram_x_rd_addr_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_w_rd_addr_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_b_rd_addr_reg  | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_M16_N12_P16_T16 line 3777 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  ram_x_rd_addr_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_w_rd_addr_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_b_rd_addr_reg  | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_M16_N12_P16_T16 line 3800 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  ram_x_rd_addr_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_w_rd_addr_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_b_rd_addr_reg  | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_M16_N12_P16_T16 line 3823 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  compute_done_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   output_cnt_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_M16_N12_P16_T16 line 3841 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   vld_in_cnt_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    next_req_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  mac_valid_in_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     vec_cnt_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_M16_N12_P16_T16 line 3874 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   vld_in_cnt_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    next_req_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  mac_valid_in_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     vec_cnt_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_M16_N12_P16_T16 line 3907 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   vld_in_cnt_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    next_req_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  mac_valid_in_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     vec_cnt_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_M16_N12_P16_T16 line 3940 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   vld_in_cnt_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    next_req_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  mac_valid_in_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     vec_cnt_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_M16_N12_P16_T16 line 3973 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   vld_in_cnt_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    next_req_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  mac_valid_in_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     vec_cnt_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_M16_N12_P16_T16 line 4006 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   vld_in_cnt_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    next_req_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  mac_valid_in_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     vec_cnt_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_M16_N12_P16_T16 line 4039 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   vld_in_cnt_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    next_req_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  mac_valid_in_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     vec_cnt_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_M16_N12_P16_T16 line 4072 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   vld_in_cnt_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    next_req_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  mac_valid_in_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     vec_cnt_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_M16_N12_P16_T16 line 4105 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   vld_in_cnt_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    next_req_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  mac_valid_in_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     vec_cnt_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_M16_N12_P16_T16 line 4138 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   vld_in_cnt_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    next_req_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  mac_valid_in_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     vec_cnt_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_M16_N12_P16_T16 line 4171 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   vld_in_cnt_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    next_req_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  mac_valid_in_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     vec_cnt_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_M16_N12_P16_T16 line 4204 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   vld_in_cnt_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    next_req_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  mac_valid_in_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     vec_cnt_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_M16_N12_P16_T16 line 4237 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   vld_in_cnt_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    next_req_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  mac_valid_in_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     vec_cnt_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_M16_N12_P16_T16 line 4270 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   vld_in_cnt_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    next_req_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  mac_valid_in_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     vec_cnt_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_M16_N12_P16_T16 line 4303 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   vld_in_cnt_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    next_req_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  mac_valid_in_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     vec_cnt_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_M16_N12_P16_T16 line 4336 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   vld_in_cnt_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    next_req_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  mac_valid_in_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     vec_cnt_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_M16_N12_P16_T16 line 4369 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   vld_out_cnt_reg   | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_M16_N12_P16_T16 line 4382 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    valid_int_reg    | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer1_8_4_8_16_M8_N4_P8_T16' with
	the parameters "WIDTH=16,SIZE=4,LOGSIZE=3". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE4_LOGSIZE3 line 5080 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
=============================================================================
|          block name/line           | Inputs | Outputs | # sel inputs | MB |
=============================================================================
| memory_WIDTH16_SIZE4_LOGSIZE3/5081 |   4    |   16    |      2       | N  |
=============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_8_4_8_16_W_rom_0'. (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:978: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:980: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 976 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           977            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_W_rom_0 line 976 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_8_4_8_16_B_rom_0'. (HDL-193)

Statistics for case statements in always block at line 990 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           991            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_B_rom_0 line 990 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'part3_mac' instantiated from design 'layer1_8_4_8_16_M8_N4_P8_T16' with
	the parameters "T=16,NUM_S=1,VEC_S=4". (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:5051: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:5052: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:4971: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine part3_mac_T16_NUM_S1_VEC_S4 line 5006 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    enable_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_int_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      b_int_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      x_int_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine part3_mac_T16_NUM_S1_VEC_S4 line 5027 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    enable_f_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      d_int_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine part3_mac_T16_NUM_S1_VEC_S4 line 5043 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     vec_cnt_reg     | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|        f_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    valid_out_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine part3_mac_T16_NUM_S1_VEC_S4 line 5061 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    overflow_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_8_4_8_16_W_rom_1'. (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:1003: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:1005: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1001 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1002           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_W_rom_1 line 1001 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_8_4_8_16_B_rom_1'. (HDL-193)

Statistics for case statements in always block at line 1015 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1016           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_B_rom_1 line 1015 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_8_4_8_16_W_rom_2'. (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:1028: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:1030: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:1031: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1026 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1027           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_W_rom_2 line 1026 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_8_4_8_16_B_rom_2'. (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:1042: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1040 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1041           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_B_rom_2 line 1040 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_8_4_8_16_W_rom_3'. (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:1055: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:1056: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1051 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1052           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_W_rom_3 line 1051 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_8_4_8_16_B_rom_3'. (HDL-193)

Statistics for case statements in always block at line 1065 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1066           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_B_rom_3 line 1065 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_8_4_8_16_W_rom_4'. (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:1080: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1076 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1077           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_W_rom_4 line 1076 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_8_4_8_16_B_rom_4'. (HDL-193)

Statistics for case statements in always block at line 1090 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1091           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_B_rom_4 line 1090 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_8_4_8_16_W_rom_5'. (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:1103: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:1106: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1101 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1102           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_W_rom_5 line 1101 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_8_4_8_16_B_rom_5'. (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:1117: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1115 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1116           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_B_rom_5 line 1115 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_8_4_8_16_W_rom_6'. (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:1128: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1126 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1127           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_W_rom_6 line 1126 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_8_4_8_16_B_rom_6'. (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:1142: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1140 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1141           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_B_rom_6 line 1140 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_8_4_8_16_W_rom_7'. (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:1153: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:1156: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1151 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1152           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_W_rom_7 line 1151 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_8_4_8_16_B_rom_7'. (HDL-193)

Statistics for case statements in always block at line 1165 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1166           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_B_rom_7 line 1165 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer2_12_8_12_16_M12_N8_P12_T16' with
	the parameters "WIDTH=16,SIZE=8,LOGSIZE=4". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE8_LOGSIZE4 line 5080 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
=============================================================================
|          block name/line           | Inputs | Outputs | # sel inputs | MB |
=============================================================================
| memory_WIDTH16_SIZE8_LOGSIZE4/5081 |   8    |   16    |      3       | N  |
=============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_12_16_W_rom_0'. (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:2438: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2440: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 2434 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2435           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_W_rom_0 line 2434 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_12_16_B_rom_0'. (HDL-193)

Statistics for case statements in always block at line 2452 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2453           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_B_rom_0 line 2452 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'part3_mac' instantiated from design 'layer2_12_8_12_16_M12_N8_P12_T16' with
	the parameters "T=16,NUM_S=1,VEC_S=8". (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:5051: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:5052: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:4971: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine part3_mac_T16_NUM_S1_VEC_S8 line 5006 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    enable_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_int_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      b_int_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      x_int_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine part3_mac_T16_NUM_S1_VEC_S8 line 5027 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    enable_f_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      d_int_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine part3_mac_T16_NUM_S1_VEC_S8 line 5043 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     vec_cnt_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|        f_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    valid_out_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine part3_mac_T16_NUM_S1_VEC_S8 line 5061 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    overflow_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_12_16_W_rom_1'. (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:2465: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2471: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 2463 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2464           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_W_rom_1 line 2463 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_12_16_B_rom_1'. (HDL-193)

Statistics for case statements in always block at line 2481 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2482           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_B_rom_1 line 2481 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_12_16_W_rom_2'. (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:2494: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2495: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2497: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2498: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2499: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 2492 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2493           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_W_rom_2 line 2492 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_12_16_B_rom_2'. (HDL-193)

Statistics for case statements in always block at line 2510 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2511           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_B_rom_2 line 2510 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_12_16_W_rom_3'. (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:2523: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2524: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2527: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2529: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2530: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 2521 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2522           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_W_rom_3 line 2521 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_12_16_B_rom_3'. (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:2541: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 2539 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2540           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_B_rom_3 line 2539 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_12_16_W_rom_4'. (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:2554: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2556: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2557: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 2550 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2551           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_W_rom_4 line 2550 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_12_16_B_rom_4'. (HDL-193)

Statistics for case statements in always block at line 2568 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2569           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_B_rom_4 line 2568 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_12_16_W_rom_5'. (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:2581: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2582: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2583: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2585: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2588: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 2579 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2580           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_W_rom_5 line 2579 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_12_16_B_rom_5'. (HDL-193)

Statistics for case statements in always block at line 2597 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2598           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_B_rom_5 line 2597 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_12_16_W_rom_6'. (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:2615: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2616: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 2608 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2609           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_W_rom_6 line 2608 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_12_16_B_rom_6'. (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:2628: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 2626 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2627           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_B_rom_6 line 2626 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_12_16_W_rom_7'. (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:2639: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2644: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2645: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 2637 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2638           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_W_rom_7 line 2637 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_12_16_B_rom_7'. (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:2657: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 2655 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2656           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_B_rom_7 line 2655 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_12_16_W_rom_8'. (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:2670: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2671: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2673: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 2666 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2667           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_W_rom_8 line 2666 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_12_16_B_rom_8'. (HDL-193)

Statistics for case statements in always block at line 2684 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2685           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_B_rom_8 line 2684 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_12_16_W_rom_9'. (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:2698: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2702: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 2695 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2696           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_W_rom_9 line 2695 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_12_16_B_rom_9'. (HDL-193)

Statistics for case statements in always block at line 2713 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2714           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_B_rom_9 line 2713 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_12_16_W_rom_10'. (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:2727: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2728: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 2724 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2725           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_W_rom_10 line 2724 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_12_16_B_rom_10'. (HDL-193)

Statistics for case statements in always block at line 2742 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2743           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_B_rom_10 line 2742 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_12_16_W_rom_11'. (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:2756: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2760: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2761: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:2762: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 2753 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2754           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_W_rom_11 line 2753 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_12_16_B_rom_11'. (HDL-193)

Statistics for case statements in always block at line 2771 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2772           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_B_rom_11 line 2771 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer3_16_12_16_16_M16_N12_P16_T16' with
	the parameters "WIDTH=16,SIZE=12,LOGSIZE=4". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE12_LOGSIZE4 line 5080 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_W_rom_0'. (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:4410: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:4412: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:4413: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:4416: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:4417: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:4418: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:4420: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 4408 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4409           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_W_rom_0 line 4408 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_B_rom_0'. (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:4432: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 4430 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4431           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_B_rom_0 line 4430 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'part3_mac' instantiated from design 'layer3_16_12_16_16_M16_N12_P16_T16' with
	the parameters "T=16,NUM_S=1,VEC_S=12". (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:5051: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:5052: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:4971: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine part3_mac_T16_NUM_S1_VEC_S12 line 5006 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    enable_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_int_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      b_int_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      x_int_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine part3_mac_T16_NUM_S1_VEC_S12 line 5027 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    enable_f_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      d_int_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine part3_mac_T16_NUM_S1_VEC_S12 line 5043 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     vec_cnt_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|        f_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    valid_out_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine part3_mac_T16_NUM_S1_VEC_S12 line 5061 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    overflow_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_W_rom_1'. (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:4443: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:4444: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:4447: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:4449: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:4453: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:4454: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 4441 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4442           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_W_rom_1 line 4441 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_B_rom_1'. (HDL-193)

Statistics for case statements in always block at line 4463 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4464           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_B_rom_1 line 4463 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_W_rom_2'. (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:4476: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:4477: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:4478: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:4479: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:4480: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:4481: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:4482: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:4485: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:4487: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 4474 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4475           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_W_rom_2 line 4474 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_B_rom_2'. (HDL-193)

Statistics for case statements in always block at line 4496 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4497           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_B_rom_2 line 4496 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_W_rom_3'. (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:4514: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:4516: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:4517: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:4519: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:4520: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 4507 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4508           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_W_rom_3 line 4507 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_B_rom_3'. (HDL-193)

Statistics for case statements in always block at line 4529 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4530           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_B_rom_3 line 4529 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_W_rom_4'. (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:4543: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:4544: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:4545: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:4546: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:4548: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:4552: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:4553: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 4540 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4541           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_W_rom_4 line 4540 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_B_rom_4'. (HDL-193)

Statistics for case statements in always block at line 4562 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4563           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_B_rom_4 line 4562 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_W_rom_5'. (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:4576: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:4579: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 4573 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4574           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_W_rom_5 line 4573 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_B_rom_5'. (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:4597: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 4595 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4596           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_B_rom_5 line 4595 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_W_rom_6'. (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:4611: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:4613: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:4615: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:4618: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 4606 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4607           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_W_rom_6 line 4606 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_B_rom_6'. (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:4630: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 4628 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4629           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_B_rom_6 line 4628 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_W_rom_7'. (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:4641: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:4644: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:4645: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:4648: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 4639 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4640           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_W_rom_7 line 4639 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_B_rom_7'. (HDL-193)

Statistics for case statements in always block at line 4661 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4662           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_B_rom_7 line 4661 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_W_rom_8'. (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:4677: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:4680: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:4683: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:4685: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 4672 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4673           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_W_rom_8 line 4672 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_B_rom_8'. (HDL-193)

Statistics for case statements in always block at line 4694 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4695           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_B_rom_8 line 4694 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_W_rom_9'. (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:4707: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:4708: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:4711: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:4712: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:4714: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:4716: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:4718: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 4705 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4706           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_W_rom_9 line 4705 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_B_rom_9'. (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:4729: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 4727 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4728           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_B_rom_9 line 4727 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_W_rom_10'. (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:4743: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:4744: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:4745: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:4746: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:4748: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:4750: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 4738 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4739           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_W_rom_10 line 4738 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_B_rom_10'. (HDL-193)

Statistics for case statements in always block at line 4760 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4761           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_B_rom_10 line 4760 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_W_rom_11'. (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:4774: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:4775: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:4776: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:4781: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:4782: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:4784: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 4771 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4772           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_W_rom_11 line 4771 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_B_rom_11'. (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:4795: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 4793 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4794           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_B_rom_11 line 4793 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_W_rom_12'. (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:4806: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:4807: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:4809: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:4810: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:4812: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:4813: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:4814: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:4817: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 4804 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4805           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_W_rom_12 line 4804 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_B_rom_12'. (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:4828: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 4826 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4827           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_B_rom_12 line 4826 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_W_rom_13'. (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:4839: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:4841: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:4842: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:4844: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:4846: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:4848: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:4850: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 4837 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4838           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_W_rom_13 line 4837 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_B_rom_13'. (HDL-193)

Statistics for case statements in always block at line 4859 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4860           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_B_rom_13 line 4859 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_W_rom_14'. (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:4873: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:4874: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:4878: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:4879: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:4880: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 4870 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4871           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_W_rom_14 line 4870 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_B_rom_14'. (HDL-193)

Statistics for case statements in always block at line 4892 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4893           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_B_rom_14 line 4892 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_W_rom_15'. (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:4905: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:4906: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:4908: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:4910: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:4912: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_36_16.sv:4916: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 4903 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4904           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_W_rom_15 line 4903 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_B_rom_15'. (HDL-193)
Warning:  ./network_4_8_12_16_36_16.sv:4927: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 4925 in file
	'./network_4_8_12_16_36_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4926           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_B_rom_15 line 4925 in file
		'./network_4_8_12_16_36_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset s_valid m_ready data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{s_valid m_ready data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
# set delay for inputs to be 0.2ns
set_input_delay 0.2 -max -clock clk $INPUTS
1
set_output_delay 0.2 -max -clock clk [all_outputs]
1
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 198 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Loaded alib file './alib-52/NangateOpenCellLibrary_typical.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping hierarchy u_layer1_8_4_8_16 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer2_12_8_12_16 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer1_8_4_8_16/u_vec_x_mem_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer1_8_4_8_16/u_w_rom_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer1_8_4_8_16/u_b_rom_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer1_8_4_8_16/u_mac_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer1_8_4_8_16/u_vec_x_mem_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer1_8_4_8_16/u_w_rom_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer1_8_4_8_16/u_b_rom_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer1_8_4_8_16/u_mac_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer1_8_4_8_16/u_vec_x_mem_2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer1_8_4_8_16/u_w_rom_2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer1_8_4_8_16/u_b_rom_2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer1_8_4_8_16/u_mac_2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer1_8_4_8_16/u_vec_x_mem_3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer1_8_4_8_16/u_w_rom_3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer1_8_4_8_16/u_b_rom_3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer1_8_4_8_16/u_mac_3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer1_8_4_8_16/u_vec_x_mem_4 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer1_8_4_8_16/u_w_rom_4 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer1_8_4_8_16/u_b_rom_4 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer1_8_4_8_16/u_mac_4 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer1_8_4_8_16/u_vec_x_mem_5 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer1_8_4_8_16/u_w_rom_5 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer1_8_4_8_16/u_b_rom_5 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer1_8_4_8_16/u_mac_5 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer1_8_4_8_16/u_vec_x_mem_6 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer1_8_4_8_16/u_w_rom_6 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer1_8_4_8_16/u_b_rom_6 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer1_8_4_8_16/u_mac_6 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer1_8_4_8_16/u_vec_x_mem_7 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer1_8_4_8_16/u_w_rom_7 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer1_8_4_8_16/u_b_rom_7 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer1_8_4_8_16/u_mac_7 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer2_12_8_12_16/u_vec_x_mem_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer2_12_8_12_16/u_w_rom_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer2_12_8_12_16/u_b_rom_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer2_12_8_12_16/u_mac_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer2_12_8_12_16/u_vec_x_mem_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer2_12_8_12_16/u_w_rom_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer2_12_8_12_16/u_b_rom_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer2_12_8_12_16/u_mac_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer2_12_8_12_16/u_vec_x_mem_2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer2_12_8_12_16/u_w_rom_2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer2_12_8_12_16/u_b_rom_2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer2_12_8_12_16/u_mac_2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer2_12_8_12_16/u_vec_x_mem_3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer2_12_8_12_16/u_w_rom_3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer2_12_8_12_16/u_b_rom_3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer2_12_8_12_16/u_mac_3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer2_12_8_12_16/u_vec_x_mem_4 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer2_12_8_12_16/u_w_rom_4 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer2_12_8_12_16/u_b_rom_4 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer2_12_8_12_16/u_mac_4 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer2_12_8_12_16/u_vec_x_mem_5 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer2_12_8_12_16/u_w_rom_5 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer2_12_8_12_16/u_b_rom_5 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer2_12_8_12_16/u_mac_5 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer2_12_8_12_16/u_vec_x_mem_6 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer2_12_8_12_16/u_w_rom_6 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer2_12_8_12_16/u_b_rom_6 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer2_12_8_12_16/u_mac_6 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer2_12_8_12_16/u_vec_x_mem_7 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer2_12_8_12_16/u_w_rom_7 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer2_12_8_12_16/u_b_rom_7 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer2_12_8_12_16/u_mac_7 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer2_12_8_12_16/u_vec_x_mem_8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer2_12_8_12_16/u_w_rom_8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer2_12_8_12_16/u_b_rom_8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer2_12_8_12_16/u_mac_8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer2_12_8_12_16/u_vec_x_mem_9 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer2_12_8_12_16/u_w_rom_9 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer2_12_8_12_16/u_b_rom_9 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer2_12_8_12_16/u_mac_9 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer2_12_8_12_16/u_vec_x_mem_10 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer2_12_8_12_16/u_w_rom_10 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer2_12_8_12_16/u_b_rom_10 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer2_12_8_12_16/u_mac_10 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer2_12_8_12_16/u_vec_x_mem_11 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer2_12_8_12_16/u_w_rom_11 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer2_12_8_12_16/u_b_rom_11 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer2_12_8_12_16/u_mac_11 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_vec_x_mem_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_w_rom_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_b_rom_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_mac_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_vec_x_mem_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_w_rom_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_b_rom_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_mac_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_vec_x_mem_2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_w_rom_2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_b_rom_2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_mac_2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_vec_x_mem_3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_w_rom_3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_b_rom_3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_mac_3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_vec_x_mem_4 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_w_rom_4 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_b_rom_4 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_mac_4 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_vec_x_mem_5 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_w_rom_5 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_b_rom_5 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_mac_5 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_vec_x_mem_6 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_w_rom_6 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_b_rom_6 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_mac_6 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_vec_x_mem_7 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_w_rom_7 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_b_rom_7 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_mac_7 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_vec_x_mem_8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_w_rom_8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_b_rom_8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_mac_8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_vec_x_mem_9 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_w_rom_9 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_b_rom_9 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_mac_9 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_vec_x_mem_10 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_w_rom_10 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_b_rom_10 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_mac_10 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_vec_x_mem_11 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_w_rom_11 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_b_rom_11 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_mac_11 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_vec_x_mem_12 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_w_rom_12 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_b_rom_12 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_mac_12 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_vec_x_mem_13 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_w_rom_13 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_b_rom_13 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_mac_13 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_vec_x_mem_14 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_w_rom_14 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_b_rom_14 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_mac_14 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_vec_x_mem_15 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_w_rom_15 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_b_rom_15 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_mac_15 before Pass 1 (OPT-776)
Information: Ungrouping 146 of 148 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'layer3_16_12_16_16_M16_N12_P16_T16'
Information: Added key list 'DesignWare' to design 'layer3_16_12_16_16_M16_N12_P16_T16'. (DDB-72)
Information: The register 'state_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_14/z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_14/z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_13/z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_13/z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_12/z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_12/z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_12/z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_12/z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_12/z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_12/z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_12/z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_12/z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_12/z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_12/z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_12/z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_12/z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_11/z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_11/z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_11/z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_11/z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_11/z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_11/z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_11/z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_11/z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_11/z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_11/z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_11/z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_11/z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_11/z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_11/z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_11/z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_10/z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_9/z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_9/z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_9/z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_9/z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_9/z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_9/z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_9/z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_9/z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_9/z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_9/z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_9/z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_9/z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_9/z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_9/z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_9/z_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_8/z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_8/z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_8/z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_8/z_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_7/z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_7/z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_7/z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_6/z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_6/z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_6/z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_6/z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_6/z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_6/z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_6/z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_6/z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_6/z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_6/z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_6/z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_6/z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_6/z_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_5/z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_5/z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_5/z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_5/z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_5/z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_5/z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_5/z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_5/z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_5/z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_5/z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_5/z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_5/z_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_4/z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_4/z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_4/z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_4/z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_4/z_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_3/z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_3/z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_3/z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_3/z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_3/z_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_2/z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_2/z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_2/z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_2/z_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_1/z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_1/z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_1/z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_0/z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_0/z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_0/z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_0/z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_0/z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_0/z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_0/z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_0/z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_0/z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_0/z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_0/z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_0/z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_15/z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_15/z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_15/z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_15/z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_15/z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_15/z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_15/z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_15/z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_15/z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_15/z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_15/z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_15/z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_15/z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_14/z_reg[14]' is removed because it is merged to 'u_w_rom_14/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_14/z_reg[13]' is removed because it is merged to 'u_w_rom_14/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_14/z_reg[12]' is removed because it is merged to 'u_w_rom_14/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_14/z_reg[11]' is removed because it is merged to 'u_w_rom_14/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_14/z_reg[10]' is removed because it is merged to 'u_w_rom_14/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_14/z_reg[9]' is removed because it is merged to 'u_w_rom_14/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_14/z_reg[8]' is removed because it is merged to 'u_w_rom_14/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_14/z_reg[7]' is removed because it is merged to 'u_w_rom_14/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_14/z_reg[14]' is removed because it is merged to 'u_b_rom_14/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_14/z_reg[13]' is removed because it is merged to 'u_b_rom_14/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_14/z_reg[12]' is removed because it is merged to 'u_b_rom_14/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_14/z_reg[11]' is removed because it is merged to 'u_b_rom_14/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_14/z_reg[10]' is removed because it is merged to 'u_b_rom_14/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_14/z_reg[9]' is removed because it is merged to 'u_b_rom_14/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_14/z_reg[8]' is removed because it is merged to 'u_b_rom_14/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_14/z_reg[7]' is removed because it is merged to 'u_b_rom_14/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_14/z_reg[5]' is removed because it is merged to 'u_b_rom_14/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_14/z_reg[4]' is removed because it is merged to 'u_b_rom_14/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_14/z_reg[3]' is removed because it is merged to 'u_b_rom_14/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_14/z_reg[2]' is removed because it is merged to 'u_b_rom_14/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_14/z_reg[0]' is removed because it is merged to 'u_b_rom_14/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_13/z_reg[14]' is removed because it is merged to 'u_w_rom_13/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_13/z_reg[13]' is removed because it is merged to 'u_w_rom_13/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_13/z_reg[12]' is removed because it is merged to 'u_w_rom_13/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_13/z_reg[11]' is removed because it is merged to 'u_w_rom_13/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_13/z_reg[10]' is removed because it is merged to 'u_w_rom_13/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_13/z_reg[9]' is removed because it is merged to 'u_w_rom_13/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_13/z_reg[8]' is removed because it is merged to 'u_w_rom_13/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_13/z_reg[7]' is removed because it is merged to 'u_w_rom_13/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_13/z_reg[14]' is removed because it is merged to 'u_b_rom_13/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_13/z_reg[13]' is removed because it is merged to 'u_b_rom_13/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_13/z_reg[12]' is removed because it is merged to 'u_b_rom_13/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_13/z_reg[11]' is removed because it is merged to 'u_b_rom_13/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_13/z_reg[10]' is removed because it is merged to 'u_b_rom_13/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_13/z_reg[9]' is removed because it is merged to 'u_b_rom_13/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_13/z_reg[8]' is removed because it is merged to 'u_b_rom_13/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_13/z_reg[7]' is removed because it is merged to 'u_b_rom_13/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_13/z_reg[5]' is removed because it is merged to 'u_b_rom_13/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_13/z_reg[4]' is removed because it is merged to 'u_b_rom_13/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_13/z_reg[3]' is removed because it is merged to 'u_b_rom_13/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_13/z_reg[2]' is removed because it is merged to 'u_b_rom_13/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_13/z_reg[0]' is removed because it is merged to 'u_b_rom_13/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_12/z_reg[14]' is removed because it is merged to 'u_w_rom_12/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_12/z_reg[13]' is removed because it is merged to 'u_w_rom_12/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_12/z_reg[12]' is removed because it is merged to 'u_w_rom_12/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_12/z_reg[11]' is removed because it is merged to 'u_w_rom_12/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_12/z_reg[10]' is removed because it is merged to 'u_w_rom_12/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_12/z_reg[9]' is removed because it is merged to 'u_w_rom_12/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_12/z_reg[8]' is removed because it is merged to 'u_w_rom_12/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_12/z_reg[7]' is removed because it is merged to 'u_w_rom_12/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_12/z_reg[4]' is removed because it is merged to 'u_b_rom_12/z_reg[5]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_12/z_reg[3]' is removed because it is merged to 'u_b_rom_12/z_reg[5]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_12/z_reg[0]' is removed because it is merged to 'u_b_rom_12/z_reg[5]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_11/z_reg[14]' is removed because it is merged to 'u_w_rom_11/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_11/z_reg[13]' is removed because it is merged to 'u_w_rom_11/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_11/z_reg[12]' is removed because it is merged to 'u_w_rom_11/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_11/z_reg[11]' is removed because it is merged to 'u_w_rom_11/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_11/z_reg[10]' is removed because it is merged to 'u_w_rom_11/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_11/z_reg[9]' is removed because it is merged to 'u_w_rom_11/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_11/z_reg[8]' is removed because it is merged to 'u_w_rom_11/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_11/z_reg[7]' is removed because it is merged to 'u_w_rom_11/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_10/z_reg[14]' is removed because it is merged to 'u_w_rom_10/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_10/z_reg[13]' is removed because it is merged to 'u_w_rom_10/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_10/z_reg[12]' is removed because it is merged to 'u_w_rom_10/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_10/z_reg[11]' is removed because it is merged to 'u_w_rom_10/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_10/z_reg[10]' is removed because it is merged to 'u_w_rom_10/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_10/z_reg[9]' is removed because it is merged to 'u_w_rom_10/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_10/z_reg[8]' is removed because it is merged to 'u_w_rom_10/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_10/z_reg[7]' is removed because it is merged to 'u_w_rom_10/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_10/z_reg[14]' is removed because it is merged to 'u_b_rom_10/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_10/z_reg[13]' is removed because it is merged to 'u_b_rom_10/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_10/z_reg[12]' is removed because it is merged to 'u_b_rom_10/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_10/z_reg[11]' is removed because it is merged to 'u_b_rom_10/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_10/z_reg[10]' is removed because it is merged to 'u_b_rom_10/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_10/z_reg[9]' is removed because it is merged to 'u_b_rom_10/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_10/z_reg[8]' is removed because it is merged to 'u_b_rom_10/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_10/z_reg[7]' is removed because it is merged to 'u_b_rom_10/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_10/z_reg[6]' is removed because it is merged to 'u_b_rom_10/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_10/z_reg[4]' is removed because it is merged to 'u_b_rom_10/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_10/z_reg[3]' is removed because it is merged to 'u_b_rom_10/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_10/z_reg[2]' is removed because it is merged to 'u_b_rom_10/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_10/z_reg[1]' is removed because it is merged to 'u_b_rom_10/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_10/z_reg[0]' is removed because it is merged to 'u_b_rom_10/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_9/z_reg[14]' is removed because it is merged to 'u_w_rom_9/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_9/z_reg[13]' is removed because it is merged to 'u_w_rom_9/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_9/z_reg[12]' is removed because it is merged to 'u_w_rom_9/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_9/z_reg[11]' is removed because it is merged to 'u_w_rom_9/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_9/z_reg[10]' is removed because it is merged to 'u_w_rom_9/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_9/z_reg[9]' is removed because it is merged to 'u_w_rom_9/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_9/z_reg[8]' is removed because it is merged to 'u_w_rom_9/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_9/z_reg[7]' is removed because it is merged to 'u_w_rom_9/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_8/z_reg[14]' is removed because it is merged to 'u_w_rom_8/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_8/z_reg[13]' is removed because it is merged to 'u_w_rom_8/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_8/z_reg[12]' is removed because it is merged to 'u_w_rom_8/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_8/z_reg[11]' is removed because it is merged to 'u_w_rom_8/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_8/z_reg[10]' is removed because it is merged to 'u_w_rom_8/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_8/z_reg[9]' is removed because it is merged to 'u_w_rom_8/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_8/z_reg[8]' is removed because it is merged to 'u_w_rom_8/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_8/z_reg[7]' is removed because it is merged to 'u_w_rom_8/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_8/z_reg[14]' is removed because it is merged to 'u_b_rom_8/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_8/z_reg[13]' is removed because it is merged to 'u_b_rom_8/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_8/z_reg[12]' is removed because it is merged to 'u_b_rom_8/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_8/z_reg[11]' is removed because it is merged to 'u_b_rom_8/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_8/z_reg[10]' is removed because it is merged to 'u_b_rom_8/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_8/z_reg[9]' is removed because it is merged to 'u_b_rom_8/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_8/z_reg[8]' is removed because it is merged to 'u_b_rom_8/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_8/z_reg[7]' is removed because it is merged to 'u_b_rom_8/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_8/z_reg[6]' is removed because it is merged to 'u_b_rom_8/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_8/z_reg[3]' is removed because it is merged to 'u_b_rom_8/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_8/z_reg[2]' is removed because it is merged to 'u_b_rom_8/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_7/z_reg[14]' is removed because it is merged to 'u_w_rom_7/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_7/z_reg[13]' is removed because it is merged to 'u_w_rom_7/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_7/z_reg[12]' is removed because it is merged to 'u_w_rom_7/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_7/z_reg[11]' is removed because it is merged to 'u_w_rom_7/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_7/z_reg[10]' is removed because it is merged to 'u_w_rom_7/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_7/z_reg[9]' is removed because it is merged to 'u_w_rom_7/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_7/z_reg[8]' is removed because it is merged to 'u_w_rom_7/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_7/z_reg[7]' is removed because it is merged to 'u_w_rom_7/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_7/z_reg[14]' is removed because it is merged to 'u_b_rom_7/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_7/z_reg[13]' is removed because it is merged to 'u_b_rom_7/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_7/z_reg[12]' is removed because it is merged to 'u_b_rom_7/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_7/z_reg[11]' is removed because it is merged to 'u_b_rom_7/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_7/z_reg[10]' is removed because it is merged to 'u_b_rom_7/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_7/z_reg[9]' is removed because it is merged to 'u_b_rom_7/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_7/z_reg[8]' is removed because it is merged to 'u_b_rom_7/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_7/z_reg[7]' is removed because it is merged to 'u_b_rom_7/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_7/z_reg[6]' is removed because it is merged to 'u_b_rom_7/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_7/z_reg[4]' is removed because it is merged to 'u_b_rom_7/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_7/z_reg[3]' is removed because it is merged to 'u_b_rom_7/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_7/z_reg[0]' is removed because it is merged to 'u_b_rom_7/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_6/z_reg[14]' is removed because it is merged to 'u_w_rom_6/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_6/z_reg[13]' is removed because it is merged to 'u_w_rom_6/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_6/z_reg[12]' is removed because it is merged to 'u_w_rom_6/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_6/z_reg[11]' is removed because it is merged to 'u_w_rom_6/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_6/z_reg[10]' is removed because it is merged to 'u_w_rom_6/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_6/z_reg[9]' is removed because it is merged to 'u_w_rom_6/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_6/z_reg[8]' is removed because it is merged to 'u_w_rom_6/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_6/z_reg[7]' is removed because it is merged to 'u_w_rom_6/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_6/z_reg[4]' is removed because it is merged to 'u_b_rom_6/z_reg[5]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_6/z_reg[2]' is removed because it is merged to 'u_b_rom_6/z_reg[5]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_5/z_reg[14]' is removed because it is merged to 'u_w_rom_5/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_5/z_reg[13]' is removed because it is merged to 'u_w_rom_5/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_5/z_reg[12]' is removed because it is merged to 'u_w_rom_5/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_5/z_reg[11]' is removed because it is merged to 'u_w_rom_5/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_5/z_reg[10]' is removed because it is merged to 'u_w_rom_5/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_5/z_reg[9]' is removed because it is merged to 'u_w_rom_5/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_5/z_reg[8]' is removed because it is merged to 'u_w_rom_5/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_5/z_reg[7]' is removed because it is merged to 'u_w_rom_5/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_5/z_reg[3]' is removed because it is merged to 'u_b_rom_5/z_reg[5]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_5/z_reg[2]' is removed because it is merged to 'u_b_rom_5/z_reg[5]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_5/z_reg[1]' is removed because it is merged to 'u_b_rom_5/z_reg[5]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_4/z_reg[14]' is removed because it is merged to 'u_w_rom_4/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_4/z_reg[13]' is removed because it is merged to 'u_w_rom_4/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_4/z_reg[12]' is removed because it is merged to 'u_w_rom_4/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_4/z_reg[11]' is removed because it is merged to 'u_w_rom_4/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_4/z_reg[10]' is removed because it is merged to 'u_w_rom_4/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_4/z_reg[9]' is removed because it is merged to 'u_w_rom_4/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_4/z_reg[8]' is removed because it is merged to 'u_w_rom_4/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_4/z_reg[7]' is removed because it is merged to 'u_w_rom_4/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_4/z_reg[14]' is removed because it is merged to 'u_b_rom_4/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_4/z_reg[13]' is removed because it is merged to 'u_b_rom_4/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_4/z_reg[12]' is removed because it is merged to 'u_b_rom_4/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_4/z_reg[11]' is removed because it is merged to 'u_b_rom_4/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_4/z_reg[10]' is removed because it is merged to 'u_b_rom_4/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_4/z_reg[9]' is removed because it is merged to 'u_b_rom_4/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_4/z_reg[8]' is removed because it is merged to 'u_b_rom_4/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_4/z_reg[7]' is removed because it is merged to 'u_b_rom_4/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_4/z_reg[6]' is removed because it is merged to 'u_b_rom_4/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_4/z_reg[3]' is removed because it is merged to 'u_b_rom_4/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_3/z_reg[14]' is removed because it is merged to 'u_w_rom_3/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_3/z_reg[13]' is removed because it is merged to 'u_w_rom_3/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_3/z_reg[12]' is removed because it is merged to 'u_w_rom_3/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_3/z_reg[11]' is removed because it is merged to 'u_w_rom_3/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_3/z_reg[10]' is removed because it is merged to 'u_w_rom_3/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_3/z_reg[9]' is removed because it is merged to 'u_w_rom_3/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_3/z_reg[8]' is removed because it is merged to 'u_w_rom_3/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_3/z_reg[7]' is removed because it is merged to 'u_w_rom_3/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_3/z_reg[14]' is removed because it is merged to 'u_b_rom_3/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_3/z_reg[13]' is removed because it is merged to 'u_b_rom_3/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_3/z_reg[12]' is removed because it is merged to 'u_b_rom_3/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_3/z_reg[11]' is removed because it is merged to 'u_b_rom_3/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_3/z_reg[10]' is removed because it is merged to 'u_b_rom_3/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_3/z_reg[9]' is removed because it is merged to 'u_b_rom_3/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_3/z_reg[8]' is removed because it is merged to 'u_b_rom_3/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_3/z_reg[7]' is removed because it is merged to 'u_b_rom_3/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_3/z_reg[3]' is removed because it is merged to 'u_b_rom_3/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_3/z_reg[2]' is removed because it is merged to 'u_b_rom_3/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_2/z_reg[14]' is removed because it is merged to 'u_w_rom_2/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_2/z_reg[13]' is removed because it is merged to 'u_w_rom_2/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_2/z_reg[12]' is removed because it is merged to 'u_w_rom_2/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_2/z_reg[11]' is removed because it is merged to 'u_w_rom_2/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_2/z_reg[10]' is removed because it is merged to 'u_w_rom_2/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_2/z_reg[9]' is removed because it is merged to 'u_w_rom_2/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_2/z_reg[8]' is removed because it is merged to 'u_w_rom_2/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_2/z_reg[7]' is removed because it is merged to 'u_w_rom_2/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_2/z_reg[14]' is removed because it is merged to 'u_b_rom_2/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_2/z_reg[13]' is removed because it is merged to 'u_b_rom_2/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_2/z_reg[12]' is removed because it is merged to 'u_b_rom_2/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_2/z_reg[11]' is removed because it is merged to 'u_b_rom_2/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_2/z_reg[10]' is removed because it is merged to 'u_b_rom_2/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_2/z_reg[9]' is removed because it is merged to 'u_b_rom_2/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_2/z_reg[8]' is removed because it is merged to 'u_b_rom_2/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_2/z_reg[7]' is removed because it is merged to 'u_b_rom_2/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_2/z_reg[6]' is removed because it is merged to 'u_b_rom_2/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_2/z_reg[3]' is removed because it is merged to 'u_b_rom_2/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_2/z_reg[2]' is removed because it is merged to 'u_b_rom_2/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_1/z_reg[14]' is removed because it is merged to 'u_w_rom_1/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_1/z_reg[13]' is removed because it is merged to 'u_w_rom_1/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_1/z_reg[12]' is removed because it is merged to 'u_w_rom_1/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_1/z_reg[11]' is removed because it is merged to 'u_w_rom_1/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_1/z_reg[10]' is removed because it is merged to 'u_w_rom_1/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_1/z_reg[9]' is removed because it is merged to 'u_w_rom_1/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_1/z_reg[8]' is removed because it is merged to 'u_w_rom_1/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_1/z_reg[7]' is removed because it is merged to 'u_w_rom_1/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_1/z_reg[14]' is removed because it is merged to 'u_b_rom_1/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_1/z_reg[13]' is removed because it is merged to 'u_b_rom_1/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_1/z_reg[12]' is removed because it is merged to 'u_b_rom_1/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_1/z_reg[11]' is removed because it is merged to 'u_b_rom_1/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_1/z_reg[10]' is removed because it is merged to 'u_b_rom_1/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_1/z_reg[9]' is removed because it is merged to 'u_b_rom_1/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_1/z_reg[8]' is removed because it is merged to 'u_b_rom_1/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_1/z_reg[7]' is removed because it is merged to 'u_b_rom_1/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_1/z_reg[6]' is removed because it is merged to 'u_b_rom_1/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_1/z_reg[5]' is removed because it is merged to 'u_b_rom_1/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_1/z_reg[3]' is removed because it is merged to 'u_b_rom_1/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_1/z_reg[0]' is removed because it is merged to 'u_b_rom_1/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_0/z_reg[14]' is removed because it is merged to 'u_w_rom_0/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_0/z_reg[13]' is removed because it is merged to 'u_w_rom_0/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_0/z_reg[12]' is removed because it is merged to 'u_w_rom_0/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_0/z_reg[11]' is removed because it is merged to 'u_w_rom_0/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_0/z_reg[10]' is removed because it is merged to 'u_w_rom_0/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_0/z_reg[9]' is removed because it is merged to 'u_w_rom_0/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_0/z_reg[8]' is removed because it is merged to 'u_w_rom_0/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_0/z_reg[7]' is removed because it is merged to 'u_w_rom_0/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_0/z_reg[4]' is removed because it is merged to 'u_b_rom_0/z_reg[6]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_0/z_reg[2]' is removed because it is merged to 'u_b_rom_0/z_reg[6]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_0/z_reg[0]' is removed because it is merged to 'u_b_rom_0/z_reg[6]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_15/z_reg[14]' is removed because it is merged to 'u_w_rom_15/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_15/z_reg[13]' is removed because it is merged to 'u_w_rom_15/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_15/z_reg[12]' is removed because it is merged to 'u_w_rom_15/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_15/z_reg[11]' is removed because it is merged to 'u_w_rom_15/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_15/z_reg[10]' is removed because it is merged to 'u_w_rom_15/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_15/z_reg[9]' is removed because it is merged to 'u_w_rom_15/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_15/z_reg[8]' is removed because it is merged to 'u_w_rom_15/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_15/z_reg[7]' is removed because it is merged to 'u_w_rom_15/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_15/z_reg[1]' is removed because it is merged to 'u_b_rom_15/z_reg[5]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_15/z_reg[0]' is removed because it is merged to 'u_b_rom_15/z_reg[5]'. (OPT-1215)
 Implement Synthetic for 'layer3_16_12_16_16_M16_N12_P16_T16'.
  Processing 'network_4_8_12_16_36_16'
Information: Added key list 'DesignWare' to design 'network_4_8_12_16_36_16'. (DDB-72)
Information: The register 'u_layer1_8_4_8_16/u_w_rom_7/z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_w_rom_6/z_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_w_rom_3/z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_w_rom_0/z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/state_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/state_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_0/z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_0/z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_2/z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_2/z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_2/z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_2/z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_2/z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_2/z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_2/z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_2/z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_2/z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_2/z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_2/z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_2/z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_2/z_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_3/z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_3/z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_3/z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_3/z_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_6/z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_6/z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_6/z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_6/z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_6/z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_6/z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_6/z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_6/z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_6/z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_6/z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_6/z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_6/z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_6/z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_6/z_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_7/z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_7/z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_7/z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_7/z_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_5/z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_5/z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_5/z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_5/z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_5/z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_5/z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_5/z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_5/z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_5/z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_5/z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_5/z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_5/z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_4/z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_4/z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_1/z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_1/z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_1/z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_1/z_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_b_rom_3/z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_b_rom_3/z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_b_rom_3/z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_b_rom_3/z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_b_rom_3/z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_b_rom_3/z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_b_rom_3/z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_b_rom_3/z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_b_rom_3/z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_b_rom_3/z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_b_rom_3/z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_b_rom_3/z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_b_rom_3/z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_b_rom_3/z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_b_rom_7/z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_b_rom_7/z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_b_rom_7/z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_b_rom_7/z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_b_rom_7/z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_b_rom_7/z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_b_rom_7/z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_b_rom_7/z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_b_rom_7/z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_b_rom_7/z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_b_rom_7/z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_b_rom_7/z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_b_rom_11/z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_b_rom_11/z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_b_rom_11/z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_b_rom_11/z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_b_rom_11/z_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_b_rom_9/z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_b_rom_9/z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_b_rom_9/z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_b_rom_9/z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_b_rom_9/z_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_b_rom_5/z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_b_rom_5/z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_b_rom_1/z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_b_rom_1/z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_b_rom_1/z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_b_rom_1/z_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_b_rom_10/z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_b_rom_10/z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_b_rom_8/z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_b_rom_8/z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_b_rom_8/z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_b_rom_8/z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_b_rom_8/z_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_b_rom_6/z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_b_rom_6/z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_b_rom_6/z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_b_rom_6/z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_b_rom_6/z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_b_rom_6/z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_b_rom_6/z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_b_rom_6/z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_b_rom_6/z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_b_rom_6/z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_b_rom_6/z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_b_rom_6/z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_b_rom_6/z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_b_rom_6/z_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_b_rom_4/z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_b_rom_4/z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_b_rom_4/z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_b_rom_2/z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_b_rom_2/z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_b_rom_2/z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_b_rom_2/z_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_b_rom_0/z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_b_rom_0/z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_b_rom_0/z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_b_rom_0/z_reg[14]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_0/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_b_rom_0/z_reg[13]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_0/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_b_rom_0/z_reg[12]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_0/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_b_rom_0/z_reg[11]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_0/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_b_rom_0/z_reg[10]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_0/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_b_rom_0/z_reg[9]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_0/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_b_rom_0/z_reg[8]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_0/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_b_rom_0/z_reg[7]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_0/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_b_rom_0/z_reg[6]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_0/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_b_rom_0/z_reg[4]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_0/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_b_rom_0/z_reg[3]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_0/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_b_rom_0/z_reg[1]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_0/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_b_rom_0/z_reg[0]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_0/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_w_rom_0/z_reg[14]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_0/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_w_rom_0/z_reg[13]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_0/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_w_rom_0/z_reg[12]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_0/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_w_rom_0/z_reg[11]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_0/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_w_rom_0/z_reg[10]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_0/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_w_rom_0/z_reg[9]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_0/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_w_rom_0/z_reg[8]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_0/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_w_rom_0/z_reg[7]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_0/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_w_rom_0/z_reg[4]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_0/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_w_rom_2/z_reg[14]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_2/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_w_rom_2/z_reg[13]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_2/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_w_rom_2/z_reg[12]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_2/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_w_rom_2/z_reg[11]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_2/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_w_rom_2/z_reg[10]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_2/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_w_rom_2/z_reg[9]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_2/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_w_rom_2/z_reg[8]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_2/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_w_rom_2/z_reg[7]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_2/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_w_rom_2/z_reg[1]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_2/z_reg[6]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_w_rom_2/z_reg[3]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_2/z_reg[5]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_b_rom_2/z_reg[3]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_2/z_reg[5]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_b_rom_2/z_reg[1]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_2/z_reg[5]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_w_rom_3/z_reg[14]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_3/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_w_rom_3/z_reg[13]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_3/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_w_rom_3/z_reg[12]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_3/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_w_rom_3/z_reg[11]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_3/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_w_rom_3/z_reg[10]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_3/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_w_rom_3/z_reg[9]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_3/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_w_rom_3/z_reg[8]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_3/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_w_rom_3/z_reg[7]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_3/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_w_rom_3/z_reg[5]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_3/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_w_rom_3/z_reg[0]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_3/z_reg[3]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_b_rom_3/z_reg[14]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_3/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_b_rom_3/z_reg[13]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_3/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_b_rom_3/z_reg[12]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_3/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_b_rom_3/z_reg[11]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_3/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_b_rom_3/z_reg[10]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_3/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_b_rom_3/z_reg[9]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_3/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_b_rom_3/z_reg[8]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_3/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_b_rom_3/z_reg[7]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_3/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_b_rom_3/z_reg[5]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_3/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_b_rom_3/z_reg[4]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_3/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_b_rom_3/z_reg[3]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_3/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_w_rom_6/z_reg[1]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_6/z_reg[6]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_w_rom_6/z_reg[14]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_6/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_w_rom_6/z_reg[13]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_6/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_w_rom_6/z_reg[12]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_6/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_w_rom_6/z_reg[11]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_6/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_w_rom_6/z_reg[10]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_6/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_w_rom_6/z_reg[9]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_6/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_w_rom_6/z_reg[8]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_6/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_w_rom_6/z_reg[7]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_6/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_w_rom_6/z_reg[3]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_6/z_reg[5]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_w_rom_6/z_reg[2]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_6/z_reg[5]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_b_rom_6/z_reg[1]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_6/z_reg[2]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_w_rom_7/z_reg[3]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_7/z_reg[6]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_w_rom_7/z_reg[14]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_7/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_w_rom_7/z_reg[13]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_7/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_w_rom_7/z_reg[12]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_7/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_w_rom_7/z_reg[11]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_7/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_w_rom_7/z_reg[10]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_7/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_w_rom_7/z_reg[9]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_7/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_w_rom_7/z_reg[8]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_7/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_w_rom_7/z_reg[7]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_7/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_w_rom_7/z_reg[0]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_7/z_reg[5]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_b_rom_7/z_reg[14]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_7/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_b_rom_7/z_reg[13]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_7/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_b_rom_7/z_reg[12]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_7/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_b_rom_7/z_reg[11]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_7/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_b_rom_7/z_reg[10]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_7/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_b_rom_7/z_reg[9]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_7/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_b_rom_7/z_reg[8]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_7/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_b_rom_7/z_reg[7]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_7/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_b_rom_7/z_reg[5]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_7/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_b_rom_7/z_reg[3]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_7/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_b_rom_7/z_reg[1]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_7/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_w_rom_5/z_reg[14]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_5/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_w_rom_5/z_reg[13]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_5/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_w_rom_5/z_reg[12]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_5/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_w_rom_5/z_reg[11]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_5/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_w_rom_5/z_reg[10]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_5/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_w_rom_5/z_reg[9]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_5/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_w_rom_5/z_reg[8]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_5/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_w_rom_5/z_reg[7]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_5/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_w_rom_5/z_reg[2]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_5/z_reg[5]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_b_rom_5/z_reg[3]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_5/z_reg[4]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_b_rom_5/z_reg[1]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_5/z_reg[4]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_b_rom_5/z_reg[0]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_5/z_reg[4]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_w_rom_4/z_reg[14]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_4/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_w_rom_4/z_reg[13]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_4/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_w_rom_4/z_reg[12]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_4/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_w_rom_4/z_reg[11]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_4/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_w_rom_4/z_reg[10]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_4/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_w_rom_4/z_reg[9]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_4/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_w_rom_4/z_reg[8]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_4/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_w_rom_4/z_reg[7]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_4/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_w_rom_4/z_reg[5]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_4/z_reg[6]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_b_rom_4/z_reg[14]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_4/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_b_rom_4/z_reg[13]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_4/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_b_rom_4/z_reg[12]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_4/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_b_rom_4/z_reg[11]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_4/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_b_rom_4/z_reg[10]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_4/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_b_rom_4/z_reg[9]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_4/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_b_rom_4/z_reg[8]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_4/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_b_rom_4/z_reg[7]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_4/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_b_rom_4/z_reg[6]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_4/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_b_rom_4/z_reg[5]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_4/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_b_rom_4/z_reg[3]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_4/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_b_rom_4/z_reg[2]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_4/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_b_rom_4/z_reg[0]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_4/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_w_rom_1/z_reg[14]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_1/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_w_rom_1/z_reg[13]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_1/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_w_rom_1/z_reg[12]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_1/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_w_rom_1/z_reg[11]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_1/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_w_rom_1/z_reg[10]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_1/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_w_rom_1/z_reg[9]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_1/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_w_rom_1/z_reg[8]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_1/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_w_rom_1/z_reg[7]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_1/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_w_rom_1/z_reg[1]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_1/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_b_rom_1/z_reg[14]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_1/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_b_rom_1/z_reg[13]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_1/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_b_rom_1/z_reg[12]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_1/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_b_rom_1/z_reg[11]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_1/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_b_rom_1/z_reg[10]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_1/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_b_rom_1/z_reg[9]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_1/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_b_rom_1/z_reg[8]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_1/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_b_rom_1/z_reg[7]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_1/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_b_rom_1/z_reg[6]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_1/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_b_rom_1/z_reg[2]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_1/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer1_8_4_8_16/u_b_rom_1/z_reg[1]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_1/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_w_rom_3/z_reg[14]' is removed because it is merged to 'u_layer2_12_8_12_16/u_w_rom_3/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_w_rom_3/z_reg[13]' is removed because it is merged to 'u_layer2_12_8_12_16/u_w_rom_3/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_w_rom_3/z_reg[12]' is removed because it is merged to 'u_layer2_12_8_12_16/u_w_rom_3/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_w_rom_3/z_reg[11]' is removed because it is merged to 'u_layer2_12_8_12_16/u_w_rom_3/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_w_rom_3/z_reg[10]' is removed because it is merged to 'u_layer2_12_8_12_16/u_w_rom_3/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_w_rom_3/z_reg[9]' is removed because it is merged to 'u_layer2_12_8_12_16/u_w_rom_3/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_w_rom_3/z_reg[8]' is removed because it is merged to 'u_layer2_12_8_12_16/u_w_rom_3/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_w_rom_3/z_reg[7]' is removed because it is merged to 'u_layer2_12_8_12_16/u_w_rom_3/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_b_rom_3/z_reg[0]' is removed because it is merged to 'u_layer2_12_8_12_16/u_b_rom_3/z_reg[5]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_w_rom_7/z_reg[14]' is removed because it is merged to 'u_layer2_12_8_12_16/u_w_rom_7/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_w_rom_7/z_reg[13]' is removed because it is merged to 'u_layer2_12_8_12_16/u_w_rom_7/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_w_rom_7/z_reg[12]' is removed because it is merged to 'u_layer2_12_8_12_16/u_w_rom_7/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_w_rom_7/z_reg[11]' is removed because it is merged to 'u_layer2_12_8_12_16/u_w_rom_7/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_w_rom_7/z_reg[10]' is removed because it is merged to 'u_layer2_12_8_12_16/u_w_rom_7/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_w_rom_7/z_reg[9]' is removed because it is merged to 'u_layer2_12_8_12_16/u_w_rom_7/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_w_rom_7/z_reg[8]' is removed because it is merged to 'u_layer2_12_8_12_16/u_w_rom_7/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_w_rom_7/z_reg[7]' is removed because it is merged to 'u_layer2_12_8_12_16/u_w_rom_7/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_b_rom_7/z_reg[3]' is removed because it is merged to 'u_layer2_12_8_12_16/u_b_rom_7/z_reg[6]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_b_rom_7/z_reg[2]' is removed because it is merged to 'u_layer2_12_8_12_16/u_b_rom_7/z_reg[6]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_b_rom_7/z_reg[0]' is removed because it is merged to 'u_layer2_12_8_12_16/u_b_rom_7/z_reg[6]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_w_rom_11/z_reg[14]' is removed because it is merged to 'u_layer2_12_8_12_16/u_w_rom_11/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_w_rom_11/z_reg[13]' is removed because it is merged to 'u_layer2_12_8_12_16/u_w_rom_11/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_w_rom_11/z_reg[12]' is removed because it is merged to 'u_layer2_12_8_12_16/u_w_rom_11/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_w_rom_11/z_reg[11]' is removed because it is merged to 'u_layer2_12_8_12_16/u_w_rom_11/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_w_rom_11/z_reg[10]' is removed because it is merged to 'u_layer2_12_8_12_16/u_w_rom_11/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_w_rom_11/z_reg[9]' is removed because it is merged to 'u_layer2_12_8_12_16/u_w_rom_11/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_w_rom_11/z_reg[8]' is removed because it is merged to 'u_layer2_12_8_12_16/u_w_rom_11/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_w_rom_11/z_reg[7]' is removed because it is merged to 'u_layer2_12_8_12_16/u_w_rom_11/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_b_rom_11/z_reg[14]' is removed because it is merged to 'u_layer2_12_8_12_16/u_b_rom_11/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_b_rom_11/z_reg[13]' is removed because it is merged to 'u_layer2_12_8_12_16/u_b_rom_11/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_b_rom_11/z_reg[12]' is removed because it is merged to 'u_layer2_12_8_12_16/u_b_rom_11/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_b_rom_11/z_reg[11]' is removed because it is merged to 'u_layer2_12_8_12_16/u_b_rom_11/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_b_rom_11/z_reg[10]' is removed because it is merged to 'u_layer2_12_8_12_16/u_b_rom_11/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_b_rom_11/z_reg[9]' is removed because it is merged to 'u_layer2_12_8_12_16/u_b_rom_11/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_b_rom_11/z_reg[8]' is removed because it is merged to 'u_layer2_12_8_12_16/u_b_rom_11/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_b_rom_11/z_reg[7]' is removed because it is merged to 'u_layer2_12_8_12_16/u_b_rom_11/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_b_rom_11/z_reg[6]' is removed because it is merged to 'u_layer2_12_8_12_16/u_b_rom_11/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_b_rom_11/z_reg[3]' is removed because it is merged to 'u_layer2_12_8_12_16/u_b_rom_11/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_w_rom_9/z_reg[14]' is removed because it is merged to 'u_layer2_12_8_12_16/u_w_rom_9/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_w_rom_9/z_reg[13]' is removed because it is merged to 'u_layer2_12_8_12_16/u_w_rom_9/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_w_rom_9/z_reg[12]' is removed because it is merged to 'u_layer2_12_8_12_16/u_w_rom_9/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_w_rom_9/z_reg[11]' is removed because it is merged to 'u_layer2_12_8_12_16/u_w_rom_9/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_w_rom_9/z_reg[10]' is removed because it is merged to 'u_layer2_12_8_12_16/u_w_rom_9/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_w_rom_9/z_reg[9]' is removed because it is merged to 'u_layer2_12_8_12_16/u_w_rom_9/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_w_rom_9/z_reg[8]' is removed because it is merged to 'u_layer2_12_8_12_16/u_w_rom_9/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_w_rom_9/z_reg[7]' is removed because it is merged to 'u_layer2_12_8_12_16/u_w_rom_9/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_b_rom_9/z_reg[14]' is removed because it is merged to 'u_layer2_12_8_12_16/u_b_rom_9/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_b_rom_9/z_reg[13]' is removed because it is merged to 'u_layer2_12_8_12_16/u_b_rom_9/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_b_rom_9/z_reg[12]' is removed because it is merged to 'u_layer2_12_8_12_16/u_b_rom_9/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_b_rom_9/z_reg[11]' is removed because it is merged to 'u_layer2_12_8_12_16/u_b_rom_9/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_b_rom_9/z_reg[10]' is removed because it is merged to 'u_layer2_12_8_12_16/u_b_rom_9/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_b_rom_9/z_reg[9]' is removed because it is merged to 'u_layer2_12_8_12_16/u_b_rom_9/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_b_rom_9/z_reg[8]' is removed because it is merged to 'u_layer2_12_8_12_16/u_b_rom_9/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_b_rom_9/z_reg[7]' is removed because it is merged to 'u_layer2_12_8_12_16/u_b_rom_9/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_b_rom_9/z_reg[4]' is removed because it is merged to 'u_layer2_12_8_12_16/u_b_rom_9/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_b_rom_9/z_reg[3]' is removed because it is merged to 'u_layer2_12_8_12_16/u_b_rom_9/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_w_rom_5/z_reg[14]' is removed because it is merged to 'u_layer2_12_8_12_16/u_w_rom_5/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_w_rom_5/z_reg[13]' is removed because it is merged to 'u_layer2_12_8_12_16/u_w_rom_5/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_w_rom_5/z_reg[12]' is removed because it is merged to 'u_layer2_12_8_12_16/u_w_rom_5/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_w_rom_5/z_reg[11]' is removed because it is merged to 'u_layer2_12_8_12_16/u_w_rom_5/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_w_rom_5/z_reg[10]' is removed because it is merged to 'u_layer2_12_8_12_16/u_w_rom_5/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_w_rom_5/z_reg[9]' is removed because it is merged to 'u_layer2_12_8_12_16/u_w_rom_5/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_w_rom_5/z_reg[8]' is removed because it is merged to 'u_layer2_12_8_12_16/u_w_rom_5/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_w_rom_5/z_reg[7]' is removed because it is merged to 'u_layer2_12_8_12_16/u_w_rom_5/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_b_rom_5/z_reg[14]' is removed because it is merged to 'u_layer2_12_8_12_16/u_b_rom_5/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_b_rom_5/z_reg[13]' is removed because it is merged to 'u_layer2_12_8_12_16/u_b_rom_5/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_b_rom_5/z_reg[12]' is removed because it is merged to 'u_layer2_12_8_12_16/u_b_rom_5/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_b_rom_5/z_reg[11]' is removed because it is merged to 'u_layer2_12_8_12_16/u_b_rom_5/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_b_rom_5/z_reg[10]' is removed because it is merged to 'u_layer2_12_8_12_16/u_b_rom_5/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_b_rom_5/z_reg[9]' is removed because it is merged to 'u_layer2_12_8_12_16/u_b_rom_5/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_b_rom_5/z_reg[8]' is removed because it is merged to 'u_layer2_12_8_12_16/u_b_rom_5/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_b_rom_5/z_reg[7]' is removed because it is merged to 'u_layer2_12_8_12_16/u_b_rom_5/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_b_rom_5/z_reg[6]' is removed because it is merged to 'u_layer2_12_8_12_16/u_b_rom_5/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_b_rom_5/z_reg[5]' is removed because it is merged to 'u_layer2_12_8_12_16/u_b_rom_5/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_b_rom_5/z_reg[4]' is removed because it is merged to 'u_layer2_12_8_12_16/u_b_rom_5/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_b_rom_5/z_reg[1]' is removed because it is merged to 'u_layer2_12_8_12_16/u_b_rom_5/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_b_rom_5/z_reg[0]' is removed because it is merged to 'u_layer2_12_8_12_16/u_b_rom_5/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_w_rom_1/z_reg[14]' is removed because it is merged to 'u_layer2_12_8_12_16/u_w_rom_1/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_w_rom_1/z_reg[13]' is removed because it is merged to 'u_layer2_12_8_12_16/u_w_rom_1/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_w_rom_1/z_reg[12]' is removed because it is merged to 'u_layer2_12_8_12_16/u_w_rom_1/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_w_rom_1/z_reg[11]' is removed because it is merged to 'u_layer2_12_8_12_16/u_w_rom_1/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_w_rom_1/z_reg[10]' is removed because it is merged to 'u_layer2_12_8_12_16/u_w_rom_1/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_w_rom_1/z_reg[9]' is removed because it is merged to 'u_layer2_12_8_12_16/u_w_rom_1/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_w_rom_1/z_reg[8]' is removed because it is merged to 'u_layer2_12_8_12_16/u_w_rom_1/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_w_rom_1/z_reg[7]' is removed because it is merged to 'u_layer2_12_8_12_16/u_w_rom_1/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_b_rom_1/z_reg[14]' is removed because it is merged to 'u_layer2_12_8_12_16/u_b_rom_1/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_b_rom_1/z_reg[13]' is removed because it is merged to 'u_layer2_12_8_12_16/u_b_rom_1/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_b_rom_1/z_reg[12]' is removed because it is merged to 'u_layer2_12_8_12_16/u_b_rom_1/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_b_rom_1/z_reg[11]' is removed because it is merged to 'u_layer2_12_8_12_16/u_b_rom_1/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_b_rom_1/z_reg[10]' is removed because it is merged to 'u_layer2_12_8_12_16/u_b_rom_1/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_b_rom_1/z_reg[9]' is removed because it is merged to 'u_layer2_12_8_12_16/u_b_rom_1/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_b_rom_1/z_reg[8]' is removed because it is merged to 'u_layer2_12_8_12_16/u_b_rom_1/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_b_rom_1/z_reg[7]' is removed because it is merged to 'u_layer2_12_8_12_16/u_b_rom_1/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_b_rom_1/z_reg[6]' is removed because it is merged to 'u_layer2_12_8_12_16/u_b_rom_1/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_b_rom_1/z_reg[5]' is removed because it is merged to 'u_layer2_12_8_12_16/u_b_rom_1/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_b_rom_1/z_reg[3]' is removed because it is merged to 'u_layer2_12_8_12_16/u_b_rom_1/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_w_rom_10/z_reg[14]' is removed because it is merged to 'u_layer2_12_8_12_16/u_w_rom_10/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_w_rom_10/z_reg[13]' is removed because it is merged to 'u_layer2_12_8_12_16/u_w_rom_10/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_w_rom_10/z_reg[12]' is removed because it is merged to 'u_layer2_12_8_12_16/u_w_rom_10/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_w_rom_10/z_reg[11]' is removed because it is merged to 'u_layer2_12_8_12_16/u_w_rom_10/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_w_rom_10/z_reg[10]' is removed because it is merged to 'u_layer2_12_8_12_16/u_w_rom_10/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_w_rom_10/z_reg[9]' is removed because it is merged to 'u_layer2_12_8_12_16/u_w_rom_10/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_w_rom_10/z_reg[8]' is removed because it is merged to 'u_layer2_12_8_12_16/u_w_rom_10/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_w_rom_10/z_reg[7]' is removed because it is merged to 'u_layer2_12_8_12_16/u_w_rom_10/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_b_rom_10/z_reg[14]' is removed because it is merged to 'u_layer2_12_8_12_16/u_b_rom_10/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_b_rom_10/z_reg[13]' is removed because it is merged to 'u_layer2_12_8_12_16/u_b_rom_10/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_b_rom_10/z_reg[12]' is removed because it is merged to 'u_layer2_12_8_12_16/u_b_rom_10/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_b_rom_10/z_reg[11]' is removed because it is merged to 'u_layer2_12_8_12_16/u_b_rom_10/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_b_rom_10/z_reg[10]' is removed because it is merged to 'u_layer2_12_8_12_16/u_b_rom_10/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_b_rom_10/z_reg[9]' is removed because it is merged to 'u_layer2_12_8_12_16/u_b_rom_10/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_b_rom_10/z_reg[8]' is removed because it is merged to 'u_layer2_12_8_12_16/u_b_rom_10/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_b_rom_10/z_reg[7]' is removed because it is merged to 'u_layer2_12_8_12_16/u_b_rom_10/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_b_rom_10/z_reg[5]' is removed because it is merged to 'u_layer2_12_8_12_16/u_b_rom_10/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_b_rom_10/z_reg[4]' is removed because it is merged to 'u_layer2_12_8_12_16/u_b_rom_10/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_b_rom_10/z_reg[3]' is removed because it is merged to 'u_layer2_12_8_12_16/u_b_rom_10/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_b_rom_10/z_reg[1]' is removed because it is merged to 'u_layer2_12_8_12_16/u_b_rom_10/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_b_rom_10/z_reg[0]' is removed because it is merged to 'u_layer2_12_8_12_16/u_b_rom_10/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_w_rom_8/z_reg[14]' is removed because it is merged to 'u_layer2_12_8_12_16/u_w_rom_8/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_w_rom_8/z_reg[13]' is removed because it is merged to 'u_layer2_12_8_12_16/u_w_rom_8/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_w_rom_8/z_reg[12]' is removed because it is merged to 'u_layer2_12_8_12_16/u_w_rom_8/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_w_rom_8/z_reg[11]' is removed because it is merged to 'u_layer2_12_8_12_16/u_w_rom_8/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_w_rom_8/z_reg[10]' is removed because it is merged to 'u_layer2_12_8_12_16/u_w_rom_8/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_w_rom_8/z_reg[9]' is removed because it is merged to 'u_layer2_12_8_12_16/u_w_rom_8/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_w_rom_8/z_reg[8]' is removed because it is merged to 'u_layer2_12_8_12_16/u_w_rom_8/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_w_rom_8/z_reg[7]' is removed because it is merged to 'u_layer2_12_8_12_16/u_w_rom_8/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_b_rom_8/z_reg[14]' is removed because it is merged to 'u_layer2_12_8_12_16/u_b_rom_8/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_b_rom_8/z_reg[13]' is removed because it is merged to 'u_layer2_12_8_12_16/u_b_rom_8/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_b_rom_8/z_reg[12]' is removed because it is merged to 'u_layer2_12_8_12_16/u_b_rom_8/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_b_rom_8/z_reg[11]' is removed because it is merged to 'u_layer2_12_8_12_16/u_b_rom_8/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_b_rom_8/z_reg[10]' is removed because it is merged to 'u_layer2_12_8_12_16/u_b_rom_8/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_b_rom_8/z_reg[9]' is removed because it is merged to 'u_layer2_12_8_12_16/u_b_rom_8/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_b_rom_8/z_reg[8]' is removed because it is merged to 'u_layer2_12_8_12_16/u_b_rom_8/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_b_rom_8/z_reg[7]' is removed because it is merged to 'u_layer2_12_8_12_16/u_b_rom_8/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_b_rom_8/z_reg[5]' is removed because it is merged to 'u_layer2_12_8_12_16/u_b_rom_8/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_b_rom_8/z_reg[2]' is removed because it is merged to 'u_layer2_12_8_12_16/u_b_rom_8/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_w_rom_6/z_reg[14]' is removed because it is merged to 'u_layer2_12_8_12_16/u_w_rom_6/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_w_rom_6/z_reg[13]' is removed because it is merged to 'u_layer2_12_8_12_16/u_w_rom_6/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_w_rom_6/z_reg[12]' is removed because it is merged to 'u_layer2_12_8_12_16/u_w_rom_6/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_w_rom_6/z_reg[11]' is removed because it is merged to 'u_layer2_12_8_12_16/u_w_rom_6/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_w_rom_6/z_reg[10]' is removed because it is merged to 'u_layer2_12_8_12_16/u_w_rom_6/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_w_rom_6/z_reg[9]' is removed because it is merged to 'u_layer2_12_8_12_16/u_w_rom_6/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_w_rom_6/z_reg[8]' is removed because it is merged to 'u_layer2_12_8_12_16/u_w_rom_6/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_w_rom_6/z_reg[7]' is removed because it is merged to 'u_layer2_12_8_12_16/u_w_rom_6/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_b_rom_6/z_reg[2]' is removed because it is merged to 'u_layer2_12_8_12_16/u_b_rom_6/z_reg[6]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_w_rom_4/z_reg[14]' is removed because it is merged to 'u_layer2_12_8_12_16/u_w_rom_4/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_w_rom_4/z_reg[13]' is removed because it is merged to 'u_layer2_12_8_12_16/u_w_rom_4/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_w_rom_4/z_reg[12]' is removed because it is merged to 'u_layer2_12_8_12_16/u_w_rom_4/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_w_rom_4/z_reg[11]' is removed because it is merged to 'u_layer2_12_8_12_16/u_w_rom_4/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_w_rom_4/z_reg[10]' is removed because it is merged to 'u_layer2_12_8_12_16/u_w_rom_4/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_w_rom_4/z_reg[9]' is removed because it is merged to 'u_layer2_12_8_12_16/u_w_rom_4/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_w_rom_4/z_reg[8]' is removed because it is merged to 'u_layer2_12_8_12_16/u_w_rom_4/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_w_rom_4/z_reg[7]' is removed because it is merged to 'u_layer2_12_8_12_16/u_w_rom_4/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_b_rom_4/z_reg[14]' is removed because it is merged to 'u_layer2_12_8_12_16/u_b_rom_4/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_b_rom_4/z_reg[13]' is removed because it is merged to 'u_layer2_12_8_12_16/u_b_rom_4/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_b_rom_4/z_reg[12]' is removed because it is merged to 'u_layer2_12_8_12_16/u_b_rom_4/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_b_rom_4/z_reg[11]' is removed because it is merged to 'u_layer2_12_8_12_16/u_b_rom_4/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_b_rom_4/z_reg[10]' is removed because it is merged to 'u_layer2_12_8_12_16/u_b_rom_4/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_b_rom_4/z_reg[9]' is removed because it is merged to 'u_layer2_12_8_12_16/u_b_rom_4/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_b_rom_4/z_reg[8]' is removed because it is merged to 'u_layer2_12_8_12_16/u_b_rom_4/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_b_rom_4/z_reg[7]' is removed because it is merged to 'u_layer2_12_8_12_16/u_b_rom_4/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_b_rom_4/z_reg[6]' is removed because it is merged to 'u_layer2_12_8_12_16/u_b_rom_4/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_b_rom_4/z_reg[4]' is removed because it is merged to 'u_layer2_12_8_12_16/u_b_rom_4/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_b_rom_4/z_reg[2]' is removed because it is merged to 'u_layer2_12_8_12_16/u_b_rom_4/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_b_rom_4/z_reg[0]' is removed because it is merged to 'u_layer2_12_8_12_16/u_b_rom_4/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_w_rom_2/z_reg[14]' is removed because it is merged to 'u_layer2_12_8_12_16/u_w_rom_2/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_w_rom_2/z_reg[13]' is removed because it is merged to 'u_layer2_12_8_12_16/u_w_rom_2/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_w_rom_2/z_reg[12]' is removed because it is merged to 'u_layer2_12_8_12_16/u_w_rom_2/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_w_rom_2/z_reg[11]' is removed because it is merged to 'u_layer2_12_8_12_16/u_w_rom_2/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_w_rom_2/z_reg[10]' is removed because it is merged to 'u_layer2_12_8_12_16/u_w_rom_2/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_w_rom_2/z_reg[9]' is removed because it is merged to 'u_layer2_12_8_12_16/u_w_rom_2/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_w_rom_2/z_reg[8]' is removed because it is merged to 'u_layer2_12_8_12_16/u_w_rom_2/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_w_rom_2/z_reg[7]' is removed because it is merged to 'u_layer2_12_8_12_16/u_w_rom_2/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_b_rom_2/z_reg[14]' is removed because it is merged to 'u_layer2_12_8_12_16/u_b_rom_2/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_b_rom_2/z_reg[13]' is removed because it is merged to 'u_layer2_12_8_12_16/u_b_rom_2/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_b_rom_2/z_reg[12]' is removed because it is merged to 'u_layer2_12_8_12_16/u_b_rom_2/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_b_rom_2/z_reg[11]' is removed because it is merged to 'u_layer2_12_8_12_16/u_b_rom_2/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_b_rom_2/z_reg[10]' is removed because it is merged to 'u_layer2_12_8_12_16/u_b_rom_2/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_b_rom_2/z_reg[9]' is removed because it is merged to 'u_layer2_12_8_12_16/u_b_rom_2/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_b_rom_2/z_reg[8]' is removed because it is merged to 'u_layer2_12_8_12_16/u_b_rom_2/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_b_rom_2/z_reg[7]' is removed because it is merged to 'u_layer2_12_8_12_16/u_b_rom_2/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_b_rom_2/z_reg[6]' is removed because it is merged to 'u_layer2_12_8_12_16/u_b_rom_2/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_b_rom_2/z_reg[5]' is removed because it is merged to 'u_layer2_12_8_12_16/u_b_rom_2/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_b_rom_2/z_reg[1]' is removed because it is merged to 'u_layer2_12_8_12_16/u_b_rom_2/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_w_rom_0/z_reg[14]' is removed because it is merged to 'u_layer2_12_8_12_16/u_w_rom_0/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_w_rom_0/z_reg[13]' is removed because it is merged to 'u_layer2_12_8_12_16/u_w_rom_0/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_w_rom_0/z_reg[12]' is removed because it is merged to 'u_layer2_12_8_12_16/u_w_rom_0/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_w_rom_0/z_reg[11]' is removed because it is merged to 'u_layer2_12_8_12_16/u_w_rom_0/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_w_rom_0/z_reg[10]' is removed because it is merged to 'u_layer2_12_8_12_16/u_w_rom_0/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_w_rom_0/z_reg[9]' is removed because it is merged to 'u_layer2_12_8_12_16/u_w_rom_0/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_w_rom_0/z_reg[8]' is removed because it is merged to 'u_layer2_12_8_12_16/u_w_rom_0/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_w_rom_0/z_reg[7]' is removed because it is merged to 'u_layer2_12_8_12_16/u_w_rom_0/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_b_rom_0/z_reg[14]' is removed because it is merged to 'u_layer2_12_8_12_16/u_b_rom_0/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_b_rom_0/z_reg[13]' is removed because it is merged to 'u_layer2_12_8_12_16/u_b_rom_0/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_b_rom_0/z_reg[12]' is removed because it is merged to 'u_layer2_12_8_12_16/u_b_rom_0/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_b_rom_0/z_reg[11]' is removed because it is merged to 'u_layer2_12_8_12_16/u_b_rom_0/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_b_rom_0/z_reg[10]' is removed because it is merged to 'u_layer2_12_8_12_16/u_b_rom_0/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_b_rom_0/z_reg[9]' is removed because it is merged to 'u_layer2_12_8_12_16/u_b_rom_0/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_b_rom_0/z_reg[8]' is removed because it is merged to 'u_layer2_12_8_12_16/u_b_rom_0/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_b_rom_0/z_reg[7]' is removed because it is merged to 'u_layer2_12_8_12_16/u_b_rom_0/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_b_rom_0/z_reg[6]' is removed because it is merged to 'u_layer2_12_8_12_16/u_b_rom_0/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_b_rom_0/z_reg[4]' is removed because it is merged to 'u_layer2_12_8_12_16/u_b_rom_0/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_b_rom_0/z_reg[3]' is removed because it is merged to 'u_layer2_12_8_12_16/u_b_rom_0/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_36_16', the register 'u_layer2_12_8_12_16/u_b_rom_0/z_reg[0]' is removed because it is merged to 'u_layer2_12_8_12_16/u_b_rom_0/z_reg[15]'. (OPT-1215)
 Implement Synthetic for 'network_4_8_12_16_36_16'.
Information: The register 'u_layer1_8_4_8_16/u_mac_7/a_int_reg[2]' is a constant and will be removed. (OPT-1206)

  Updating timing information
Information: Updating design information... (UID-85)
Information: Complementing port 's_ready' in design 'layer3_16_12_16_16_M16_N12_P16_T16'.
	 The new name of the port is 's_ready_BAR'. (OPT-319)
Information: The register 'u_layer2_12_8_12_16/u_mac_11/vec_cnt_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_0/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_0/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_0/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_0/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_0/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_0/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_0/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_0/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_0/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_0/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_0/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_0/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_0/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_b_rom_0/z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_15/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_15/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_15/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_15/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_15/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_15/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_15/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_15/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_15/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_15/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_15/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_15/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_b_rom_15/z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_15/b_int_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_15/b_int_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_15/b_int_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_13/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_13/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_13/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_13/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_13/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_13/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_13/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_13/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_13/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_13/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_13/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_13/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_b_rom_13/z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_13/b_int_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_13/b_int_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_13/b_int_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_13/b_int_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_13/b_int_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_13/b_int_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_13/b_int_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_13/b_int_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_13/b_int_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_13/b_int_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_13/b_int_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_13/b_int_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_13/b_int_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_13/b_int_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_11/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_11/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_11/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_11/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_11/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_11/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_11/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_11/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_11/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_11/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_11/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_11/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_b_rom_11/z_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_11/b_int_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_9/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_9/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_9/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_9/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_9/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_9/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_9/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_9/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_9/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_9/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_9/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_9/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_b_rom_9/z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_9/b_int_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_7/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_7/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_7/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_7/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_7/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_7/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_7/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_7/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_7/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_7/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_7/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_7/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_b_rom_7/z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_7/b_int_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_7/b_int_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_7/b_int_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_7/b_int_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_7/b_int_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_7/b_int_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_7/b_int_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_7/b_int_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_7/b_int_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_7/b_int_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_7/b_int_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_7/b_int_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_7/b_int_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_5/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_5/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_5/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_5/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_5/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_5/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_5/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_5/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_5/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_5/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_5/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_5/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_b_rom_5/z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_5/b_int_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_5/b_int_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_5/b_int_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_5/b_int_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_3/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_3/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_3/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_3/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_3/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_3/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_3/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_3/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_3/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_3/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_3/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_3/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_b_rom_3/z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_3/b_int_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_3/b_int_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_3/b_int_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_3/b_int_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_3/b_int_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_3/b_int_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_3/b_int_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_3/b_int_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_3/b_int_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_3/b_int_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_3/b_int_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_1/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_1/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_1/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_1/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_1/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_1/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_1/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_1/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_1/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_1/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_1/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_1/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_b_rom_1/z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_1/b_int_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_1/b_int_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_1/b_int_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_1/b_int_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_1/b_int_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_1/b_int_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_1/b_int_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_1/b_int_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_1/b_int_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_1/b_int_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_1/b_int_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_1/b_int_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_1/b_int_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_4/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_4/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_4/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_4/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_4/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_4/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_4/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_4/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_4/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_4/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_4/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_4/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_b_rom_4/z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_4/b_int_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_4/b_int_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_4/b_int_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_4/b_int_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_4/b_int_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_4/b_int_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_4/b_int_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_4/b_int_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_4/b_int_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_4/b_int_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_4/b_int_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_2/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_2/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_2/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_2/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_2/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_2/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_2/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_2/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_2/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_2/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_2/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_2/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_b_rom_2/z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_2/b_int_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_2/b_int_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_2/b_int_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_2/b_int_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_2/b_int_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_2/b_int_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_2/b_int_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_2/b_int_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_2/b_int_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_2/b_int_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_2/b_int_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_2/b_int_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_6/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_6/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_6/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_6/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_6/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_6/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_6/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_6/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_6/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_6/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_6/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_6/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_b_rom_6/z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_6/b_int_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_6/b_int_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_6/b_int_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_12/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_12/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_12/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_12/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_12/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_12/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_12/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_12/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_12/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_12/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_12/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_12/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_b_rom_12/z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_12/b_int_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_12/b_int_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_12/b_int_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_12/b_int_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_14/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_14/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_14/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_14/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_14/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_14/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_14/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_14/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_14/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_14/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_14/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_14/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_b_rom_14/z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_14/b_int_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_14/b_int_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_14/b_int_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_14/b_int_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_14/b_int_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_14/b_int_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_14/b_int_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_14/b_int_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_14/b_int_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_14/b_int_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_14/b_int_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_14/b_int_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_14/b_int_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_14/b_int_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_10/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_10/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_10/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_10/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_10/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_10/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_10/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_10/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_10/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_10/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_10/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_10/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_b_rom_10/z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_10/b_int_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_10/b_int_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_10/b_int_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_10/b_int_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_10/b_int_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_10/b_int_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_10/b_int_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_10/b_int_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_10/b_int_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_10/b_int_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_10/b_int_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_10/b_int_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_10/b_int_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_10/b_int_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_10/b_int_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_8/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_8/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_8/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_8/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_8/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_8/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_8/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_8/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_8/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_8/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_8/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_8/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_b_rom_8/z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_8/b_int_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_8/b_int_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_8/b_int_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_8/b_int_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_8/b_int_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_8/b_int_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_8/b_int_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_8/b_int_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_8/b_int_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_8/b_int_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_8/b_int_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_8/b_int_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_0/x_int_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_0/b_int_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_0/b_int_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_0/b_int_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_0/b_int_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_1/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_1/x_int_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_2/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_2/x_int_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_3/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_3/x_int_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_4/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_4/x_int_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_5/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_5/x_int_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_6/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_6/x_int_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_7/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_7/x_int_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_8/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_8/x_int_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_9/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_9/x_int_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_10/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_10/x_int_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_11/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_11/x_int_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_12/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_12/x_int_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_13/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_13/x_int_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_14/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_14/x_int_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_15/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_15/x_int_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_6/vec_cnt_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/ram_x_wr_addr_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_6/z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_6/b_int_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_6/b_int_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_7/vec_cnt_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_7/z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_7/b_int_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_7/b_int_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_7/b_int_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_7/b_int_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_7/b_int_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_7/b_int_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_7/b_int_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_7/b_int_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_7/b_int_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_7/b_int_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_7/b_int_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_7/b_int_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_3/z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_3/b_int_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_3/b_int_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_3/b_int_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_3/b_int_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_3/b_int_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_3/b_int_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_3/b_int_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_3/b_int_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_3/b_int_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_3/b_int_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_3/b_int_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_3/b_int_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_3/vec_cnt_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_1/z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_1/b_int_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_1/b_int_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_1/b_int_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_1/b_int_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_1/b_int_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_1/b_int_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_1/b_int_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_1/b_int_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_1/b_int_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_1/b_int_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_1/b_int_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_1/b_int_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_1/vec_cnt_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_2/z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_2/b_int_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_2/b_int_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_2/b_int_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_2/vec_cnt_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_5/z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_5/b_int_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_5/b_int_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_5/b_int_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_5/b_int_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_5/vec_cnt_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_4/z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_4/b_int_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_4/b_int_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_4/b_int_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_4/b_int_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_4/b_int_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_4/b_int_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_4/b_int_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_4/b_int_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_4/b_int_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_4/b_int_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_4/b_int_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_4/b_int_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_4/b_int_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_4/b_int_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_4/vec_cnt_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_0/z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_0/b_int_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_0/b_int_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_0/b_int_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_0/b_int_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_0/b_int_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_0/b_int_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_0/b_int_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_0/b_int_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_0/b_int_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_0/b_int_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_0/b_int_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_0/b_int_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_0/b_int_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_0/b_int_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_0/vec_cnt_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_vec_x_mem_10/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_vec_x_mem_10/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_vec_x_mem_10/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_vec_x_mem_10/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_vec_x_mem_10/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_vec_x_mem_10/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_vec_x_mem_10/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_vec_x_mem_10/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_b_rom_10/z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_10/b_int_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_10/b_int_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_10/b_int_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_10/b_int_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_10/b_int_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_10/b_int_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_10/b_int_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_10/b_int_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_10/b_int_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_10/b_int_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_10/b_int_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_10/b_int_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_10/b_int_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_10/b_int_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_10/vec_cnt_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_b_rom_8/z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_vec_x_mem_8/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_vec_x_mem_8/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_vec_x_mem_8/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_vec_x_mem_8/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_vec_x_mem_8/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_vec_x_mem_8/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_vec_x_mem_8/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_vec_x_mem_8/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_8/b_int_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_8/b_int_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_8/b_int_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_8/b_int_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_8/b_int_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_8/b_int_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_8/b_int_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_8/b_int_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_8/b_int_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_8/b_int_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_8/b_int_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_8/vec_cnt_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_b_rom_7/z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_vec_x_mem_7/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_vec_x_mem_7/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_vec_x_mem_7/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_vec_x_mem_7/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_vec_x_mem_7/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_vec_x_mem_7/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_vec_x_mem_7/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_vec_x_mem_7/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_7/b_int_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_7/b_int_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_7/b_int_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_7/b_int_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_7/vec_cnt_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_vec_x_mem_5/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_vec_x_mem_5/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_vec_x_mem_5/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_vec_x_mem_5/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_vec_x_mem_5/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_vec_x_mem_5/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_vec_x_mem_5/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_vec_x_mem_5/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_b_rom_5/z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_5/b_int_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_5/b_int_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_5/b_int_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_5/b_int_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_5/b_int_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_5/b_int_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_5/b_int_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_5/b_int_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_5/b_int_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_5/b_int_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_5/b_int_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_5/b_int_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_5/b_int_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_5/b_int_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_5/vec_cnt_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_vec_x_mem_3/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_vec_x_mem_3/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_vec_x_mem_3/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_vec_x_mem_3/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_vec_x_mem_3/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_vec_x_mem_3/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_vec_x_mem_3/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_vec_x_mem_3/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_b_rom_3/z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_3/b_int_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_3/b_int_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_3/vec_cnt_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_vec_x_mem_1/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_vec_x_mem_1/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_vec_x_mem_1/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_vec_x_mem_1/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_vec_x_mem_1/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_vec_x_mem_1/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_vec_x_mem_1/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_vec_x_mem_1/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_b_rom_1/z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_1/b_int_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_1/b_int_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_1/b_int_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_1/b_int_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_1/b_int_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_1/b_int_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_1/b_int_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_1/b_int_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_1/b_int_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_1/b_int_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_1/b_int_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_1/b_int_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_1/vec_cnt_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_vec_x_mem_11/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_vec_x_mem_11/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_vec_x_mem_11/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_vec_x_mem_11/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_vec_x_mem_11/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_vec_x_mem_11/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_vec_x_mem_11/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_vec_x_mem_11/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_b_rom_11/z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_11/b_int_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_11/b_int_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_11/b_int_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_11/b_int_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_11/b_int_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_11/b_int_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_11/b_int_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_11/b_int_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_11/b_int_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_11/b_int_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_11/b_int_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_vec_x_mem_9/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_vec_x_mem_9/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_vec_x_mem_9/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_vec_x_mem_9/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_vec_x_mem_9/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_vec_x_mem_9/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_vec_x_mem_9/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_vec_x_mem_9/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_b_rom_9/z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_9/b_int_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_9/b_int_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_9/b_int_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_9/b_int_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_9/b_int_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_9/b_int_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_9/b_int_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_9/b_int_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_9/b_int_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_9/b_int_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_9/b_int_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_9/vec_cnt_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_vec_x_mem_6/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_vec_x_mem_6/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_vec_x_mem_6/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_vec_x_mem_6/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_vec_x_mem_6/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_vec_x_mem_6/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_vec_x_mem_6/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_vec_x_mem_6/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_b_rom_6/z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_6/b_int_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_6/b_int_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_6/vec_cnt_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_b_rom_4/z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_vec_x_mem_4/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_vec_x_mem_4/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_vec_x_mem_4/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_vec_x_mem_4/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_vec_x_mem_4/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_vec_x_mem_4/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_vec_x_mem_4/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_vec_x_mem_4/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_4/b_int_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_4/b_int_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_4/b_int_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_4/b_int_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_4/b_int_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_4/b_int_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_4/b_int_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_4/b_int_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_4/b_int_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_4/b_int_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_4/b_int_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_4/b_int_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_4/b_int_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_4/vec_cnt_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_vec_x_mem_2/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_vec_x_mem_2/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_vec_x_mem_2/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_vec_x_mem_2/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_vec_x_mem_2/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_vec_x_mem_2/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_vec_x_mem_2/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_vec_x_mem_2/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_b_rom_2/z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_2/b_int_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_2/b_int_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_2/b_int_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_2/b_int_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_2/b_int_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_2/b_int_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_2/b_int_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_2/b_int_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_2/b_int_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_2/b_int_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_2/b_int_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_2/b_int_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_2/vec_cnt_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_vec_x_mem_0/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_vec_x_mem_0/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_vec_x_mem_0/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_vec_x_mem_0/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_vec_x_mem_0/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_vec_x_mem_0/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_vec_x_mem_0/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_vec_x_mem_0/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_b_rom_0/z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_0/b_int_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_0/b_int_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_0/b_int_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_0/b_int_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_0/b_int_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_0/b_int_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_0/b_int_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_0/b_int_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_0/b_int_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_0/b_int_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_0/b_int_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_0/b_int_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_0/b_int_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_0/vec_cnt_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_vec_x_mem_11/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_11/x_int_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_vec_x_mem_10/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_10/x_int_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_vec_x_mem_9/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_9/x_int_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_vec_x_mem_8/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_8/x_int_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_vec_x_mem_7/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_7/x_int_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_vec_x_mem_6/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_6/x_int_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_vec_x_mem_5/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_5/x_int_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_vec_x_mem_4/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_4/x_int_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_vec_x_mem_3/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_3/x_int_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_vec_x_mem_2/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_2/x_int_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_vec_x_mem_1/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_1/x_int_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_vec_x_mem_0/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/u_mac_0/x_int_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/rom_b_rd_addr_reg[11][-1]' will be removed. (OPT-1207)
Information: The register 'u_layer2_12_8_12_16/rom_b_rd_addr_reg[11][0]' will be removed. (OPT-1207)
Information: The register 'u_layer2_12_8_12_16/rom_b_rd_addr_reg[10][-1]' will be removed. (OPT-1207)
Information: The register 'u_layer2_12_8_12_16/rom_b_rd_addr_reg[10][0]' will be removed. (OPT-1207)
Information: The register 'u_layer2_12_8_12_16/rom_b_rd_addr_reg[9][-1]' will be removed. (OPT-1207)
Information: The register 'u_layer2_12_8_12_16/rom_b_rd_addr_reg[9][0]' will be removed. (OPT-1207)
Information: The register 'u_layer2_12_8_12_16/rom_b_rd_addr_reg[8][-1]' will be removed. (OPT-1207)
Information: The register 'u_layer2_12_8_12_16/rom_b_rd_addr_reg[8][0]' will be removed. (OPT-1207)
Information: The register 'u_layer2_12_8_12_16/rom_b_rd_addr_reg[7][-1]' will be removed. (OPT-1207)
Information: The register 'u_layer2_12_8_12_16/rom_b_rd_addr_reg[7][0]' will be removed. (OPT-1207)
Information: The register 'u_layer2_12_8_12_16/rom_b_rd_addr_reg[6][-1]' will be removed. (OPT-1207)
Information: The register 'u_layer2_12_8_12_16/rom_b_rd_addr_reg[6][0]' will be removed. (OPT-1207)
Information: The register 'u_layer2_12_8_12_16/rom_b_rd_addr_reg[5][-1]' will be removed. (OPT-1207)
Information: The register 'u_layer2_12_8_12_16/rom_b_rd_addr_reg[5][0]' will be removed. (OPT-1207)
Information: The register 'u_layer2_12_8_12_16/rom_b_rd_addr_reg[4][-1]' will be removed. (OPT-1207)
Information: The register 'u_layer2_12_8_12_16/rom_b_rd_addr_reg[4][0]' will be removed. (OPT-1207)
Information: The register 'u_layer2_12_8_12_16/rom_b_rd_addr_reg[3][-1]' will be removed. (OPT-1207)
Information: The register 'u_layer2_12_8_12_16/rom_b_rd_addr_reg[3][0]' will be removed. (OPT-1207)
Information: The register 'u_layer2_12_8_12_16/rom_b_rd_addr_reg[2][-1]' will be removed. (OPT-1207)
Information: The register 'u_layer2_12_8_12_16/rom_b_rd_addr_reg[2][0]' will be removed. (OPT-1207)
Information: The register 'u_layer2_12_8_12_16/rom_b_rd_addr_reg[1][-1]' will be removed. (OPT-1207)
Information: The register 'u_layer2_12_8_12_16/rom_b_rd_addr_reg[1][0]' will be removed. (OPT-1207)
Information: The register 'u_layer2_12_8_12_16/rom_b_rd_addr_reg[0][-1]' will be removed. (OPT-1207)
Information: The register 'u_layer2_12_8_12_16/rom_b_rd_addr_reg[0][0]' will be removed. (OPT-1207)
Information: The register 'u_layer1_8_4_8_16/rom_b_rd_addr_reg[7][-1]' will be removed. (OPT-1207)
Information: The register 'u_layer1_8_4_8_16/rom_b_rd_addr_reg[7][0]' will be removed. (OPT-1207)
Information: The register 'u_layer1_8_4_8_16/rom_b_rd_addr_reg[6][-1]' will be removed. (OPT-1207)
Information: The register 'u_layer1_8_4_8_16/rom_b_rd_addr_reg[6][0]' will be removed. (OPT-1207)
Information: The register 'u_layer1_8_4_8_16/rom_b_rd_addr_reg[5][-1]' will be removed. (OPT-1207)
Information: The register 'u_layer1_8_4_8_16/rom_b_rd_addr_reg[5][0]' will be removed. (OPT-1207)
Information: The register 'u_layer1_8_4_8_16/rom_b_rd_addr_reg[4][-1]' will be removed. (OPT-1207)
Information: The register 'u_layer1_8_4_8_16/rom_b_rd_addr_reg[4][0]' will be removed. (OPT-1207)
Information: The register 'u_layer1_8_4_8_16/rom_b_rd_addr_reg[3][-1]' will be removed. (OPT-1207)
Information: The register 'u_layer1_8_4_8_16/rom_b_rd_addr_reg[3][0]' will be removed. (OPT-1207)
Information: The register 'u_layer1_8_4_8_16/rom_b_rd_addr_reg[2][-1]' will be removed. (OPT-1207)
Information: The register 'u_layer1_8_4_8_16/rom_b_rd_addr_reg[2][0]' will be removed. (OPT-1207)
Information: The register 'u_layer1_8_4_8_16/rom_b_rd_addr_reg[1][-1]' will be removed. (OPT-1207)
Information: The register 'u_layer1_8_4_8_16/rom_b_rd_addr_reg[1][0]' will be removed. (OPT-1207)
Information: The register 'u_layer1_8_4_8_16/rom_b_rd_addr_reg[0][-1]' will be removed. (OPT-1207)
Information: The register 'u_layer1_8_4_8_16/rom_b_rd_addr_reg[0][0]' will be removed. (OPT-1207)
Information: The register 'u_layer3_16_12_16_16/rom_b_rd_addr_reg[0][-1]' will be removed. (OPT-1207)
Information: The register 'u_layer3_16_12_16_16/rom_b_rd_addr_reg[0][0]' will be removed. (OPT-1207)
Information: The register 'u_layer3_16_12_16_16/rom_b_rd_addr_reg[1][-1]' will be removed. (OPT-1207)
Information: The register 'u_layer3_16_12_16_16/rom_b_rd_addr_reg[1][0]' will be removed. (OPT-1207)
Information: The register 'u_layer3_16_12_16_16/rom_b_rd_addr_reg[2][-1]' will be removed. (OPT-1207)
Information: The register 'u_layer3_16_12_16_16/rom_b_rd_addr_reg[2][0]' will be removed. (OPT-1207)
Information: The register 'u_layer3_16_12_16_16/rom_b_rd_addr_reg[3][-1]' will be removed. (OPT-1207)
Information: The register 'u_layer3_16_12_16_16/rom_b_rd_addr_reg[3][0]' will be removed. (OPT-1207)
Information: The register 'u_layer3_16_12_16_16/rom_b_rd_addr_reg[4][-1]' will be removed. (OPT-1207)
Information: The register 'u_layer3_16_12_16_16/rom_b_rd_addr_reg[4][0]' will be removed. (OPT-1207)
Information: The register 'u_layer3_16_12_16_16/rom_b_rd_addr_reg[5][-1]' will be removed. (OPT-1207)
Information: The register 'u_layer3_16_12_16_16/rom_b_rd_addr_reg[5][0]' will be removed. (OPT-1207)
Information: The register 'u_layer3_16_12_16_16/rom_b_rd_addr_reg[6][-1]' will be removed. (OPT-1207)
Information: The register 'u_layer3_16_12_16_16/rom_b_rd_addr_reg[6][0]' will be removed. (OPT-1207)
Information: The register 'u_layer3_16_12_16_16/rom_b_rd_addr_reg[7][-1]' will be removed. (OPT-1207)
Information: The register 'u_layer3_16_12_16_16/rom_b_rd_addr_reg[7][0]' will be removed. (OPT-1207)
Information: The register 'u_layer3_16_12_16_16/rom_b_rd_addr_reg[8][-1]' will be removed. (OPT-1207)
Information: The register 'u_layer3_16_12_16_16/rom_b_rd_addr_reg[8][0]' will be removed. (OPT-1207)
Information: The register 'u_layer3_16_12_16_16/rom_b_rd_addr_reg[9][-1]' will be removed. (OPT-1207)
Information: The register 'u_layer3_16_12_16_16/rom_b_rd_addr_reg[9][0]' will be removed. (OPT-1207)
Information: The register 'u_layer3_16_12_16_16/rom_b_rd_addr_reg[10][-1]' will be removed. (OPT-1207)
Information: The register 'u_layer3_16_12_16_16/rom_b_rd_addr_reg[10][0]' will be removed. (OPT-1207)
Information: The register 'u_layer3_16_12_16_16/rom_b_rd_addr_reg[11][-1]' will be removed. (OPT-1207)
Information: The register 'u_layer3_16_12_16_16/rom_b_rd_addr_reg[11][0]' will be removed. (OPT-1207)
Information: The register 'u_layer3_16_12_16_16/rom_b_rd_addr_reg[12][-1]' will be removed. (OPT-1207)
Information: The register 'u_layer3_16_12_16_16/rom_b_rd_addr_reg[12][0]' will be removed. (OPT-1207)
Information: The register 'u_layer3_16_12_16_16/rom_b_rd_addr_reg[13][-1]' will be removed. (OPT-1207)
Information: The register 'u_layer3_16_12_16_16/rom_b_rd_addr_reg[13][0]' will be removed. (OPT-1207)
Information: The register 'u_layer3_16_12_16_16/rom_b_rd_addr_reg[14][-1]' will be removed. (OPT-1207)
Information: The register 'u_layer3_16_12_16_16/rom_b_rd_addr_reg[14][0]' will be removed. (OPT-1207)
Information: The register 'u_layer3_16_12_16_16/rom_b_rd_addr_reg[15][-1]' will be removed. (OPT-1207)
Information: The register 'u_layer3_16_12_16_16/rom_b_rd_addr_reg[15][0]' will be removed. (OPT-1207)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[15][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[15][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[15][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[15][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_out_cnt_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[3][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[3][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[3][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[3][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[5][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[5][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[5][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[5][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[1][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[1][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[1][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[1][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[7][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[7][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[7][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[7][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[13][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[13][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[13][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[13][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[11][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[11][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[11][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[11][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[9][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[9][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[9][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[9][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[12][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[12][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[12][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[12][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[10][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[10][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[10][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[10][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[8][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[8][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[8][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[8][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[2][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[2][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[2][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[2][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[4][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[4][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[4][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[4][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[6][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[6][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[6][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[6][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[0][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[0][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[0][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[0][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[14][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[14][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[14][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[14][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/ram_x_rd_addr_reg[7][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/vld_in_cnt_reg[1][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/vld_in_cnt_reg[1][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/vld_in_cnt_reg[1][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/vld_out_cnt_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/vld_in_cnt_reg[6][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/vld_in_cnt_reg[6][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/vld_in_cnt_reg[6][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/ram_x_rd_addr_reg[6][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/vld_in_cnt_reg[4][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/vld_in_cnt_reg[4][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/vld_in_cnt_reg[4][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/ram_x_rd_addr_reg[4][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/vld_in_cnt_reg[2][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/vld_in_cnt_reg[2][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/vld_in_cnt_reg[2][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/ram_x_rd_addr_reg[2][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/vld_in_cnt_reg[3][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/vld_in_cnt_reg[3][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/vld_in_cnt_reg[3][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/ram_x_rd_addr_reg[3][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/vld_in_cnt_reg[5][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/vld_in_cnt_reg[5][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/vld_in_cnt_reg[5][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/ram_x_rd_addr_reg[5][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/vld_in_cnt_reg[0][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/vld_in_cnt_reg[0][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/vld_in_cnt_reg[0][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/ram_x_rd_addr_reg[0][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/ram_x_rd_addr_reg[1][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/ram_x_wr_addr_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/ram_x_rd_addr_reg[0][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/vld_in_cnt_reg[7][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/vld_in_cnt_reg[7][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/vld_in_cnt_reg[7][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/ram_x_rd_addr_reg[7][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/vld_in_cnt_reg[4][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/vld_in_cnt_reg[4][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/vld_in_cnt_reg[4][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/ram_x_rd_addr_reg[4][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/ram_x_rd_addr_reg[2][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/ram_x_rd_addr_reg[11][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/ram_x_rd_addr_reg[10][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/ram_x_rd_addr_reg[9][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/ram_x_rd_addr_reg[8][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/vld_in_cnt_reg[6][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/vld_in_cnt_reg[6][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/vld_in_cnt_reg[6][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/ram_x_rd_addr_reg[6][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/vld_in_cnt_reg[5][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/vld_in_cnt_reg[5][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/vld_in_cnt_reg[5][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/ram_x_rd_addr_reg[5][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/vld_in_cnt_reg[3][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/vld_in_cnt_reg[3][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/vld_in_cnt_reg[3][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/ram_x_rd_addr_reg[3][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/vld_in_cnt_reg[1][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/vld_in_cnt_reg[1][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/vld_in_cnt_reg[1][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_12_16/ram_x_rd_addr_reg[1][3]' is a constant and will be removed. (OPT-1206)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:25  109660.6      0.77    2659.0    2058.9                           2560746.0000
    0:01:25  108894.0      0.73    2596.3    2059.4                           2540063.0000
    0:01:25  108894.0      0.73    2596.3    2059.4                           2540063.0000
    0:01:25  108894.5      0.62    2441.9    2017.0                           2540099.0000
  Re-synthesis Optimization (Phase 1)
  Re-synthesis Optimization (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Selecting critical implementations
  Mapping 'layer3_16_12_16_16_M16_N12_P16_T16_DW01_add_23'
  Mapping 'layer3_16_12_16_16_M16_N12_P16_T16_DW01_add_24'
    0:01:55   91689.7      0.33     677.1     203.8                           1881405.7500



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:55   91689.7      0.33     677.1     203.8                           1881405.7500
    0:01:55   91689.7      0.33     677.1     203.8                           1881405.7500
    0:01:58   91405.8      0.33     683.6     203.8                           1863315.2500
    0:01:59   91405.8      0.33     683.6     203.8                           1863315.2500
    0:02:04   92667.7      0.28     468.5     203.8                           1905739.2500
    0:02:04   92667.7      0.28     468.5     203.8                           1905739.2500
    0:02:04   92663.5      0.27     468.4     203.8                           1905596.6250
    0:02:04   92663.5      0.27     468.4     203.8                           1905596.6250
    0:02:04   92677.1      0.25     468.2     203.8                           1906075.5000
    0:02:04   92677.1      0.25     468.2     203.8                           1906075.5000
    0:02:24   96172.8      0.03      24.9      60.5                           2027930.5000
    0:02:24   96172.8      0.03      24.9      60.5                           2027930.5000
    0:02:35   96856.7      0.02      12.4      49.0                           2048849.0000

  Beginning Delay Optimization
  ----------------------------
    0:02:37   96615.2      0.02       6.9      49.0                           2042110.3750
    0:02:39   96712.3      0.01       5.1      46.3                           2045846.1250
    0:02:39   96712.3      0.01       5.1      46.3                           2045846.1250
    0:02:40   96711.7      0.01       5.1      46.3                           2045839.2500
    0:02:40   96668.1      0.01       5.0      46.3                           2044468.7500
    0:02:45   96836.2      0.00       0.2      46.3                           2050989.5000
    0:02:45   96836.2      0.00       0.2      46.3                           2050989.5000
    0:02:46   96840.5      0.00       0.2      46.3                           2051195.7500
    0:02:47   96824.5      0.01       0.2      46.3                           2050679.0000


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:47   96824.5      0.01       0.2      46.3                           2050679.0000
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
    0:02:50   96793.9      0.00       0.0       0.0                           2049367.2500
    0:02:50   96793.9      0.00       0.0       0.0                           2049367.2500

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:51   96793.9      0.00       0.0       0.0                           2049367.2500
    0:02:51   96726.6      0.00       0.0       0.0                           2047278.7500


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:57   96611.5      0.00       0.0       0.0                           2044020.8750
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
  Global Optimization (Phase 50)
  Global Optimization (Phase 51)
  Global Optimization (Phase 52)
Information: Complementing port 's_ready_BAR' in design 'layer3_16_12_16_16_M16_N12_P16_T16'.
	 The new name of the port is 's_ready'. (OPT-319)
    0:03:05   92251.2      0.00       0.0       0.0                           1882715.8750
    0:03:05   92251.2      0.00       0.0       0.0                           1882715.8750
    0:03:05   92251.2      0.00       0.0       0.0                           1882715.8750
    0:03:08   92219.3      0.00       0.0       0.0                           1881010.5000
    0:03:08   92219.3      0.00       0.0       0.0                           1881010.5000
    0:03:08   92219.3      0.00       0.0       0.0                           1881010.5000
    0:03:08   92219.3      0.00       0.0       0.0                           1881010.5000
    0:03:08   92219.3      0.00       0.0       0.0                           1881010.5000
    0:03:08   92219.3      0.00       0.0       0.0                           1881010.5000
    0:03:08   92219.3      0.00       0.0       0.0                           1881010.5000
    0:03:08   92219.3      0.00       0.0       0.0                           1881010.5000
    0:03:08   92219.3      0.00       0.0       0.0                           1881010.5000
    0:03:08   92219.3      0.00       0.0       0.0                           1881010.5000
    0:03:08   92219.3      0.00       0.0       0.0                           1881010.5000
    0:03:08   92219.3      0.00       0.0       0.0                           1881010.5000
    0:03:08   92219.3      0.00       0.0       0.0                           1881010.5000
    0:03:08   92219.3      0.00       0.0       0.0                           1881010.5000
    0:03:08   92219.3      0.00       0.0       0.0                           1881010.5000
    0:03:08   92219.3      0.00       0.0       0.0                           1881010.5000
    0:03:08   92219.3      0.00       0.0       0.0                           1881010.5000
    0:03:08   92219.3      0.00       0.0       0.0                           1881010.5000
    0:03:08   92219.3      0.00       0.0       0.0                           1881010.5000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:03:11   92219.3      0.00       0.0       0.0                           1881010.5000
    0:03:14   92017.4      0.01       1.7       0.0                           1872660.2500
    0:03:14   92048.5      0.00       0.0       0.0                           1873734.5000
    0:03:14   92048.5      0.00       0.0       0.0                           1873734.5000
    0:03:17   92042.1      0.00       0.0       0.0                           1873369.6250
    0:03:18   92007.0      0.00       0.0       0.0                           1872399.6250
    0:03:19   91991.0      0.00       0.0       0.0                           1871531.1250
    0:03:19   91991.0      0.00       0.0       0.0                           1871531.1250
    0:03:21   91977.2      0.00       0.0       0.0                           1870817.1250
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'network_4_8_12_16_36_16' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'clk': 8971 load(s), 1 driver(s)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
report_area
 
****************************************
Report : area
Design : network_4_8_12_16_36_16
Version: J-2014.09-SP5-2
Date   : Tue Dec  5 04:23:51 2017
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'network_4_8_12_16_36_16' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           38
Number of nets:                         27392
Number of cells:                        23516
Number of combinational cells:          19304
Number of sequential cells:              4211
Number of macros/black boxes:               0
Number of buf/inv:                       2275
Number of references:                      45

Combinational area:              51407.160174
Buf/Inv area:                     3420.228031
Noncombinational area:           40570.052529
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                 91977.212703
Total area:                 undefined
1
report_power
 
****************************************
Report : power
        -analysis_effort low
Design : network_4_8_12_16_36_16
Version: J-2014.09-SP5-2
Date   : Tue Dec  5 04:23:52 2017
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
network_4_8_12_16_36_16
                       5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  48.3616 mW   (96%)
  Net Switching Power  =   1.9696 mW    (4%)
                         ---------
Total Dynamic Power    =  50.3311 mW  (100%)

Cell Leakage Power     =   1.7564 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       4.7375e+04          379.9417        6.9615e+05        4.8451e+04  (  93.02%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational    986.1475        1.5896e+03        1.0603e+06        3.6360e+03  (   6.98%)
--------------------------------------------------------------------------------------------------
Total          4.8361e+04 uW     1.9696e+03 uW     1.7564e+06 nW     5.2088e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : network_4_8_12_16_36_16
Version: J-2014.09-SP5-2
Date   : Tue Dec  5 04:23:53 2017
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: u_layer3_16_12_16_16/u_mac_14/x_int_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_layer3_16_12_16_16/u_mac_14/d_int_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  network_4_8_12_16_36_16
                     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_layer3_16_12_16_16/u_mac_14/x_int_reg[2]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  u_layer3_16_12_16_16/u_mac_14/x_int_reg[2]/Q (DFF_X1)
                                                          0.14       0.14 r
  u_layer3_16_12_16_16/U6020/ZN (NOR2_X1)                 0.04       0.18 f
  u_layer3_16_12_16_16/U6066/CO (FA_X1)                   0.10       0.28 f
  u_layer3_16_12_16_16/U6079/CO (FA_X1)                   0.09       0.38 f
  u_layer3_16_12_16_16/U6106/S (FA_X1)                    0.14       0.52 r
  u_layer3_16_12_16_16/U6108/S (FA_X1)                    0.11       0.63 f
  u_layer3_16_12_16_16/U6110/ZN (NOR2_X1)                 0.06       0.70 r
  u_layer3_16_12_16_16/U6111/ZN (NOR2_X1)                 0.03       0.72 f
  u_layer3_16_12_16_16/U6115/ZN (AOI21_X1)                0.05       0.78 r
  u_layer3_16_12_16_16/U6166/ZN (OAI21_X1)                0.04       0.82 f
  u_layer3_16_12_16_16/U6192/ZN (AOI21_X1)                0.06       0.88 r
  u_layer3_16_12_16_16/U6219/ZN (OAI21_X1)                0.04       0.92 f
  u_layer3_16_12_16_16/U6250/ZN (AOI21_X1)                0.05       0.96 r
  u_layer3_16_12_16_16/U6305/ZN (XNOR2_X1)                0.06       1.02 r
  u_layer3_16_12_16_16/U6309/ZN (OAI21_X1)                0.03       1.05 f
  u_layer3_16_12_16_16/u_mac_14/d_int_reg[15]/D (DFF_X1)
                                                          0.01       1.06 f
  data arrival time                                                  1.06

  clock clk (rise edge)                                   1.10       1.10
  clock network delay (ideal)                             0.00       1.10
  u_layer3_16_12_16_16/u_mac_14/d_int_reg[15]/CK (DFF_X1)
                                                          0.00       1.10 r
  library setup time                                     -0.04       1.06
  data required time                                                 1.06
  --------------------------------------------------------------------------
  data required time                                                 1.06
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/aahangar/proj3/part3/gates.v'.
Warning: Verilog writer has added 1 nets to module network_4_8_12_16_36_16 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
quit

Thank you...
