{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 08 08:35:06 2020 " "Info: Processing started: Tue Sep 08 08:35:06 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Diviseur_frequence -c Diviseur_frequence --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Diviseur_frequence -c Diviseur_frequence --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clkin " "Info: Assuming node \"clkin\" is an undefined clock" {  } { { "Diviseur_frequence.vhd" "" { Text "C:/altera/90sp2/quartus/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 6 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkin" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clkin register cpt1\[1\] register cpt1\[31\] 153.63 MHz 6.509 ns Internal " "Info: Clock \"clkin\" has Internal fmax of 153.63 MHz between source register \"cpt1\[1\]\" and destination register \"cpt1\[31\]\" (period= 6.509 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.244 ns + Longest register register " "Info: + Longest register to register delay is 6.244 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cpt1\[1\] 1 REG LCFF_X4_Y4_N21 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X4_Y4_N21; Fanout = 3; REG Node = 'cpt1\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpt1[1] } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/90sp2/quartus/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.754 ns) + CELL(0.596 ns) 1.350 ns Add0~3 2 COMB LCCOMB_X3_Y4_N2 2 " "Info: 2: + IC(0.754 ns) + CELL(0.596 ns) = 1.350 ns; Loc. = LCCOMB_X3_Y4_N2; Fanout = 2; COMB Node = 'Add0~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.350 ns" { cpt1[1] Add0~3 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/90sp2/quartus/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.436 ns Add0~5 3 COMB LCCOMB_X3_Y4_N4 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.436 ns; Loc. = LCCOMB_X3_Y4_N4; Fanout = 2; COMB Node = 'Add0~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add0~3 Add0~5 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/90sp2/quartus/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.522 ns Add0~7 4 COMB LCCOMB_X3_Y4_N6 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.522 ns; Loc. = LCCOMB_X3_Y4_N6; Fanout = 2; COMB Node = 'Add0~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add0~5 Add0~7 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/90sp2/quartus/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.608 ns Add0~9 5 COMB LCCOMB_X3_Y4_N8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.608 ns; Loc. = LCCOMB_X3_Y4_N8; Fanout = 2; COMB Node = 'Add0~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add0~7 Add0~9 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/90sp2/quartus/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.694 ns Add0~11 6 COMB LCCOMB_X3_Y4_N10 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 1.694 ns; Loc. = LCCOMB_X3_Y4_N10; Fanout = 2; COMB Node = 'Add0~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add0~9 Add0~11 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/90sp2/quartus/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.780 ns Add0~13 7 COMB LCCOMB_X3_Y4_N12 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 1.780 ns; Loc. = LCCOMB_X3_Y4_N12; Fanout = 2; COMB Node = 'Add0~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add0~11 Add0~13 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/90sp2/quartus/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 1.970 ns Add0~15 8 COMB LCCOMB_X3_Y4_N14 2 " "Info: 8: + IC(0.000 ns) + CELL(0.190 ns) = 1.970 ns; Loc. = LCCOMB_X3_Y4_N14; Fanout = 2; COMB Node = 'Add0~15'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { Add0~13 Add0~15 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/90sp2/quartus/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.056 ns Add0~17 9 COMB LCCOMB_X3_Y4_N16 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 2.056 ns; Loc. = LCCOMB_X3_Y4_N16; Fanout = 2; COMB Node = 'Add0~17'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add0~15 Add0~17 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/90sp2/quartus/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.142 ns Add0~19 10 COMB LCCOMB_X3_Y4_N18 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 2.142 ns; Loc. = LCCOMB_X3_Y4_N18; Fanout = 2; COMB Node = 'Add0~19'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add0~17 Add0~19 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/90sp2/quartus/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.228 ns Add0~21 11 COMB LCCOMB_X3_Y4_N20 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 2.228 ns; Loc. = LCCOMB_X3_Y4_N20; Fanout = 2; COMB Node = 'Add0~21'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add0~19 Add0~21 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/90sp2/quartus/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.314 ns Add0~23 12 COMB LCCOMB_X3_Y4_N22 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 2.314 ns; Loc. = LCCOMB_X3_Y4_N22; Fanout = 2; COMB Node = 'Add0~23'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add0~21 Add0~23 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/90sp2/quartus/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.400 ns Add0~25 13 COMB LCCOMB_X3_Y4_N24 2 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 2.400 ns; Loc. = LCCOMB_X3_Y4_N24; Fanout = 2; COMB Node = 'Add0~25'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add0~23 Add0~25 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/90sp2/quartus/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.486 ns Add0~27 14 COMB LCCOMB_X3_Y4_N26 2 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 2.486 ns; Loc. = LCCOMB_X3_Y4_N26; Fanout = 2; COMB Node = 'Add0~27'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add0~25 Add0~27 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/90sp2/quartus/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.572 ns Add0~29 15 COMB LCCOMB_X3_Y4_N28 2 " "Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 2.572 ns; Loc. = LCCOMB_X3_Y4_N28; Fanout = 2; COMB Node = 'Add0~29'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add0~27 Add0~29 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/90sp2/quartus/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 2.747 ns Add0~31 16 COMB LCCOMB_X3_Y4_N30 2 " "Info: 16: + IC(0.000 ns) + CELL(0.175 ns) = 2.747 ns; Loc. = LCCOMB_X3_Y4_N30; Fanout = 2; COMB Node = 'Add0~31'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.175 ns" { Add0~29 Add0~31 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/90sp2/quartus/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.833 ns Add0~33 17 COMB LCCOMB_X3_Y3_N0 2 " "Info: 17: + IC(0.000 ns) + CELL(0.086 ns) = 2.833 ns; Loc. = LCCOMB_X3_Y3_N0; Fanout = 2; COMB Node = 'Add0~33'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add0~31 Add0~33 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/90sp2/quartus/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.919 ns Add0~35 18 COMB LCCOMB_X3_Y3_N2 2 " "Info: 18: + IC(0.000 ns) + CELL(0.086 ns) = 2.919 ns; Loc. = LCCOMB_X3_Y3_N2; Fanout = 2; COMB Node = 'Add0~35'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add0~33 Add0~35 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/90sp2/quartus/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.005 ns Add0~37 19 COMB LCCOMB_X3_Y3_N4 2 " "Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 3.005 ns; Loc. = LCCOMB_X3_Y3_N4; Fanout = 2; COMB Node = 'Add0~37'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add0~35 Add0~37 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/90sp2/quartus/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.091 ns Add0~39 20 COMB LCCOMB_X3_Y3_N6 2 " "Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 3.091 ns; Loc. = LCCOMB_X3_Y3_N6; Fanout = 2; COMB Node = 'Add0~39'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add0~37 Add0~39 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/90sp2/quartus/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.177 ns Add0~41 21 COMB LCCOMB_X3_Y3_N8 2 " "Info: 21: + IC(0.000 ns) + CELL(0.086 ns) = 3.177 ns; Loc. = LCCOMB_X3_Y3_N8; Fanout = 2; COMB Node = 'Add0~41'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add0~39 Add0~41 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/90sp2/quartus/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.263 ns Add0~43 22 COMB LCCOMB_X3_Y3_N10 2 " "Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 3.263 ns; Loc. = LCCOMB_X3_Y3_N10; Fanout = 2; COMB Node = 'Add0~43'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add0~41 Add0~43 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/90sp2/quartus/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.349 ns Add0~45 23 COMB LCCOMB_X3_Y3_N12 2 " "Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 3.349 ns; Loc. = LCCOMB_X3_Y3_N12; Fanout = 2; COMB Node = 'Add0~45'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add0~43 Add0~45 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/90sp2/quartus/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 3.539 ns Add0~47 24 COMB LCCOMB_X3_Y3_N14 2 " "Info: 24: + IC(0.000 ns) + CELL(0.190 ns) = 3.539 ns; Loc. = LCCOMB_X3_Y3_N14; Fanout = 2; COMB Node = 'Add0~47'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { Add0~45 Add0~47 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/90sp2/quartus/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.625 ns Add0~49 25 COMB LCCOMB_X3_Y3_N16 2 " "Info: 25: + IC(0.000 ns) + CELL(0.086 ns) = 3.625 ns; Loc. = LCCOMB_X3_Y3_N16; Fanout = 2; COMB Node = 'Add0~49'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add0~47 Add0~49 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/90sp2/quartus/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.711 ns Add0~51 26 COMB LCCOMB_X3_Y3_N18 2 " "Info: 26: + IC(0.000 ns) + CELL(0.086 ns) = 3.711 ns; Loc. = LCCOMB_X3_Y3_N18; Fanout = 2; COMB Node = 'Add0~51'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add0~49 Add0~51 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/90sp2/quartus/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.797 ns Add0~53 27 COMB LCCOMB_X3_Y3_N20 2 " "Info: 27: + IC(0.000 ns) + CELL(0.086 ns) = 3.797 ns; Loc. = LCCOMB_X3_Y3_N20; Fanout = 2; COMB Node = 'Add0~53'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add0~51 Add0~53 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/90sp2/quartus/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.883 ns Add0~55 28 COMB LCCOMB_X3_Y3_N22 2 " "Info: 28: + IC(0.000 ns) + CELL(0.086 ns) = 3.883 ns; Loc. = LCCOMB_X3_Y3_N22; Fanout = 2; COMB Node = 'Add0~55'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add0~53 Add0~55 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/90sp2/quartus/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.969 ns Add0~57 29 COMB LCCOMB_X3_Y3_N24 2 " "Info: 29: + IC(0.000 ns) + CELL(0.086 ns) = 3.969 ns; Loc. = LCCOMB_X3_Y3_N24; Fanout = 2; COMB Node = 'Add0~57'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add0~55 Add0~57 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/90sp2/quartus/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.055 ns Add0~59 30 COMB LCCOMB_X3_Y3_N26 2 " "Info: 30: + IC(0.000 ns) + CELL(0.086 ns) = 4.055 ns; Loc. = LCCOMB_X3_Y3_N26; Fanout = 2; COMB Node = 'Add0~59'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add0~57 Add0~59 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/90sp2/quartus/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.141 ns Add0~61 31 COMB LCCOMB_X3_Y3_N28 1 " "Info: 31: + IC(0.000 ns) + CELL(0.086 ns) = 4.141 ns; Loc. = LCCOMB_X3_Y3_N28; Fanout = 1; COMB Node = 'Add0~61'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add0~59 Add0~61 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/90sp2/quartus/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 4.647 ns Add0~62 32 COMB LCCOMB_X3_Y3_N30 1 " "Info: 32: + IC(0.000 ns) + CELL(0.506 ns) = 4.647 ns; Loc. = LCCOMB_X3_Y3_N30; Fanout = 1; COMB Node = 'Add0~62'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { Add0~61 Add0~62 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/90sp2/quartus/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.119 ns) + CELL(0.370 ns) 6.136 ns Add0~64 33 COMB LCCOMB_X2_Y4_N18 1 " "Info: 33: + IC(1.119 ns) + CELL(0.370 ns) = 6.136 ns; Loc. = LCCOMB_X2_Y4_N18; Fanout = 1; COMB Node = 'Add0~64'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.489 ns" { Add0~62 Add0~64 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/90sp2/quartus/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 6.244 ns cpt1\[31\] 34 REG LCFF_X2_Y4_N19 2 " "Info: 34: + IC(0.000 ns) + CELL(0.108 ns) = 6.244 ns; Loc. = LCFF_X2_Y4_N19; Fanout = 2; REG Node = 'cpt1\[31\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { Add0~64 cpt1[31] } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/90sp2/quartus/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.371 ns ( 70.00 % ) " "Info: Total cell delay = 4.371 ns ( 70.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.873 ns ( 30.00 % ) " "Info: Total interconnect delay = 1.873 ns ( 30.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.244 ns" { cpt1[1] Add0~3 Add0~5 Add0~7 Add0~9 Add0~11 Add0~13 Add0~15 Add0~17 Add0~19 Add0~21 Add0~23 Add0~25 Add0~27 Add0~29 Add0~31 Add0~33 Add0~35 Add0~37 Add0~39 Add0~41 Add0~43 Add0~45 Add0~47 Add0~49 Add0~51 Add0~53 Add0~55 Add0~57 Add0~59 Add0~61 Add0~62 Add0~64 cpt1[31] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.244 ns" { cpt1[1] {} Add0~3 {} Add0~5 {} Add0~7 {} Add0~9 {} Add0~11 {} Add0~13 {} Add0~15 {} Add0~17 {} Add0~19 {} Add0~21 {} Add0~23 {} Add0~25 {} Add0~27 {} Add0~29 {} Add0~31 {} Add0~33 {} Add0~35 {} Add0~37 {} Add0~39 {} Add0~41 {} Add0~43 {} Add0~45 {} Add0~47 {} Add0~49 {} Add0~51 {} Add0~53 {} Add0~55 {} Add0~57 {} Add0~59 {} Add0~61 {} Add0~62 {} Add0~64 {} cpt1[31] {} } { 0.000ns 0.754ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.119ns 0.000ns } { 0.000ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.001 ns - Smallest " "Info: - Smallest clock skew is -0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkin destination 2.725 ns + Shortest register " "Info: + Shortest clock path from clock \"clkin\" to destination register is 2.725 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns clkin 1 CLK PIN_H2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_H2; Fanout = 1; CLK Node = 'clkin'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkin } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/90sp2/quartus/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.233 ns clkin~clkctrl 2 COMB CLKCTRL_G2 34 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.233 ns; Loc. = CLKCTRL_G2; Fanout = 34; COMB Node = 'clkin~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clkin clkin~clkctrl } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/90sp2/quartus/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.826 ns) + CELL(0.666 ns) 2.725 ns cpt1\[31\] 3 REG LCFF_X2_Y4_N19 2 " "Info: 3: + IC(0.826 ns) + CELL(0.666 ns) = 2.725 ns; Loc. = LCFF_X2_Y4_N19; Fanout = 2; REG Node = 'cpt1\[31\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { clkin~clkctrl cpt1[31] } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/90sp2/quartus/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 64.44 % ) " "Info: Total cell delay = 1.756 ns ( 64.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.969 ns ( 35.56 % ) " "Info: Total interconnect delay = 0.969 ns ( 35.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.725 ns" { clkin clkin~clkctrl cpt1[31] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.725 ns" { clkin {} clkin~combout {} clkin~clkctrl {} cpt1[31] {} } { 0.000ns 0.000ns 0.143ns 0.826ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkin source 2.726 ns - Longest register " "Info: - Longest clock path from clock \"clkin\" to source register is 2.726 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns clkin 1 CLK PIN_H2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_H2; Fanout = 1; CLK Node = 'clkin'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkin } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/90sp2/quartus/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.233 ns clkin~clkctrl 2 COMB CLKCTRL_G2 34 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.233 ns; Loc. = CLKCTRL_G2; Fanout = 34; COMB Node = 'clkin~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clkin clkin~clkctrl } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/90sp2/quartus/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.666 ns) 2.726 ns cpt1\[1\] 3 REG LCFF_X4_Y4_N21 3 " "Info: 3: + IC(0.827 ns) + CELL(0.666 ns) = 2.726 ns; Loc. = LCFF_X4_Y4_N21; Fanout = 3; REG Node = 'cpt1\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { clkin~clkctrl cpt1[1] } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/90sp2/quartus/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 64.42 % ) " "Info: Total cell delay = 1.756 ns ( 64.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.970 ns ( 35.58 % ) " "Info: Total interconnect delay = 0.970 ns ( 35.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.726 ns" { clkin clkin~clkctrl cpt1[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.726 ns" { clkin {} clkin~combout {} clkin~clkctrl {} cpt1[1] {} } { 0.000ns 0.000ns 0.143ns 0.827ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.725 ns" { clkin clkin~clkctrl cpt1[31] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.725 ns" { clkin {} clkin~combout {} clkin~clkctrl {} cpt1[31] {} } { 0.000ns 0.000ns 0.143ns 0.826ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.726 ns" { clkin clkin~clkctrl cpt1[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.726 ns" { clkin {} clkin~combout {} clkin~clkctrl {} cpt1[1] {} } { 0.000ns 0.000ns 0.143ns 0.827ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "Diviseur_frequence.vhd" "" { Text "C:/altera/90sp2/quartus/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "Diviseur_frequence.vhd" "" { Text "C:/altera/90sp2/quartus/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.244 ns" { cpt1[1] Add0~3 Add0~5 Add0~7 Add0~9 Add0~11 Add0~13 Add0~15 Add0~17 Add0~19 Add0~21 Add0~23 Add0~25 Add0~27 Add0~29 Add0~31 Add0~33 Add0~35 Add0~37 Add0~39 Add0~41 Add0~43 Add0~45 Add0~47 Add0~49 Add0~51 Add0~53 Add0~55 Add0~57 Add0~59 Add0~61 Add0~62 Add0~64 cpt1[31] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.244 ns" { cpt1[1] {} Add0~3 {} Add0~5 {} Add0~7 {} Add0~9 {} Add0~11 {} Add0~13 {} Add0~15 {} Add0~17 {} Add0~19 {} Add0~21 {} Add0~23 {} Add0~25 {} Add0~27 {} Add0~29 {} Add0~31 {} Add0~33 {} Add0~35 {} Add0~37 {} Add0~39 {} Add0~41 {} Add0~43 {} Add0~45 {} Add0~47 {} Add0~49 {} Add0~51 {} Add0~53 {} Add0~55 {} Add0~57 {} Add0~59 {} Add0~61 {} Add0~62 {} Add0~64 {} cpt1[31] {} } { 0.000ns 0.754ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.119ns 0.000ns } { 0.000ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.370ns 0.108ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.725 ns" { clkin clkin~clkctrl cpt1[31] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.725 ns" { clkin {} clkin~combout {} clkin~clkctrl {} cpt1[31] {} } { 0.000ns 0.000ns 0.143ns 0.826ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.726 ns" { clkin clkin~clkctrl cpt1[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.726 ns" { clkin {} clkin~combout {} clkin~clkctrl {} cpt1[1] {} } { 0.000ns 0.000ns 0.143ns 0.827ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clkin clkout clkout~reg0 7.126 ns register " "Info: tco from clock \"clkin\" to destination pin \"clkout\" through register \"clkout~reg0\" is 7.126 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkin source 2.729 ns + Longest register " "Info: + Longest clock path from clock \"clkin\" to source register is 2.729 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns clkin 1 CLK PIN_H2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_H2; Fanout = 1; CLK Node = 'clkin'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkin } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/90sp2/quartus/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.233 ns clkin~clkctrl 2 COMB CLKCTRL_G2 34 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.233 ns; Loc. = CLKCTRL_G2; Fanout = 34; COMB Node = 'clkin~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clkin clkin~clkctrl } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/90sp2/quartus/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.830 ns) + CELL(0.666 ns) 2.729 ns clkout~reg0 3 REG LCFF_X4_Y3_N17 2 " "Info: 3: + IC(0.830 ns) + CELL(0.666 ns) = 2.729 ns; Loc. = LCFF_X4_Y3_N17; Fanout = 2; REG Node = 'clkout~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { clkin~clkctrl clkout~reg0 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/90sp2/quartus/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 18 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 64.35 % ) " "Info: Total cell delay = 1.756 ns ( 64.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.973 ns ( 35.65 % ) " "Info: Total interconnect delay = 0.973 ns ( 35.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.729 ns" { clkin clkin~clkctrl clkout~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.729 ns" { clkin {} clkin~combout {} clkin~clkctrl {} clkout~reg0 {} } { 0.000ns 0.000ns 0.143ns 0.830ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "Diviseur_frequence.vhd" "" { Text "C:/altera/90sp2/quartus/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 18 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.093 ns + Longest register pin " "Info: + Longest register to pin delay is 4.093 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clkout~reg0 1 REG LCFF_X4_Y3_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X4_Y3_N17; Fanout = 2; REG Node = 'clkout~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkout~reg0 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/90sp2/quartus/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 18 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.047 ns) + CELL(3.046 ns) 4.093 ns clkout 2 PIN PIN_N1 0 " "Info: 2: + IC(1.047 ns) + CELL(3.046 ns) = 4.093 ns; Loc. = PIN_N1; Fanout = 0; PIN Node = 'clkout'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.093 ns" { clkout~reg0 clkout } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/90sp2/quartus/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.046 ns ( 74.42 % ) " "Info: Total cell delay = 3.046 ns ( 74.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.047 ns ( 25.58 % ) " "Info: Total interconnect delay = 1.047 ns ( 25.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.093 ns" { clkout~reg0 clkout } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.093 ns" { clkout~reg0 {} clkout {} } { 0.000ns 1.047ns } { 0.000ns 3.046ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.729 ns" { clkin clkin~clkctrl clkout~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.729 ns" { clkin {} clkin~combout {} clkin~clkctrl {} clkout~reg0 {} } { 0.000ns 0.000ns 0.143ns 0.830ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.093 ns" { clkout~reg0 clkout } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.093 ns" { clkout~reg0 {} clkout {} } { 0.000ns 1.047ns } { 0.000ns 3.046ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "171 " "Info: Peak virtual memory: 171 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 08 08:35:06 2020 " "Info: Processing ended: Tue Sep 08 08:35:06 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
