\hypertarget{group__STM32F4xx__System__Private__Defines}{}\doxysection{STM32\+F4xx\+\_\+\+System\+\_\+\+Private\+\_\+\+Defines}
\label{group__STM32F4xx__System__Private__Defines}\index{STM32F4xx\_System\_Private\_Defines@{STM32F4xx\_System\_Private\_Defines}}
Collaboration diagram for STM32\+F4xx\+\_\+\+System\+\_\+\+Private\+\_\+\+Defines\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group__STM32F4xx__System__Private__Defines}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__STM32F4xx__System__Private__Defines_ga40e1495541cbb4acbe3f1819bd87a9fe}{VECT\+\_\+\+TAB\+\_\+\+OFFSET}}~0x00
\item 
\mbox{\Hypertarget{group__STM32F4xx__System__Private__Defines_gac958257ddb2537c539cffdb3a4543067}\label{group__STM32F4xx__System__Private__Defines_gac958257ddb2537c539cffdb3a4543067}} 
\#define {\bfseries PLL\+\_\+Q}~7
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group__STM32F4xx__System__Private__Defines_ga40e1495541cbb4acbe3f1819bd87a9fe}\label{group__STM32F4xx__System__Private__Defines_ga40e1495541cbb4acbe3f1819bd87a9fe}} 
\index{STM32F4xx\_System\_Private\_Defines@{STM32F4xx\_System\_Private\_Defines}!VECT\_TAB\_OFFSET@{VECT\_TAB\_OFFSET}}
\index{VECT\_TAB\_OFFSET@{VECT\_TAB\_OFFSET}!STM32F4xx\_System\_Private\_Defines@{STM32F4xx\_System\_Private\_Defines}}
\doxysubsubsection{\texorpdfstring{VECT\_TAB\_OFFSET}{VECT\_TAB\_OFFSET}}
{\footnotesize\ttfamily \#define VECT\+\_\+\+TAB\+\_\+\+OFFSET~0x00}

$<$ Uncomment the following line if you need to use external SRAM or SDRAM mounted on STM324x\+G\+\_\+\+EVAL/\+STM324x7\+I\+\_\+\+EVAL/\+STM324x9\+I\+\_\+\+EVAL boards as data memory ~\newline


$<$ Uncomment the following line if you need to relocate your vector Table in Internal SRAM. Vector Table base offset field. This value must be a multiple of 0x200. 