#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55d248b38b50 .scope module, "tb" "tb" 2 1;
 .timescale 0 0;
v0x55d248b6c200_0 .var "clk", 0 0;
S_0x55d248b24330 .scope module, "e1" "Execution" 2 4, 3 1 0, S_0x55d248b38b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
v0x55d248b6ac30_0 .net "ALUOp", 1 0, v0x55d248b64f50_0;  1 drivers
v0x55d248b6ad10_0 .net "ALUOpFinal", 3 0, v0x55d248b65030_0;  1 drivers
v0x55d248b6ae20_0 .net "ALUSrc", 0 0, v0x55d248b65100_0;  1 drivers
v0x55d248b6af10_0 .net "Branch", 0 0, v0x55d248b65200_0;  1 drivers
v0x55d248b6afb0_0 .net "Inm", 0 0, v0x55d248b652a0_0;  1 drivers
v0x55d248b6b0f0_0 .net "MemRead", 0 0, v0x55d248b65390_0;  1 drivers
v0x55d248b6b1e0_0 .net "MemWrite", 0 0, v0x55d248b65430_0;  1 drivers
v0x55d248b6b2d0_0 .net "MemtoReg", 0 0, v0x55d248b654d0_0;  1 drivers
v0x55d248b6b3c0_0 .net "RData1", 31 0, v0x55d248b68e70_0;  1 drivers
v0x55d248b6b4f0_0 .net "RData2", 31 0, v0x55d248b68f50_0;  1 drivers
v0x55d248b6b590_0 .net "RDataDM", 31 0, v0x55d248b660d0_0;  1 drivers
v0x55d248b6b6a0_0 .net "RegDst", 0 0, v0x55d248b65570_0;  1 drivers
v0x55d248b6b790_0 .net "RegWrite", 0 0, v0x55d248b656c0_0;  1 drivers
v0x55d248b6b880_0 .net "WData", 31 0, L_0x55d248b7e460;  1 drivers
v0x55d248b6b990_0 .net "WRegister", 4 0, L_0x55d248b7ca90;  1 drivers
v0x55d248b6baa0_0 .net "aluresult", 31 0, L_0x55d248b7dbf0;  1 drivers
v0x55d248b6bb60_0 .net "carry", 0 0, L_0x55d248b7da60;  1 drivers
v0x55d248b6bc00_0 .net "clk", 0 0, v0x55d248b6c200_0;  1 drivers
v0x55d248b6bca0_0 .net "ins", 31 0, v0x55d248b66df0_0;  1 drivers
v0x55d248b6bd90_0 .net "operation", 3 0, v0x55d248b63a90_0;  1 drivers
v0x55d248b6bea0_0 .net "overflow", 0 0, L_0x55d248b6c340;  1 drivers
v0x55d248b6bf40_0 .net "res_se", 31 0, L_0x55d248b7cf70;  1 drivers
v0x55d248b6c030_0 .net "val2", 31 0, L_0x55d248b7d7b0;  1 drivers
v0x55d248b6c140_0 .net "zero", 0 0, L_0x55d248b7d970;  1 drivers
L_0x55d248b7c3c0 .part v0x55d248b66df0_0, 26, 6;
L_0x55d248b7cc10 .part v0x55d248b66df0_0, 16, 5;
L_0x55d248b7cd90 .part v0x55d248b66df0_0, 11, 5;
L_0x55d248b7ce30 .part v0x55d248b66df0_0, 21, 5;
L_0x55d248b7ced0 .part v0x55d248b66df0_0, 16, 5;
L_0x55d248b7d060 .part v0x55d248b66df0_0, 0, 16;
L_0x55d248b7dd20 .part v0x55d248b66df0_0, 0, 6;
S_0x55d248b45ee0 .scope module, "a1" "alu" 3 19, 4 1 0, S_0x55d248b24330;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Reg1"
    .port_info 1 /INPUT 32 "Reg2"
    .port_info 2 /INPUT 4 "operation"
    .port_info 3 /OUTPUT 1 "zero"
    .port_info 4 /OUTPUT 32 "result"
    .port_info 5 /OUTPUT 1 "overflow"
    .port_info 6 /OUTPUT 1 "carry"
L_0x55d248b6c340 .functor BUFZ 1, L_0x55d248b7da60, C4<0>, C4<0>, C4<0>;
v0x55d248b3a190_0 .net "Reg1", 31 0, v0x55d248b68e70_0;  alias, 1 drivers
v0x55d248b3a990_0 .net "Reg2", 31 0, L_0x55d248b7d7b0;  alias, 1 drivers
L_0x7f34dca96378 .functor BUFT 1, C4<000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d248b28d30_0 .net/2u *"_s0", 32 0, L_0x7f34dca96378;  1 drivers
v0x55d248b43670_0 .net "carry", 0 0, L_0x55d248b7da60;  alias, 1 drivers
v0x55d248b63110_0 .net "operation", 3 0, v0x55d248b63a90_0;  alias, 1 drivers
v0x55d248b63240_0 .net "overflow", 0 0, L_0x55d248b6c340;  alias, 1 drivers
v0x55d248b63300_0 .var "res", 32 0;
v0x55d248b633e0_0 .net "result", 31 0, L_0x55d248b7dbf0;  alias, 1 drivers
v0x55d248b634c0_0 .net "zero", 0 0, L_0x55d248b7d970;  alias, 1 drivers
E_0x55d248b0ed70 .event edge, v0x55d248b63110_0, v0x55d248b3a190_0, v0x55d248b3a990_0;
L_0x55d248b7d970 .cmp/eq 33, v0x55d248b63300_0, L_0x7f34dca96378;
L_0x55d248b7da60 .part v0x55d248b63300_0, 32, 1;
L_0x55d248b7dbf0 .part v0x55d248b63300_0, 0, 32;
S_0x55d248b63660 .scope module, "ac1" "AluControl" 3 20, 5 1 0, S_0x55d248b24330;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALUOp"
    .port_info 1 /INPUT 6 "Funct"
    .port_info 2 /INPUT 1 "Inm"
    .port_info 3 /INPUT 4 "ALUOpFinal"
    .port_info 4 /OUTPUT 4 "Control"
v0x55d248b638b0_0 .net "ALUOp", 1 0, v0x55d248b64f50_0;  alias, 1 drivers
v0x55d248b639b0_0 .net "ALUOpFinal", 3 0, v0x55d248b65030_0;  alias, 1 drivers
v0x55d248b63a90_0 .var "Control", 3 0;
v0x55d248b63b30_0 .net "Funct", 5 0, L_0x55d248b7dd20;  1 drivers
v0x55d248b63bf0_0 .net "Inm", 0 0, v0x55d248b652a0_0;  alias, 1 drivers
E_0x55d248b0eb00 .event edge, v0x55d248b63bf0_0, v0x55d248b639b0_0, v0x55d248b638b0_0, v0x55d248b63b30_0;
S_0x55d248b63da0 .scope module, "alusrc" "mux32" 3 18, 6 1 0, S_0x55d248b24330;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Reg1"
    .port_info 1 /INPUT 32 "Reg2"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 32 "out"
v0x55d248b63f70_0 .net "Reg1", 31 0, v0x55d248b68f50_0;  alias, 1 drivers
v0x55d248b64050_0 .net "Reg2", 31 0, L_0x55d248b7cf70;  alias, 1 drivers
v0x55d248b64130_0 .net *"_s0", 31 0, L_0x55d248b7d190;  1 drivers
L_0x7f34dca962a0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d248b641f0_0 .net *"_s11", 30 0, L_0x7f34dca962a0;  1 drivers
L_0x7f34dca962e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55d248b642d0_0 .net/2u *"_s12", 31 0, L_0x7f34dca962e8;  1 drivers
v0x55d248b64400_0 .net *"_s14", 0 0, L_0x55d248b7d4a0;  1 drivers
L_0x7f34dca96330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d248b644c0_0 .net/2u *"_s16", 31 0, L_0x7f34dca96330;  1 drivers
v0x55d248b645a0_0 .net *"_s18", 31 0, L_0x55d248b7d5e0;  1 drivers
L_0x7f34dca96210 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d248b64680_0 .net *"_s3", 30 0, L_0x7f34dca96210;  1 drivers
L_0x7f34dca96258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d248b64760_0 .net/2u *"_s4", 31 0, L_0x7f34dca96258;  1 drivers
v0x55d248b64840_0 .net *"_s6", 0 0, L_0x55d248b7d280;  1 drivers
v0x55d248b64900_0 .net *"_s8", 31 0, L_0x55d248b7d370;  1 drivers
v0x55d248b649e0_0 .net "out", 31 0, L_0x55d248b7d7b0;  alias, 1 drivers
v0x55d248b64aa0_0 .net "sel", 0 0, v0x55d248b65100_0;  alias, 1 drivers
L_0x55d248b7d190 .concat [ 1 31 0 0], v0x55d248b65100_0, L_0x7f34dca96210;
L_0x55d248b7d280 .cmp/eq 32, L_0x55d248b7d190, L_0x7f34dca96258;
L_0x55d248b7d370 .concat [ 1 31 0 0], v0x55d248b65100_0, L_0x7f34dca962a0;
L_0x55d248b7d4a0 .cmp/eq 32, L_0x55d248b7d370, L_0x7f34dca962e8;
L_0x55d248b7d5e0 .functor MUXZ 32, L_0x7f34dca96330, L_0x55d248b7cf70, L_0x55d248b7d4a0, C4<>;
L_0x55d248b7d7b0 .functor MUXZ 32, L_0x55d248b7d5e0, v0x55d248b68f50_0, L_0x55d248b7d280, C4<>;
S_0x55d248b64bf0 .scope module, "c1" "control" 3 14, 7 1 0, S_0x55d248b24330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 6 "ins"
    .port_info 2 /OUTPUT 1 "RegDst"
    .port_info 3 /OUTPUT 1 "Branch"
    .port_info 4 /OUTPUT 1 "MemRead"
    .port_info 5 /OUTPUT 1 "MemtoReg"
    .port_info 6 /OUTPUT 2 "ALUOp"
    .port_info 7 /OUTPUT 1 "MemWrite"
    .port_info 8 /OUTPUT 1 "ALUSrc"
    .port_info 9 /OUTPUT 1 "RegWrite"
    .port_info 10 /OUTPUT 4 "ALUOpFinal"
    .port_info 11 /OUTPUT 1 "Inm"
v0x55d248b64f50_0 .var "ALUOp", 1 0;
v0x55d248b65030_0 .var "ALUOpFinal", 3 0;
v0x55d248b65100_0 .var "ALUSrc", 0 0;
v0x55d248b65200_0 .var "Branch", 0 0;
v0x55d248b652a0_0 .var "Inm", 0 0;
v0x55d248b65390_0 .var "MemRead", 0 0;
v0x55d248b65430_0 .var "MemWrite", 0 0;
v0x55d248b654d0_0 .var "MemtoReg", 0 0;
v0x55d248b65570_0 .var "RegDst", 0 0;
v0x55d248b656c0_0 .var "RegWrite", 0 0;
v0x55d248b65780_0 .net "clk", 0 0, v0x55d248b6c200_0;  alias, 1 drivers
v0x55d248b65840_0 .net "ins", 5 0, L_0x55d248b7c3c0;  1 drivers
E_0x55d248b0e420 .event posedge, v0x55d248b65780_0;
S_0x55d248b65b10 .scope module, "dm" "DataMemory" 3 21, 8 1 0, S_0x55d248b24330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "Address"
    .port_info 2 /INPUT 32 "WriteData"
    .port_info 3 /INPUT 1 "MemWrite"
    .port_info 4 /INPUT 1 "MemRead"
    .port_info 5 /OUTPUT 32 "ReadData"
v0x55d248b65d80_0 .net "Address", 31 0, L_0x55d248b7dbf0;  alias, 1 drivers
v0x55d248b65e60_0 .net "MemRead", 0 0, v0x55d248b65390_0;  alias, 1 drivers
v0x55d248b65f30_0 .net "MemWrite", 0 0, v0x55d248b65430_0;  alias, 1 drivers
v0x55d248b66030 .array "Memory", 1023 0, 7 0;
v0x55d248b660d0_0 .var "ReadData", 31 0;
v0x55d248b661c0_0 .net "WriteData", 31 0, v0x55d248b68f50_0;  alias, 1 drivers
v0x55d248b66260_0 .net "clk", 0 0, v0x55d248b6c200_0;  alias, 1 drivers
S_0x55d248b663b0 .scope module, "f1" "Fetch" 3 13, 9 1 0, S_0x55d248b24330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 32 "ins"
v0x55d248b677b0_0 .net "clk", 0 0, v0x55d248b6c200_0;  alias, 1 drivers
v0x55d248b67900_0 .net "inPC", 9 0, L_0x55d248b6c2a0;  1 drivers
v0x55d248b679c0_0 .net "ins", 31 0, v0x55d248b66df0_0;  alias, 1 drivers
v0x55d248b67a60_0 .net "outAd", 9 0, v0x55d248b67570_0;  1 drivers
v0x55d248b67b00_0 .var "res", 0 0;
S_0x55d248b665a0 .scope module, "a1" "add" 9 9, 10 1 0, S_0x55d248b663b0;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "val1"
    .port_info 1 /INPUT 10 "val2"
    .port_info 2 /OUTPUT 10 "ans"
v0x55d248b66800_0 .net "ans", 9 0, L_0x55d248b6c2a0;  alias, 1 drivers
v0x55d248b66900_0 .net "val1", 9 0, v0x55d248b67570_0;  alias, 1 drivers
L_0x7f34dca96018 .functor BUFT 1, C4<0000000100>, C4<0>, C4<0>, C4<0>;
v0x55d248b669e0_0 .net "val2", 9 0, L_0x7f34dca96018;  1 drivers
L_0x55d248b6c2a0 .arith/sum 10, v0x55d248b67570_0, L_0x7f34dca96018;
S_0x55d248b66b50 .scope module, "im1" "InstructionMemory" 9 10, 11 1 0, S_0x55d248b663b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 10 "ReadAddress"
    .port_info 2 /OUTPUT 32 "Instruction"
v0x55d248b66df0_0 .var "Instruction", 31 0;
v0x55d248b66ef0 .array "Memory", 1023 0, 7 0;
v0x55d248b66fb0_0 .net "ReadAddress", 9 0, v0x55d248b67570_0;  alias, 1 drivers
v0x55d248b670b0_0 .net "clk", 0 0, v0x55d248b6c200_0;  alias, 1 drivers
E_0x55d248b66d70 .event negedge, v0x55d248b65780_0;
S_0x55d248b67200 .scope module, "pc1" "ProgramCounter" 9 8, 12 1 0, S_0x55d248b663b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 10 "inPC"
    .port_info 3 /OUTPUT 10 "outAd"
v0x55d248b67400_0 .net "clk", 0 0, v0x55d248b6c200_0;  alias, 1 drivers
v0x55d248b674a0_0 .net "inPC", 9 0, L_0x55d248b6c2a0;  alias, 1 drivers
v0x55d248b67570_0 .var "outAd", 9 0;
v0x55d248b67690_0 .net "reset", 0 0, v0x55d248b67b00_0;  1 drivers
S_0x55d248b67c30 .scope module, "mtorg" "mux32" 3 22, 6 1 0, S_0x55d248b24330;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Reg1"
    .port_info 1 /INPUT 32 "Reg2"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 32 "out"
v0x55d248b67ea0_0 .net "Reg1", 31 0, L_0x55d248b7dbf0;  alias, 1 drivers
v0x55d248b67fb0_0 .net "Reg2", 31 0, v0x55d248b660d0_0;  alias, 1 drivers
v0x55d248b68070_0 .net *"_s0", 31 0, L_0x55d248b7ddc0;  1 drivers
L_0x7f34dca96450 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d248b68140_0 .net *"_s11", 30 0, L_0x7f34dca96450;  1 drivers
L_0x7f34dca96498 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55d248b68220_0 .net/2u *"_s12", 31 0, L_0x7f34dca96498;  1 drivers
v0x55d248b68350_0 .net *"_s14", 0 0, L_0x55d248b7e1e0;  1 drivers
L_0x7f34dca964e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d248b68410_0 .net/2u *"_s16", 31 0, L_0x7f34dca964e0;  1 drivers
v0x55d248b684f0_0 .net *"_s18", 31 0, L_0x55d248b7e320;  1 drivers
L_0x7f34dca963c0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d248b685d0_0 .net *"_s3", 30 0, L_0x7f34dca963c0;  1 drivers
L_0x7f34dca96408 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d248b68740_0 .net/2u *"_s4", 31 0, L_0x7f34dca96408;  1 drivers
v0x55d248b68820_0 .net *"_s6", 0 0, L_0x55d248b7de60;  1 drivers
v0x55d248b688e0_0 .net *"_s8", 31 0, L_0x55d248b7dfa0;  1 drivers
v0x55d248b689c0_0 .net "out", 31 0, L_0x55d248b7e460;  alias, 1 drivers
v0x55d248b68aa0_0 .net "sel", 0 0, v0x55d248b654d0_0;  alias, 1 drivers
L_0x55d248b7ddc0 .concat [ 1 31 0 0], v0x55d248b654d0_0, L_0x7f34dca963c0;
L_0x55d248b7de60 .cmp/eq 32, L_0x55d248b7ddc0, L_0x7f34dca96408;
L_0x55d248b7dfa0 .concat [ 1 31 0 0], v0x55d248b654d0_0, L_0x7f34dca96450;
L_0x55d248b7e1e0 .cmp/eq 32, L_0x55d248b7dfa0, L_0x7f34dca96498;
L_0x55d248b7e320 .functor MUXZ 32, L_0x7f34dca964e0, v0x55d248b660d0_0, L_0x55d248b7e1e0, C4<>;
L_0x55d248b7e460 .functor MUXZ 32, L_0x55d248b7e320, L_0x55d248b7dbf0, L_0x55d248b7de60, C4<>;
S_0x55d248b68bd0 .scope module, "r1" "registerFile" 3 16, 13 1 0, S_0x55d248b24330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 5 "ReadRegister1"
    .port_info 2 /INPUT 5 "ReadRegister2"
    .port_info 3 /INPUT 5 "WriteRegister"
    .port_info 4 /INPUT 32 "WriteData"
    .port_info 5 /OUTPUT 32 "ReadData1"
    .port_info 6 /OUTPUT 32 "ReadData2"
    .port_info 7 /INPUT 1 "Write"
v0x55d248b68e70_0 .var "ReadData1", 31 0;
v0x55d248b68f50_0 .var "ReadData2", 31 0;
v0x55d248b69040_0 .net "ReadRegister1", 4 0, L_0x55d248b7ce30;  1 drivers
v0x55d248b69100_0 .net "ReadRegister2", 4 0, L_0x55d248b7ced0;  1 drivers
v0x55d248b691e0_0 .net "Write", 0 0, v0x55d248b656c0_0;  alias, 1 drivers
v0x55d248b692d0_0 .net "WriteData", 31 0, L_0x55d248b7e460;  alias, 1 drivers
v0x55d248b693a0_0 .net "WriteRegister", 4 0, L_0x55d248b7ca90;  alias, 1 drivers
v0x55d248b69460_0 .net "clk", 0 0, v0x55d248b6c200_0;  alias, 1 drivers
v0x55d248b69500 .array "registers", 31 0, 31 0;
S_0x55d248b69750 .scope module, "se" "SignExtend" 3 17, 14 1 0, S_0x55d248b24330;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in"
    .port_info 1 /OUTPUT 32 "out"
L_0x7f34dca961c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d248b699c0_0 .net *"_s3", 15 0, L_0x7f34dca961c8;  1 drivers
v0x55d248b69ac0_0 .net "in", 15 0, L_0x55d248b7d060;  1 drivers
v0x55d248b69ba0_0 .net "out", 31 0, L_0x55d248b7cf70;  alias, 1 drivers
L_0x55d248b7cf70 .concat [ 16 16 0 0], L_0x55d248b7d060, L_0x7f34dca961c8;
S_0x55d248b69ce0 .scope module, "swreg" "mux5" 3 15, 6 12 0, S_0x55d248b24330;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Reg1"
    .port_info 1 /INPUT 5 "Reg2"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 5 "out"
v0x55d248b69f00_0 .net "Reg1", 4 0, L_0x55d248b7cc10;  1 drivers
v0x55d248b69fe0_0 .net "Reg2", 4 0, L_0x55d248b7cd90;  1 drivers
v0x55d248b6a0c0_0 .net *"_s0", 31 0, L_0x55d248b7c460;  1 drivers
L_0x7f34dca960f0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d248b6a1b0_0 .net *"_s11", 30 0, L_0x7f34dca960f0;  1 drivers
L_0x7f34dca96138 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55d248b6a290_0 .net/2u *"_s12", 31 0, L_0x7f34dca96138;  1 drivers
v0x55d248b6a3c0_0 .net *"_s14", 0 0, L_0x55d248b7c810;  1 drivers
L_0x7f34dca96180 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x55d248b6a480_0 .net/2u *"_s16", 4 0, L_0x7f34dca96180;  1 drivers
v0x55d248b6a560_0 .net *"_s18", 4 0, L_0x55d248b7c950;  1 drivers
L_0x7f34dca96060 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d248b6a640_0 .net *"_s3", 30 0, L_0x7f34dca96060;  1 drivers
L_0x7f34dca960a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d248b6a7b0_0 .net/2u *"_s4", 31 0, L_0x7f34dca960a8;  1 drivers
v0x55d248b6a890_0 .net *"_s6", 0 0, L_0x55d248b7c550;  1 drivers
v0x55d248b6a950_0 .net *"_s8", 31 0, L_0x55d248b7c690;  1 drivers
v0x55d248b6aa30_0 .net "out", 4 0, L_0x55d248b7ca90;  alias, 1 drivers
v0x55d248b6aaf0_0 .net "sel", 0 0, v0x55d248b65570_0;  alias, 1 drivers
L_0x55d248b7c460 .concat [ 1 31 0 0], v0x55d248b65570_0, L_0x7f34dca96060;
L_0x55d248b7c550 .cmp/eq 32, L_0x55d248b7c460, L_0x7f34dca960a8;
L_0x55d248b7c690 .concat [ 1 31 0 0], v0x55d248b65570_0, L_0x7f34dca960f0;
L_0x55d248b7c810 .cmp/eq 32, L_0x55d248b7c690, L_0x7f34dca96138;
L_0x55d248b7c950 .functor MUXZ 5, L_0x7f34dca96180, L_0x55d248b7cd90, L_0x55d248b7c810, C4<>;
L_0x55d248b7ca90 .functor MUXZ 5, L_0x55d248b7c950, L_0x55d248b7cc10, L_0x55d248b7c550, C4<>;
    .scope S_0x55d248b67200;
T_0 ;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x55d248b67570_0, 0, 10;
    %end;
    .thread T_0;
    .scope S_0x55d248b67200;
T_1 ;
    %wait E_0x55d248b0e420;
    %load/vec4 v0x55d248b67690_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 10;
    %cassign/vec4 v0x55d248b67570_0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55d248b674a0_0;
    %cassign/vec4 v0x55d248b67570_0;
    %cassign/link v0x55d248b67570_0, v0x55d248b674a0_0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55d248b66b50;
T_2 ;
    %vpi_call 11 10 "$readmemb", "instructions.txt", v0x55d248b66ef0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x55d248b66b50;
T_3 ;
    %wait E_0x55d248b66d70;
    %load/vec4 v0x55d248b66fb0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x55d248b66ef0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55d248b66df0_0, 4, 8;
    %load/vec4 v0x55d248b66fb0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x55d248b66ef0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55d248b66df0_0, 4, 8;
    %load/vec4 v0x55d248b66fb0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x55d248b66ef0, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55d248b66df0_0, 4, 8;
    %load/vec4 v0x55d248b66fb0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x55d248b66ef0, 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55d248b66df0_0, 4, 8;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55d248b663b0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d248b67b00_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x55d248b64bf0;
T_5 ;
    %wait E_0x55d248b0e420;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x55d248b652a0_0;
    %load/vec4 v0x55d248b65840_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_5.15, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_5.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_5.17, 6;
    %jmp T_5.18;
T_5.0 ;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x55d248b65570_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x55d248b65100_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x55d248b654d0_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x55d248b656c0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x55d248b65390_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x55d248b65430_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x55d248b65200_0;
    %pushi/vec4 2, 0, 2;
    %cassign/vec4 v0x55d248b64f50_0;
    %jmp T_5.18;
T_5.1 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x55d248b65570_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x55d248b65100_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x55d248b654d0_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x55d248b656c0_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x55d248b65390_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x55d248b65430_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x55d248b65200_0;
    %pushi/vec4 0, 0, 2;
    %cassign/vec4 v0x55d248b64f50_0;
    %jmp T_5.18;
T_5.2 ;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x55d248b65100_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x55d248b656c0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x55d248b65390_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x55d248b65430_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x55d248b65200_0;
    %pushi/vec4 0, 0, 2;
    %cassign/vec4 v0x55d248b64f50_0;
    %jmp T_5.18;
T_5.3 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x55d248b65100_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x55d248b656c0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x55d248b65390_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x55d248b65430_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x55d248b65200_0;
    %pushi/vec4 1, 0, 2;
    %cassign/vec4 v0x55d248b64f50_0;
    %jmp T_5.18;
T_5.4 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x55d248b65570_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x55d248b65100_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x55d248b654d0_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x55d248b656c0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x55d248b65390_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x55d248b65430_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x55d248b65200_0;
    %pushi/vec4 2, 0, 2;
    %cassign/vec4 v0x55d248b64f50_0;
    %pushi/vec4 2, 0, 4;
    %cassign/vec4 v0x55d248b65030_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x55d248b652a0_0;
    %jmp T_5.18;
T_5.5 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x55d248b65570_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x55d248b65100_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x55d248b654d0_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x55d248b656c0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x55d248b65390_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x55d248b65430_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x55d248b65200_0;
    %pushi/vec4 2, 0, 2;
    %cassign/vec4 v0x55d248b64f50_0;
    %pushi/vec4 0, 0, 4;
    %cassign/vec4 v0x55d248b65030_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x55d248b652a0_0;
    %jmp T_5.18;
T_5.6 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x55d248b65570_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x55d248b65100_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x55d248b654d0_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x55d248b656c0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x55d248b65390_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x55d248b65430_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x55d248b65200_0;
    %pushi/vec4 2, 0, 2;
    %cassign/vec4 v0x55d248b64f50_0;
    %pushi/vec4 1, 0, 4;
    %cassign/vec4 v0x55d248b65030_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x55d248b652a0_0;
    %jmp T_5.18;
T_5.7 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x55d248b65570_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x55d248b65100_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x55d248b654d0_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x55d248b656c0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x55d248b65390_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x55d248b65430_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x55d248b65200_0;
    %pushi/vec4 2, 0, 2;
    %cassign/vec4 v0x55d248b64f50_0;
    %pushi/vec4 7, 0, 4;
    %cassign/vec4 v0x55d248b65030_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x55d248b652a0_0;
    %jmp T_5.18;
T_5.8 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x55d248b65570_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x55d248b65100_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x55d248b654d0_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x55d248b656c0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x55d248b65390_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x55d248b65430_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x55d248b65200_0;
    %pushi/vec4 2, 0, 2;
    %cassign/vec4 v0x55d248b64f50_0;
    %pushi/vec4 0, 0, 4;
    %cassign/vec4 v0x55d248b65030_0;
    %jmp T_5.18;
T_5.9 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x55d248b65570_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x55d248b65100_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x55d248b654d0_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x55d248b656c0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x55d248b65390_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x55d248b65430_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x55d248b65200_0;
    %pushi/vec4 2, 0, 2;
    %cassign/vec4 v0x55d248b64f50_0;
    %pushi/vec4 0, 0, 4;
    %cassign/vec4 v0x55d248b65030_0;
    %jmp T_5.18;
T_5.10 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x55d248b65570_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x55d248b65100_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x55d248b654d0_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x55d248b656c0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x55d248b65390_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x55d248b65430_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x55d248b65200_0;
    %pushi/vec4 2, 0, 2;
    %cassign/vec4 v0x55d248b64f50_0;
    %pushi/vec4 0, 0, 4;
    %cassign/vec4 v0x55d248b65030_0;
    %jmp T_5.18;
T_5.11 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x55d248b65570_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x55d248b65100_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x55d248b654d0_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x55d248b656c0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x55d248b65390_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x55d248b65430_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x55d248b65200_0;
    %pushi/vec4 2, 0, 2;
    %cassign/vec4 v0x55d248b64f50_0;
    %pushi/vec4 0, 0, 4;
    %cassign/vec4 v0x55d248b65030_0;
    %jmp T_5.18;
T_5.12 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x55d248b65570_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x55d248b65100_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x55d248b654d0_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x55d248b656c0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x55d248b65390_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x55d248b65430_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x55d248b65200_0;
    %pushi/vec4 2, 0, 2;
    %cassign/vec4 v0x55d248b64f50_0;
    %pushi/vec4 0, 0, 4;
    %cassign/vec4 v0x55d248b65030_0;
    %jmp T_5.18;
T_5.13 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x55d248b65570_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x55d248b65100_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x55d248b654d0_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x55d248b656c0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x55d248b65390_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x55d248b65430_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x55d248b65200_0;
    %pushi/vec4 2, 0, 2;
    %cassign/vec4 v0x55d248b64f50_0;
    %pushi/vec4 0, 0, 4;
    %cassign/vec4 v0x55d248b65030_0;
    %jmp T_5.18;
T_5.14 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x55d248b65570_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x55d248b65100_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x55d248b654d0_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x55d248b656c0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x55d248b65390_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x55d248b65430_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x55d248b65200_0;
    %pushi/vec4 2, 0, 2;
    %cassign/vec4 v0x55d248b64f50_0;
    %pushi/vec4 0, 0, 4;
    %cassign/vec4 v0x55d248b65030_0;
    %jmp T_5.18;
T_5.15 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x55d248b65570_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x55d248b65100_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x55d248b654d0_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x55d248b656c0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x55d248b65390_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x55d248b65430_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x55d248b65200_0;
    %pushi/vec4 2, 0, 2;
    %cassign/vec4 v0x55d248b64f50_0;
    %pushi/vec4 0, 0, 4;
    %cassign/vec4 v0x55d248b65030_0;
    %jmp T_5.18;
T_5.16 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x55d248b65570_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x55d248b65100_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x55d248b654d0_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x55d248b656c0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x55d248b65390_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x55d248b65430_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x55d248b65200_0;
    %pushi/vec4 2, 0, 2;
    %cassign/vec4 v0x55d248b64f50_0;
    %pushi/vec4 0, 0, 4;
    %cassign/vec4 v0x55d248b65030_0;
    %jmp T_5.18;
T_5.17 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x55d248b65570_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x55d248b65100_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x55d248b654d0_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x55d248b656c0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x55d248b65390_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x55d248b65430_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x55d248b65200_0;
    %pushi/vec4 2, 0, 2;
    %cassign/vec4 v0x55d248b64f50_0;
    %pushi/vec4 0, 0, 4;
    %cassign/vec4 v0x55d248b65030_0;
    %jmp T_5.18;
T_5.18 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55d248b68bd0;
T_6 ;
    %vpi_call 13 14 "$readmemb", "output.txt", v0x55d248b69500 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x55d248b68bd0;
T_7 ;
    %wait E_0x55d248b0e420;
    %load/vec4 v0x55d248b69040_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55d248b69500, 4;
    %assign/vec4 v0x55d248b68e70_0, 0;
    %load/vec4 v0x55d248b69100_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55d248b69500, 4;
    %assign/vec4 v0x55d248b68f50_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55d248b68bd0;
T_8 ;
    %wait E_0x55d248b66d70;
    %load/vec4 v0x55d248b691e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x55d248b692d0_0;
    %load/vec4 v0x55d248b693a0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d248b69500, 0, 4;
    %vpi_call 13 28 "$writememb", "output.txt", v0x55d248b69500 {0 0 0};
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55d248b45ee0;
T_9 ;
    %wait E_0x55d248b0ed70;
    %load/vec4 v0x55d248b63110_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %jmp T_9.6;
T_9.0 ;
    %load/vec4 v0x55d248b3a190_0;
    %pad/u 33;
    %load/vec4 v0x55d248b3a990_0;
    %pad/u 33;
    %and;
    %store/vec4 v0x55d248b63300_0, 0, 33;
    %jmp T_9.6;
T_9.1 ;
    %load/vec4 v0x55d248b3a190_0;
    %pad/u 33;
    %load/vec4 v0x55d248b3a990_0;
    %pad/u 33;
    %or;
    %store/vec4 v0x55d248b63300_0, 0, 33;
    %jmp T_9.6;
T_9.2 ;
    %load/vec4 v0x55d248b3a190_0;
    %pad/u 33;
    %load/vec4 v0x55d248b3a990_0;
    %pad/u 33;
    %add;
    %store/vec4 v0x55d248b63300_0, 0, 33;
    %jmp T_9.6;
T_9.3 ;
    %load/vec4 v0x55d248b3a190_0;
    %pad/u 33;
    %load/vec4 v0x55d248b3a990_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0x55d248b63300_0, 0, 33;
    %jmp T_9.6;
T_9.4 ;
    %load/vec4 v0x55d248b3a190_0;
    %load/vec4 v0x55d248b3a990_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 33;
    %store/vec4 v0x55d248b63300_0, 0, 33;
    %jmp T_9.6;
T_9.5 ;
    %load/vec4 v0x55d248b3a190_0;
    %pad/u 33;
    %load/vec4 v0x55d248b3a990_0;
    %pad/u 33;
    %or;
    %inv;
    %store/vec4 v0x55d248b63300_0, 0, 33;
    %jmp T_9.6;
T_9.6 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x55d248b63660;
T_10 ;
    %wait E_0x55d248b0eb00;
    %load/vec4 v0x55d248b63bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x55d248b639b0_0;
    %store/vec4 v0x55d248b63a90_0, 0, 4;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x55d248b638b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %jmp T_10.5;
T_10.2 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55d248b63a90_0, 0, 4;
    %jmp T_10.5;
T_10.3 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55d248b63a90_0, 0, 4;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v0x55d248b63b30_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %jmp T_10.11;
T_10.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55d248b63a90_0, 0, 4;
    %jmp T_10.11;
T_10.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55d248b63a90_0, 0, 4;
    %jmp T_10.11;
T_10.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55d248b63a90_0, 0, 4;
    %jmp T_10.11;
T_10.9 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55d248b63a90_0, 0, 4;
    %jmp T_10.11;
T_10.10 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x55d248b63a90_0, 0, 4;
    %jmp T_10.11;
T_10.11 ;
    %pop/vec4 1;
    %jmp T_10.5;
T_10.5 ;
    %pop/vec4 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x55d248b65b10;
T_11 ;
    %vpi_call 8 11 "$readmemb", "memory.txt", v0x55d248b66030 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x55d248b65b10;
T_12 ;
    %wait E_0x55d248b0e420;
    %load/vec4 v0x55d248b65f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x55d248b661c0_0;
    %pad/u 8;
    %ix/getv 3, v0x55d248b65d80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d248b66030, 0, 4;
T_12.0 ;
    %load/vec4 v0x55d248b65e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %ix/getv 4, v0x55d248b65d80_0;
    %load/vec4a v0x55d248b66030, 4;
    %pad/u 32;
    %store/vec4 v0x55d248b660d0_0, 0, 32;
T_12.2 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x55d248b24330;
T_13 ;
    %vpi_call 3 26 "$monitor", "R1: %d, R2: %d, Res: %d, Ope: %b", v0x55d248b6b3c0_0, v0x55d248b6c030_0, v0x55d248b6b880_0, v0x55d248b6bd90_0 {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x55d248b38b50;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d248b6c200_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 9 "$finish" {0 0 0};
    %end;
    .thread T_14;
    .scope S_0x55d248b38b50;
T_15 ;
    %delay 10, 0;
    %load/vec4 v0x55d248b6c200_0;
    %nor/r;
    %store/vec4 v0x55d248b6c200_0, 0, 1;
    %jmp T_15;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "tb_execution.v";
    "execution.v";
    "alu.v";
    "alu_control.v";
    "mux.v";
    "control.v";
    "data_memory.v";
    "fetch.v";
    "add.v";
    "ins_memory.v";
    "pc.v";
    "register_file.v";
    "sign_extend.v";
