DSCH 2.6h
VERSION 04/01/2005 11:26:33
BB(-5,0,520,124)
SYM  #light3c
BB(183,25,189,39)
TITLE 185 39  #light
MODEL 49
PROP                                                                                                                                                                                                            
REC(184,26,4,4,r)
VIS 1
PIN(185,40,0.000,0.000)Q1
LIG(188,31,188,26)
LIG(188,26,187,25)
LIG(184,26,184,31)
LIG(187,36,187,33)
LIG(186,36,189,36)
LIG(186,38,188,36)
LIG(187,38,189,36)
LIG(183,33,189,33)
LIG(185,33,185,40)
LIG(183,31,183,33)
LIG(189,31,183,31)
LIG(189,33,189,31)
LIG(185,25,184,26)
LIG(187,25,185,25)
FSYM
SYM  #button1
BB(-4,81,5,89)
TITLE 0 85  #button
MODEL 59
PROP                                                                                                                                                                                                            
REC(-3,82,6,6,r)
VIS 1
PIN(5,85,0.000,0.000)R
LIG(4,85,5,85)
LIG(-4,89,-4,81)
LIG(4,89,-4,89)
LIG(4,81,4,89)
LIG(-4,81,4,81)
LIG(-3,88,-3,82)
LIG(3,88,-3,88)
LIG(3,82,3,88)
LIG(-3,82,3,82)
FSYM
SYM  #light5
BB(453,15,459,29)
TITLE 455 29  #light
MODEL 49
PROP                                                                                                                                                                                                            
REC(454,16,4,4,r)
VIS 1
PIN(455,30,0.000,0.000)Q0
LIG(458,21,458,16)
LIG(458,16,457,15)
LIG(454,16,454,21)
LIG(457,26,457,23)
LIG(456,26,459,26)
LIG(456,28,458,26)
LIG(457,28,459,26)
LIG(453,23,459,23)
LIG(455,23,455,30)
LIG(453,21,453,23)
LIG(459,21,453,21)
LIG(459,23,459,21)
LIG(455,15,454,16)
LIG(457,15,455,15)
FSYM
SYM  #digit2
BB(215,0,240,35)
TITLE 215 21  #digit
MODEL 89
PROP                                                                                                                                                                                                            
REC(220,5,15,21,r)
VIS 2
PIN(220,35,0.000,0.000)digit21
PIN(225,35,0.000,0.000)digit22
PIN(230,35,0.000,0.000)digit23
PIN(235,35,0.000,0.000)digit24
LIG(215,0,215,30)
LIG(240,0,215,0)
LIG(240,30,240,0)
LIG(215,30,240,30)
LIG(220,30,220,35)
LIG(225,30,225,35)
LIG(230,30,230,35)
LIG(235,30,235,35)
FSYM
SYM  #button5
BB(-4,96,5,104)
TITLE 0 100  #button
MODEL 59
PROP                                                                                                                                                                                                            
REC(-3,97,6,6,r)
VIS 1
PIN(5,100,0.000,0.000)CLEAR
LIG(4,100,5,100)
LIG(-4,104,-4,96)
LIG(4,104,-4,104)
LIG(4,96,4,104)
LIG(-4,96,4,96)
LIG(-3,103,-3,97)
LIG(3,103,-3,103)
LIG(3,97,3,103)
LIG(-3,97,3,97)
FSYM
SYM  #FullAdder3
BB(60,10,100,50)
TITLE 70 20  #FullAdder3
MODEL 6000
PROP                                                                                                                                                                                                            
REC(65,15,30,30,r)
VIS 5
PIN(60,40,0.000,0.000)A
PIN(60,30,0.000,0.000)B
PIN(60,20,0.000,0.000)C
PIN(100,30,0.000,0.140)Sum
PIN(100,20,0.000,0.070)Carry
LIG(60,40,65,40)
LIG(60,30,65,30)
LIG(60,20,65,20)
LIG(95,30,100,30)
LIG(95,20,100,20)
LIG(65,15,65,45)
LIG(65,15,95,15)
LIG(95,15,95,45)
LIG(95,45,65,45)
VLG    module FullAdder3( A,B,C,Sum,Carry);
VLG     input A,B,C;
VLG     output Sum,Carry;
VLG     xor xor2_1(w3,A,B)
VLG     xor xor2_2(Sum,w3,C)
VLG     or or2_7(w6,A,B)
VLG     and and2_8(w7,B,A)
VLG     and and2_9(w8,w6,C)
VLG     or or2_10(Carry,w7,w8)
VLG    endmodule
FSYM
SYM  #clock1
BB(-5,112,10,118)
TITLE 0 115  #clock
MODEL 69
PROP   20.000 20.000                                                                                                                                                                                                        
REC(-3,113,6,4,r)
VIS 1
PIN(10,115,1.000,0.140)Clock
LIG(5,115,10,115)
LIG(0,113,-2,113)
LIG(4,113,2,113)
LIG(5,112,5,118)
LIG(-5,118,-5,112)
LIG(0,117,0,113)
LIG(2,113,2,117)
LIG(2,117,0,117)
LIG(-2,117,-4,117)
LIG(-2,113,-2,117)
LIG(5,118,-5,118)
LIG(5,112,-5,112)
FSYM
SYM  #FullAdder3
BB(60,55,100,95)
TITLE 70 65  #FullAdder3
MODEL 6000
PROP                                                                                                                                                                                                            
REC(65,60,30,30,r)
VIS 5
PIN(60,85,0.000,0.000)A
PIN(60,75,0.000,0.000)B
PIN(60,65,0.000,0.000)C
PIN(100,75,0.000,0.140)Sum
PIN(100,65,0.000,0.280)Carry
LIG(60,85,65,85)
LIG(60,75,65,75)
LIG(60,65,65,65)
LIG(95,75,100,75)
LIG(95,65,100,65)
LIG(65,60,65,90)
LIG(65,60,95,60)
LIG(95,60,95,90)
LIG(95,90,65,90)
VLG    module FullAdder3( A,B,C,Sum,Carry);
VLG     input A,B,C;
VLG     output Sum,Carry;
VLG     xor xor2_1(w3,A,B)
VLG     xor xor2_2(Sum,w3,C)
VLG     or or2_7(w6,A,B)
VLG     and and2_8(w7,B,A)
VLG     and and2_9(w8,w6,C)
VLG     or or2_10(Carry,w7,w8)
VLG    endmodule
FSYM
SYM  #light3
BB(183,70,189,84)
TITLE 185 84  #light
MODEL 49
PROP                                                                                                                                                                                                            
REC(184,71,4,4,r)
VIS 1
PIN(185,85,0.000,0.000)Q0
LIG(188,76,188,71)
LIG(188,71,187,70)
LIG(184,71,184,76)
LIG(187,81,187,78)
LIG(186,81,189,81)
LIG(186,83,188,81)
LIG(187,83,189,81)
LIG(183,78,189,78)
LIG(185,78,185,85)
LIG(183,76,183,78)
LIG(189,76,183,76)
LIG(189,78,189,76)
LIG(185,70,184,71)
LIG(187,70,185,70)
FSYM
SYM  #dreg18
BB(135,70,165,95)
TITLE 147 78  #dreg
MODEL 860
PROP                                                                                                                                                                                                            
REC(110,60,0,0,r)
VIS 5
PIN(135,75,0.000,0.000)D
PIN(135,85,0.000,0.000)RST
PIN(150,95,0.000,0.000)H
PIN(165,85,0.080,0.280)Q
PIN(165,75,0.080,0.000)nQ
LIG(135,85,140,85)
LIG(135,75,140,75)
LIG(150,95,150,90)
LIG(160,85,165,85)
LIG(160,75,165,75)
LIG(160,90,140,90)
LIG(160,70,160,90)
LIG(140,70,160,70)
LIG(140,90,140,70)
LIG(149,90,150,88)
LIG(150,88,151,90)
VLG       module dreg(D,RST,H,Q,nQ);
VLG        input D,RST,H;
VLG        output Q,nQ;
VLG       endmodule
FSYM
SYM  #dreg19
BB(135,25,165,50)
TITLE 147 33  #dreg
MODEL 860
PROP                                                                                                                                                                                                            
REC(110,15,0,0,r)
VIS 5
PIN(135,30,0.000,0.000)D
PIN(135,40,0.000,0.000)RST
PIN(150,50,0.000,0.000)H
PIN(165,40,0.080,0.280)Q
PIN(165,30,0.080,0.000)nQ
LIG(135,40,140,40)
LIG(135,30,140,30)
LIG(150,50,150,45)
LIG(160,40,165,40)
LIG(160,30,165,30)
LIG(160,45,140,45)
LIG(160,25,160,45)
LIG(140,25,160,25)
LIG(140,45,140,25)
LIG(149,45,150,43)
LIG(150,43,151,45)
VLG       module dreg(D,RST,H,Q,nQ);
VLG        input D,RST,H;
VLG        output Q,nQ;
VLG       endmodule
FSYM
SYM  #dreg20
BB(320,65,350,90)
TITLE 332 73  #dreg
MODEL 860
PROP                                                                                                                                                                                                            
REC(295,55,0,0,r)
VIS 5
PIN(320,70,0.000,0.000)D
PIN(320,80,0.000,0.000)RST
PIN(335,90,0.000,0.000)H
PIN(350,80,0.120,0.210)Q
PIN(350,70,0.120,0.070)nQ
LIG(320,80,325,80)
LIG(320,70,325,70)
LIG(335,90,335,89)
LIG(335,87,335,87)
LIG(345,80,350,80)
LIG(345,70,350,70)
LIG(345,85,325,85)
LIG(345,65,345,85)
LIG(325,65,345,65)
LIG(325,85,325,65)
LIG(334,85,335,83)
LIG(335,83,336,85)
VLG       module dreg(D,RST,H,Q,nQ);
VLG        input D,RST,H;
VLG        output Q,nQ;
VLG       endmodule
FSYM
SYM  #dreg21
BB(480,75,510,100)
TITLE 492 83  #dreg
MODEL 860
PROP                                                                                                                                                                                                            
REC(455,65,0,0,r)
VIS 5
PIN(480,80,0.000,0.000)D
PIN(480,90,0.000,0.000)RST
PIN(495,100,0.000,0.000)H
PIN(510,90,0.120,0.210)Q
PIN(510,80,0.120,0.000)nQ
LIG(480,90,485,90)
LIG(480,80,485,80)
LIG(495,100,495,99)
LIG(495,97,495,97)
LIG(505,90,510,90)
LIG(505,80,510,80)
LIG(505,95,485,95)
LIG(505,75,505,95)
LIG(485,75,505,75)
LIG(485,95,485,75)
LIG(494,95,495,93)
LIG(495,93,496,95)
VLG       module dreg(D,RST,H,Q,nQ);
VLG        input D,RST,H;
VLG        output Q,nQ;
VLG       endmodule
FSYM
SYM  #inv
BB(445,70,480,90)
TITLE 460 80  #~
MODEL 101
PROP                                                                                                                                                                                                            
REC(445,135,0,0,)
VIS 0
PIN(445,80,0.000,0.000)in
PIN(480,80,0.030,0.070)out
LIG(445,80,455,80)
LIG(455,70,455,90)
LIG(455,70,470,80)
LIG(455,90,470,80)
LIG(472,80,472,80)
LIG(474,80,480,80)
VLG   not not1(out,in);
FSYM
SYM  #digit1
BB(480,0,505,35)
TITLE 480 21  #digit
MODEL 89
PROP                                                                                                                                                                                                            
REC(485,5,15,21,r)
VIS 2
PIN(485,35,0.000,0.000)digit11
PIN(490,35,0.000,0.000)digit12
PIN(495,35,0.000,0.000)digit13
PIN(500,35,0.000,0.000)digit14
LIG(480,0,480,30)
LIG(505,0,480,0)
LIG(505,30,505,0)
LIG(480,30,505,30)
LIG(485,30,485,35)
LIG(490,30,490,35)
LIG(495,30,495,35)
LIG(500,30,500,35)
FSYM
SYM  #button1
BB(291,41,300,49)
TITLE 295 45  #button
MODEL 59
PROP                                                                                                                                                                                                            
REC(292,42,6,6,r)
VIS 1
PIN(300,45,0.000,0.000)R
LIG(299,45,300,45)
LIG(291,49,291,41)
LIG(299,49,291,49)
LIG(299,41,299,49)
LIG(291,41,299,41)
LIG(292,48,292,42)
LIG(298,48,292,48)
LIG(298,42,298,48)
LIG(292,42,298,42)
FSYM
SYM  #clock1
BB(290,102,305,108)
TITLE 295 105  #clock
MODEL 69
PROP   20.000 20.000                                                                                                                                                                                                        
REC(292,103,6,4,r)
VIS 1
PIN(305,105,1.500,0.140)CLOCK
LIG(300,105,305,105)
LIG(295,103,293,103)
LIG(299,103,297,103)
LIG(300,102,300,108)
LIG(290,108,290,102)
LIG(295,107,295,103)
LIG(297,103,297,107)
LIG(297,107,295,107)
LIG(293,107,291,107)
LIG(293,103,293,107)
LIG(300,108,290,108)
LIG(300,102,290,102)
FSYM
SYM  #button2
BB(291,116,300,124)
TITLE 295 120  #button
MODEL 59
PROP                                                                                                                                                                                                            
REC(292,117,6,6,r)
VIS 1
PIN(300,120,0.000,0.000)CLEAR
LIG(299,120,300,120)
LIG(291,124,291,116)
LIG(299,124,291,124)
LIG(299,116,299,124)
LIG(291,116,299,116)
LIG(292,123,292,117)
LIG(298,123,292,123)
LIG(298,117,298,123)
LIG(292,117,298,117)
FSYM
SYM  #xor2
BB(410,70,445,90)
TITLE 427 80  #^
MODEL 602
PROP                                                                                                                                                                                                            
REC(445,140,0,0,)
VIS 0
PIN(410,75,0.000,0.000)a
PIN(410,85,0.000,0.000)b
PIN(445,80,0.090,0.070)out
LIG(418,87,414,90)
LIG(422,87,418,90)
LIG(438,80,445,80)
LIG(437,82,434,86)
LIG(438,80,437,82)
LIG(437,78,438,80)
LIG(434,74,437,78)
LIG(429,71,434,74)
LIG(434,86,429,89)
LIG(429,89,418,90)
LIG(418,70,429,71)
LIG(424,83,422,87)
LIG(418,70,422,73)
LIG(422,73,424,77)
LIG(424,77,425,80)
LIG(425,80,424,83)
LIG(414,70,418,73)
LIG(418,73,420,77)
LIG(420,77,421,80)
LIG(421,80,420,83)
LIG(420,83,418,87)
LIG(410,75,419,75)
LIG(410,85,419,85)
VLG   xor xor2(out,a,b);
FSYM
SYM  #xor2
BB(375,75,410,95)
TITLE 392 85  #^
MODEL 602
PROP                                                                                                                                                                                                            
REC(445,135,0,0,)
VIS 0
PIN(375,80,0.000,0.000)a
PIN(375,90,0.000,0.000)b
PIN(410,85,0.090,0.070)out
LIG(383,92,379,95)
LIG(387,92,383,95)
LIG(403,85,410,85)
LIG(402,87,399,91)
LIG(403,85,402,87)
LIG(402,83,403,85)
LIG(399,79,402,83)
LIG(394,76,399,79)
LIG(399,91,394,94)
LIG(394,94,383,95)
LIG(383,75,394,76)
LIG(389,88,387,92)
LIG(383,75,387,78)
LIG(387,78,389,82)
LIG(389,82,390,85)
LIG(390,85,389,88)
LIG(379,75,383,78)
LIG(383,78,385,82)
LIG(385,82,386,85)
LIG(386,85,385,88)
LIG(385,88,383,92)
LIG(375,80,384,80)
LIG(375,90,384,90)
VLG   xor xor2(out,a,b);
FSYM
SYM  #light4
BB(428,15,434,29)
TITLE 430 29  #light
MODEL 49
PROP                                                                                                                                                                                                            
REC(429,16,4,4,r)
VIS 1
PIN(430,30,0.000,0.000)Q1
LIG(433,21,433,16)
LIG(433,16,432,15)
LIG(429,16,429,21)
LIG(432,26,432,23)
LIG(431,26,434,26)
LIG(431,28,433,26)
LIG(432,28,434,26)
LIG(428,23,434,23)
LIG(430,23,430,30)
LIG(428,21,428,23)
LIG(434,21,428,21)
LIG(434,23,434,21)
LIG(430,15,429,16)
LIG(432,15,430,15)
FSYM
SYM  #inv
BB(10,20,45,40)
TITLE 25 30  #~
MODEL 101
PROP                                                                                                                                                                                                           
REC(20,-5,0,0,)
VIS 0
PIN(10,30,0.000,0.000)in
PIN(45,30,0.030,0.420)out
LIG(10,30,20,30)
LIG(20,20,20,40)
LIG(20,20,35,30)
LIG(20,40,35,30)
LIG(37,30,37,30)
LIG(39,30,45,30)
VLG  not not1(out,in);
FSYM
CNC(170 85)
CNC(170 40)
CNC(495 45)
CNC(130 95)
CNC(125 85)
CNC(365 80)
CNC(335 105)
CNC(320 120)
CNC(455 40)
CNC(10 85)
CNC(50 30)
LIG(130,50,150,50)
LIG(430,45,430,30)
LIG(170,10,60,10)
LIG(5,85,10,85)
LIG(230,35,230,40)
LIG(495,45,430,45)
LIG(100,30,135,30)
LIG(10,115,130,115)
LIG(130,115,130,95)
LIG(100,50,100,65)
LIG(60,10,60,20)
LIG(5,100,125,100)
LIG(170,40,170,10)
LIG(165,40,170,40)
LIG(125,40,125,85)
LIG(235,35,235,85)
LIG(125,40,135,40)
LIG(455,40,500,40)
LIG(170,40,230,40)
LIG(100,50,55,50)
LIG(50,30,60,30)
LIG(60,55,60,65)
LIG(100,75,135,75)
LIG(55,40,60,40)
LIG(130,95,150,95)
LIG(130,95,130,50)
LIG(125,100,125,85)
LIG(125,85,135,85)
LIG(165,85,170,85)
LIG(170,85,170,55)
LIG(60,55,170,55)
LIG(55,50,55,40)
LIG(170,85,235,85)
LIG(45,30,50,30)
LIG(510,90,510,115)
LIG(510,115,375,115)
LIG(495,35,495,45)
LIG(350,80,365,80)
LIG(520,90,520,45)
LIG(375,90,375,115)
LIG(350,70,350,55)
LIG(350,55,320,55)
LIG(320,55,320,70)
LIG(335,90,335,105)
LIG(495,100,495,105)
LIG(305,105,335,105)
LIG(320,120,480,120)
LIG(320,80,320,120)
LIG(480,90,480,120)
LIG(300,120,320,120)
LIG(335,105,495,105)
LIG(365,80,365,40)
LIG(520,45,495,45)
LIG(365,40,455,40)
LIG(500,40,500,35)
LIG(510,90,520,90)
LIG(300,45,410,45)
LIG(365,80,375,80)
LIG(410,45,410,75)
LIG(455,30,455,40)
LIG(10,85,60,85)
LIG(60,75,50,75)
LIG(50,75,50,30)
LIG(10,30,10,85)
FFIG C:\Muchlas\Kuliah\digital\buku sistem digital\COUN_SYN_UPDOWN.sch
