git clone --depth 1 --no-tags https://github.com/soujanyalohanathen/HDL_TrafficController.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584490257
git clone --depth 1 --no-tags https://github.com/debashish101tech/Pipelined_Register_ALU_Memory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584573745
git clone --depth 1 --no-tags https://github.com/apahm/eth_subsystem.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/585612151
git clone --depth 1 --no-tags https://github.com/cheyi091/computer-architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/583940497
git clone --depth 1 --no-tags https://github.com/kakaricardo2008/caravel_nhanle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/583952402
git clone --depth 1 --no-tags https://github.com/Owlbearpig/TL2-FPGA-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584380373
git clone --depth 1 --no-tags https://github.com/ryanycs/snake-game-in-FPGA-using-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586796528
git clone --depth 1 --no-tags https://github.com/RafikYacoub/risc-v-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/589207355
git clone --depth 1 --no-tags https://github.com/TimothyGeissler/FullAdder-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/589681651
git clone --depth 1 --no-tags https://github.com/azwefabless/AZW-test-project-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/585265843
git clone --depth 1 --no-tags https://github.com/0abhinav007/seven-segment-display.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/585281109
git clone --depth 1 --no-tags https://github.com/NCKU-CAID/IC_Contest_Grad_Final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/588498076
git clone --depth 1 --no-tags https://github.com/andrijastt/VLSI-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/585964794
git clone --depth 1 --no-tags https://github.com/bishalmondal001/8-bit-Microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586225515
git clone --depth 1 --no-tags https://github.com/KohakuBlueleaf/NNUE_acceleration_circuit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/588169681
git clone --depth 1 --no-tags https://github.com/ShayanGhalehdar/MIPS-Architecture-single_cycle-and-multi_cycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/587036933
git clone --depth 1 --no-tags https://github.com/vikasbansal97/ThreeLevelUnsignedPipelineMultiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586993398
git clone --depth 1 --no-tags https://github.com/wyx0russ/RUSS_repository.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586741584
git clone --depth 1 --no-tags https://github.com/usman479/32bit_priority_encoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586519844
git clone --depth 1 --no-tags https://github.com/AbdelrahmanKhaled826/4bit_adder_subtractor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/585648152
git clone --depth 1 --no-tags https://github.com/EmineKamar/fpga-grayscale-rgb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/585689045
git clone --depth 1 --no-tags https://github.com/HaoWen46/Pipelined_RISCV_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/585792788
git clone --depth 1 --no-tags https://github.com/HakeemOS/SlowClocks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/589399788
git clone --depth 1 --no-tags https://github.com/vovazaichenko22/mathlab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/589782675
git clone --depth 1 --no-tags https://github.com/Karadzov00/VLSI-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586979994
git clone --depth 1 --no-tags https://github.com/KuoTingYi/FPGA--Final_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586964363
git clone --depth 1 --no-tags https://github.com/Gawlas/digital-electronics-lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/588757533
git clone --depth 1 --no-tags https://github.com/cGandom/Handwritten-Digit-Detection.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584739070
git clone --depth 1 --no-tags https://github.com/emilwandersen/codea3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584351807
git clone --depth 1 --no-tags https://github.com/farooqakhtar/One_Hz_Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584634296
git clone --depth 1 --no-tags https://github.com/hemahawas/Computer_Architecture_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/585702828
git clone --depth 1 --no-tags https://github.com/Wandering-Li/double-elevator-control.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/585661928
git clone --depth 1 --no-tags https://github.com/kareem62/computer-architecture-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/585663432
git clone --depth 1 --no-tags https://github.com/khushi18640/FPGA-PROGRAMS-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586252292
git clone --depth 1 --no-tags https://github.com/suhanimitra/EC311Lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586388524
git clone --depth 1 --no-tags https://github.com/alithegreat74/MIPS-CPU-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/583860979
git clone --depth 1 --no-tags https://github.com/crt-cyy/axi_stream_insert_header.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584192422
git clone --depth 1 --no-tags https://github.com/zmf17/Digital-IC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584330219
git clone --depth 1 --no-tags https://github.com/Udesh245/Vending-machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584074676
git clone --depth 1 --no-tags https://github.com/zhangchengkai/CPU_submit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584092353
git clone --depth 1 --no-tags https://github.com/MeghaAgarwal1/FIFO_TB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/585395772
git clone --depth 1 --no-tags https://github.com/Big-Hugh/HDLBits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/585555604
git clone --depth 1 --no-tags https://github.com/mrezaee39/ECHO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586666541
git clone --depth 1 --no-tags https://github.com/KAOZUOI/CarSimulation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586561408
git clone --depth 1 --no-tags https://github.com/juhiyon/spi_slave.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586693371
git clone --depth 1 --no-tags https://github.com/oguznrl/SimonChiper.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/587861338
git clone --depth 1 --no-tags https://github.com/dylanhans/cpuDesignEngineering_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/587089362
git clone --depth 1 --no-tags https://github.com/dandeandean/Mips-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/587050927
git clone --depth 1 --no-tags https://github.com/burakkececi/mips-processor-lite-32bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/588643858
git clone --depth 1 --no-tags https://github.com/ESN2022/SACCO_Lab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/585159106
git clone --depth 1 --no-tags https://github.com/luk1684tw/HDLBits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/585191580
git clone --depth 1 --no-tags https://github.com/saran18/8-bit-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584692332
git clone --depth 1 --no-tags https://github.com/alibahmanyar/verilog_adder_multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584810400
git clone --depth 1 --no-tags https://github.com/xmyang100/FPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584646778
git clone --depth 1 --no-tags https://github.com/narada98/trafficlight-controller-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584785092
git clone --depth 1 --no-tags https://github.com/DhamuDynamic/GCD-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586488013
git clone --depth 1 --no-tags https://github.com/MahboobMMonza/Verilog-Simple-Combination-Lock-FSM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586454228
git clone --depth 1 --no-tags https://github.com/NimmakayalaSudha/Google-Dinosaur-game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/587836781
git clone --depth 1 --no-tags https://github.com/AhmadUrabi/CompArchProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/587488492
git clone --depth 1 --no-tags https://github.com/donanana/FPGA_game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/587576799
git clone --depth 1 --no-tags https://github.com/tbudge/SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586971785
git clone --depth 1 --no-tags https://github.com/lsy1205/Verilog_Final_public.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/588179586
git clone --depth 1 --no-tags https://github.com/John-Steve-C/riscv_cpu_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/583872877
git clone --depth 1 --no-tags https://github.com/ArslanNustian/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584131061
git clone --depth 1 --no-tags https://github.com/mlisu/Embevity.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584241438
git clone --depth 1 --no-tags https://github.com/lahiruakmeemana/TrafficLightController.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584452831
git clone --depth 1 --no-tags https://github.com/AmmarMo123/CPU-in-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584013555
git clone --depth 1 --no-tags https://github.com/charlieee2010/Trafficlight.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/587448314
git clone --depth 1 --no-tags https://github.com/charlieee2010/100DaysOfRTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/587251822
git clone --depth 1 --no-tags https://github.com/eva445/team1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586784311
git clone --depth 1 --no-tags https://github.com/ESN2022/MILLION_Lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/589461344
git clone --depth 1 --no-tags https://github.com/happy42779/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/589408925
git clone --depth 1 --no-tags https://github.com/ESN2022/LOUGHLIMI_Lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/588531309
git clone --depth 1 --no-tags https://github.com/NoakLiu/CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/587905071
git clone --depth 1 --no-tags https://github.com/QChencq/Hardware_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584740978
git clone --depth 1 --no-tags https://github.com/andrastantos/brew-open-silicon.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/589395370
git clone --depth 1 --no-tags https://github.com/kohiblancaj/Clock-With-Alarm-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/589115600
git clone --depth 1 --no-tags https://github.com/qwuang/openwifi-hw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/588953123
git clone --depth 1 --no-tags https://github.com/learn-cocotb/assignment-1-xor-verification-trisha2915.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/589166297
git clone --depth 1 --no-tags https://github.com/shubhamgarg1299/Full_Adder_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584305865
git clone --depth 1 --no-tags https://github.com/jdclav/RISCV-learning.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584469647
git clone --depth 1 --no-tags https://github.com/segin-GH/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/585762831
git clone --depth 1 --no-tags https://github.com/hashing-cell/CPEN311-Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/585803234
git clone --depth 1 --no-tags https://github.com/Mohammadbadawi01/N_bit_shiftRegister.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/585710808
git clone --depth 1 --no-tags https://github.com/ESN2022/SACCO_Lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/588466773
git clone --depth 1 --no-tags https://github.com/shashankholla/vortex_assignment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/588763290
git clone --depth 1 --no-tags https://github.com/oicq2009/FGPA_Development.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/585157067
git clone --depth 1 --no-tags https://github.com/sinhuyeonjun/hyeon-jun.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/585031526
git clone --depth 1 --no-tags https://github.com/juhiyon/digital_clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586691875
git clone --depth 1 --no-tags https://github.com/juhiyon/uart_transmitter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586691403
git clone --depth 1 --no-tags https://github.com/yeahxun/fucking-CNN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586778399
git clone --depth 1 --no-tags https://github.com/yusufnageye/Seatbelt-sensor-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586646843
