// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _array_mul_HH_
#define _array_mul_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "AddWeighted.h"
#include "Mul.h"
#include "AXIvideo2Mat.h"
#include "Mat2AXIvideo.h"
#include "Split.h"
#include "fifo_w64_d4_A.h"

namespace ap_rtl {

struct array_mul : public sc_module {
    // Port declarations 71
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<128> > img_src1_axi_V_data_V_dout;
    sc_in< sc_logic > img_src1_axi_V_data_V_empty_n;
    sc_out< sc_logic > img_src1_axi_V_data_V_read;
    sc_in< sc_lv<16> > img_src1_axi_V_keep_V_dout;
    sc_in< sc_logic > img_src1_axi_V_keep_V_empty_n;
    sc_out< sc_logic > img_src1_axi_V_keep_V_read;
    sc_in< sc_lv<16> > img_src1_axi_V_strb_V_dout;
    sc_in< sc_logic > img_src1_axi_V_strb_V_empty_n;
    sc_out< sc_logic > img_src1_axi_V_strb_V_read;
    sc_in< sc_lv<1> > img_src1_axi_V_user_V_dout;
    sc_in< sc_logic > img_src1_axi_V_user_V_empty_n;
    sc_out< sc_logic > img_src1_axi_V_user_V_read;
    sc_in< sc_lv<1> > img_src1_axi_V_last_V_dout;
    sc_in< sc_logic > img_src1_axi_V_last_V_empty_n;
    sc_out< sc_logic > img_src1_axi_V_last_V_read;
    sc_in< sc_lv<1> > img_src1_axi_V_id_V_dout;
    sc_in< sc_logic > img_src1_axi_V_id_V_empty_n;
    sc_out< sc_logic > img_src1_axi_V_id_V_read;
    sc_in< sc_lv<1> > img_src1_axi_V_dest_V_dout;
    sc_in< sc_logic > img_src1_axi_V_dest_V_empty_n;
    sc_out< sc_logic > img_src1_axi_V_dest_V_read;
    sc_in< sc_lv<128> > img_src2_axi_V_data_V_dout;
    sc_in< sc_logic > img_src2_axi_V_data_V_empty_n;
    sc_out< sc_logic > img_src2_axi_V_data_V_read;
    sc_in< sc_lv<16> > img_src2_axi_V_keep_V_dout;
    sc_in< sc_logic > img_src2_axi_V_keep_V_empty_n;
    sc_out< sc_logic > img_src2_axi_V_keep_V_read;
    sc_in< sc_lv<16> > img_src2_axi_V_strb_V_dout;
    sc_in< sc_logic > img_src2_axi_V_strb_V_empty_n;
    sc_out< sc_logic > img_src2_axi_V_strb_V_read;
    sc_in< sc_lv<1> > img_src2_axi_V_user_V_dout;
    sc_in< sc_logic > img_src2_axi_V_user_V_empty_n;
    sc_out< sc_logic > img_src2_axi_V_user_V_read;
    sc_in< sc_lv<1> > img_src2_axi_V_last_V_dout;
    sc_in< sc_logic > img_src2_axi_V_last_V_empty_n;
    sc_out< sc_logic > img_src2_axi_V_last_V_read;
    sc_in< sc_lv<1> > img_src2_axi_V_id_V_dout;
    sc_in< sc_logic > img_src2_axi_V_id_V_empty_n;
    sc_out< sc_logic > img_src2_axi_V_id_V_read;
    sc_in< sc_lv<1> > img_src2_axi_V_dest_V_dout;
    sc_in< sc_logic > img_src2_axi_V_dest_V_empty_n;
    sc_out< sc_logic > img_src2_axi_V_dest_V_read;
    sc_out< sc_lv<128> > img_result_axi_V_data_V_din;
    sc_in< sc_logic > img_result_axi_V_data_V_full_n;
    sc_out< sc_logic > img_result_axi_V_data_V_write;
    sc_out< sc_lv<16> > img_result_axi_V_keep_V_din;
    sc_in< sc_logic > img_result_axi_V_keep_V_full_n;
    sc_out< sc_logic > img_result_axi_V_keep_V_write;
    sc_out< sc_lv<16> > img_result_axi_V_strb_V_din;
    sc_in< sc_logic > img_result_axi_V_strb_V_full_n;
    sc_out< sc_logic > img_result_axi_V_strb_V_write;
    sc_out< sc_lv<1> > img_result_axi_V_user_V_din;
    sc_in< sc_logic > img_result_axi_V_user_V_full_n;
    sc_out< sc_logic > img_result_axi_V_user_V_write;
    sc_out< sc_lv<1> > img_result_axi_V_last_V_din;
    sc_in< sc_logic > img_result_axi_V_last_V_full_n;
    sc_out< sc_logic > img_result_axi_V_last_V_write;
    sc_out< sc_lv<1> > img_result_axi_V_id_V_din;
    sc_in< sc_logic > img_result_axi_V_id_V_full_n;
    sc_out< sc_logic > img_result_axi_V_id_V_write;
    sc_out< sc_lv<1> > img_result_axi_V_dest_V_din;
    sc_in< sc_logic > img_result_axi_V_dest_V_full_n;
    sc_out< sc_logic > img_result_axi_V_dest_V_write;
    sc_in< sc_lv<32> > rows;
    sc_in< sc_lv<32> > cols;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    array_mul(sc_module_name name);
    SC_HAS_PROCESS(array_mul);

    ~array_mul();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    AddWeighted* grp_AddWeighted_fu_268;
    Mul* grp_Mul_fu_277;
    Mul* grp_Mul_fu_286;
    AXIvideo2Mat* grp_AXIvideo2Mat_fu_295;
    Mat2AXIvideo* grp_Mat2AXIvideo_fu_326;
    Split* grp_Split_fu_348;
    fifo_w64_d4_A* img1_data_stream_0_s_fifo_U;
    fifo_w64_d4_A* img1_data_stream_1_s_fifo_U;
    fifo_w64_d4_A* img2_data_stream_0_s_fifo_U;
    fifo_w64_d4_A* img2_data_stream_1_s_fifo_U;
    fifo_w64_d4_A* img1_Re_data_stream_s_fifo_U;
    fifo_w64_d4_A* img1_Im_data_stream_s_fifo_U;
    fifo_w64_d4_A* img2_Re_data_stream_s_fifo_U;
    fifo_w64_d4_A* img2_Im_data_stream_s_fifo_U;
    fifo_w64_d4_A* img_result_data_stre_fifo_U;
    fifo_w64_d4_A* img_result_data_stre_1_fifo_U;
    fifo_w64_d4_A* img_result1_data_str_fifo_U;
    fifo_w64_d4_A* img_result2_data_str_fifo_U;
    fifo_w64_d4_A* img_result3_data_str_fifo_U;
    fifo_w64_d4_A* img_result4_data_str_fifo_U;
    fifo_w64_d4_A* img_result5_data_str_fifo_U;
    fifo_w64_d4_A* img_result6_data_str_fifo_U;
    sc_signal< sc_lv<16> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<32> > t_V_1_reg_257;
    sc_signal< sc_lv<1> > exitcond4_i_fu_358_p2;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_lv<32> > i_V_fu_363_p2;
    sc_signal< sc_lv<32> > i_V_reg_504;
    sc_signal< sc_lv<1> > exitcond_i_fu_369_p2;
    sc_signal< sc_lv<1> > exitcond_i_reg_509;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter0;
    sc_signal< sc_lv<64> > img_result5_data_str_dout;
    sc_signal< sc_logic > img_result5_data_str_empty_n;
    sc_signal< sc_logic > img_result5_data_str_read;
    sc_signal< sc_lv<64> > img_result6_data_str_dout;
    sc_signal< sc_logic > img_result6_data_str_empty_n;
    sc_signal< sc_logic > img_result6_data_str_read;
    sc_signal< sc_logic > img_result_data_stre_full_n;
    sc_signal< sc_logic > img_result_data_stre_write;
    sc_signal< sc_logic > img_result_data_stre_1_full_n;
    sc_signal< sc_logic > img_result_data_stre_1_write;
    sc_signal< bool > ap_block_state15_pp0_stage0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<32> > j_V_fu_374_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state14;
    sc_signal< sc_logic > grp_AddWeighted_fu_268_ap_start;
    sc_signal< sc_logic > grp_AddWeighted_fu_268_ap_done;
    sc_signal< sc_logic > grp_AddWeighted_fu_268_ap_idle;
    sc_signal< sc_logic > grp_AddWeighted_fu_268_ap_ready;
    sc_signal< sc_lv<64> > grp_AddWeighted_fu_268_src1_data_stream_V_dout;
    sc_signal< sc_logic > grp_AddWeighted_fu_268_src1_data_stream_V_empty_n;
    sc_signal< sc_logic > grp_AddWeighted_fu_268_src1_data_stream_V_read;
    sc_signal< sc_lv<64> > grp_AddWeighted_fu_268_src2_data_stream_V_dout;
    sc_signal< sc_logic > grp_AddWeighted_fu_268_src2_data_stream_V_empty_n;
    sc_signal< sc_logic > grp_AddWeighted_fu_268_src2_data_stream_V_read;
    sc_signal< sc_lv<64> > grp_AddWeighted_fu_268_dst_data_stream_V_din;
    sc_signal< sc_logic > grp_AddWeighted_fu_268_dst_data_stream_V_full_n;
    sc_signal< sc_logic > grp_AddWeighted_fu_268_dst_data_stream_V_write;
    sc_signal< sc_logic > grp_Mul_fu_277_ap_start;
    sc_signal< sc_logic > grp_Mul_fu_277_ap_done;
    sc_signal< sc_logic > grp_Mul_fu_277_ap_idle;
    sc_signal< sc_logic > grp_Mul_fu_277_ap_ready;
    sc_signal< sc_logic > grp_Mul_fu_277_src1_data_stream_V_read;
    sc_signal< sc_lv<64> > grp_Mul_fu_277_src2_data_stream_V_dout;
    sc_signal< sc_logic > grp_Mul_fu_277_src2_data_stream_V_empty_n;
    sc_signal< sc_logic > grp_Mul_fu_277_src2_data_stream_V_read;
    sc_signal< sc_lv<64> > grp_Mul_fu_277_dst_data_stream_V_din;
    sc_signal< sc_logic > grp_Mul_fu_277_dst_data_stream_V_full_n;
    sc_signal< sc_logic > grp_Mul_fu_277_dst_data_stream_V_write;
    sc_signal< sc_logic > grp_Mul_fu_286_ap_start;
    sc_signal< sc_logic > grp_Mul_fu_286_ap_done;
    sc_signal< sc_logic > grp_Mul_fu_286_ap_idle;
    sc_signal< sc_logic > grp_Mul_fu_286_ap_ready;
    sc_signal< sc_logic > grp_Mul_fu_286_src1_data_stream_V_read;
    sc_signal< sc_lv<64> > grp_Mul_fu_286_src2_data_stream_V_dout;
    sc_signal< sc_logic > grp_Mul_fu_286_src2_data_stream_V_empty_n;
    sc_signal< sc_logic > grp_Mul_fu_286_src2_data_stream_V_read;
    sc_signal< sc_lv<64> > grp_Mul_fu_286_dst_data_stream_V_din;
    sc_signal< sc_logic > grp_Mul_fu_286_dst_data_stream_V_full_n;
    sc_signal< sc_logic > grp_Mul_fu_286_dst_data_stream_V_write;
    sc_signal< sc_logic > grp_AXIvideo2Mat_fu_295_ap_start;
    sc_signal< sc_logic > grp_AXIvideo2Mat_fu_295_ap_done;
    sc_signal< sc_logic > grp_AXIvideo2Mat_fu_295_ap_idle;
    sc_signal< sc_logic > grp_AXIvideo2Mat_fu_295_ap_ready;
    sc_signal< sc_lv<128> > grp_AXIvideo2Mat_fu_295_AXI_video_strm_V_data_V_dout;
    sc_signal< sc_logic > grp_AXIvideo2Mat_fu_295_AXI_video_strm_V_data_V_empty_n;
    sc_signal< sc_logic > grp_AXIvideo2Mat_fu_295_AXI_video_strm_V_data_V_read;
    sc_signal< sc_lv<16> > grp_AXIvideo2Mat_fu_295_AXI_video_strm_V_keep_V_dout;
    sc_signal< sc_logic > grp_AXIvideo2Mat_fu_295_AXI_video_strm_V_keep_V_empty_n;
    sc_signal< sc_logic > grp_AXIvideo2Mat_fu_295_AXI_video_strm_V_keep_V_read;
    sc_signal< sc_lv<16> > grp_AXIvideo2Mat_fu_295_AXI_video_strm_V_strb_V_dout;
    sc_signal< sc_logic > grp_AXIvideo2Mat_fu_295_AXI_video_strm_V_strb_V_empty_n;
    sc_signal< sc_logic > grp_AXIvideo2Mat_fu_295_AXI_video_strm_V_strb_V_read;
    sc_signal< sc_lv<1> > grp_AXIvideo2Mat_fu_295_AXI_video_strm_V_user_V_dout;
    sc_signal< sc_logic > grp_AXIvideo2Mat_fu_295_AXI_video_strm_V_user_V_empty_n;
    sc_signal< sc_logic > grp_AXIvideo2Mat_fu_295_AXI_video_strm_V_user_V_read;
    sc_signal< sc_lv<1> > grp_AXIvideo2Mat_fu_295_AXI_video_strm_V_last_V_dout;
    sc_signal< sc_logic > grp_AXIvideo2Mat_fu_295_AXI_video_strm_V_last_V_empty_n;
    sc_signal< sc_logic > grp_AXIvideo2Mat_fu_295_AXI_video_strm_V_last_V_read;
    sc_signal< sc_lv<1> > grp_AXIvideo2Mat_fu_295_AXI_video_strm_V_id_V_dout;
    sc_signal< sc_logic > grp_AXIvideo2Mat_fu_295_AXI_video_strm_V_id_V_empty_n;
    sc_signal< sc_logic > grp_AXIvideo2Mat_fu_295_AXI_video_strm_V_id_V_read;
    sc_signal< sc_lv<1> > grp_AXIvideo2Mat_fu_295_AXI_video_strm_V_dest_V_dout;
    sc_signal< sc_logic > grp_AXIvideo2Mat_fu_295_AXI_video_strm_V_dest_V_empty_n;
    sc_signal< sc_logic > grp_AXIvideo2Mat_fu_295_AXI_video_strm_V_dest_V_read;
    sc_signal< sc_lv<64> > grp_AXIvideo2Mat_fu_295_img_data_stream_0_V_din;
    sc_signal< sc_logic > grp_AXIvideo2Mat_fu_295_img_data_stream_0_V_full_n;
    sc_signal< sc_logic > grp_AXIvideo2Mat_fu_295_img_data_stream_0_V_write;
    sc_signal< sc_lv<64> > grp_AXIvideo2Mat_fu_295_img_data_stream_1_V_din;
    sc_signal< sc_logic > grp_AXIvideo2Mat_fu_295_img_data_stream_1_V_full_n;
    sc_signal< sc_logic > grp_AXIvideo2Mat_fu_295_img_data_stream_1_V_write;
    sc_signal< sc_logic > grp_Mat2AXIvideo_fu_326_ap_start;
    sc_signal< sc_logic > grp_Mat2AXIvideo_fu_326_ap_done;
    sc_signal< sc_logic > grp_Mat2AXIvideo_fu_326_ap_idle;
    sc_signal< sc_logic > grp_Mat2AXIvideo_fu_326_ap_ready;
    sc_signal< sc_logic > grp_Mat2AXIvideo_fu_326_img_data_stream_0_V_read;
    sc_signal< sc_logic > grp_Mat2AXIvideo_fu_326_img_data_stream_1_V_read;
    sc_signal< sc_lv<128> > grp_Mat2AXIvideo_fu_326_AXI_video_strm_V_data_V_din;
    sc_signal< sc_logic > grp_Mat2AXIvideo_fu_326_AXI_video_strm_V_data_V_write;
    sc_signal< sc_lv<16> > grp_Mat2AXIvideo_fu_326_AXI_video_strm_V_keep_V_din;
    sc_signal< sc_logic > grp_Mat2AXIvideo_fu_326_AXI_video_strm_V_keep_V_write;
    sc_signal< sc_lv<16> > grp_Mat2AXIvideo_fu_326_AXI_video_strm_V_strb_V_din;
    sc_signal< sc_logic > grp_Mat2AXIvideo_fu_326_AXI_video_strm_V_strb_V_write;
    sc_signal< sc_lv<1> > grp_Mat2AXIvideo_fu_326_AXI_video_strm_V_user_V_din;
    sc_signal< sc_logic > grp_Mat2AXIvideo_fu_326_AXI_video_strm_V_user_V_write;
    sc_signal< sc_lv<1> > grp_Mat2AXIvideo_fu_326_AXI_video_strm_V_last_V_din;
    sc_signal< sc_logic > grp_Mat2AXIvideo_fu_326_AXI_video_strm_V_last_V_write;
    sc_signal< sc_lv<1> > grp_Mat2AXIvideo_fu_326_AXI_video_strm_V_id_V_din;
    sc_signal< sc_logic > grp_Mat2AXIvideo_fu_326_AXI_video_strm_V_id_V_write;
    sc_signal< sc_lv<1> > grp_Mat2AXIvideo_fu_326_AXI_video_strm_V_dest_V_din;
    sc_signal< sc_logic > grp_Mat2AXIvideo_fu_326_AXI_video_strm_V_dest_V_write;
    sc_signal< sc_logic > grp_Split_fu_348_ap_start;
    sc_signal< sc_logic > grp_Split_fu_348_ap_done;
    sc_signal< sc_logic > grp_Split_fu_348_ap_idle;
    sc_signal< sc_logic > grp_Split_fu_348_ap_ready;
    sc_signal< sc_lv<64> > grp_Split_fu_348_src_data_stream_0_V_dout;
    sc_signal< sc_logic > grp_Split_fu_348_src_data_stream_0_V_empty_n;
    sc_signal< sc_logic > grp_Split_fu_348_src_data_stream_0_V_read;
    sc_signal< sc_lv<64> > grp_Split_fu_348_src_data_stream_1_V_dout;
    sc_signal< sc_logic > grp_Split_fu_348_src_data_stream_1_V_empty_n;
    sc_signal< sc_logic > grp_Split_fu_348_src_data_stream_1_V_read;
    sc_signal< sc_lv<64> > grp_Split_fu_348_dst0_data_stream_V_din;
    sc_signal< sc_logic > grp_Split_fu_348_dst0_data_stream_V_full_n;
    sc_signal< sc_logic > grp_Split_fu_348_dst0_data_stream_V_write;
    sc_signal< sc_lv<64> > grp_Split_fu_348_dst1_data_stream_V_din;
    sc_signal< sc_logic > grp_Split_fu_348_dst1_data_stream_V_full_n;
    sc_signal< sc_logic > grp_Split_fu_348_dst1_data_stream_V_write;
    sc_signal< sc_lv<32> > t_V_reg_246;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_logic > ap_CS_fsm_state16;
    sc_signal< sc_logic > grp_AddWeighted_fu_268_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_lv<64> > img_result1_data_str_dout;
    sc_signal< sc_logic > img_result1_data_str_empty_n;
    sc_signal< sc_logic > img_result1_data_str_read;
    sc_signal< sc_lv<64> > img_result4_data_str_dout;
    sc_signal< sc_logic > img_result4_data_str_empty_n;
    sc_signal< sc_logic > img_result4_data_str_read;
    sc_signal< sc_lv<64> > img_result2_data_str_dout;
    sc_signal< sc_logic > img_result2_data_str_empty_n;
    sc_signal< sc_logic > img_result2_data_str_read;
    sc_signal< sc_lv<64> > img_result3_data_str_dout;
    sc_signal< sc_logic > img_result3_data_str_empty_n;
    sc_signal< sc_logic > img_result3_data_str_read;
    sc_signal< sc_logic > img_result5_data_str_full_n;
    sc_signal< sc_logic > img_result5_data_str_write;
    sc_signal< sc_logic > img_result6_data_str_full_n;
    sc_signal< sc_logic > img_result6_data_str_write;
    sc_signal< sc_logic > grp_Mul_fu_277_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<64> > img1_Re_data_stream_s_dout;
    sc_signal< sc_logic > img1_Re_data_stream_s_empty_n;
    sc_signal< sc_logic > img1_Re_data_stream_s_read;
    sc_signal< sc_lv<64> > img2_Re_data_stream_s_dout;
    sc_signal< sc_logic > img2_Re_data_stream_s_empty_n;
    sc_signal< sc_logic > img2_Re_data_stream_s_read;
    sc_signal< sc_lv<64> > img2_Im_data_stream_s_dout;
    sc_signal< sc_logic > img2_Im_data_stream_s_empty_n;
    sc_signal< sc_logic > img2_Im_data_stream_s_read;
    sc_signal< sc_logic > img_result1_data_str_full_n;
    sc_signal< sc_logic > img_result1_data_str_write;
    sc_signal< sc_logic > img_result3_data_str_full_n;
    sc_signal< sc_logic > img_result3_data_str_write;
    sc_signal< sc_logic > grp_Mul_fu_286_ap_start_reg;
    sc_signal< sc_lv<64> > img1_Im_data_stream_s_dout;
    sc_signal< sc_logic > img1_Im_data_stream_s_empty_n;
    sc_signal< sc_logic > img1_Im_data_stream_s_read;
    sc_signal< sc_logic > img_result2_data_str_full_n;
    sc_signal< sc_logic > img_result2_data_str_write;
    sc_signal< sc_logic > img_result4_data_str_full_n;
    sc_signal< sc_logic > img_result4_data_str_write;
    sc_signal< sc_logic > grp_AXIvideo2Mat_fu_295_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_logic > img1_data_stream_0_s_full_n;
    sc_signal< sc_logic > img1_data_stream_0_s_write;
    sc_signal< sc_logic > img2_data_stream_0_s_full_n;
    sc_signal< sc_logic > img2_data_stream_0_s_write;
    sc_signal< sc_logic > img1_data_stream_1_s_full_n;
    sc_signal< sc_logic > img1_data_stream_1_s_write;
    sc_signal< sc_logic > img2_data_stream_1_s_full_n;
    sc_signal< sc_logic > img2_data_stream_1_s_write;
    sc_signal< sc_logic > grp_Mat2AXIvideo_fu_326_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state17;
    sc_signal< sc_lv<64> > img_result_data_stre_dout;
    sc_signal< sc_logic > img_result_data_stre_empty_n;
    sc_signal< sc_logic > img_result_data_stre_read;
    sc_signal< sc_lv<64> > img_result_data_stre_1_dout;
    sc_signal< sc_logic > img_result_data_stre_1_empty_n;
    sc_signal< sc_logic > img_result_data_stre_1_read;
    sc_signal< sc_logic > grp_Split_fu_348_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<64> > img1_data_stream_0_s_dout;
    sc_signal< sc_logic > img1_data_stream_0_s_empty_n;
    sc_signal< sc_logic > img1_data_stream_0_s_read;
    sc_signal< sc_lv<64> > img2_data_stream_0_s_dout;
    sc_signal< sc_logic > img2_data_stream_0_s_empty_n;
    sc_signal< sc_logic > img2_data_stream_0_s_read;
    sc_signal< sc_lv<64> > img1_data_stream_1_s_dout;
    sc_signal< sc_logic > img1_data_stream_1_s_empty_n;
    sc_signal< sc_logic > img1_data_stream_1_s_read;
    sc_signal< sc_lv<64> > img2_data_stream_1_s_dout;
    sc_signal< sc_logic > img2_data_stream_1_s_empty_n;
    sc_signal< sc_logic > img2_data_stream_1_s_read;
    sc_signal< sc_logic > img1_Re_data_stream_s_full_n;
    sc_signal< sc_logic > img1_Re_data_stream_s_write;
    sc_signal< sc_logic > img2_Re_data_stream_s_full_n;
    sc_signal< sc_logic > img2_Re_data_stream_s_write;
    sc_signal< sc_logic > img1_Im_data_stream_s_full_n;
    sc_signal< sc_logic > img1_Im_data_stream_s_write;
    sc_signal< sc_logic > img2_Im_data_stream_s_full_n;
    sc_signal< sc_logic > img2_Im_data_stream_s_write;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<16> > ap_NS_fsm;
    sc_signal< bool > ap_block_state4_on_subcall_done;
    sc_signal< bool > ap_block_state8_on_subcall_done;
    sc_signal< bool > ap_block_state10_on_subcall_done;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<16> ap_ST_fsm_state1;
    static const sc_lv<16> ap_ST_fsm_state2;
    static const sc_lv<16> ap_ST_fsm_state3;
    static const sc_lv<16> ap_ST_fsm_state4;
    static const sc_lv<16> ap_ST_fsm_state5;
    static const sc_lv<16> ap_ST_fsm_state6;
    static const sc_lv<16> ap_ST_fsm_state7;
    static const sc_lv<16> ap_ST_fsm_state8;
    static const sc_lv<16> ap_ST_fsm_state9;
    static const sc_lv<16> ap_ST_fsm_state10;
    static const sc_lv<16> ap_ST_fsm_state11;
    static const sc_lv<16> ap_ST_fsm_state12;
    static const sc_lv<16> ap_ST_fsm_state13;
    static const sc_lv<16> ap_ST_fsm_pp0_stage0;
    static const sc_lv<16> ap_ST_fsm_state16;
    static const sc_lv<16> ap_ST_fsm_state17;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<1> ap_const_lv1_0;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state16();
    void thread_ap_CS_fsm_state17();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state10_on_subcall_done();
    void thread_ap_block_state14_pp0_stage0_iter0();
    void thread_ap_block_state15_pp0_stage0_iter1();
    void thread_ap_block_state4_on_subcall_done();
    void thread_ap_block_state8_on_subcall_done();
    void thread_ap_condition_pp0_exit_iter0_state14();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_ready();
    void thread_exitcond4_i_fu_358_p2();
    void thread_exitcond_i_fu_369_p2();
    void thread_grp_AXIvideo2Mat_fu_295_AXI_video_strm_V_data_V_dout();
    void thread_grp_AXIvideo2Mat_fu_295_AXI_video_strm_V_data_V_empty_n();
    void thread_grp_AXIvideo2Mat_fu_295_AXI_video_strm_V_dest_V_dout();
    void thread_grp_AXIvideo2Mat_fu_295_AXI_video_strm_V_dest_V_empty_n();
    void thread_grp_AXIvideo2Mat_fu_295_AXI_video_strm_V_id_V_dout();
    void thread_grp_AXIvideo2Mat_fu_295_AXI_video_strm_V_id_V_empty_n();
    void thread_grp_AXIvideo2Mat_fu_295_AXI_video_strm_V_keep_V_dout();
    void thread_grp_AXIvideo2Mat_fu_295_AXI_video_strm_V_keep_V_empty_n();
    void thread_grp_AXIvideo2Mat_fu_295_AXI_video_strm_V_last_V_dout();
    void thread_grp_AXIvideo2Mat_fu_295_AXI_video_strm_V_last_V_empty_n();
    void thread_grp_AXIvideo2Mat_fu_295_AXI_video_strm_V_strb_V_dout();
    void thread_grp_AXIvideo2Mat_fu_295_AXI_video_strm_V_strb_V_empty_n();
    void thread_grp_AXIvideo2Mat_fu_295_AXI_video_strm_V_user_V_dout();
    void thread_grp_AXIvideo2Mat_fu_295_AXI_video_strm_V_user_V_empty_n();
    void thread_grp_AXIvideo2Mat_fu_295_ap_start();
    void thread_grp_AXIvideo2Mat_fu_295_img_data_stream_0_V_full_n();
    void thread_grp_AXIvideo2Mat_fu_295_img_data_stream_1_V_full_n();
    void thread_grp_AddWeighted_fu_268_ap_start();
    void thread_grp_AddWeighted_fu_268_dst_data_stream_V_full_n();
    void thread_grp_AddWeighted_fu_268_src1_data_stream_V_dout();
    void thread_grp_AddWeighted_fu_268_src1_data_stream_V_empty_n();
    void thread_grp_AddWeighted_fu_268_src2_data_stream_V_dout();
    void thread_grp_AddWeighted_fu_268_src2_data_stream_V_empty_n();
    void thread_grp_Mat2AXIvideo_fu_326_ap_start();
    void thread_grp_Mul_fu_277_ap_start();
    void thread_grp_Mul_fu_277_dst_data_stream_V_full_n();
    void thread_grp_Mul_fu_277_src2_data_stream_V_dout();
    void thread_grp_Mul_fu_277_src2_data_stream_V_empty_n();
    void thread_grp_Mul_fu_286_ap_start();
    void thread_grp_Mul_fu_286_dst_data_stream_V_full_n();
    void thread_grp_Mul_fu_286_src2_data_stream_V_dout();
    void thread_grp_Mul_fu_286_src2_data_stream_V_empty_n();
    void thread_grp_Split_fu_348_ap_start();
    void thread_grp_Split_fu_348_dst0_data_stream_V_full_n();
    void thread_grp_Split_fu_348_dst1_data_stream_V_full_n();
    void thread_grp_Split_fu_348_src_data_stream_0_V_dout();
    void thread_grp_Split_fu_348_src_data_stream_0_V_empty_n();
    void thread_grp_Split_fu_348_src_data_stream_1_V_dout();
    void thread_grp_Split_fu_348_src_data_stream_1_V_empty_n();
    void thread_i_V_fu_363_p2();
    void thread_img1_Im_data_stream_s_read();
    void thread_img1_Im_data_stream_s_write();
    void thread_img1_Re_data_stream_s_read();
    void thread_img1_Re_data_stream_s_write();
    void thread_img1_data_stream_0_s_read();
    void thread_img1_data_stream_0_s_write();
    void thread_img1_data_stream_1_s_read();
    void thread_img1_data_stream_1_s_write();
    void thread_img2_Im_data_stream_s_read();
    void thread_img2_Im_data_stream_s_write();
    void thread_img2_Re_data_stream_s_read();
    void thread_img2_Re_data_stream_s_write();
    void thread_img2_data_stream_0_s_read();
    void thread_img2_data_stream_0_s_write();
    void thread_img2_data_stream_1_s_read();
    void thread_img2_data_stream_1_s_write();
    void thread_img_result1_data_str_read();
    void thread_img_result1_data_str_write();
    void thread_img_result2_data_str_read();
    void thread_img_result2_data_str_write();
    void thread_img_result3_data_str_read();
    void thread_img_result3_data_str_write();
    void thread_img_result4_data_str_read();
    void thread_img_result4_data_str_write();
    void thread_img_result5_data_str_read();
    void thread_img_result5_data_str_write();
    void thread_img_result6_data_str_read();
    void thread_img_result6_data_str_write();
    void thread_img_result_axi_V_data_V_din();
    void thread_img_result_axi_V_data_V_write();
    void thread_img_result_axi_V_dest_V_din();
    void thread_img_result_axi_V_dest_V_write();
    void thread_img_result_axi_V_id_V_din();
    void thread_img_result_axi_V_id_V_write();
    void thread_img_result_axi_V_keep_V_din();
    void thread_img_result_axi_V_keep_V_write();
    void thread_img_result_axi_V_last_V_din();
    void thread_img_result_axi_V_last_V_write();
    void thread_img_result_axi_V_strb_V_din();
    void thread_img_result_axi_V_strb_V_write();
    void thread_img_result_axi_V_user_V_din();
    void thread_img_result_axi_V_user_V_write();
    void thread_img_result_data_stre_1_read();
    void thread_img_result_data_stre_1_write();
    void thread_img_result_data_stre_read();
    void thread_img_result_data_stre_write();
    void thread_img_src1_axi_V_data_V_read();
    void thread_img_src1_axi_V_dest_V_read();
    void thread_img_src1_axi_V_id_V_read();
    void thread_img_src1_axi_V_keep_V_read();
    void thread_img_src1_axi_V_last_V_read();
    void thread_img_src1_axi_V_strb_V_read();
    void thread_img_src1_axi_V_user_V_read();
    void thread_img_src2_axi_V_data_V_read();
    void thread_img_src2_axi_V_dest_V_read();
    void thread_img_src2_axi_V_id_V_read();
    void thread_img_src2_axi_V_keep_V_read();
    void thread_img_src2_axi_V_last_V_read();
    void thread_img_src2_axi_V_strb_V_read();
    void thread_img_src2_axi_V_user_V_read();
    void thread_j_V_fu_374_p2();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
