{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1540010241651 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1540010241651 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 20 08:07:21 2018 " "Processing started: Sat Oct 20 08:07:21 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1540010241651 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1540010241651 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ca1 -c ca1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ca1 -c ca1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1540010241651 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1540010242652 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "FIR.v(120) " "Verilog HDL information at FIR.v(120): always construct contains both blocking and non-blocking assignments" {  } { { "../FIR.v" "" { Text "H:/fir2/FIR.v" 120 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1540010242715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fir2/fir.v 1 1 " "Found 1 design units, including 1 entities, in source file /fir2/fir.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIR " "Found entity 1: FIR" {  } { { "../FIR.v" "" { Text "H:/fir2/FIR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540010242715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540010242715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fir2/sub.v 1 1 " "Found 1 design units, including 1 entities, in source file /fir2/sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sub " "Found entity 1: Sub" {  } { { "../Sub.v" "" { Text "H:/fir2/Sub.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540010242762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540010242762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fir2/signextend.v 2 2 " "Found 2 design units, including 2 entities, in source file /fir2/signextend.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtend " "Found entity 1: SignExtend" {  } { { "../SignExtend.v" "" { Text "H:/fir2/SignExtend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540010242809 ""} { "Info" "ISGN_ENTITY_NAME" "2 SE_TB " "Found entity 2: SE_TB" {  } { { "../SignExtend.v" "" { Text "H:/fir2/SignExtend.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540010242809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540010242809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fir2/register.v 2 2 " "Found 2 design units, including 2 entities, in source file /fir2/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "../Register.v" "" { Text "H:/fir2/Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540010242856 ""} { "Info" "ISGN_ENTITY_NAME" "2 Registe_TB " "Found entity 2: Registe_TB" {  } { { "../Register.v" "" { Text "H:/fir2/Register.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540010242856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540010242856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fir2/ram.v 2 2 " "Found 2 design units, including 2 entities, in source file /fir2/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Ram " "Found entity 1: Ram" {  } { { "../ram.v" "" { Text "H:/fir2/ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540010242902 ""} { "Info" "ISGN_ENTITY_NAME" "2 Ram_TB " "Found entity 2: Ram_TB" {  } { { "../ram.v" "" { Text "H:/fir2/ram.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540010242902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540010242902 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux ../Mux.v " "Entity \"Mux\" obtained from \"../Mux.v\" instead of from Quartus II megafunction library" {  } { { "../Mux.v" "" { Text "H:/fir2/Mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1540010242949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fir2/mux.v 1 1 " "Found 1 design units, including 1 entities, in source file /fir2/mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux " "Found entity 1: Mux" {  } { { "../Mux.v" "" { Text "H:/fir2/Mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540010242949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540010242949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fir2/mult.v 2 2 " "Found 2 design units, including 2 entities, in source file /fir2/mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mult " "Found entity 1: Mult" {  } { { "../Mult.v" "" { Text "H:/fir2/Mult.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540010242981 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mult_TB " "Found entity 2: Mult_TB" {  } { { "../Mult.v" "" { Text "H:/fir2/Mult.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540010242981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540010242981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fir2/firfilter_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /fir2/firfilter_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIR_TB " "Found entity 1: FIR_TB" {  } { { "../FIRFilter_TB.v" "" { Text "H:/fir2/FIRFilter_TB.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540010243027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540010243027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fir2/counter.v 2 2 " "Found 2 design units, including 2 entities, in source file /fir2/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "../Counter.v" "" { Text "H:/fir2/Counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540010243074 ""} { "Info" "ISGN_ENTITY_NAME" "2 Counter_TB " "Found entity 2: Counter_TB" {  } { { "../Counter.v" "" { Text "H:/fir2/Counter.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540010243074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540010243074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fir2/coeffram.v 2 2 " "Found 2 design units, including 2 entities, in source file /fir2/coeffram.v" { { "Info" "ISGN_ENTITY_NAME" "1 CoeffRam " "Found entity 1: CoeffRam" {  } { { "../CoeffRam.v" "" { Text "H:/fir2/CoeffRam.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540010243121 ""} { "Info" "ISGN_ENTITY_NAME" "2 CoeffRam_TB " "Found entity 2: CoeffRam_TB" {  } { { "../CoeffRam.v" "" { Text "H:/fir2/CoeffRam.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540010243121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540010243121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fir2/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /fir2/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "../Adder.v" "" { Text "H:/fir2/Adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540010243168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540010243168 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FIR " "Elaborating entity \"FIR\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1540010243355 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 FIR.v(71) " "Verilog HDL assignment warning at FIR.v(71): truncated value with size 32 to match size of target (6)" {  } { { "../FIR.v" "" { Text "H:/fir2/FIR.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540010243355 "|FIR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter Counter:coeff_mem_add_cnt " "Elaborating entity \"Counter\" for hierarchy \"Counter:coeff_mem_add_cnt\"" {  } { { "../FIR.v" "coeff_mem_add_cnt" { Text "H:/fir2/FIR.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540010243616 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Counter.v(12) " "Verilog HDL assignment warning at Counter.v(12): truncated value with size 32 to match size of target (7)" {  } { { "../Counter.v" "" { Text "H:/fir2/Counter.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540010243616 "|FIR|Counter:coeff_mem_add_cnt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter Counter:input_ram_add_cnt " "Elaborating entity \"Counter\" for hierarchy \"Counter:input_ram_add_cnt\"" {  } { { "../FIR.v" "input_ram_add_cnt" { Text "H:/fir2/FIR.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540010243617 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Counter.v(12) " "Verilog HDL assignment warning at Counter.v(12): truncated value with size 32 to match size of target (6)" {  } { { "../Counter.v" "" { Text "H:/fir2/Counter.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540010243618 "|FIR|Counter:input_ram_add_cnt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CoeffRam CoeffRam:coeffram " "Elaborating entity \"CoeffRam\" for hierarchy \"CoeffRam:coeffram\"" {  } { { "../FIR.v" "coeffram" { Text "H:/fir2/FIR.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540010243619 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "64 0 64 CoeffRam.v(12) " "Verilog HDL warning at CoeffRam.v(12): number of words (64) in memory file does not match the number of elements in the address range \[0:64\]" {  } { { "../CoeffRam.v" "" { Text "H:/fir2/CoeffRam.v" 12 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1540010243620 "|FIR|CoeffRam:coeffram"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.data_a 0 CoeffRam.v(9) " "Net \"memory.data_a\" at CoeffRam.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "../CoeffRam.v" "" { Text "H:/fir2/CoeffRam.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1540010243666 "|FIR|CoeffRam:coeffram"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.waddr_a 0 CoeffRam.v(9) " "Net \"memory.waddr_a\" at CoeffRam.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "../CoeffRam.v" "" { Text "H:/fir2/CoeffRam.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1540010243666 "|FIR|CoeffRam:coeffram"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.we_a 0 CoeffRam.v(9) " "Net \"memory.we_a\" at CoeffRam.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "../CoeffRam.v" "" { Text "H:/fir2/CoeffRam.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1540010243666 "|FIR|CoeffRam:coeffram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register:coeff_reg " "Elaborating entity \"Register\" for hierarchy \"Register:coeff_reg\"" {  } { { "../FIR.v" "coeff_reg" { Text "H:/fir2/FIR.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540010243838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtend SignExtend:se_coeff_mem_add_module " "Elaborating entity \"SignExtend\" for hierarchy \"SignExtend:se_coeff_mem_add_module\"" {  } { { "../FIR.v" "se_coeff_mem_add_module" { Text "H:/fir2/FIR.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540010243838 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 SignExtend.v(10) " "Verilog HDL assignment warning at SignExtend.v(10): truncated value with size 7 to match size of target (6)" {  } { { "../SignExtend.v" "" { Text "H:/fir2/SignExtend.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540010243838 "|FIR|SignExtend:se_coeff_mem_add_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sub Sub:ram_add_sub " "Elaborating entity \"Sub\" for hierarchy \"Sub:ram_add_sub\"" {  } { { "../FIR.v" "ram_add_sub" { Text "H:/fir2/FIR.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540010243838 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Sub.v(8) " "Verilog HDL assignment warning at Sub.v(8): truncated value with size 32 to match size of target (6)" {  } { { "../Sub.v" "" { Text "H:/fir2/Sub.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540010243838 "|FIR|Sub:ram_add_sub"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux Mux:input_ram_add_mux " "Elaborating entity \"Mux\" for hierarchy \"Mux:input_ram_add_mux\"" {  } { { "../FIR.v" "input_ram_add_mux" { Text "H:/fir2/FIR.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540010243854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ram Ram:input_ram " "Elaborating entity \"Ram\" for hierarchy \"Ram:input_ram\"" {  } { { "../FIR.v" "input_ram" { Text "H:/fir2/FIR.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540010243854 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[0\] ram.v(29) " "Inferred latch for \"output_data\[0\]\" at ram.v(29)" {  } { { "../ram.v" "" { Text "H:/fir2/ram.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540010243854 "|FIR|Ram:input_ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[1\] ram.v(29) " "Inferred latch for \"output_data\[1\]\" at ram.v(29)" {  } { { "../ram.v" "" { Text "H:/fir2/ram.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540010243854 "|FIR|Ram:input_ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[2\] ram.v(29) " "Inferred latch for \"output_data\[2\]\" at ram.v(29)" {  } { { "../ram.v" "" { Text "H:/fir2/ram.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540010243854 "|FIR|Ram:input_ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[3\] ram.v(29) " "Inferred latch for \"output_data\[3\]\" at ram.v(29)" {  } { { "../ram.v" "" { Text "H:/fir2/ram.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540010243854 "|FIR|Ram:input_ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[4\] ram.v(29) " "Inferred latch for \"output_data\[4\]\" at ram.v(29)" {  } { { "../ram.v" "" { Text "H:/fir2/ram.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540010243854 "|FIR|Ram:input_ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[5\] ram.v(29) " "Inferred latch for \"output_data\[5\]\" at ram.v(29)" {  } { { "../ram.v" "" { Text "H:/fir2/ram.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540010243854 "|FIR|Ram:input_ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[6\] ram.v(29) " "Inferred latch for \"output_data\[6\]\" at ram.v(29)" {  } { { "../ram.v" "" { Text "H:/fir2/ram.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540010243854 "|FIR|Ram:input_ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[7\] ram.v(29) " "Inferred latch for \"output_data\[7\]\" at ram.v(29)" {  } { { "../ram.v" "" { Text "H:/fir2/ram.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540010243854 "|FIR|Ram:input_ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[8\] ram.v(29) " "Inferred latch for \"output_data\[8\]\" at ram.v(29)" {  } { { "../ram.v" "" { Text "H:/fir2/ram.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540010243854 "|FIR|Ram:input_ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[9\] ram.v(29) " "Inferred latch for \"output_data\[9\]\" at ram.v(29)" {  } { { "../ram.v" "" { Text "H:/fir2/ram.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540010243854 "|FIR|Ram:input_ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[10\] ram.v(29) " "Inferred latch for \"output_data\[10\]\" at ram.v(29)" {  } { { "../ram.v" "" { Text "H:/fir2/ram.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540010243854 "|FIR|Ram:input_ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[11\] ram.v(29) " "Inferred latch for \"output_data\[11\]\" at ram.v(29)" {  } { { "../ram.v" "" { Text "H:/fir2/ram.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540010243854 "|FIR|Ram:input_ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[12\] ram.v(29) " "Inferred latch for \"output_data\[12\]\" at ram.v(29)" {  } { { "../ram.v" "" { Text "H:/fir2/ram.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540010243854 "|FIR|Ram:input_ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[13\] ram.v(29) " "Inferred latch for \"output_data\[13\]\" at ram.v(29)" {  } { { "../ram.v" "" { Text "H:/fir2/ram.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540010243854 "|FIR|Ram:input_ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[14\] ram.v(29) " "Inferred latch for \"output_data\[14\]\" at ram.v(29)" {  } { { "../ram.v" "" { Text "H:/fir2/ram.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540010243854 "|FIR|Ram:input_ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[15\] ram.v(29) " "Inferred latch for \"output_data\[15\]\" at ram.v(29)" {  } { { "../ram.v" "" { Text "H:/fir2/ram.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540010243854 "|FIR|Ram:input_ram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register:ram_reg " "Elaborating entity \"Register\" for hierarchy \"Register:ram_reg\"" {  } { { "../FIR.v" "ram_reg" { Text "H:/fir2/FIR.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540010243854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mult Mult:mult " "Elaborating entity \"Mult\" for hierarchy \"Mult:mult\"" {  } { { "../FIR.v" "mult" { Text "H:/fir2/FIR.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540010243854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register:mult_pip_reg " "Elaborating entity \"Register\" for hierarchy \"Register:mult_pip_reg\"" {  } { { "../FIR.v" "mult_pip_reg" { Text "H:/fir2/FIR.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540010243854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtend SignExtend:se_pip_mult_out_module " "Elaborating entity \"SignExtend\" for hierarchy \"SignExtend:se_pip_mult_out_module\"" {  } { { "../FIR.v" "se_pip_mult_out_module" { Text "H:/fir2/FIR.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540010243854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder Adder:addder " "Elaborating entity \"Adder\" for hierarchy \"Adder:addder\"" {  } { { "../FIR.v" "addder" { Text "H:/fir2/FIR.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540010243854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register:ouput_reg " "Elaborating entity \"Register\" for hierarchy \"Register:ouput_reg\"" {  } { { "../FIR.v" "ouput_reg" { Text "H:/fir2/FIR.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540010243854 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Ram:input_ram\|memory " "RAM logic \"Ram:input_ram\|memory\" is uninferred due to asynchronous read logic" {  } { { "../ram.v" "memory" { Text "H:/fir2/ram.v" 13 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1540010244901 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1540010244901 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "64 50 H:/fir2/q/db/ca1.ram0_Ram_94f66e57.hdl.mif " "Memory depth (64) in the design file differs from memory depth (50) in the Memory Initialization File \"H:/fir2/q/db/ca1.ram0_Ram_94f66e57.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1540010245041 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "CoeffRam:coeffram\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"CoeffRam:coeffram\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1540010245354 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1540010245354 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1540010245354 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 65 " "Parameter NUMWORDS_A set to 65" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1540010245354 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1540010245354 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1540010245354 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1540010245354 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1540010245354 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1540010245354 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/ca1.ram0_CoeffRam_14470543.hdl.mif " "Parameter INIT_FILE set to db/ca1.ram0_CoeffRam_14470543.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1540010245354 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1540010245354 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1540010245354 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult:mult\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult:mult\|Mult0\"" {  } { { "../Mult.v" "Mult0" { Text "H:/fir2/Mult.v" 8 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540010245354 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1540010245354 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CoeffRam:coeffram\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"CoeffRam:coeffram\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540010245432 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CoeffRam:coeffram\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"CoeffRam:coeffram\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540010245432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540010245432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540010245432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 65 " "Parameter \"NUMWORDS_A\" = \"65\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540010245432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540010245432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540010245432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540010245432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540010245432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540010245432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/ca1.ram0_CoeffRam_14470543.hdl.mif " "Parameter \"INIT_FILE\" = \"db/ca1.ram0_CoeffRam_14470543.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540010245432 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1540010245432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j171.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j171.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j171 " "Found entity 1: altsyncram_j171" {  } { { "db/altsyncram_j171.tdf" "" { Text "H:/fir2/q/db/altsyncram_j171.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540010245544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540010245544 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Mult:mult\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Mult:mult\|lpm_mult:Mult0\"" {  } { { "../Mult.v" "" { Text "H:/fir2/Mult.v" 8 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540010245603 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Mult:mult\|lpm_mult:Mult0 " "Instantiated megafunction \"Mult:mult\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540010245603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540010245603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540010245603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540010245603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540010245603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540010245603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540010245603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540010245603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540010245603 ""}  } { { "../Mult.v" "" { Text "H:/fir2/Mult.v" 8 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1540010245603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_h1t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_h1t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_h1t " "Found entity 1: mult_h1t" {  } { { "db/mult_h1t.tdf" "" { Text "H:/fir2/q/db/mult_h1t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540010245684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540010245684 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1540010252417 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1540010253401 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/fir2/q/output_files/ca1.map.smsg " "Generated suppressed messages file H:/fir2/q/output_files/ca1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1540010253682 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1540010259746 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540010259746 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1630 " "Implemented 1630 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1540010267761 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1540010267761 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1554 " "Implemented 1554 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1540010267761 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1540010267761 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1540010267761 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1540010267761 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4646 " "Peak virtual memory: 4646 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1540010268167 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 20 08:07:48 2018 " "Processing ended: Sat Oct 20 08:07:48 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1540010268167 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1540010268167 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1540010268167 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1540010268167 ""}
