{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1729692303491 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729692303492 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 23 09:05:03 2024 " "Processing started: Wed Oct 23 09:05:03 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729692303492 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729692303492 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off crc_c_gen -c crc_c_gen " "Command: quartus_map --read_settings_files=on --write_settings_files=off crc_c_gen -c crc_c_gen" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729692303492 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1729692303630 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1729692303630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crc_c_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file crc_c_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 crc_c_gen " "Found entity 1: crc_c_gen" {  } { { "crc_c_gen.sv" "" { Text "D:/cse-labs/homelab/quartus fiddle/crc_rolling_generator_v1/crc_c_gen.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729692307563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729692307563 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "crc_c_gen " "Elaborating entity \"crc_c_gen\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1729692307577 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CRC\[0\]~reg0 CRC\[0\]~reg0_emulated CRC\[0\]~1 " "Register \"CRC\[0\]~reg0\" is converted into an equivalent circuit using register \"CRC\[0\]~reg0_emulated\" and latch \"CRC\[0\]~1\"" {  } { { "crc_c_gen.sv" "" { Text "D:/cse-labs/homelab/quartus fiddle/crc_rolling_generator_v1/crc_c_gen.sv" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1729692307753 "|crc_c_gen|CRC[0]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CRC\[1\]~reg0 CRC\[1\]~reg0_emulated CRC\[1\]~5 " "Register \"CRC\[1\]~reg0\" is converted into an equivalent circuit using register \"CRC\[1\]~reg0_emulated\" and latch \"CRC\[1\]~5\"" {  } { { "crc_c_gen.sv" "" { Text "D:/cse-labs/homelab/quartus fiddle/crc_rolling_generator_v1/crc_c_gen.sv" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1729692307753 "|crc_c_gen|CRC[1]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CRC\[2\]~reg0 CRC\[2\]~reg0_emulated CRC\[2\]~9 " "Register \"CRC\[2\]~reg0\" is converted into an equivalent circuit using register \"CRC\[2\]~reg0_emulated\" and latch \"CRC\[2\]~9\"" {  } { { "crc_c_gen.sv" "" { Text "D:/cse-labs/homelab/quartus fiddle/crc_rolling_generator_v1/crc_c_gen.sv" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1729692307753 "|crc_c_gen|CRC[2]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CRC\[3\]~reg0 CRC\[3\]~reg0_emulated CRC\[3\]~13 " "Register \"CRC\[3\]~reg0\" is converted into an equivalent circuit using register \"CRC\[3\]~reg0_emulated\" and latch \"CRC\[3\]~13\"" {  } { { "crc_c_gen.sv" "" { Text "D:/cse-labs/homelab/quartus fiddle/crc_rolling_generator_v1/crc_c_gen.sv" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1729692307753 "|crc_c_gen|CRC[3]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CRC\[4\]~reg0 CRC\[4\]~reg0_emulated CRC\[4\]~17 " "Register \"CRC\[4\]~reg0\" is converted into an equivalent circuit using register \"CRC\[4\]~reg0_emulated\" and latch \"CRC\[4\]~17\"" {  } { { "crc_c_gen.sv" "" { Text "D:/cse-labs/homelab/quartus fiddle/crc_rolling_generator_v1/crc_c_gen.sv" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1729692307753 "|crc_c_gen|CRC[4]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CRC\[5\]~reg0 CRC\[5\]~reg0_emulated CRC\[5\]~21 " "Register \"CRC\[5\]~reg0\" is converted into an equivalent circuit using register \"CRC\[5\]~reg0_emulated\" and latch \"CRC\[5\]~21\"" {  } { { "crc_c_gen.sv" "" { Text "D:/cse-labs/homelab/quartus fiddle/crc_rolling_generator_v1/crc_c_gen.sv" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1729692307753 "|crc_c_gen|CRC[5]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CRC\[6\]~reg0 CRC\[6\]~reg0_emulated CRC\[6\]~25 " "Register \"CRC\[6\]~reg0\" is converted into an equivalent circuit using register \"CRC\[6\]~reg0_emulated\" and latch \"CRC\[6\]~25\"" {  } { { "crc_c_gen.sv" "" { Text "D:/cse-labs/homelab/quartus fiddle/crc_rolling_generator_v1/crc_c_gen.sv" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1729692307753 "|crc_c_gen|CRC[6]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CRC\[7\]~reg0 CRC\[7\]~reg0_emulated CRC\[7\]~29 " "Register \"CRC\[7\]~reg0\" is converted into an equivalent circuit using register \"CRC\[7\]~reg0_emulated\" and latch \"CRC\[7\]~29\"" {  } { { "crc_c_gen.sv" "" { Text "D:/cse-labs/homelab/quartus fiddle/crc_rolling_generator_v1/crc_c_gen.sv" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1729692307753 "|crc_c_gen|CRC[7]~reg0"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1729692307753 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1729692307791 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1729692308002 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729692308002 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "43 " "Implemented 43 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1729692308014 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1729692308014 ""} { "Info" "ICUT_CUT_TM_LCELLS" "24 " "Implemented 24 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1729692308014 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1729692308014 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4867 " "Peak virtual memory: 4867 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729692308024 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 23 09:05:08 2024 " "Processing ended: Wed Oct 23 09:05:08 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729692308024 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729692308024 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729692308024 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1729692308024 ""}
