ARM GAS  /tmp/ccPhyyJ8.s 			page 1


   1              		.cpu cortex-m0
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 0
  10              		.eabi_attribute 18, 4
  11              		.file	"system_stm32f0xx.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.SystemInit,"ax",%progbits
  16              		.align	1
  17              		.global	SystemInit
  18              		.arch armv6s-m
  19              		.syntax unified
  20              		.code	16
  21              		.thumb_func
  22              		.fpu softvfp
  24              	SystemInit:
  25              	.LFB37:
  26              		.file 1 "Src/system_stm32f0xx.c"
   1:Src/system_stm32f0xx.c **** /**
   2:Src/system_stm32f0xx.c ****   ******************************************************************************
   3:Src/system_stm32f0xx.c ****   * @file    system_stm32f0xx.c
   4:Src/system_stm32f0xx.c ****   * @author  MCD Application Team
   5:Src/system_stm32f0xx.c ****   * @brief   CMSIS Cortex-M0 Device Peripheral Access Layer System Source File.
   6:Src/system_stm32f0xx.c ****   *
   7:Src/system_stm32f0xx.c ****   * 1. This file provides two functions and one global variable to be called from
   8:Src/system_stm32f0xx.c ****   *    user application:
   9:Src/system_stm32f0xx.c ****   *      - SystemInit(): This function is called at startup just after reset and 
  10:Src/system_stm32f0xx.c ****   *                      before branch to main program. This call is made inside
  11:Src/system_stm32f0xx.c ****   *                      the "startup_stm32f0xx.s" file.
  12:Src/system_stm32f0xx.c ****   *
  13:Src/system_stm32f0xx.c ****   *      - SystemCoreClock variable: Contains the core clock (HCLK), it can be used
  14:Src/system_stm32f0xx.c ****   *                                  by the user application to setup the SysTick
  15:Src/system_stm32f0xx.c ****   *                                  timer or configure other parameters.
  16:Src/system_stm32f0xx.c ****   *
  17:Src/system_stm32f0xx.c ****   *      - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must
  18:Src/system_stm32f0xx.c ****   *                                 be called whenever the core clock is changed
  19:Src/system_stm32f0xx.c ****   *                                 during program execution.
  20:Src/system_stm32f0xx.c ****   *
  21:Src/system_stm32f0xx.c ****   * 2. After each device reset the HSI (8 MHz) is used as system clock source.
  22:Src/system_stm32f0xx.c ****   *    Then SystemInit() function is called, in "startup_stm32f0xx.s" file, to
  23:Src/system_stm32f0xx.c ****   *    configure the system clock before to branch to main program.
  24:Src/system_stm32f0xx.c ****   *
  25:Src/system_stm32f0xx.c ****   * 3. This file configures the system clock as follows:
  26:Src/system_stm32f0xx.c ****   *=============================================================================
  27:Src/system_stm32f0xx.c ****   *                         Supported STM32F0xx device
  28:Src/system_stm32f0xx.c ****   *-----------------------------------------------------------------------------
  29:Src/system_stm32f0xx.c ****   *        System Clock source                    | HSI
  30:Src/system_stm32f0xx.c ****   *-----------------------------------------------------------------------------
  31:Src/system_stm32f0xx.c ****   *        SYSCLK(Hz)                             | 8000000
  32:Src/system_stm32f0xx.c ****   *-----------------------------------------------------------------------------
ARM GAS  /tmp/ccPhyyJ8.s 			page 2


  33:Src/system_stm32f0xx.c ****   *        HCLK(Hz)                               | 8000000
  34:Src/system_stm32f0xx.c ****   *-----------------------------------------------------------------------------
  35:Src/system_stm32f0xx.c ****   *        AHB Prescaler                          | 1
  36:Src/system_stm32f0xx.c ****   *-----------------------------------------------------------------------------
  37:Src/system_stm32f0xx.c ****   *        APB1 Prescaler                         | 1
  38:Src/system_stm32f0xx.c ****   *-----------------------------------------------------------------------------
  39:Src/system_stm32f0xx.c ****   *=============================================================================
  40:Src/system_stm32f0xx.c ****   ******************************************************************************
  41:Src/system_stm32f0xx.c ****   * @attention
  42:Src/system_stm32f0xx.c ****   *
  43:Src/system_stm32f0xx.c ****   * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
  44:Src/system_stm32f0xx.c ****   *
  45:Src/system_stm32f0xx.c ****   * Redistribution and use in source and binary forms, with or without modification,
  46:Src/system_stm32f0xx.c ****   * are permitted provided that the following conditions are met:
  47:Src/system_stm32f0xx.c ****   *   1. Redistributions of source code must retain the above copyright notice,
  48:Src/system_stm32f0xx.c ****   *      this list of conditions and the following disclaimer.
  49:Src/system_stm32f0xx.c ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  50:Src/system_stm32f0xx.c ****   *      this list of conditions and the following disclaimer in the documentation
  51:Src/system_stm32f0xx.c ****   *      and/or other materials provided with the distribution.
  52:Src/system_stm32f0xx.c ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  53:Src/system_stm32f0xx.c ****   *      may be used to endorse or promote products derived from this software
  54:Src/system_stm32f0xx.c ****   *      without specific prior written permission.
  55:Src/system_stm32f0xx.c ****   *
  56:Src/system_stm32f0xx.c ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  57:Src/system_stm32f0xx.c ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  58:Src/system_stm32f0xx.c ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  59:Src/system_stm32f0xx.c ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  60:Src/system_stm32f0xx.c ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  61:Src/system_stm32f0xx.c ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  62:Src/system_stm32f0xx.c ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  63:Src/system_stm32f0xx.c ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  64:Src/system_stm32f0xx.c ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  65:Src/system_stm32f0xx.c ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  66:Src/system_stm32f0xx.c ****   *
  67:Src/system_stm32f0xx.c ****   ******************************************************************************
  68:Src/system_stm32f0xx.c ****   */
  69:Src/system_stm32f0xx.c **** 
  70:Src/system_stm32f0xx.c **** /** @addtogroup CMSIS
  71:Src/system_stm32f0xx.c ****   * @{
  72:Src/system_stm32f0xx.c ****   */
  73:Src/system_stm32f0xx.c **** 
  74:Src/system_stm32f0xx.c **** /** @addtogroup stm32f0xx_system
  75:Src/system_stm32f0xx.c ****   * @{
  76:Src/system_stm32f0xx.c ****   */
  77:Src/system_stm32f0xx.c **** 
  78:Src/system_stm32f0xx.c **** /** @addtogroup STM32F0xx_System_Private_Includes
  79:Src/system_stm32f0xx.c ****   * @{
  80:Src/system_stm32f0xx.c ****   */
  81:Src/system_stm32f0xx.c **** 
  82:Src/system_stm32f0xx.c **** #include "stm32f0xx.h"
  83:Src/system_stm32f0xx.c **** 
  84:Src/system_stm32f0xx.c **** /**
  85:Src/system_stm32f0xx.c ****   * @}
  86:Src/system_stm32f0xx.c ****   */
  87:Src/system_stm32f0xx.c **** 
  88:Src/system_stm32f0xx.c **** /** @addtogroup STM32F0xx_System_Private_TypesDefinitions
  89:Src/system_stm32f0xx.c ****   * @{
ARM GAS  /tmp/ccPhyyJ8.s 			page 3


  90:Src/system_stm32f0xx.c ****   */
  91:Src/system_stm32f0xx.c **** 
  92:Src/system_stm32f0xx.c **** /**
  93:Src/system_stm32f0xx.c ****   * @}
  94:Src/system_stm32f0xx.c ****   */
  95:Src/system_stm32f0xx.c **** 
  96:Src/system_stm32f0xx.c **** /** @addtogroup STM32F0xx_System_Private_Defines
  97:Src/system_stm32f0xx.c ****   * @{
  98:Src/system_stm32f0xx.c ****   */
  99:Src/system_stm32f0xx.c **** #if !defined  (HSE_VALUE) 
 100:Src/system_stm32f0xx.c ****   #define HSE_VALUE    ((uint32_t)8000000) /*!< Default value of the External oscillator in Hz.
 101:Src/system_stm32f0xx.c ****                                                 This value can be provided and adapted by the user 
 102:Src/system_stm32f0xx.c **** #endif /* HSE_VALUE */
 103:Src/system_stm32f0xx.c **** 
 104:Src/system_stm32f0xx.c **** #if !defined  (HSI_VALUE)
 105:Src/system_stm32f0xx.c ****   #define HSI_VALUE    ((uint32_t)8000000) /*!< Default value of the Internal oscillator in Hz.
 106:Src/system_stm32f0xx.c ****                                                 This value can be provided and adapted by the user 
 107:Src/system_stm32f0xx.c **** #endif /* HSI_VALUE */
 108:Src/system_stm32f0xx.c **** 
 109:Src/system_stm32f0xx.c **** #if !defined (HSI48_VALUE)
 110:Src/system_stm32f0xx.c **** #define HSI48_VALUE    ((uint32_t)48000000) /*!< Default value of the HSI48 Internal oscillator in 
 111:Src/system_stm32f0xx.c ****                                                  This value can be provided and adapted by the user
 112:Src/system_stm32f0xx.c **** #endif /* HSI48_VALUE */
 113:Src/system_stm32f0xx.c **** /**
 114:Src/system_stm32f0xx.c ****   * @}
 115:Src/system_stm32f0xx.c ****   */
 116:Src/system_stm32f0xx.c **** 
 117:Src/system_stm32f0xx.c **** /** @addtogroup STM32F0xx_System_Private_Macros
 118:Src/system_stm32f0xx.c ****   * @{
 119:Src/system_stm32f0xx.c ****   */
 120:Src/system_stm32f0xx.c **** 
 121:Src/system_stm32f0xx.c **** /**
 122:Src/system_stm32f0xx.c ****   * @}
 123:Src/system_stm32f0xx.c ****   */
 124:Src/system_stm32f0xx.c **** 
 125:Src/system_stm32f0xx.c **** /** @addtogroup STM32F0xx_System_Private_Variables
 126:Src/system_stm32f0xx.c ****   * @{
 127:Src/system_stm32f0xx.c ****   */
 128:Src/system_stm32f0xx.c ****   /* This variable is updated in three ways:
 129:Src/system_stm32f0xx.c ****       1) by calling CMSIS function SystemCoreClockUpdate()
 130:Src/system_stm32f0xx.c ****       2) by calling HAL API function HAL_RCC_GetHCLKFreq()
 131:Src/system_stm32f0xx.c ****       3) each time HAL_RCC_ClockConfig() is called to configure the system clock frequency
 132:Src/system_stm32f0xx.c ****          Note: If you use this function to configure the system clock there is no need to
 133:Src/system_stm32f0xx.c ****                call the 2 first functions listed above, since SystemCoreClock variable is 
 134:Src/system_stm32f0xx.c ****                updated automatically.
 135:Src/system_stm32f0xx.c ****   */
 136:Src/system_stm32f0xx.c **** uint32_t SystemCoreClock = 8000000;
 137:Src/system_stm32f0xx.c **** 
 138:Src/system_stm32f0xx.c **** const uint8_t AHBPrescTable[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};
 139:Src/system_stm32f0xx.c **** const uint8_t APBPrescTable[8]  = {0, 0, 0, 0, 1, 2, 3, 4};
 140:Src/system_stm32f0xx.c **** 
 141:Src/system_stm32f0xx.c **** /**
 142:Src/system_stm32f0xx.c ****   * @}
 143:Src/system_stm32f0xx.c ****   */
 144:Src/system_stm32f0xx.c **** 
 145:Src/system_stm32f0xx.c **** /** @addtogroup STM32F0xx_System_Private_FunctionPrototypes
 146:Src/system_stm32f0xx.c ****   * @{
ARM GAS  /tmp/ccPhyyJ8.s 			page 4


 147:Src/system_stm32f0xx.c ****   */
 148:Src/system_stm32f0xx.c **** 
 149:Src/system_stm32f0xx.c **** /**
 150:Src/system_stm32f0xx.c ****   * @}
 151:Src/system_stm32f0xx.c ****   */
 152:Src/system_stm32f0xx.c **** 
 153:Src/system_stm32f0xx.c **** /** @addtogroup STM32F0xx_System_Private_Functions
 154:Src/system_stm32f0xx.c ****   * @{
 155:Src/system_stm32f0xx.c ****   */
 156:Src/system_stm32f0xx.c **** 
 157:Src/system_stm32f0xx.c **** void (*SysMemBootJump)(void);
 158:Src/system_stm32f0xx.c **** 
 159:Src/system_stm32f0xx.c **** /**
 160:Src/system_stm32f0xx.c ****   * @brief  Setup the microcontroller system.
 161:Src/system_stm32f0xx.c ****   *         Initialize the default HSI clock source, vector table location and the PLL configuratio
 162:Src/system_stm32f0xx.c ****   * @param  None
 163:Src/system_stm32f0xx.c ****   * @retval None
 164:Src/system_stm32f0xx.c ****   */
 165:Src/system_stm32f0xx.c **** void SystemInit(void)
 166:Src/system_stm32f0xx.c **** {
  27              		.loc 1 166 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 1, uses_anonymous_args = 0
  31 0000 80B5     		push	{r7, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 8
  34              		.cfi_offset 7, -8
  35              		.cfi_offset 14, -4
  36 0002 00AF     		add	r7, sp, #0
  37              	.LCFI1:
  38              		.cfi_def_cfa_register 7
 167:Src/system_stm32f0xx.c **** 
 168:Src/system_stm32f0xx.c ****   if ( *((unsigned long *)0x20003FF0) == 0xDEADBEEF ) {
  39              		.loc 1 168 3 view .LVU1
  40              		.loc 1 168 8 is_stmt 0 view .LVU2
  41 0004 1A4B     		ldr	r3, .L5
  42 0006 1A68     		ldr	r2, [r3]
  43              		.loc 1 168 6 view .LVU3
  44 0008 1A4B     		ldr	r3, .L5+4
  45 000a 9A42     		cmp	r2, r3
  46 000c 23D0     		beq	.L4
 169:Src/system_stm32f0xx.c ****        *((unsigned long *)0x20003FF0) =  0xCAFEFEED; // Reset our trigger
 170:Src/system_stm32f0xx.c ****       __set_MSP(0x20002250);
 171:Src/system_stm32f0xx.c ****                                                      // 0x1fffC800 is "System Memory" start address
 172:Src/system_stm32f0xx.c ****       SysMemBootJump = (void (*)(void)) (*((uint32_t *) 0x1fffC804)); // Point the PC to the System
 173:Src/system_stm32f0xx.c ****       SysMemBootJump();
 174:Src/system_stm32f0xx.c ****       while (1);
 175:Src/system_stm32f0xx.c ****   }
 176:Src/system_stm32f0xx.c ****   /* Reset the RCC clock configuration to the default reset state ------------*/
 177:Src/system_stm32f0xx.c ****   /* Set HSION bit */
 178:Src/system_stm32f0xx.c ****   RCC->CR |= (uint32_t)0x00000001U;
  47              		.loc 1 178 3 is_stmt 1 view .LVU4
  48              		.loc 1 178 11 is_stmt 0 view .LVU5
  49 000e 1A4B     		ldr	r3, .L5+8
  50 0010 1A68     		ldr	r2, [r3]
  51 0012 0121     		movs	r1, #1
ARM GAS  /tmp/ccPhyyJ8.s 			page 5


  52 0014 0A43     		orrs	r2, r1
  53 0016 1A60     		str	r2, [r3]
 179:Src/system_stm32f0xx.c **** 
 180:Src/system_stm32f0xx.c **** #if defined (STM32F051x8) || defined (STM32F058x8)
 181:Src/system_stm32f0xx.c ****   /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE and MCOSEL[2:0] bits */
 182:Src/system_stm32f0xx.c ****   RCC->CFGR &= (uint32_t)0xF8FFB80CU;
 183:Src/system_stm32f0xx.c **** #else
 184:Src/system_stm32f0xx.c ****   /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE, MCOSEL[2:0], MCOPRE[2:0] and PLLNODIV bits */
 185:Src/system_stm32f0xx.c ****   RCC->CFGR &= (uint32_t)0x08FFB80CU;
  54              		.loc 1 185 3 is_stmt 1 view .LVU6
  55              		.loc 1 185 13 is_stmt 0 view .LVU7
  56 0018 5A68     		ldr	r2, [r3, #4]
  57 001a 1848     		ldr	r0, .L5+12
  58 001c 0240     		ands	r2, r0
  59 001e 5A60     		str	r2, [r3, #4]
 186:Src/system_stm32f0xx.c **** #endif /* STM32F051x8 or STM32F058x8 */
 187:Src/system_stm32f0xx.c ****   
 188:Src/system_stm32f0xx.c ****   /* Reset HSEON, CSSON and PLLON bits */
 189:Src/system_stm32f0xx.c ****   RCC->CR &= (uint32_t)0xFEF6FFFFU;
  60              		.loc 1 189 3 is_stmt 1 view .LVU8
  61              		.loc 1 189 11 is_stmt 0 view .LVU9
  62 0020 1A68     		ldr	r2, [r3]
  63 0022 1748     		ldr	r0, .L5+16
  64 0024 0240     		ands	r2, r0
  65 0026 1A60     		str	r2, [r3]
 190:Src/system_stm32f0xx.c **** 
 191:Src/system_stm32f0xx.c ****   /* Reset HSEBYP bit */
 192:Src/system_stm32f0xx.c ****   RCC->CR &= (uint32_t)0xFFFBFFFFU;
  66              		.loc 1 192 3 is_stmt 1 view .LVU10
  67              		.loc 1 192 11 is_stmt 0 view .LVU11
  68 0028 1A68     		ldr	r2, [r3]
  69 002a 1648     		ldr	r0, .L5+20
  70 002c 0240     		ands	r2, r0
  71 002e 1A60     		str	r2, [r3]
 193:Src/system_stm32f0xx.c **** 
 194:Src/system_stm32f0xx.c ****   /* Reset PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
 195:Src/system_stm32f0xx.c ****   RCC->CFGR &= (uint32_t)0xFFC0FFFFU;
  72              		.loc 1 195 3 is_stmt 1 view .LVU12
  73              		.loc 1 195 13 is_stmt 0 view .LVU13
  74 0030 5A68     		ldr	r2, [r3, #4]
  75 0032 1548     		ldr	r0, .L5+24
  76 0034 0240     		ands	r2, r0
  77 0036 5A60     		str	r2, [r3, #4]
 196:Src/system_stm32f0xx.c **** 
 197:Src/system_stm32f0xx.c ****   /* Reset PREDIV[3:0] bits */
 198:Src/system_stm32f0xx.c ****   RCC->CFGR2 &= (uint32_t)0xFFFFFFF0U;
  78              		.loc 1 198 3 is_stmt 1 view .LVU14
  79              		.loc 1 198 14 is_stmt 0 view .LVU15
  80 0038 DA6A     		ldr	r2, [r3, #44]
  81 003a 0F20     		movs	r0, #15
  82 003c 8243     		bics	r2, r0
  83 003e DA62     		str	r2, [r3, #44]
 199:Src/system_stm32f0xx.c **** 
 200:Src/system_stm32f0xx.c **** #if defined (STM32F072xB) || defined (STM32F078xx)
 201:Src/system_stm32f0xx.c ****   /* Reset USART2SW[1:0], USART1SW[1:0], I2C1SW, CECSW, USBSW and ADCSW bits */
 202:Src/system_stm32f0xx.c ****   RCC->CFGR3 &= (uint32_t)0xFFFCFE2CU;
  84              		.loc 1 202 3 is_stmt 1 view .LVU16
ARM GAS  /tmp/ccPhyyJ8.s 			page 6


  85              		.loc 1 202 14 is_stmt 0 view .LVU17
  86 0040 1A6B     		ldr	r2, [r3, #48]
  87 0042 1248     		ldr	r0, .L5+28
  88 0044 0240     		ands	r2, r0
  89 0046 1A63     		str	r2, [r3, #48]
 203:Src/system_stm32f0xx.c **** #elif defined (STM32F071xB)
 204:Src/system_stm32f0xx.c ****   /* Reset USART2SW[1:0], USART1SW[1:0], I2C1SW, CECSW and ADCSW bits */
 205:Src/system_stm32f0xx.c ****   RCC->CFGR3 &= (uint32_t)0xFFFFCEACU;
 206:Src/system_stm32f0xx.c **** #elif defined (STM32F091xC) || defined (STM32F098xx)
 207:Src/system_stm32f0xx.c ****   /* Reset USART3SW[1:0], USART2SW[1:0], USART1SW[1:0], I2C1SW, CECSW and ADCSW bits */
 208:Src/system_stm32f0xx.c ****   RCC->CFGR3 &= (uint32_t)0xFFF0FEACU;
 209:Src/system_stm32f0xx.c **** #elif defined (STM32F030x6) || defined (STM32F030x8) || defined (STM32F031x6) || defined (STM32F038
 210:Src/system_stm32f0xx.c ****   /* Reset USART1SW[1:0], I2C1SW and ADCSW bits */
 211:Src/system_stm32f0xx.c ****   RCC->CFGR3 &= (uint32_t)0xFFFFFEECU;
 212:Src/system_stm32f0xx.c **** #elif defined (STM32F051x8) || defined (STM32F058xx)
 213:Src/system_stm32f0xx.c ****   /* Reset USART1SW[1:0], I2C1SW, CECSW and ADCSW bits */
 214:Src/system_stm32f0xx.c ****   RCC->CFGR3 &= (uint32_t)0xFFFFFEACU;
 215:Src/system_stm32f0xx.c **** #elif defined (STM32F042x6) || defined (STM32F048xx)
 216:Src/system_stm32f0xx.c ****   /* Reset USART1SW[1:0], I2C1SW, CECSW, USBSW and ADCSW bits */
 217:Src/system_stm32f0xx.c ****   RCC->CFGR3 &= (uint32_t)0xFFFFFE2CU;
 218:Src/system_stm32f0xx.c **** #elif defined (STM32F070x6) || defined (STM32F070xB)
 219:Src/system_stm32f0xx.c ****   /* Reset USART1SW[1:0], I2C1SW, USBSW and ADCSW bits */
 220:Src/system_stm32f0xx.c ****   RCC->CFGR3 &= (uint32_t)0xFFFFFE6CU;
 221:Src/system_stm32f0xx.c ****   /* Set default USB clock to PLLCLK, since there is no HSI48 */
 222:Src/system_stm32f0xx.c ****   RCC->CFGR3 |= (uint32_t)0x00000080U;  
 223:Src/system_stm32f0xx.c **** #else
 224:Src/system_stm32f0xx.c ****  #warning "No target selected"
 225:Src/system_stm32f0xx.c **** #endif
 226:Src/system_stm32f0xx.c **** 
 227:Src/system_stm32f0xx.c ****   /* Reset HSI14 bit */
 228:Src/system_stm32f0xx.c ****   RCC->CR2 &= (uint32_t)0xFFFFFFFEU;
  90              		.loc 1 228 3 is_stmt 1 view .LVU18
  91              		.loc 1 228 12 is_stmt 0 view .LVU19
  92 0048 5A6B     		ldr	r2, [r3, #52]
  93 004a 8A43     		bics	r2, r1
  94 004c 5A63     		str	r2, [r3, #52]
 229:Src/system_stm32f0xx.c **** 
 230:Src/system_stm32f0xx.c ****   /* Disable all interrupts */
 231:Src/system_stm32f0xx.c ****   RCC->CIR = 0x00000000U;
  95              		.loc 1 231 3 is_stmt 1 view .LVU20
  96              		.loc 1 231 12 is_stmt 0 view .LVU21
  97 004e 0022     		movs	r2, #0
  98 0050 9A60     		str	r2, [r3, #8]
 232:Src/system_stm32f0xx.c **** 
 233:Src/system_stm32f0xx.c **** }
  99              		.loc 1 233 1 view .LVU22
 100 0052 BD46     		mov	sp, r7
 101              		@ sp needed
 102 0054 80BD     		pop	{r7, pc}
 103              	.L4:
 169:Src/system_stm32f0xx.c ****       __set_MSP(0x20002250);
 104              		.loc 1 169 8 is_stmt 1 view .LVU23
 169:Src/system_stm32f0xx.c ****       __set_MSP(0x20002250);
 105              		.loc 1 169 39 is_stmt 0 view .LVU24
 106 0056 064B     		ldr	r3, .L5
 107 0058 0D4A     		ldr	r2, .L5+32
 108 005a 1A60     		str	r2, [r3]
ARM GAS  /tmp/ccPhyyJ8.s 			page 7


 170:Src/system_stm32f0xx.c ****                                                      // 0x1fffC800 is "System Memory" start address
 109              		.loc 1 170 7 is_stmt 1 view .LVU25
 110              	.LVL0:
 111              	.LBB4:
 112              	.LBI4:
 113              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS Cortex-M Core Function/Instruction Header File
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V4.30
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     20. October 2015
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
   8:Drivers/CMSIS/Include/cmsis_gcc.h **** 
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****    All rights reserved.
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****    Redistribution and use in source and binary forms, with or without
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****    modification, are permitted provided that the following conditions are met:
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****    - Redistributions of source code must retain the above copyright
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****      notice, this list of conditions and the following disclaimer.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****    - Redistributions in binary form must reproduce the above copyright
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****      notice, this list of conditions and the following disclaimer in the
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****      documentation and/or other materials provided with the distribution.
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****    - Neither the name of ARM nor the names of its contributors may be used
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****      to endorse or promote products derived from this software without
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****      specific prior written permission.
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****    *
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:Drivers/CMSIS/Include/cmsis_gcc.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  25:Drivers/CMSIS/Include/cmsis_gcc.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:Drivers/CMSIS/Include/cmsis_gcc.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:Drivers/CMSIS/Include/cmsis_gcc.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:Drivers/CMSIS/Include/cmsis_gcc.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:Drivers/CMSIS/Include/cmsis_gcc.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:Drivers/CMSIS/Include/cmsis_gcc.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:Drivers/CMSIS/Include/cmsis_gcc.h ****    POSSIBILITY OF SUCH DAMAGE.
  32:Drivers/CMSIS/Include/cmsis_gcc.h ****    ---------------------------------------------------------------------------*/
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  36:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined ( __GNUC__ )
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  41:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  44:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  47:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
  49:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
  51:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  /tmp/ccPhyyJ8.s 			page 8


  52:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  53:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
  54:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
  55:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
  57:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
  59:Drivers/CMSIS/Include/cmsis_gcc.h **** {
  60:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** }
  62:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
  66:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
  67:Drivers/CMSIS/Include/cmsis_gcc.h ****   Can only be executed in Privileged modes.
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** {
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  72:Drivers/CMSIS/Include/cmsis_gcc.h **** }
  73:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  74:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  75:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register
  77:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
  78:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Control Register value
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  80:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_CONTROL(void)
  81:Drivers/CMSIS/Include/cmsis_gcc.h **** {
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
  83:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
  85:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** }
  87:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  88:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  89:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
  93:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_CONTROL(uint32_t control)
  95:Drivers/CMSIS/Include/cmsis_gcc.h **** {
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
  97:Drivers/CMSIS/Include/cmsis_gcc.h **** }
  98:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  99:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 100:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 101:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 102:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               IPSR Register value
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 105:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(void)
 106:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 108:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccPhyyJ8.s 			page 9


 109:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 110:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 111:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 114:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 115:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 116:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               APSR Register value
 118:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_APSR(void)
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 123:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 124:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 125:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 126:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 127:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 128:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 129:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 132:Drivers/CMSIS/Include/cmsis_gcc.h ****     \return               xPSR Register value
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_xPSR(void)
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 137:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 142:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 143:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 145:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 148:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PSP(void)
 149:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 150:Drivers/CMSIS/Include/cmsis_gcc.h ****   register uint32_t result;
 151:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp\n"  : "=r" (result) );
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 154:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 155:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 156:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 157:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 162:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
 163:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 164:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0\n" : : "r" (topOfProcStack) : "sp");
 165:Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  /tmp/ccPhyyJ8.s 			page 10


 166:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 169:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 170:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 171:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 172:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_MSP(void)
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 175:Drivers/CMSIS/Include/cmsis_gcc.h ****   register uint32_t result;
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp\n" : "=r" (result) );
 178:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 183:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 184:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 186:Drivers/CMSIS/Include/cmsis_gcc.h ****     \param [in]    topOfMainStack  Main Stack Pointer value to set
 187:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 188:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)
 114              		.loc 2 188 57 view .LVU26
 115              	.LBB5:
 189:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 190:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0\n" : : "r" (topOfMainStack) : "sp");
 116              		.loc 2 190 3 view .LVU27
 117 005c 0D4B     		ldr	r3, .L5+36
 118              		.syntax divided
 119              	@ 190 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 120 005e 83F30888 		MSR msp, r3
 121              	
 122              	@ 0 "" 2
 123              	.LVL1:
 124              		.loc 2 190 3 is_stmt 0 view .LVU28
 125              		.thumb
 126              		.syntax unified
 127              	.LBE5:
 128              	.LBE4:
 172:Src/system_stm32f0xx.c ****       SysMemBootJump();
 129              		.loc 1 172 7 is_stmt 1 view .LVU29
 172:Src/system_stm32f0xx.c ****       SysMemBootJump();
 130              		.loc 1 172 42 is_stmt 0 view .LVU30
 131 0062 0D4B     		ldr	r3, .L5+40
 132 0064 1B68     		ldr	r3, [r3]
 172:Src/system_stm32f0xx.c ****       SysMemBootJump();
 133              		.loc 1 172 22 view .LVU31
 134 0066 0D4A     		ldr	r2, .L5+44
 135 0068 1360     		str	r3, [r2]
 173:Src/system_stm32f0xx.c ****       while (1);
 136              		.loc 1 173 7 is_stmt 1 view .LVU32
 137 006a 9847     		blx	r3
 138              	.LVL2:
 139              	.L3:
 174:Src/system_stm32f0xx.c ****   }
 140              		.loc 1 174 7 discriminator 1 view .LVU33
ARM GAS  /tmp/ccPhyyJ8.s 			page 11


 174:Src/system_stm32f0xx.c ****   }
 141              		.loc 1 174 16 discriminator 1 view .LVU34
 142 006c FEE7     		b	.L3
 143              	.L6:
 144 006e C046     		.align	2
 145              	.L5:
 146 0070 F03F0020 		.word	536887280
 147 0074 EFBEADDE 		.word	-559038737
 148 0078 00100240 		.word	1073876992
 149 007c 0CB8FF08 		.word	150976524
 150 0080 FFFFF6FE 		.word	-17367041
 151 0084 FFFFFBFF 		.word	-262145
 152 0088 FFFFC0FF 		.word	-4128769
 153 008c 2CFEFCFF 		.word	-197076
 154 0090 EDFEFECA 		.word	-889258259
 155 0094 50220020 		.word	536879696
 156 0098 04C8FF1F 		.word	536856580
 157 009c 00000000 		.word	SysMemBootJump
 158              		.cfi_endproc
 159              	.LFE37:
 161              		.global	__aeabi_uidiv
 162              		.section	.text.SystemCoreClockUpdate,"ax",%progbits
 163              		.align	1
 164              		.global	SystemCoreClockUpdate
 165              		.syntax unified
 166              		.code	16
 167              		.thumb_func
 168              		.fpu softvfp
 170              	SystemCoreClockUpdate:
 171              	.LFB38:
 234:Src/system_stm32f0xx.c **** 
 235:Src/system_stm32f0xx.c **** /**
 236:Src/system_stm32f0xx.c ****    * @brief  Update SystemCoreClock variable according to Clock Register Values.
 237:Src/system_stm32f0xx.c ****   *         The SystemCoreClock variable contains the core clock (HCLK), it can
 238:Src/system_stm32f0xx.c ****   *         be used by the user application to setup the SysTick timer or configure
 239:Src/system_stm32f0xx.c ****   *         other parameters.
 240:Src/system_stm32f0xx.c ****   *
 241:Src/system_stm32f0xx.c ****   * @note   Each time the core clock (HCLK) changes, this function must be called
 242:Src/system_stm32f0xx.c ****   *         to update SystemCoreClock variable value. Otherwise, any configuration
 243:Src/system_stm32f0xx.c ****   *         based on this variable will be incorrect.
 244:Src/system_stm32f0xx.c ****   *
 245:Src/system_stm32f0xx.c ****   * @note   - The system frequency computed by this function is not the real
 246:Src/system_stm32f0xx.c ****   *           frequency in the chip. It is calculated based on the predefined
 247:Src/system_stm32f0xx.c ****   *           constant and the selected clock source:
 248:Src/system_stm32f0xx.c ****   *
 249:Src/system_stm32f0xx.c ****   *           - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(*)
 250:Src/system_stm32f0xx.c ****   *
 251:Src/system_stm32f0xx.c ****   *           - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(**)
 252:Src/system_stm32f0xx.c ****   *
 253:Src/system_stm32f0xx.c ****   *           - If SYSCLK source is PLL, SystemCoreClock will contain the HSE_VALUE(**)
 254:Src/system_stm32f0xx.c ****   *             or HSI_VALUE(*) multiplied/divided by the PLL factors.
 255:Src/system_stm32f0xx.c ****   *
 256:Src/system_stm32f0xx.c ****   *         (*) HSI_VALUE is a constant defined in stm32f0xx_hal.h file (default value
 257:Src/system_stm32f0xx.c ****   *             8 MHz) but the real value may vary depending on the variations
 258:Src/system_stm32f0xx.c ****   *             in voltage and temperature.
 259:Src/system_stm32f0xx.c ****   *
 260:Src/system_stm32f0xx.c ****   *         (**) HSE_VALUE is a constant defined in stm32f0xx_hal.h file (default value
ARM GAS  /tmp/ccPhyyJ8.s 			page 12


 261:Src/system_stm32f0xx.c ****   *              8 MHz), user has to ensure that HSE_VALUE is same as the real
 262:Src/system_stm32f0xx.c ****   *              frequency of the crystal used. Otherwise, this function may
 263:Src/system_stm32f0xx.c ****   *              have wrong result.
 264:Src/system_stm32f0xx.c ****   *
 265:Src/system_stm32f0xx.c ****   *         - The result of this function could be not correct when using fractional
 266:Src/system_stm32f0xx.c ****   *           value for HSE crystal.
 267:Src/system_stm32f0xx.c ****   *
 268:Src/system_stm32f0xx.c ****   * @param  None
 269:Src/system_stm32f0xx.c ****   * @retval None
 270:Src/system_stm32f0xx.c ****   */
 271:Src/system_stm32f0xx.c **** void SystemCoreClockUpdate (void)
 272:Src/system_stm32f0xx.c **** {
 172              		.loc 1 272 1 view -0
 173              		.cfi_startproc
 174              		@ args = 0, pretend = 0, frame = 0
 175              		@ frame_needed = 0, uses_anonymous_args = 0
 176 0000 10B5     		push	{r4, lr}
 177              	.LCFI2:
 178              		.cfi_def_cfa_offset 8
 179              		.cfi_offset 4, -8
 180              		.cfi_offset 14, -4
 273:Src/system_stm32f0xx.c ****   uint32_t tmp = 0, pllmull = 0, pllsource = 0, predivfactor = 0;
 181              		.loc 1 273 3 view .LVU36
 182              	.LVL3:
 274:Src/system_stm32f0xx.c **** 
 275:Src/system_stm32f0xx.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 276:Src/system_stm32f0xx.c ****   tmp = RCC->CFGR & RCC_CFGR_SWS;
 183              		.loc 1 276 3 view .LVU37
 184              		.loc 1 276 12 is_stmt 0 view .LVU38
 185 0002 254B     		ldr	r3, .L17
 186 0004 5A68     		ldr	r2, [r3, #4]
 187              		.loc 1 276 7 view .LVU39
 188 0006 0C23     		movs	r3, #12
 189 0008 1340     		ands	r3, r2
 190              	.LVL4:
 277:Src/system_stm32f0xx.c **** 
 278:Src/system_stm32f0xx.c ****   switch (tmp)
 191              		.loc 1 278 3 is_stmt 1 view .LVU40
 192 000a 042B     		cmp	r3, #4
 193 000c 16D0     		beq	.L8
 194 000e 082B     		cmp	r3, #8
 195 0010 18D0     		beq	.L9
 196 0012 002B     		cmp	r3, #0
 197 0014 03D0     		beq	.L14
 279:Src/system_stm32f0xx.c ****   {
 280:Src/system_stm32f0xx.c ****     case RCC_CFGR_SWS_HSI:  /* HSI used as system clock */
 281:Src/system_stm32f0xx.c ****       SystemCoreClock = HSI_VALUE;
 282:Src/system_stm32f0xx.c ****       break;
 283:Src/system_stm32f0xx.c ****     case RCC_CFGR_SWS_HSE:  /* HSE used as system clock */
 284:Src/system_stm32f0xx.c ****       SystemCoreClock = HSE_VALUE;
 285:Src/system_stm32f0xx.c ****       break;
 286:Src/system_stm32f0xx.c ****     case RCC_CFGR_SWS_PLL:  /* PLL used as system clock */
 287:Src/system_stm32f0xx.c ****       /* Get PLL clock source and multiplication factor ----------------------*/
 288:Src/system_stm32f0xx.c ****       pllmull = RCC->CFGR & RCC_CFGR_PLLMUL;
 289:Src/system_stm32f0xx.c ****       pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 290:Src/system_stm32f0xx.c ****       pllmull = ( pllmull >> 18) + 2;
 291:Src/system_stm32f0xx.c ****       predivfactor = (RCC->CFGR2 & RCC_CFGR2_PREDIV) + 1;
ARM GAS  /tmp/ccPhyyJ8.s 			page 13


 292:Src/system_stm32f0xx.c **** 
 293:Src/system_stm32f0xx.c ****       if (pllsource == RCC_CFGR_PLLSRC_HSE_PREDIV)
 294:Src/system_stm32f0xx.c ****       {
 295:Src/system_stm32f0xx.c ****         /* HSE used as PLL clock source : SystemCoreClock = HSE/PREDIV * PLLMUL */
 296:Src/system_stm32f0xx.c ****         SystemCoreClock = (HSE_VALUE/predivfactor) * pllmull;
 297:Src/system_stm32f0xx.c ****       }
 298:Src/system_stm32f0xx.c **** #if defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F072xB) || defined(STM32F078xx) ||
 299:Src/system_stm32f0xx.c ****       else if (pllsource == RCC_CFGR_PLLSRC_HSI48_PREDIV)
 300:Src/system_stm32f0xx.c ****       {
 301:Src/system_stm32f0xx.c ****         /* HSI48 used as PLL clock source : SystemCoreClock = HSI48/PREDIV * PLLMUL */
 302:Src/system_stm32f0xx.c ****         SystemCoreClock = (HSI48_VALUE/predivfactor) * pllmull;
 303:Src/system_stm32f0xx.c ****       }
 304:Src/system_stm32f0xx.c **** #endif /* STM32F042x6 || STM32F048xx || STM32F072xB || STM32F078xx || STM32F091xC || STM32F098xx */
 305:Src/system_stm32f0xx.c ****       else
 306:Src/system_stm32f0xx.c ****       {
 307:Src/system_stm32f0xx.c **** #if defined(STM32F042x6) || defined(STM32F048xx)  || defined(STM32F070x6) \
 308:Src/system_stm32f0xx.c ****  || defined(STM32F078xx) || defined(STM32F071xB)  || defined(STM32F072xB) \
 309:Src/system_stm32f0xx.c ****  || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx)  || defined(STM32F030xC)
 310:Src/system_stm32f0xx.c ****         /* HSI used as PLL clock source : SystemCoreClock = HSI/PREDIV * PLLMUL */
 311:Src/system_stm32f0xx.c ****         SystemCoreClock = (HSI_VALUE/predivfactor) * pllmull;
 312:Src/system_stm32f0xx.c **** #else
 313:Src/system_stm32f0xx.c ****         /* HSI used as PLL clock source : SystemCoreClock = HSI/2 * PLLMUL */
 314:Src/system_stm32f0xx.c ****         SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
 315:Src/system_stm32f0xx.c **** #endif /* STM32F042x6 || STM32F048xx || STM32F070x6 || 
 316:Src/system_stm32f0xx.c ****           STM32F071xB || STM32F072xB || STM32F078xx || STM32F070xB ||
 317:Src/system_stm32f0xx.c ****           STM32F091xC || STM32F098xx || STM32F030xC */
 318:Src/system_stm32f0xx.c ****       }
 319:Src/system_stm32f0xx.c ****       break;
 320:Src/system_stm32f0xx.c ****     default: /* HSI used as system clock */
 321:Src/system_stm32f0xx.c ****       SystemCoreClock = HSI_VALUE;
 198              		.loc 1 321 7 view .LVU41
 199              		.loc 1 321 23 is_stmt 0 view .LVU42
 200 0016 214B     		ldr	r3, .L17+4
 201              	.LVL5:
 202              		.loc 1 321 23 view .LVU43
 203 0018 214A     		ldr	r2, .L17+8
 204              	.LVL6:
 205              		.loc 1 321 23 view .LVU44
 206 001a 1A60     		str	r2, [r3]
 322:Src/system_stm32f0xx.c ****       break;
 207              		.loc 1 322 7 is_stmt 1 view .LVU45
 208 001c 02E0     		b	.L11
 209              	.LVL7:
 210              	.L14:
 281:Src/system_stm32f0xx.c ****       break;
 211              		.loc 1 281 7 view .LVU46
 281:Src/system_stm32f0xx.c ****       break;
 212              		.loc 1 281 23 is_stmt 0 view .LVU47
 213 001e 1F4B     		ldr	r3, .L17+4
 214              	.LVL8:
 281:Src/system_stm32f0xx.c ****       break;
 215              		.loc 1 281 23 view .LVU48
 216 0020 1F4A     		ldr	r2, .L17+8
 217              	.LVL9:
 281:Src/system_stm32f0xx.c ****       break;
 218              		.loc 1 281 23 view .LVU49
 219 0022 1A60     		str	r2, [r3]
ARM GAS  /tmp/ccPhyyJ8.s 			page 14


 282:Src/system_stm32f0xx.c ****     case RCC_CFGR_SWS_HSE:  /* HSE used as system clock */
 220              		.loc 1 282 7 is_stmt 1 view .LVU50
 221              	.LVL10:
 222              	.L11:
 323:Src/system_stm32f0xx.c ****   }
 324:Src/system_stm32f0xx.c ****   /* Compute HCLK clock frequency ----------------*/
 325:Src/system_stm32f0xx.c ****   /* Get HCLK prescaler */
 326:Src/system_stm32f0xx.c ****   tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 223              		.loc 1 326 3 view .LVU51
 224              		.loc 1 326 28 is_stmt 0 view .LVU52
 225 0024 1C4B     		ldr	r3, .L17
 226 0026 5A68     		ldr	r2, [r3, #4]
 227              		.loc 1 326 52 view .LVU53
 228 0028 1209     		lsrs	r2, r2, #4
 229 002a 0F23     		movs	r3, #15
 230 002c 1340     		ands	r3, r2
 231              		.loc 1 326 22 view .LVU54
 232 002e 1D4A     		ldr	r2, .L17+12
 233 0030 D35C     		ldrb	r3, [r2, r3]
 234              	.LVL11:
 327:Src/system_stm32f0xx.c ****   /* HCLK clock frequency */
 328:Src/system_stm32f0xx.c ****   SystemCoreClock >>= tmp;
 235              		.loc 1 328 3 is_stmt 1 view .LVU55
 236              		.loc 1 328 19 is_stmt 0 view .LVU56
 237 0032 1A4A     		ldr	r2, .L17+4
 238 0034 1168     		ldr	r1, [r2]
 239 0036 D940     		lsrs	r1, r1, r3
 240 0038 1160     		str	r1, [r2]
 329:Src/system_stm32f0xx.c **** }
 241              		.loc 1 329 1 view .LVU57
 242              		@ sp needed
 243 003a 10BD     		pop	{r4, pc}
 244              	.LVL12:
 245              	.L8:
 284:Src/system_stm32f0xx.c ****       break;
 246              		.loc 1 284 7 is_stmt 1 view .LVU58
 284:Src/system_stm32f0xx.c ****       break;
 247              		.loc 1 284 23 is_stmt 0 view .LVU59
 248 003c 174B     		ldr	r3, .L17+4
 249              	.LVL13:
 284:Src/system_stm32f0xx.c ****       break;
 250              		.loc 1 284 23 view .LVU60
 251 003e 184A     		ldr	r2, .L17+8
 252              	.LVL14:
 284:Src/system_stm32f0xx.c ****       break;
 253              		.loc 1 284 23 view .LVU61
 254 0040 1A60     		str	r2, [r3]
 285:Src/system_stm32f0xx.c ****     case RCC_CFGR_SWS_PLL:  /* PLL used as system clock */
 255              		.loc 1 285 7 is_stmt 1 view .LVU62
 256 0042 EFE7     		b	.L11
 257              	.LVL15:
 258              	.L9:
 288:Src/system_stm32f0xx.c ****       pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 259              		.loc 1 288 7 view .LVU63
 288:Src/system_stm32f0xx.c ****       pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 260              		.loc 1 288 20 is_stmt 0 view .LVU64
 261 0044 144A     		ldr	r2, .L17
ARM GAS  /tmp/ccPhyyJ8.s 			page 15


 262 0046 5068     		ldr	r0, [r2, #4]
 263              	.LVL16:
 289:Src/system_stm32f0xx.c ****       pllmull = ( pllmull >> 18) + 2;
 264              		.loc 1 289 7 is_stmt 1 view .LVU65
 289:Src/system_stm32f0xx.c ****       pllmull = ( pllmull >> 18) + 2;
 265              		.loc 1 289 22 is_stmt 0 view .LVU66
 266 0048 5368     		ldr	r3, [r2, #4]
 267              	.LVL17:
 289:Src/system_stm32f0xx.c ****       pllmull = ( pllmull >> 18) + 2;
 268              		.loc 1 289 17 view .LVU67
 269 004a C021     		movs	r1, #192
 270 004c 4902     		lsls	r1, r1, #9
 271 004e 0B40     		ands	r3, r1
 272              	.LVL18:
 290:Src/system_stm32f0xx.c ****       predivfactor = (RCC->CFGR2 & RCC_CFGR2_PREDIV) + 1;
 273              		.loc 1 290 7 is_stmt 1 view .LVU68
 290:Src/system_stm32f0xx.c ****       predivfactor = (RCC->CFGR2 & RCC_CFGR2_PREDIV) + 1;
 274              		.loc 1 290 27 is_stmt 0 view .LVU69
 275 0050 800C     		lsrs	r0, r0, #18
 276              	.LVL19:
 290:Src/system_stm32f0xx.c ****       predivfactor = (RCC->CFGR2 & RCC_CFGR2_PREDIV) + 1;
 277              		.loc 1 290 27 view .LVU70
 278 0052 0F21     		movs	r1, #15
 279 0054 0840     		ands	r0, r1
 290:Src/system_stm32f0xx.c ****       predivfactor = (RCC->CFGR2 & RCC_CFGR2_PREDIV) + 1;
 280              		.loc 1 290 15 view .LVU71
 281 0056 841C     		adds	r4, r0, #2
 282              	.LVL20:
 291:Src/system_stm32f0xx.c **** 
 283              		.loc 1 291 7 is_stmt 1 view .LVU72
 291:Src/system_stm32f0xx.c **** 
 284              		.loc 1 291 26 is_stmt 0 view .LVU73
 285 0058 D26A     		ldr	r2, [r2, #44]
 291:Src/system_stm32f0xx.c **** 
 286              		.loc 1 291 34 view .LVU74
 287 005a 1140     		ands	r1, r2
 291:Src/system_stm32f0xx.c **** 
 288              		.loc 1 291 20 view .LVU75
 289 005c 0131     		adds	r1, r1, #1
 290              	.LVL21:
 293:Src/system_stm32f0xx.c ****       {
 291              		.loc 1 293 7 is_stmt 1 view .LVU76
 293:Src/system_stm32f0xx.c ****       {
 292              		.loc 1 293 10 is_stmt 0 view .LVU77
 293 005e 8022     		movs	r2, #128
 294 0060 5202     		lsls	r2, r2, #9
 295 0062 9342     		cmp	r3, r2
 296 0064 0AD0     		beq	.L15
 299:Src/system_stm32f0xx.c ****       {
 297              		.loc 1 299 12 is_stmt 1 view .LVU78
 299:Src/system_stm32f0xx.c ****       {
 298              		.loc 1 299 15 is_stmt 0 view .LVU79
 299 0066 C022     		movs	r2, #192
 300 0068 5202     		lsls	r2, r2, #9
 301 006a 9342     		cmp	r3, r2
 302 006c 0DD0     		beq	.L16
 311:Src/system_stm32f0xx.c **** #else
ARM GAS  /tmp/ccPhyyJ8.s 			page 16


 303              		.loc 1 311 9 is_stmt 1 view .LVU80
 311:Src/system_stm32f0xx.c **** #else
 304              		.loc 1 311 37 is_stmt 0 view .LVU81
 305 006e 0C48     		ldr	r0, .L17+8
 306 0070 FFF7FEFF 		bl	__aeabi_uidiv
 307              	.LVL22:
 311:Src/system_stm32f0xx.c **** #else
 308              		.loc 1 311 52 view .LVU82
 309 0074 6043     		muls	r0, r4
 311:Src/system_stm32f0xx.c **** #else
 310              		.loc 1 311 25 view .LVU83
 311 0076 094B     		ldr	r3, .L17+4
 312 0078 1860     		str	r0, [r3]
 313 007a D3E7     		b	.L11
 314              	.LVL23:
 315              	.L15:
 296:Src/system_stm32f0xx.c ****       }
 316              		.loc 1 296 9 is_stmt 1 view .LVU84
 296:Src/system_stm32f0xx.c ****       }
 317              		.loc 1 296 37 is_stmt 0 view .LVU85
 318 007c 0848     		ldr	r0, .L17+8
 319 007e FFF7FEFF 		bl	__aeabi_uidiv
 320              	.LVL24:
 296:Src/system_stm32f0xx.c ****       }
 321              		.loc 1 296 52 view .LVU86
 322 0082 6043     		muls	r0, r4
 296:Src/system_stm32f0xx.c ****       }
 323              		.loc 1 296 25 view .LVU87
 324 0084 054B     		ldr	r3, .L17+4
 325 0086 1860     		str	r0, [r3]
 326 0088 CCE7     		b	.L11
 327              	.LVL25:
 328              	.L16:
 302:Src/system_stm32f0xx.c ****       }
 329              		.loc 1 302 9 is_stmt 1 view .LVU88
 302:Src/system_stm32f0xx.c ****       }
 330              		.loc 1 302 39 is_stmt 0 view .LVU89
 331 008a 0748     		ldr	r0, .L17+16
 332 008c FFF7FEFF 		bl	__aeabi_uidiv
 333              	.LVL26:
 302:Src/system_stm32f0xx.c ****       }
 334              		.loc 1 302 54 view .LVU90
 335 0090 6043     		muls	r0, r4
 302:Src/system_stm32f0xx.c ****       }
 336              		.loc 1 302 25 view .LVU91
 337 0092 024B     		ldr	r3, .L17+4
 338 0094 1860     		str	r0, [r3]
 339 0096 C5E7     		b	.L11
 340              	.L18:
 341              		.align	2
 342              	.L17:
 343 0098 00100240 		.word	1073876992
 344 009c 00000000 		.word	.LANCHOR0
 345 00a0 00127A00 		.word	8000000
 346 00a4 00000000 		.word	.LANCHOR1
 347 00a8 006CDC02 		.word	48000000
 348              		.cfi_endproc
ARM GAS  /tmp/ccPhyyJ8.s 			page 17


 349              	.LFE38:
 351              		.comm	SysMemBootJump,4,4
 352              		.global	APBPrescTable
 353              		.global	AHBPrescTable
 354              		.global	SystemCoreClock
 355              		.section	.data.SystemCoreClock,"aw"
 356              		.align	2
 357              		.set	.LANCHOR0,. + 0
 360              	SystemCoreClock:
 361 0000 00127A00 		.word	8000000
 362              		.section	.rodata.AHBPrescTable,"a"
 363              		.align	2
 364              		.set	.LANCHOR1,. + 0
 367              	AHBPrescTable:
 368 0000 00       		.byte	0
 369 0001 00       		.byte	0
 370 0002 00       		.byte	0
 371 0003 00       		.byte	0
 372 0004 00       		.byte	0
 373 0005 00       		.byte	0
 374 0006 00       		.byte	0
 375 0007 00       		.byte	0
 376 0008 01       		.byte	1
 377 0009 02       		.byte	2
 378 000a 03       		.byte	3
 379 000b 04       		.byte	4
 380 000c 06       		.byte	6
 381 000d 07       		.byte	7
 382 000e 08       		.byte	8
 383 000f 09       		.byte	9
 384              		.section	.rodata.APBPrescTable,"a"
 385              		.align	2
 388              	APBPrescTable:
 389 0000 00       		.byte	0
 390 0001 00       		.byte	0
 391 0002 00       		.byte	0
 392 0003 00       		.byte	0
 393 0004 01       		.byte	1
 394 0005 02       		.byte	2
 395 0006 03       		.byte	3
 396 0007 04       		.byte	4
 397              		.text
 398              	.Letext0:
 399              		.file 3 "/usr/arm-none-eabi/include/machine/_default_types.h"
 400              		.file 4 "/usr/arm-none-eabi/include/sys/_stdint.h"
 401              		.file 5 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h"
 402              		.file 6 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f072xb.h"
 403              		.file 7 "/usr/arm-none-eabi/include/sys/lock.h"
 404              		.file 8 "/usr/arm-none-eabi/include/sys/_types.h"
 405              		.file 9 "/usr/lib/gcc/arm-none-eabi/8.3.0/include/stddef.h"
 406              		.file 10 "/usr/arm-none-eabi/include/sys/reent.h"
ARM GAS  /tmp/ccPhyyJ8.s 			page 18


DEFINED SYMBOLS
                            *ABS*:0000000000000000 system_stm32f0xx.c
     /tmp/ccPhyyJ8.s:16     .text.SystemInit:0000000000000000 $t
     /tmp/ccPhyyJ8.s:24     .text.SystemInit:0000000000000000 SystemInit
     /tmp/ccPhyyJ8.s:146    .text.SystemInit:0000000000000070 $d
                            *COM*:0000000000000004 SysMemBootJump
     /tmp/ccPhyyJ8.s:163    .text.SystemCoreClockUpdate:0000000000000000 $t
     /tmp/ccPhyyJ8.s:170    .text.SystemCoreClockUpdate:0000000000000000 SystemCoreClockUpdate
     /tmp/ccPhyyJ8.s:343    .text.SystemCoreClockUpdate:0000000000000098 $d
     /tmp/ccPhyyJ8.s:388    .rodata.APBPrescTable:0000000000000000 APBPrescTable
     /tmp/ccPhyyJ8.s:367    .rodata.AHBPrescTable:0000000000000000 AHBPrescTable
     /tmp/ccPhyyJ8.s:360    .data.SystemCoreClock:0000000000000000 SystemCoreClock
     /tmp/ccPhyyJ8.s:356    .data.SystemCoreClock:0000000000000000 $d
     /tmp/ccPhyyJ8.s:363    .rodata.AHBPrescTable:0000000000000000 $d
     /tmp/ccPhyyJ8.s:385    .rodata.APBPrescTable:0000000000000000 $d

UNDEFINED SYMBOLS
__aeabi_uidiv
