<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - coverage.info - lab2_proc/../vc/../vc/TestRandDelayMem_2ports4B.v</title>
  <link rel="stylesheet" type="text/css" href="../../../../../gcov.css">
</head>

<body>

          <table width="100%" border=0 cellspacing=0 cellpadding=0>
            <tr><td class="title">LCOV - code coverage report</td></tr>
            <tr><td class="ruler"><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>

            <tr>
              <td width="100%">
                <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="10%" class="headerValue"><a href="../../../../../index.html">top level</a> - <a href="index.html">lab2_proc/../vc/../vc</a> - TestRandDelayMem_2ports4B.v<span style="font-size: 80%;"> (source / <a href="TestRandDelayMem_2ports4B.v.func-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="5%"></td>
            <td width="5%" class="headerCovTableHead">Coverage</td>
            <td width="5%" class="headerCovTableHead" title="Covered + Uncovered code">Total</td>
            <td width="5%" class="headerCovTableHead" title="Exercised code only">Hit</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">coverage.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntryMed">88.2&nbsp;%</td>
            <td class="headerCovTableEntry">34</td>
            <td class="headerCovTableEntry">30</td>
          </tr>
          <tr>
            <td class="headerItem">Test Date:</td>
            <td class="headerValue">2023-10-17 14:36:14</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntryHi">-</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">0</td>
          </tr>
                  <tr><td><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>
                </table>
              </td>
            </tr>

            <tr><td class="ruler"><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>
          </table>

          <table cellpadding=0 cellspacing=0 border=0>
            <tr>
              <td><br></td>
            </tr>
            <tr>
              <td>
<pre class="sourceHeading">            Line data    Source code</pre>
<pre class="source">
<span id="L1"><span class="lineNum">       1</span>              : //========================================================================</span>
<span id="L2"><span class="lineNum">       2</span>              : // Verilog Components: Test Memory with Random Delays</span>
<span id="L3"><span class="lineNum">       3</span>              : //========================================================================</span>
<span id="L4"><span class="lineNum">       4</span>              : // This is dual-ported test memory that handles a limited subset of</span>
<span id="L5"><span class="lineNum">       5</span>              : // memory request messages and returns memory response messages.</span>
<span id="L6"><span class="lineNum">       6</span>              : </span>
<span id="L7"><span class="lineNum">       7</span>              : `ifndef VC_TEST_RAND_DELAY_MEM_2PORTS4B_V</span>
<span id="L8"><span class="lineNum">       8</span>              : `define VC_TEST_RAND_DELAY_MEM_2PORTS4B_V</span>
<span id="L9"><span class="lineNum">       9</span>              : </span>
<span id="L10"><span class="lineNum">      10</span>              : `include &quot;vc/mem-msgs.v&quot;</span>
<span id="L11"><span class="lineNum">      11</span>              : `include &quot;vc/TestMem_2ports4B.v&quot;</span>
<span id="L12"><span class="lineNum">      12</span>              : `include &quot;vc/TestRandDelay.v&quot;</span>
<span id="L13"><span class="lineNum">      13</span>              : `include &quot;vc/trace.v&quot;</span>
<span id="L14"><span class="lineNum">      14</span>              : </span>
<span id="L15"><span class="lineNum">      15</span>              : module vc_TestRandDelayMem_2ports4B</span>
<span id="L16"><span class="lineNum">      16</span>              : #(</span>
<span id="L17"><span class="lineNum">      17</span>              :   parameter p_mem_nbytes   = 1024, // size of physical memory in bytes</span>
<span id="L18"><span class="lineNum">      18</span>              :   parameter p_opaque_nbits = 8,    // mem message opaque field num bits</span>
<span id="L19"><span class="lineNum">      19</span>              :   parameter p_addr_nbits   = 32,   // mem message address num bits</span>
<span id="L20"><span class="lineNum">      20</span>              :   parameter p_data_nbits   = 32,   // mem message data num bits</span>
<span id="L21"><span class="lineNum">      21</span>              :   parameter p_reset_to_x   = 1,    // reset all values to X's</span>
<span id="L22"><span class="lineNum">      22</span>              : </span>
<span id="L23"><span class="lineNum">      23</span>              :   // Shorter names for message type, not to be set from outside the module</span>
<span id="L24"><span class="lineNum">      24</span>              :   parameter o = p_opaque_nbits,</span>
<span id="L25"><span class="lineNum">      25</span>              :   parameter a = p_addr_nbits,</span>
<span id="L26"><span class="lineNum">      26</span>              :   parameter d = p_data_nbits,</span>
<span id="L27"><span class="lineNum">      27</span>              : </span>
<span id="L28"><span class="lineNum">      28</span>              :   // Local constants not meant to be set from outside the module</span>
<span id="L29"><span class="lineNum">      29</span>              :   parameter c_req_nbits  = $bits(mem_req_4B_t),</span>
<span id="L30"><span class="lineNum">      30</span>              :   parameter c_resp_nbits = $bits(mem_resp_4B_t)</span>
<span id="L31"><span class="lineNum">      31</span>              : )(</span>
<span id="L32"><span class="lineNum">      32</span> <span class="tlaGNC tlaBgGNC">      127430 :   input  logic                    clk,</span></span>
<span id="L33"><span class="lineNum">      33</span> <span class="tlaGNC">         126 :   input  logic                    reset,</span></span>
<span id="L34"><span class="lineNum">      34</span>              : </span>
<span id="L35"><span class="lineNum">      35</span>              :   // clears the content of memory</span>
<span id="L36"><span class="lineNum">      36</span>              : </span>
<span id="L37"><span class="lineNum">      37</span> <span class="tlaGNC">         126 :   input  logic                    mem_clear,</span></span>
<span id="L38"><span class="lineNum">      38</span>              : </span>
<span id="L39"><span class="lineNum">      39</span>              :   // maximum delay</span>
<span id="L40"><span class="lineNum">      40</span>              : </span>
<span id="L41"><span class="lineNum">      41</span> <span class="tlaUNC tlaBgUNC">           0 :   input  logic [31:0]             max_delay,</span></span>
<span id="L42"><span class="lineNum">      42</span>              : </span>
<span id="L43"><span class="lineNum">      43</span>              :   // Memory request interface port 0</span>
<span id="L44"><span class="lineNum">      44</span>              : </span>
<span id="L45"><span class="lineNum">      45</span> <span class="tlaGNC tlaBgGNC">       27027 :   input  logic                    memreq0_val,</span></span>
<span id="L46"><span class="lineNum">      46</span> <span class="tlaGNC">       37327 :   output logic                    memreq0_rdy,</span></span>
<span id="L47"><span class="lineNum">      47</span> <span class="tlaUNC tlaBgUNC">           0 :   input  logic [c_req_nbits-1:0]  memreq0_msg,</span></span>
<span id="L48"><span class="lineNum">      48</span>              : </span>
<span id="L49"><span class="lineNum">      49</span>              :   // Memory request interface port 1</span>
<span id="L50"><span class="lineNum">      50</span>              : </span>
<span id="L51"><span class="lineNum">      51</span> <span class="tlaGNC tlaBgGNC">        3370 :   input  logic                    memreq1_val,</span></span>
<span id="L52"><span class="lineNum">      52</span> <span class="tlaGNC">       32124 :   output logic                    memreq1_rdy,</span></span>
<span id="L53"><span class="lineNum">      53</span> <span class="tlaGNC">        1460 :   input  logic [c_req_nbits-1:0]  memreq1_msg,</span></span>
<span id="L54"><span class="lineNum">      54</span>              : </span>
<span id="L55"><span class="lineNum">      55</span>              :   // Memory response interface port 0</span>
<span id="L56"><span class="lineNum">      56</span>              : </span>
<span id="L57"><span class="lineNum">      57</span> <span class="tlaGNC">       32702 :   output logic                    memresp0_val,</span></span>
<span id="L58"><span class="lineNum">      58</span> <span class="tlaGNC">       32430 :   input  logic                    memresp0_rdy,</span></span>
<span id="L59"><span class="lineNum">      59</span> <span class="tlaGNC">        8108 :   output logic [c_resp_nbits-1:0] memresp0_msg,</span></span>
<span id="L60"><span class="lineNum">      60</span>              : </span>
<span id="L61"><span class="lineNum">      61</span>              :   // Memory response interface port 1</span>
<span id="L62"><span class="lineNum">      62</span>              : </span>
<span id="L63"><span class="lineNum">      63</span> <span class="tlaGNC">        3478 :   output logic                    memresp1_val,</span></span>
<span id="L64"><span class="lineNum">      64</span> <span class="tlaGNC">        3478 :   input  logic                    memresp1_rdy,</span></span>
<span id="L65"><span class="lineNum">      65</span> <span class="tlaGNC">         772 :   output logic [c_resp_nbits-1:0] memresp1_msg</span></span>
<span id="L66"><span class="lineNum">      66</span>              : );</span>
<span id="L67"><span class="lineNum">      67</span>              : </span>
<span id="L68"><span class="lineNum">      68</span>              :   //------------------------------------------------------------------------</span>
<span id="L69"><span class="lineNum">      69</span>              :   // Dual ported test memory</span>
<span id="L70"><span class="lineNum">      70</span>              :   //------------------------------------------------------------------------</span>
<span id="L71"><span class="lineNum">      71</span>              : </span>
<span id="L72"><span class="lineNum">      72</span> <span class="tlaGNC">       33502 :   logic                    mem_memreq0_val;</span></span>
<span id="L73"><span class="lineNum">      73</span> <span class="tlaGNC">         774 :   logic                    mem_memreq0_rdy;</span></span>
<span id="L74"><span class="lineNum">      74</span> <span class="tlaUNC tlaBgUNC">           0 :   logic [c_req_nbits-1:0]  mem_memreq0_msg;</span></span>
<span id="L75"><span class="lineNum">      75</span>              : </span>
<span id="L76"><span class="lineNum">      76</span> <span class="tlaGNC tlaBgGNC">        3502 :   logic                    mem_memreq1_val;</span></span>
<span id="L77"><span class="lineNum">      77</span> <span class="tlaUNC tlaBgUNC">           0 :   logic                    mem_memreq1_rdy;</span></span>
<span id="L78"><span class="lineNum">      78</span> <span class="tlaGNC tlaBgGNC">         664 :   logic [c_req_nbits-1:0]  mem_memreq1_msg;</span></span>
<span id="L79"><span class="lineNum">      79</span>              : </span>
<span id="L80"><span class="lineNum">      80</span>              : </span>
<span id="L81"><span class="lineNum">      81</span> <span class="tlaGNC">       24609 :   logic                    mem_memresp0_val;</span></span>
<span id="L82"><span class="lineNum">      82</span> <span class="tlaGNC">       34200 :   logic                    mem_memresp0_rdy;</span></span>
<span id="L83"><span class="lineNum">      83</span> <span class="tlaGNC">        4598 :   logic [c_resp_nbits-1:0] mem_memresp0_msg;</span></span>
<span id="L84"><span class="lineNum">      84</span>              : </span>
<span id="L85"><span class="lineNum">      85</span> <span class="tlaGNC">        3344 :   logic                    mem_memresp1_val;</span></span>
<span id="L86"><span class="lineNum">      86</span> <span class="tlaGNC">        3638 :   logic                    mem_memresp1_rdy;</span></span>
<span id="L87"><span class="lineNum">      87</span> <span class="tlaGNC">         782 :   logic [c_resp_nbits-1:0] mem_memresp1_msg;</span></span>
<span id="L88"><span class="lineNum">      88</span>              : </span>
<span id="L89"><span class="lineNum">      89</span>              :   //------------------------------------------------------------------------</span>
<span id="L90"><span class="lineNum">      90</span>              :   // Test random delay</span>
<span id="L91"><span class="lineNum">      91</span>              :   //------------------------------------------------------------------------</span>
<span id="L92"><span class="lineNum">      92</span>              : </span>
<span id="L93"><span class="lineNum">      93</span>              :   vc_TestRandDelay#(c_req_nbits) rand_req_delay0</span>
<span id="L94"><span class="lineNum">      94</span>              :   (</span>
<span id="L95"><span class="lineNum">      95</span>              :     .clk       (clk),</span>
<span id="L96"><span class="lineNum">      96</span>              :     .reset     (reset),</span>
<span id="L97"><span class="lineNum">      97</span>              : </span>
<span id="L98"><span class="lineNum">      98</span>              :     // dividing the max delay by two because we have delay for both in and</span>
<span id="L99"><span class="lineNum">      99</span>              :     // out</span>
<span id="L100"><span class="lineNum">     100</span>              :     .max_delay (max_delay &gt;&gt; 1),</span>
<span id="L101"><span class="lineNum">     101</span>              : </span>
<span id="L102"><span class="lineNum">     102</span>              :     .in_val    (memreq0_val),</span>
<span id="L103"><span class="lineNum">     103</span>              :     .in_rdy    (memreq0_rdy),</span>
<span id="L104"><span class="lineNum">     104</span>              :     .in_msg    (memreq0_msg),</span>
<span id="L105"><span class="lineNum">     105</span>              : </span>
<span id="L106"><span class="lineNum">     106</span>              :     .out_val   (mem_memreq0_val),</span>
<span id="L107"><span class="lineNum">     107</span>              :     .out_rdy   (mem_memreq0_rdy),</span>
<span id="L108"><span class="lineNum">     108</span>              :     .out_msg   (mem_memreq0_msg)</span>
<span id="L109"><span class="lineNum">     109</span>              : </span>
<span id="L110"><span class="lineNum">     110</span>              :   );</span>
<span id="L111"><span class="lineNum">     111</span>              : </span>
<span id="L112"><span class="lineNum">     112</span>              :   vc_TestRandDelay#(c_req_nbits) rand_req_delay1</span>
<span id="L113"><span class="lineNum">     113</span>              :   (</span>
<span id="L114"><span class="lineNum">     114</span>              :     .clk       (clk),</span>
<span id="L115"><span class="lineNum">     115</span>              :     .reset     (reset),</span>
<span id="L116"><span class="lineNum">     116</span>              : </span>
<span id="L117"><span class="lineNum">     117</span>              :     // dividing the max delay by two because we have delay for both in and</span>
<span id="L118"><span class="lineNum">     118</span>              :     // out</span>
<span id="L119"><span class="lineNum">     119</span>              :     .max_delay (max_delay &gt;&gt; 1),</span>
<span id="L120"><span class="lineNum">     120</span>              : </span>
<span id="L121"><span class="lineNum">     121</span>              :     .in_val    (memreq1_val),</span>
<span id="L122"><span class="lineNum">     122</span>              :     .in_rdy    (memreq1_rdy),</span>
<span id="L123"><span class="lineNum">     123</span>              :     .in_msg    (memreq1_msg),</span>
<span id="L124"><span class="lineNum">     124</span>              : </span>
<span id="L125"><span class="lineNum">     125</span>              :     .out_val   (mem_memreq1_val),</span>
<span id="L126"><span class="lineNum">     126</span>              :     .out_rdy   (mem_memreq1_rdy),</span>
<span id="L127"><span class="lineNum">     127</span>              :     .out_msg   (mem_memreq1_msg)</span>
<span id="L128"><span class="lineNum">     128</span>              : </span>
<span id="L129"><span class="lineNum">     129</span>              :    );</span>
<span id="L130"><span class="lineNum">     130</span>              : </span>
<span id="L131"><span class="lineNum">     131</span>              :   vc_TestMem_2ports4B</span>
<span id="L132"><span class="lineNum">     132</span>              :   #(</span>
<span id="L133"><span class="lineNum">     133</span>              :     .p_mem_nbytes   (p_mem_nbytes),</span>
<span id="L134"><span class="lineNum">     134</span>              :     .p_opaque_nbits (p_opaque_nbits),</span>
<span id="L135"><span class="lineNum">     135</span>              :     .p_addr_nbits   (p_addr_nbits),</span>
<span id="L136"><span class="lineNum">     136</span>              :     .p_data_nbits   (p_data_nbits)</span>
<span id="L137"><span class="lineNum">     137</span>              :   )</span>
<span id="L138"><span class="lineNum">     138</span>              :   mem</span>
<span id="L139"><span class="lineNum">     139</span>              :   (</span>
<span id="L140"><span class="lineNum">     140</span>              :     .clk          (clk),</span>
<span id="L141"><span class="lineNum">     141</span>              :     .reset        (reset),</span>
<span id="L142"><span class="lineNum">     142</span>              :     .mem_clear    (mem_clear),</span>
<span id="L143"><span class="lineNum">     143</span>              : </span>
<span id="L144"><span class="lineNum">     144</span>              :     .memreq0_val  (mem_memreq0_val),</span>
<span id="L145"><span class="lineNum">     145</span>              :     .memreq0_rdy  (mem_memreq0_rdy),</span>
<span id="L146"><span class="lineNum">     146</span>              :     .memreq0_msg  (mem_memreq0_msg),</span>
<span id="L147"><span class="lineNum">     147</span>              : </span>
<span id="L148"><span class="lineNum">     148</span>              :     .memreq1_val  (mem_memreq1_val),</span>
<span id="L149"><span class="lineNum">     149</span>              :     .memreq1_rdy  (mem_memreq1_rdy),</span>
<span id="L150"><span class="lineNum">     150</span>              :     .memreq1_msg  (mem_memreq1_msg),</span>
<span id="L151"><span class="lineNum">     151</span>              : </span>
<span id="L152"><span class="lineNum">     152</span>              :     .memresp0_val (mem_memresp0_val),</span>
<span id="L153"><span class="lineNum">     153</span>              :     .memresp0_rdy (mem_memresp0_rdy),</span>
<span id="L154"><span class="lineNum">     154</span>              :     .memresp0_msg (mem_memresp0_msg),</span>
<span id="L155"><span class="lineNum">     155</span>              : </span>
<span id="L156"><span class="lineNum">     156</span>              :     .memresp1_val (mem_memresp1_val),</span>
<span id="L157"><span class="lineNum">     157</span>              :     .memresp1_rdy (mem_memresp1_rdy),</span>
<span id="L158"><span class="lineNum">     158</span>              :     .memresp1_msg (mem_memresp1_msg)</span>
<span id="L159"><span class="lineNum">     159</span>              :   );</span>
<span id="L160"><span class="lineNum">     160</span>              : </span>
<span id="L161"><span class="lineNum">     161</span> <span class="tlaGNC">         126 :   task load (integer filein);</span></span>
<span id="L162"><span class="lineNum">     162</span> <span class="tlaGNC">         126 :   begin</span></span>
<span id="L163"><span class="lineNum">     163</span> <span class="tlaGNC">         126 :     mem.load(filein);</span></span>
<span id="L164"><span class="lineNum">     164</span>              :   end</span>
<span id="L165"><span class="lineNum">     165</span>              :   endtask</span>
<span id="L166"><span class="lineNum">     166</span> <span class="tlaGNC">         126 :   task dump (integer filein);</span></span>
<span id="L167"><span class="lineNum">     167</span> <span class="tlaGNC">         126 :   begin</span></span>
<span id="L168"><span class="lineNum">     168</span> <span class="tlaGNC">         126 :     mem.dump(filein);</span></span>
<span id="L169"><span class="lineNum">     169</span>              :   end</span>
<span id="L170"><span class="lineNum">     170</span>              :   endtask</span>
<span id="L171"><span class="lineNum">     171</span>              :   //------------------------------------------------------------------------</span>
<span id="L172"><span class="lineNum">     172</span>              :   // Test random delay</span>
<span id="L173"><span class="lineNum">     173</span>              :   //------------------------------------------------------------------------</span>
<span id="L174"><span class="lineNum">     174</span>              : </span>
<span id="L175"><span class="lineNum">     175</span>              :   vc_TestRandDelay#(c_resp_nbits) rand_resp_delay0</span>
<span id="L176"><span class="lineNum">     176</span>              :   (</span>
<span id="L177"><span class="lineNum">     177</span>              :     .clk       (clk),</span>
<span id="L178"><span class="lineNum">     178</span>              :     .reset     (reset),</span>
<span id="L179"><span class="lineNum">     179</span>              : </span>
<span id="L180"><span class="lineNum">     180</span>              :     // dividing the max delay by two because we have delay for both in and</span>
<span id="L181"><span class="lineNum">     181</span>              :     // out</span>
<span id="L182"><span class="lineNum">     182</span>              :     .max_delay (max_delay &gt;&gt; 1),</span>
<span id="L183"><span class="lineNum">     183</span>              : </span>
<span id="L184"><span class="lineNum">     184</span>              :     .in_val    (mem_memresp0_val),</span>
<span id="L185"><span class="lineNum">     185</span>              :     .in_rdy    (mem_memresp0_rdy),</span>
<span id="L186"><span class="lineNum">     186</span>              :     .in_msg    (mem_memresp0_msg),</span>
<span id="L187"><span class="lineNum">     187</span>              : </span>
<span id="L188"><span class="lineNum">     188</span>              :     .out_val   (memresp0_val),</span>
<span id="L189"><span class="lineNum">     189</span>              :     .out_rdy   (memresp0_rdy),</span>
<span id="L190"><span class="lineNum">     190</span>              :     .out_msg   (memresp0_msg)</span>
<span id="L191"><span class="lineNum">     191</span>              :   );</span>
<span id="L192"><span class="lineNum">     192</span>              : </span>
<span id="L193"><span class="lineNum">     193</span>              :   vc_TestRandDelay#(c_resp_nbits) rand_resp_delay1</span>
<span id="L194"><span class="lineNum">     194</span>              :   (</span>
<span id="L195"><span class="lineNum">     195</span>              :     .clk       (clk),</span>
<span id="L196"><span class="lineNum">     196</span>              :     .reset     (reset),</span>
<span id="L197"><span class="lineNum">     197</span>              : </span>
<span id="L198"><span class="lineNum">     198</span>              :     // dividing the max delay by two because we have delay for both in and</span>
<span id="L199"><span class="lineNum">     199</span>              :     // out</span>
<span id="L200"><span class="lineNum">     200</span>              :     .max_delay (max_delay &gt;&gt; 1),</span>
<span id="L201"><span class="lineNum">     201</span>              : </span>
<span id="L202"><span class="lineNum">     202</span>              :     .in_val    (mem_memresp1_val),</span>
<span id="L203"><span class="lineNum">     203</span>              :     .in_rdy    (mem_memresp1_rdy),</span>
<span id="L204"><span class="lineNum">     204</span>              :     .in_msg    (mem_memresp1_msg),</span>
<span id="L205"><span class="lineNum">     205</span>              : </span>
<span id="L206"><span class="lineNum">     206</span>              :     .out_val   (memresp1_val),</span>
<span id="L207"><span class="lineNum">     207</span>              :     .out_rdy   (memresp1_rdy),</span>
<span id="L208"><span class="lineNum">     208</span>              :     .out_msg   (memresp1_msg)</span>
<span id="L209"><span class="lineNum">     209</span>              :   );</span>
<span id="L210"><span class="lineNum">     210</span>              : </span>
<span id="L211"><span class="lineNum">     211</span>              :   //----------------------------------------------------------------------</span>
<span id="L212"><span class="lineNum">     212</span>              :   // Line tracing</span>
<span id="L213"><span class="lineNum">     213</span>              :   //----------------------------------------------------------------------</span>
<span id="L214"><span class="lineNum">     214</span>              : </span>
<span id="L215"><span class="lineNum">     215</span>              :   vc_MemReqMsg4BTrace memreq0_trace</span>
<span id="L216"><span class="lineNum">     216</span>              :   (</span>
<span id="L217"><span class="lineNum">     217</span>              :     .clk   (clk),</span>
<span id="L218"><span class="lineNum">     218</span>              :     .reset (reset),</span>
<span id="L219"><span class="lineNum">     219</span>              :     .val   (memreq0_val),</span>
<span id="L220"><span class="lineNum">     220</span>              :     .rdy   (memreq0_rdy),</span>
<span id="L221"><span class="lineNum">     221</span>              :     .msg   (memreq0_msg)</span>
<span id="L222"><span class="lineNum">     222</span>              :   );</span>
<span id="L223"><span class="lineNum">     223</span>              : </span>
<span id="L224"><span class="lineNum">     224</span>              :   vc_MemReqMsg4BTrace memreq1_trace</span>
<span id="L225"><span class="lineNum">     225</span>              :   (</span>
<span id="L226"><span class="lineNum">     226</span>              :     .clk   (clk),</span>
<span id="L227"><span class="lineNum">     227</span>              :     .reset (reset),</span>
<span id="L228"><span class="lineNum">     228</span>              :     .val   (memreq1_val),</span>
<span id="L229"><span class="lineNum">     229</span>              :     .rdy   (memreq1_rdy),</span>
<span id="L230"><span class="lineNum">     230</span>              :     .msg   (memreq1_msg)</span>
<span id="L231"><span class="lineNum">     231</span>              :   );</span>
<span id="L232"><span class="lineNum">     232</span>              : </span>
<span id="L233"><span class="lineNum">     233</span>              :   vc_MemRespMsg4BTrace memresp0_trace</span>
<span id="L234"><span class="lineNum">     234</span>              :   (</span>
<span id="L235"><span class="lineNum">     235</span>              :     .clk   (clk),</span>
<span id="L236"><span class="lineNum">     236</span>              :     .reset (reset),</span>
<span id="L237"><span class="lineNum">     237</span>              :     .val   (memresp0_val),</span>
<span id="L238"><span class="lineNum">     238</span>              :     .rdy   (memresp0_rdy),</span>
<span id="L239"><span class="lineNum">     239</span>              :     .msg   (memresp0_msg)</span>
<span id="L240"><span class="lineNum">     240</span>              :   );</span>
<span id="L241"><span class="lineNum">     241</span>              : </span>
<span id="L242"><span class="lineNum">     242</span>              :   vc_MemRespMsg4BTrace memresp1_trace</span>
<span id="L243"><span class="lineNum">     243</span>              :   (</span>
<span id="L244"><span class="lineNum">     244</span>              :     .clk   (clk),</span>
<span id="L245"><span class="lineNum">     245</span>              :     .reset (reset),</span>
<span id="L246"><span class="lineNum">     246</span>              :     .val   (memresp1_val),</span>
<span id="L247"><span class="lineNum">     247</span>              :     .rdy   (memresp1_rdy),</span>
<span id="L248"><span class="lineNum">     248</span>              :     .msg   (memresp1_msg)</span>
<span id="L249"><span class="lineNum">     249</span>              :   );</span>
<span id="L250"><span class="lineNum">     250</span>              : </span>
<span id="L251"><span class="lineNum">     251</span>              :   `VC_TRACE_BEGIN</span>
<span id="L252"><span class="lineNum">     252</span>              :   begin</span>
<span id="L253"><span class="lineNum">     253</span>              : </span>
<span id="L254"><span class="lineNum">     254</span>              :     memreq0_trace.line_trace( trace_str );</span>
<span id="L255"><span class="lineNum">     255</span>              :     vc_trace.append_str( trace_str, &quot;|&quot; );</span>
<span id="L256"><span class="lineNum">     256</span>              :     memreq1_trace.line_trace( trace_str );</span>
<span id="L257"><span class="lineNum">     257</span>              : </span>
<span id="L258"><span class="lineNum">     258</span>              :     vc_trace.append_str( trace_str, &quot;()&quot; );</span>
<span id="L259"><span class="lineNum">     259</span>              : </span>
<span id="L260"><span class="lineNum">     260</span>              :     memresp0_trace.line_trace( trace_str );</span>
<span id="L261"><span class="lineNum">     261</span>              :     vc_trace.append_str( trace_str, &quot;|&quot; );</span>
<span id="L262"><span class="lineNum">     262</span>              :     memresp1_trace.line_trace( trace_str );</span>
<span id="L263"><span class="lineNum">     263</span>              : </span>
<span id="L264"><span class="lineNum">     264</span>              :   end</span>
<span id="L265"><span class="lineNum">     265</span>              :   `VC_TRACE_END</span>
<span id="L266"><span class="lineNum">     266</span>              : </span>
<span id="L267"><span class="lineNum">     267</span>              : endmodule</span>
<span id="L268"><span class="lineNum">     268</span>              : </span>
<span id="L269"><span class="lineNum">     269</span>              : `endif /* VC_TEST_RAND_DELAY_MEM_2PORTS_V */</span>
<span id="L270"><span class="lineNum">     270</span>              : </span>
        </pre>
              </td>
            </tr>
          </table>
          <br>

          <table width="100%" border=0 cellspacing=0 cellpadding=0>
            <tr><td class="ruler"><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>
            <tr><td class="versionInfo">Generated by: <a href="https://github.com//linux-test-project/lcov" target="_parent">LCOV version 2.0-1</a></td></tr>
          </table>
          <br>

</body>
</html>
