{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1616124766714 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1616124766715 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 19 00:32:46 2021 " "Processing started: Fri Mar 19 00:32:46 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1616124766715 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1616124766715 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dados -c dados " "Command: quartus_map --read_settings_files=on --write_settings_files=off dados -c dados" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1616124766715 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1616124767510 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "dados.v(16) " "Verilog HDL information at dados.v(16): always construct contains both blocking and non-blocking assignments" {  } { { "dados.v" "" { Text "C:/marinaSD/PROCESSADOR/DADOS/dados.v" 16 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1616124767643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dados.v 1 1 " "Found 1 design units, including 1 entities, in source file dados.v" { { "Info" "ISGN_ENTITY_NAME" "1 dados " "Found entity 1: dados" {  } { { "dados.v" "" { Text "C:/marinaSD/PROCESSADOR/DADOS/dados.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616124767648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1616124767648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_dados.v 1 1 " "Found 1 design units, including 1 entities, in source file test_dados.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_dados " "Found entity 1: test_dados" {  } { { "test_dados.v" "" { Text "C:/marinaSD/PROCESSADOR/DADOS/test_dados.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616124767658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1616124767658 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dados " "Elaborating entity \"dados\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1616124767716 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "22 0 29 dados.v(13) " "Verilog HDL warning at dados.v(13): number of words (22) in memory file does not match the number of elements in the address range \[0:29\]" {  } { { "dados.v" "" { Text "C:/marinaSD/PROCESSADOR/DADOS/dados.v" 13 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1616124767739 "|dados"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "dados.v(14) " "Verilog HDL warning at dados.v(14): ignoring unsupported system task" {  } { { "dados.v" "" { Text "C:/marinaSD/PROCESSADOR/DADOS/dados.v" 14 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1616124767740 "|dados"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "Memo dados.v(12) " "Verilog HDL warning at dados.v(12): initial value for variable Memo should be constant" {  } { { "dados.v" "" { Text "C:/marinaSD/PROCESSADOR/DADOS/dados.v" 12 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1616124767740 "|dados"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "dados.v(26) " "Verilog HDL warning at dados.v(26): ignoring unsupported system task" {  } { { "dados.v" "" { Text "C:/marinaSD/PROCESSADOR/DADOS/dados.v" 26 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1616124767740 "|dados"}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/marinaSD/PROCESSADOR/DADOS/output_files/dados.map.smsg " "Generated suppressed messages file C:/marinaSD/PROCESSADOR/DADOS/output_files/dados.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1616124769792 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1616124769962 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1616124769962 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "472 " "Implemented 472 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1616124770061 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1616124770061 ""} { "Info" "ICUT_CUT_TM_LCELLS" "444 " "Implemented 444 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1616124770061 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1616124770061 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4597 " "Peak virtual memory: 4597 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1616124770093 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 19 00:32:50 2021 " "Processing ended: Fri Mar 19 00:32:50 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1616124770093 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1616124770093 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1616124770093 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1616124770093 ""}
