// Seed: 4029010951
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    module_0,
    id_18
);
  input wire id_18;
  inout wire id_17;
  inout wire id_16;
  input wire id_15;
  output wire id_14;
  output wire id_13;
  assign module_1.id_6 = 0;
  output wire id_12;
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  parameter id_19 = -1'b0;
endmodule
module module_1 #(
    parameter id_6 = 32'd90
) (
    input supply0 id_0,
    output wor id_1,
    input supply0 id_2,
    input wor id_3,
    output tri1 id_4,
    output supply1 id_5,
    input wor _id_6,
    input wor id_7,
    input wire id_8,
    output tri0 id_9
);
  assign id_5 = -1;
  logic [7:0] id_11;
  assign id_11[id_6] = -1;
  assign id_1 = id_2 == -1;
  logic [1 : -1  *  -1 'b0] id_12;
  assign id_12 = -1;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12
  );
endmodule
