<html>

<title>Verilog - Cadence Xcelium Info</title>

<body>

<h1> Verilog - Cadence Xcelium</h1>

<p> Verilog is a hardware description language (HDL) for developing and
modeling circuits. The Cadence Xcelium tool will help you simulate
circuits that have been developed in Verilog.  </p>

<p> To use the tool, start up your X-Windows emulator to get an X-terminal
window. At the X-terminal window, you may create Verilog files and run
the Verilog program as directed in the tutorial below. </p>



<h2> Tutorial </h2>

<p> Use the file <a href="half_adder.v" target="_blank"><b>half_adder.v</b></a> as an example file for this tutorial. </p>

<p> To run the Verilog program using this file, use the command: 
<b> xmverilog half_adder.v </b> </p>

<p> The program will print the results on the console.  The results will also be written to the <b> xmverilog.log </b> file. </p>

<p> To exit the program, use the command: <b>exit</b> <p>


<h2> Verilog Language Help </h2>

<h3> SMU Resources </h3>

<p>There is an e-book available to SMU students from the SMU library
site: <a href="http://smu.edu/libraries/"
target="_blank">http://smu.edu/libraries/</a>.</p>


<p>Do a "Quick Search" on the "Library Catalog" title "Design through
Verilog HDL". This will get you the e-book by T.R. Padmanabhan, which
is an introductory text on Verilog. Click on the "Linked Resources"
link at the bottom.</p>


<p>Note: if you are connecting to the library site from off-campus,
you will need to enter information from your SMU ID card for
authentication before you will be allowed access to the e-book.</p>

<h3> Web Resources </h3>

If you are looking for short tutorials on the basics of Verilog, the
following web links may be helpful:

<ul>

<li> <a
href="http://parallel.princeton.edu/classes/ele475/spring_2012/lib/exe/fetch.php?media=verilog.pdf"
target="_blank"> Verilog Tutorial (Princeton U.) </a></li>

<li> <a
href="http://www-inst.eecs.berkeley.edu/~cs61c/resources/verilog.pdf"
target="_blank"> Verilog Tutorial (U-Cal, Berkeley) </a></li>

<li> <a
href="http://www.ece.eng.wayne.edu/~sjiang/ECE2610-winter-11/Verilog%20tutorial.pdf"
target="_blank">Tutorial on Verilog HDL (Wayne State U.) </a></li>



</ul>


<h3> Developing Verilog Testbenches </h3>

After you have developed your Verilog system modules, you will need to
develop "testbench" modules to test your system modules.  A useful
tutorial for developing Verilog testbenches is the following:

<ul>

<li> <a href="lab3_testbench_tutorial.pdf" target="_blank">Verilog
Tutorial: Practical Coding Style for Writing Testbenches (PDF)</a>
(from W. Gibb and T. Farmer, George Washington U.) </li>

</ul>

<hr>
T. Manikas
Last update 2019 Sep 20

</body>

</html>
