# Created by Libero Project Manager 9.0.0.15
# Mon Feb 14 22:59:55 2011

# (OPEN DESIGN)


# set default back-annotation base-name
set_defvar "BA_NAME" "main_ba"
set_defvar "IDE_DESIGNERVIEW_NAME" {Impl1}
set_defvar "IDE_DESIGNERVIEW_COUNT" "1"
set_defvar "IDE_DESIGNERVIEW_REV0" {Impl1}
set_defvar "IDE_DESIGNERVIEW_REVNUM0" "1"
set_defvar "IDE_DESIGNERVIEW_ROOTDIR" {C:\Documents and Settings\Administrator\My Documents\actel\TDB_FPGA\designer}
set_defvar "IDE_DESIGNERVIEW_LASTREV" "1"
