{
  "design": {
    "design_info": {
      "boundary_crc": "0x6999BB16A5EE5681",
      "device": "xc7z020clg400-1",
      "gen_directory": "../../../../MIDI_Interface.gen/sources_1/bd/fifo_map",
      "name": "fifo_map",
      "pfm_name": "vendor:lib:fifo_map:1.0",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.1",
      "validated": "true"
    },
    "design_tree": {
      "axi_regmap_0": "",
      "fifo_adapter_0": ""
    },
    "interface_ports": {
      "S_AXI": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "16"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "CLK_DOMAIN": {
            "value": "fifo_map_S_AXI_ACLK",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "0"
          },
          "HAS_CACHE": {
            "value": "0"
          },
          "HAS_LOCK": {
            "value": "0"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "1"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "1"
          },
          "NUM_READ_THREADS": {
            "value": "1"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "1"
          },
          "NUM_WRITE_THREADS": {
            "value": "1"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          }
        },
        "address_space_ref": "S_AXI",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0x0000FFFF",
          "width": "16"
        }
      }
    },
    "ports": {
      "S_AXI_ACLK": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "S_AXI"
          },
          "ASSOCIATED_RESET": {
            "value": "S_AXI_ARESETN:clear",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "fifo_map_S_AXI_ACLK",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "S_AXI_ARESETN": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "pop": {
        "direction": "I"
      },
      "clear": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "data_out": {
        "direction": "O",
        "left": "15",
        "right": "0"
      },
      "not_empty": {
        "direction": "O"
      },
      "count": {
        "type": "data",
        "direction": "O",
        "left": "7",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "axi_regmap_0": {
        "vlnv": "SHREC:SHREC:axi_regmap:1.0",
        "xci_name": "fifo_map_axi_regmap_0_1",
        "xci_path": "ip\\fifo_map_axi_regmap_0_1\\fifo_map_axi_regmap_0_1.xci",
        "inst_hier_path": "axi_regmap_0",
        "parameters": {
          "NUM_REGS": {
            "value": "3"
          },
          "WIDTH0": {
            "value": "16"
          },
          "WIDTH1": {
            "value": "8"
          },
          "WIDTH2": {
            "value": "1"
          }
        }
      },
      "fifo_adapter_0": {
        "vlnv": "xilinx.com:module_ref:fifo_adapter:1.0",
        "xci_name": "fifo_map_fifo_adapter_0_0",
        "xci_path": "ip\\fifo_map_fifo_adapter_0_0\\fifo_map_fifo_adapter_0_0.xci",
        "inst_hier_path": "fifo_adapter_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "fifo_adapter",
          "boundary_crc": "0x0"
        },
        "ports": {
          "data_in": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "data_out": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "push": {
            "direction": "I"
          },
          "pop": {
            "direction": "I"
          },
          "count": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "fifo_map_S_AXI_ACLK",
                "value_src": "default_prop"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_HIGH"
              }
            }
          },
          "not_empty": {
            "direction": "O"
          },
          "full": {
            "direction": "O"
          }
        }
      }
    },
    "interface_nets": {
      "S_AXI_0_1": {
        "interface_ports": [
          "S_AXI",
          "axi_regmap_0/S_AXI"
        ]
      }
    },
    "nets": {
      "S_AXI_ACLK_0_1": {
        "ports": [
          "S_AXI_ACLK",
          "axi_regmap_0/S_AXI_ACLK",
          "fifo_adapter_0/clk"
        ]
      },
      "S_AXI_ARESETN_0_1": {
        "ports": [
          "S_AXI_ARESETN",
          "axi_regmap_0/S_AXI_ARESETN"
        ]
      },
      "axi_regmap_0_REG0_OUT": {
        "ports": [
          "axi_regmap_0/REG0_OUT",
          "fifo_adapter_0/data_in"
        ]
      },
      "axi_regmap_0_REG0_WR": {
        "ports": [
          "axi_regmap_0/REG0_WR",
          "fifo_adapter_0/push"
        ]
      },
      "fifo_adapter_0_count": {
        "ports": [
          "fifo_adapter_0/count",
          "axi_regmap_0/REG1_IN",
          "count"
        ]
      },
      "fifo_adapter_0_data_out": {
        "ports": [
          "fifo_adapter_0/data_out",
          "data_out"
        ]
      },
      "fifo_adapter_0_empty": {
        "ports": [
          "fifo_adapter_0/not_empty",
          "not_empty"
        ]
      },
      "fifo_adapter_0_full": {
        "ports": [
          "fifo_adapter_0/full",
          "axi_regmap_0/REG2_IN"
        ]
      },
      "pop_0_1": {
        "ports": [
          "pop",
          "fifo_adapter_0/pop"
        ]
      },
      "rst_0_1": {
        "ports": [
          "clear",
          "fifo_adapter_0/rst"
        ]
      }
    },
    "addressing": {
      "/": {
        "address_spaces": {
          "S_AXI": {
            "range": "64K",
            "width": "16"
          }
        }
      }
    }
  }
}