<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="lab5.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="vga_generator.sym" xil_pn:origination="imported"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1478502257" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1478502257">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1478502890" xil_pn:in_ck="-5804398215593669855" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1478502890">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputAdded"/>
      <outfile xil_pn:name="ADAU1761_interface.vhd"/>
      <outfile xil_pn:name="adau1761_codec.v"/>
      <outfile xil_pn:name="adau1761_configuraiton_data.vhd"/>
      <outfile xil_pn:name="adau1761_izedboard.vhd"/>
      <outfile xil_pn:name="beat_generator.v"/>
      <outfile xil_pn:name="brute_force_synchronizer.v"/>
      <outfile xil_pn:name="button_press_unit.v"/>
      <outfile xil_pn:name="chip_data_parser.v"/>
      <outfile xil_pn:name="clamp_channel.vhd"/>
      <outfile xil_pn:name="clamper.vhd"/>
      <outfile xil_pn:name="clocking.vhd"/>
      <outfile xil_pn:name="codec_conditioner.v"/>
      <outfile xil_pn:name="colour_space_conversion.vhd"/>
      <outfile xil_pn:name="convert_444_422.vhd"/>
      <outfile xil_pn:name="debouncer.v"/>
      <outfile xil_pn:name="dvi_controller_top.v"/>
      <outfile xil_pn:name="fake_sample_ram.v"/>
      <outfile xil_pn:name="ff_lib.v"/>
      <outfile xil_pn:name="frequency_rom.v"/>
      <outfile xil_pn:name="hdmi_ddr_output.vhd"/>
      <outfile xil_pn:name="i2c.vhd"/>
      <outfile xil_pn:name="i2c_emulator.v"/>
      <outfile xil_pn:name="i2c_sender.vhd"/>
      <outfile xil_pn:name="i2s_data_interface.vhd"/>
      <outfile xil_pn:name="i3c2.vhd"/>
      <outfile xil_pn:name="lab5_top.v"/>
      <outfile xil_pn:name="one_pulse.v"/>
      <outfile xil_pn:name="ram_1w2r.v"/>
      <outfile xil_pn:name="sine_reader.v"/>
      <outfile xil_pn:name="sine_rom.v"/>
      <outfile xil_pn:name="sync_generators.v"/>
      <outfile xil_pn:name="tcgrom.v"/>
      <outfile xil_pn:name="vga_generator.vhd"/>
      <outfile xil_pn:name="vga_hdmi.vhd"/>
      <outfile xil_pn:name="wave_capture.v"/>
      <outfile xil_pn:name="wave_display.v"/>
      <outfile xil_pn:name="wave_display_top.v"/>
      <outfile xil_pn:name="zedboard_hdmi.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1478502890" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-9114306894456698785" xil_pn:start_ts="1478502890">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1478502890" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="3435782802736295011" xil_pn:start_ts="1478502890">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1478502258" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="888119536602414640" xil_pn:start_ts="1478502258">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1478502890" xil_pn:in_ck="-5804398215593669855" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1478502890">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="ADAU1761_interface.vhd"/>
      <outfile xil_pn:name="adau1761_codec.v"/>
      <outfile xil_pn:name="adau1761_configuraiton_data.vhd"/>
      <outfile xil_pn:name="adau1761_izedboard.vhd"/>
      <outfile xil_pn:name="beat_generator.v"/>
      <outfile xil_pn:name="brute_force_synchronizer.v"/>
      <outfile xil_pn:name="button_press_unit.v"/>
      <outfile xil_pn:name="chip_data_parser.v"/>
      <outfile xil_pn:name="clamp_channel.vhd"/>
      <outfile xil_pn:name="clamper.vhd"/>
      <outfile xil_pn:name="clocking.vhd"/>
      <outfile xil_pn:name="codec_conditioner.v"/>
      <outfile xil_pn:name="colour_space_conversion.vhd"/>
      <outfile xil_pn:name="convert_444_422.vhd"/>
      <outfile xil_pn:name="debouncer.v"/>
      <outfile xil_pn:name="dvi_controller_top.v"/>
      <outfile xil_pn:name="fake_sample_ram.v"/>
      <outfile xil_pn:name="ff_lib.v"/>
      <outfile xil_pn:name="frequency_rom.v"/>
      <outfile xil_pn:name="hdmi_ddr_output.vhd"/>
      <outfile xil_pn:name="i2c.vhd"/>
      <outfile xil_pn:name="i2c_emulator.v"/>
      <outfile xil_pn:name="i2c_sender.vhd"/>
      <outfile xil_pn:name="i2s_data_interface.vhd"/>
      <outfile xil_pn:name="i3c2.vhd"/>
      <outfile xil_pn:name="lab5_top.v"/>
      <outfile xil_pn:name="one_pulse.v"/>
      <outfile xil_pn:name="ram_1w2r.v"/>
      <outfile xil_pn:name="sine_reader.v"/>
      <outfile xil_pn:name="sine_rom.v"/>
      <outfile xil_pn:name="sync_generators.v"/>
      <outfile xil_pn:name="tcgrom.v"/>
      <outfile xil_pn:name="vga_generator.vhd"/>
      <outfile xil_pn:name="vga_hdmi.vhd"/>
      <outfile xil_pn:name="wave_capture.v"/>
      <outfile xil_pn:name="wave_display.v"/>
      <outfile xil_pn:name="wave_display_top.v"/>
      <outfile xil_pn:name="zedboard_hdmi.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1478502893" xil_pn:in_ck="-5804398215593669855" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="172967466859264000" xil_pn:start_ts="1478502890">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
  </transforms>

</generated_project>
