strict digraph "" {
	node [label="\N"];
	"246:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7ac5192ed0>",
		fillcolor=cadetblue,
		label="246:BS
Reg_next_0 = 0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7ac5192ed0>]",
		style=filled,
		typ=BlockingSubstitution];
	"Leaf_242:AL"	 [def_var="['Reg_next_0']",
		label="Leaf_242:AL"];
	"246:BS" -> "Leaf_242:AL"	 [cond="[]",
		lineno=None];
	"243:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f7ac51970d0>",
		fillcolor=springgreen,
		label="243:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"243:IF" -> "246:BS"	 [cond="['CurrentState', 'StateMAC0']",
		label="!((CurrentState == StateMAC0))",
		lineno=243];
	"244:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7ac5197110>",
		fillcolor=cadetblue,
		label="244:BS
Reg_next_0 = Pipeline;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7ac5197110>]",
		style=filled,
		typ=BlockingSubstitution];
	"243:IF" -> "244:BS"	 [cond="['CurrentState', 'StateMAC0']",
		label="(CurrentState == StateMAC0)",
		lineno=243];
	"242:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f7ac5197350>",
		clk_sens=False,
		fillcolor=gold,
		label="242:AL",
		sens="['CurrentState', 'Pipeline']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['StateMAC0', 'Pipeline', 'CurrentState']"];
	"242:AL" -> "243:IF"	 [cond="[]",
		lineno=None];
	"244:BS" -> "Leaf_242:AL"	 [cond="[]",
		lineno=None];
}
