vhdl xil_defaultlib "../../../bd/design_1/ip/design_1_microblaze_0_0/sim/design_1_microblaze_0_0.vhd" 
vhdl xil_defaultlib "../../../bd/design_1/ip/design_1_microblaze_0_axi_intc_0/sim/design_1_microblaze_0_axi_intc_0.vhd" 
vhdl xil_defaultlib "../../../bd/design_1/ip/design_1_mdm_1_0/sim/design_1_mdm_1_0.vhd" 
vhdl xil_defaultlib "../../../bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/sim/design_1_rst_clk_wiz_1_100M_0.vhd" 
vhdl xil_defaultlib "../../../bd/design_1/ip/design_1_axi_uartlite_0_0/sim/design_1_axi_uartlite_0_0.vhd" 
vhdl xil_defaultlib "../../../bd/design_1/ip/design_1_rst_mig_7series_0_81M_0/sim/design_1_rst_mig_7series_0_81M_0.vhd" 
vhdl xil_defaultlib "../../../bd/design_1/ip/design_1_axi_quad_spi_0_0/sim/design_1_axi_quad_spi_0_0.vhd" 
vhdl xil_defaultlib "../../../bd/design_1/ip/design_1_dlmb_v10_0/sim/design_1_dlmb_v10_0.vhd" 
vhdl xil_defaultlib "../../../bd/design_1/ip/design_1_ilmb_v10_0/sim/design_1_ilmb_v10_0.vhd" 
vhdl xil_defaultlib "../../../bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/sim/design_1_dlmb_bram_if_cntlr_0.vhd" 
vhdl xil_defaultlib "../../../bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/sim/design_1_ilmb_bram_if_cntlr_0.vhd" 
vhdl xil_defaultlib "../../../bd/design_1/ip/design_1_axi_gpio_0_4/sim/design_1_axi_gpio_0_4.vhd" 
vhdl xil_defaultlib "../../../bd/design_1/ip/design_1_axi_gpio_1_0/sim/design_1_axi_gpio_1_0.vhd" 
vhdl xil_defaultlib "../../../bd/design_1/ip/design_1_axi_timer_0_0/sim/design_1_axi_timer_0_0.vhd" 
vhdl xil_defaultlib "../../../bd/design_1/ip/design_1_axi_tft_0_0/sim/design_1_axi_tft_0_0.vhd" 
vhdl xil_defaultlib "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/ip/elTetris2_ap_dadd_4_full_dsp_64.vhd" 
vhdl xil_defaultlib "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/ip/elTetris2_ap_ddiv_29_no_dsp_64.vhd" 
vhdl xil_defaultlib "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/ip/elTetris2_ap_dmul_4_max_dsp_64.vhd" 
vhdl xil_defaultlib "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/ip/elTetris2_ap_fadd_3_full_dsp_32.vhd" 
vhdl xil_defaultlib "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/ip/elTetris2_ap_fptrunc_0_no_dsp_64.vhd" 
vhdl xil_defaultlib "../../../../Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/3d65/hdl/ip/elTetris2_ap_sitodp_4_no_dsp_32.vhd" 
vhdl xil_defaultlib "../../../bd/design_1/ip/design_1_elTetris2_0_0/sim/design_1_elTetris2_0_0.vhd" 
nosort
