# Format: clock  timeReq  slackR/slackF  holdR/holdF  instName/pinName   # cycle(s)
clk(R)->clk(R)	0.677    */0.002         */0.016         CORE/template_reg_reg_0__3_/D    1
clk(R)->clk(R)	0.677    */0.003         */0.016         CORE/template_reg_reg_1__3_/D    1
clk(R)->clk(R)	0.676    */0.004         */0.016         CORE/template_reg_reg_4__3_/D    1
clk(R)->clk(R)	0.677    */0.004         */0.016         CORE/template_reg_reg_8__3_/D    1
clk(R)->clk(R)	0.678    */0.005         */0.016         CORE/template_reg_reg_2__3_/D    1
clk(R)->clk(R)	0.678    */0.006         */0.016         CORE/template_reg_reg_6__0_/D    1
clk(R)->clk(R)	0.672    */0.006         */0.017         CORE/image_size_reg_reg_1_/D    1
clk(R)->clk(R)	0.678    */0.008         */0.016         CORE/template_reg_reg_5__0_/D    1
clk(R)->clk(R)	0.678    */0.008         */0.016         CORE/template_reg_reg_3__0_/D    1
clk(R)->clk(R)	0.675    */0.009         */0.016         CORE/template_reg_reg_6__3_/D    1
clk(R)->clk(R)	0.676    */0.011         */0.017         CORE/template_reg_reg_0__4_/D    1
clk(R)->clk(R)	0.676    */0.012         */0.017         CORE/template_reg_reg_1__2_/D    1
clk(R)->clk(R)	0.678    */0.012         */0.016         CORE/action_reg_reg_0__0_/D    1
clk(R)->clk(R)	0.678    */0.013         */0.016         CORE/template_reg_reg_2__0_/D    1
clk(R)->clk(R)	0.676    */0.014         */0.017         CORE/template_reg_reg_2__2_/D    1
clk(R)->clk(R)	0.676    */0.014         */0.017         CORE/template_reg_reg_7__3_/D    1
clk(R)->clk(R)	0.669    */0.014         */0.012         CORE/max_temp_reg_3_/D    1
clk(R)->clk(R)	0.678    */0.015         */0.016         CORE/template_reg_reg_4__0_/D    1
clk(R)->clk(R)	0.676    */0.016         */0.016         CORE/template_reg_reg_5__3_/D    1
clk(R)->clk(R)	0.677    */0.016         */0.017         CORE/template_reg_reg_3__2_/D    1
clk(R)->clk(R)	0.672    */0.019         */0.017         CORE/gray_wgt_reg_reg_0__2_/D    1
clk(R)->clk(R)	0.677    */0.019         */0.016         CORE/template_reg_reg_7__2_/D    1
clk(R)->clk(R)	0.684    */0.020         */0.009         CORE/template_count_reg_1_/D    1
clk(R)->clk(R)	0.677    */0.022         */0.017         CORE/template_reg_reg_3__7_/D    1
clk(R)->clk(R)	0.677    */0.023         */0.017         CORE/template_reg_reg_0__7_/D    1
clk(R)->clk(R)	0.677    */0.023         */0.017         CORE/template_reg_reg_2__7_/D    1
clk(R)->clk(R)	0.677    */0.023         */0.017         CORE/template_reg_reg_5__7_/D    1
clk(R)->clk(R)	0.677    */0.023         */0.017         CORE/template_reg_reg_6__7_/D    1
clk(R)->clk(R)	0.677    */0.024         */0.017         CORE/template_reg_reg_1__7_/D    1
clk(R)->clk(R)	0.677    */0.024         */0.017         CORE/template_reg_reg_0__2_/D    1
clk(R)->clk(R)	0.677    */0.025         */0.017         CORE/template_reg_reg_4__7_/D    1
clk(R)->clk(R)	0.677    */0.026         */0.017         CORE/template_reg_reg_8__7_/D    1
clk(R)->clk(R)	0.677    */0.026         */0.017         CORE/template_reg_reg_1__6_/D    1
clk(R)->clk(R)	0.677    */0.028         */0.017         CORE/template_reg_reg_8__6_/D    1
clk(R)->clk(R)	0.676    */0.028         */0.017         CORE/template_reg_reg_5__2_/D    1
clk(R)->clk(R)	0.677    */0.028         */0.017         CORE/template_reg_reg_3__6_/D    1
clk(R)->clk(R)	0.677    */0.028         */0.017         CORE/template_reg_reg_6__6_/D    1
clk(R)->clk(R)	0.677    */0.028         */0.017         CORE/template_reg_reg_2__6_/D    1
clk(R)->clk(R)	0.839    0.028/*         -0.153/*        CORE/find_median_inst_max_min_reg_reg_0_/RB    1
clk(R)->clk(R)	0.836    0.029/*         -0.153/*        CORE/rd_addr_reg_7_/RB    1
clk(R)->clk(R)	0.673    */0.030         */0.016         CORE/gray_avg_reg_reg_1__2_/D    1
clk(R)->clk(R)	0.835    0.030/*         -0.153/*        CORE/SRAM_192X32_addr_reg_7_/RB    1
clk(R)->clk(R)	0.675    */0.031         */0.016         CORE/gray_avg_reg_reg_1__6_/D    1
clk(R)->clk(R)	0.672    */0.031         */0.016         CORE/gray_avg_reg_reg_1__1_/D    1
clk(R)->clk(R)	0.671    */0.032         */0.016         CORE/gray_avg_reg_reg_1__7_/D    1
clk(R)->clk(R)	0.833    0.032/*         -0.153/*        CORE/avg_temp_reg_9_/RB    1
clk(R)->clk(R)	0.676    */0.032         */0.017         CORE/template_reg_reg_6__2_/D    1
clk(R)->clk(R)	0.670    */0.033         */0.016         CORE/gray_avg_reg_reg_1__0_/D    1
clk(R)->clk(R)	0.678    */0.033         */0.017         CORE/template_reg_reg_7__0_/D    1
clk(R)->clk(R)	0.666    */0.033         */0.017         CORE/template_reg_reg_7__7_/D    1
clk(R)->clk(R)	0.673    */0.033         */0.017         CORE/template_reg_reg_3__3_/D    1
clk(R)->clk(R)	0.677    */0.034         */0.017         CORE/template_reg_reg_5__6_/D    1
clk(R)->clk(R)	0.676    */0.034         */0.017         CORE/template_reg_reg_5__4_/D    1
clk(R)->clk(R)	0.674    */0.034         */0.016         CORE/gray_avg_reg_reg_1__4_/D    1
clk(R)->clk(R)	0.676    */0.034         */0.017         CORE/template_reg_reg_7__4_/D    1
clk(R)->clk(R)	0.670    */0.034         */0.016         CORE/gray_avg_reg_reg_1__3_/D    1
clk(R)->clk(R)	0.669    */0.035         */0.011         CORE/max_temp_reg_2_/D    1
clk(R)->clk(R)	0.677    */0.035         */0.017         CORE/template_reg_reg_0__6_/D    1
clk(R)->clk(R)	0.835    0.036/*         -0.153/*        CORE/find_median_inst_max2_reg_reg_4_/RB    1
clk(R)->clk(R)	0.676    */0.036         */0.017         CORE/template_reg_reg_8__2_/D    1
clk(R)->clk(R)	0.838    0.036/*         -0.153/*        CORE/conv_temp_reg_18_/RB    1
clk(R)->clk(R)	0.679    */0.037         */0.017         CORE/gray_wgt_reg_reg_0__3_/D    1
clk(R)->clk(R)	0.871    0.037/*         -0.185/*        CORE/find_median_inst_final_mid_reg_reg_7_/RB    1
clk(R)->clk(R)	0.871    0.037/*         -0.185/*        CORE/find_median_inst_final_mid_reg_reg_2_/RB    1
clk(R)->clk(R)	0.671    */0.037         */0.010         CORE/wgt_temp_reg_2_/D    1
clk(R)->clk(R)	0.677    */0.037         */0.017         CORE/template_reg_reg_1__0_/D    1
clk(R)->clk(R)	0.666    */0.037         */0.017         CORE/template_reg_reg_4__6_/D    1
clk(R)->clk(R)	0.669    */0.038         */0.017         CORE/gray_max_temp_reg_0__2_/D    1
clk(R)->clk(R)	0.871    0.038/*         -0.185/*        CORE/find_median_inst_final_mid_reg_reg_1_/RB    1
clk(R)->clk(R)	0.677    */0.038         */0.016         CORE/action_reg_reg_4__1_/D    1
clk(R)->clk(R)	0.835    0.038/*         -0.151/*        CORE/conv_temp_reg_0_/RB    1
clk(R)->clk(R)	0.677    */0.039         */0.017         CORE/action_reg_reg_2__2_/D    1
clk(R)->clk(R)	0.677    */0.039         */0.016         CORE/action_reg_reg_2__1_/D    1
clk(R)->clk(R)	0.676    */0.039         */0.017         CORE/template_reg_reg_6__4_/D    1
clk(R)->clk(R)	0.677    */0.040         */0.017         CORE/action_reg_reg_5__2_/D    1
clk(R)->clk(R)	0.672    */0.041         */0.017         CORE/gray_avg_reg_reg_2__1_/D    1
clk(R)->clk(R)	0.674    */0.041         */0.009         CORE/action_idx_reg_0_/D    1
clk(R)->clk(R)	0.676    */0.041         */0.017         CORE/template_reg_reg_6__5_/D    1
clk(R)->clk(R)	0.677    */0.041         */0.017         CORE/action_reg_reg_1__2_/D    1
clk(R)->clk(R)	0.676    */0.042         */0.017         CORE/template_reg_reg_1__4_/D    1
clk(R)->clk(R)	0.871    0.042/*         -0.185/*        CORE/find_median_inst_final_mid_reg_reg_0_/RB    1
clk(R)->clk(R)	0.671    */0.042         */0.017         CORE/gray_avg_reg_reg_2__0_/D    1
clk(R)->clk(R)	0.677    */0.042         */0.017         CORE/action_reg_reg_6__1_/D    1
clk(R)->clk(R)	0.664    */0.043         */0.016         CORE/gray_avg_reg_reg_0__7_/D    1
clk(R)->clk(R)	0.871    0.043/*         -0.185/*        CORE/find_median_inst_final_mid_reg_reg_3_/RB    1
clk(R)->clk(R)	0.830    0.043/*         -0.147/*        CORE/out_value_reg/RB    1
clk(R)->clk(R)	0.830    0.043/*         -0.147/*        CORE/out_valid_reg/RB    1
clk(R)->clk(R)	0.668    */0.043         */0.012         CORE/max_temp_reg_0_/D    1
clk(R)->clk(R)	0.670    */0.044         */0.011         CORE/max_temp_reg_4_/D    1
clk(R)->clk(R)	0.677    */0.044         */0.017         CORE/template_reg_reg_0__0_/D    1
clk(R)->clk(R)	0.676    */0.044         */0.017         CORE/template_reg_reg_8__4_/D    1
clk(R)->clk(R)	0.677    */0.044         */0.017         CORE/action_reg_reg_7__2_/D    1
clk(R)->clk(R)	0.677    */0.044         */0.017         CORE/template_reg_reg_4__5_/D    1
clk(R)->clk(R)	0.670    */0.044         */0.011         CORE/max_temp_reg_6_/D    1
clk(R)->clk(R)	0.677    */0.045         */0.017         CORE/action_reg_reg_4__2_/D    1
clk(R)->clk(R)	0.674    */0.045         */0.017         CORE/gray_avg_reg_reg_2__4_/D    1
clk(R)->clk(R)	0.673    */0.045         */0.017         CORE/gray_avg_reg_reg_2__3_/D    1
clk(R)->clk(R)	0.672    */0.045         */0.017         CORE/gray_avg_reg_reg_2__2_/D    1
clk(R)->clk(R)	0.871    0.045/*         -0.185/*        CORE/find_median_inst_mid_mid_reg_reg_2_/RB    1
clk(R)->clk(R)	0.676    */0.045         */0.017         CORE/template_reg_reg_1__5_/D    1
clk(R)->clk(R)	0.870    0.045/*         -0.185/*        CORE/find_median_inst_mid_mid_reg_reg_0_/RB    1
clk(R)->clk(R)	0.677    */0.045         */0.010         CORE/wgt_temp_reg_5_/D    1
clk(R)->clk(R)	0.676    */0.046         */0.017         CORE/template_reg_reg_8__5_/D    1
clk(R)->clk(R)	0.677    */0.047         */0.017         CORE/template_reg_reg_0__5_/D    1
clk(R)->clk(R)	0.666    */0.047         */0.017         CORE/template_reg_reg_7__6_/D    1
clk(R)->clk(R)	0.676    */0.047         */0.017         CORE/template_reg_reg_2__5_/D    1
clk(R)->clk(R)	0.677    */0.047         */0.017         CORE/template_reg_reg_7__5_/D    1
clk(R)->clk(R)	0.676    */0.047         */0.017         CORE/action_reg_reg_3__2_/D    1
clk(R)->clk(R)	0.669    */0.048         */0.017         CORE/gray_max_temp_reg_0__1_/D    1
clk(R)->clk(R)	0.675    */0.048         */0.017         CORE/template_reg_reg_2__4_/D    1
clk(R)->clk(R)	0.669    */0.049         */0.017         CORE/gray_avg_reg_reg_2__7_/D    1
clk(R)->clk(R)	0.673    */0.050         */0.017         CORE/template_reg_reg_3__5_/D    1
clk(R)->clk(R)	0.677    */0.050         */0.017         CORE/action_reg_reg_6__2_/D    1
clk(R)->clk(R)	0.675    */0.051         */0.017         CORE/template_reg_reg_4__4_/D    1
clk(R)->clk(R)	0.677    */0.051         */0.017         CORE/template_reg_reg_5__5_/D    1
clk(R)->clk(R)	0.676    */0.051         */0.017         CORE/template_reg_reg_3__4_/D    1
clk(R)->clk(R)	0.674    */0.051         */0.017         CORE/gray_wgt_reg_reg_0__4_/D    1
clk(R)->clk(R)	0.870    0.052/*         -0.185/*        CORE/find_median_inst_mid1_reg_reg_7_/RB    1
clk(R)->clk(R)	0.870    0.052/*         -0.185/*        CORE/find_median_inst_mid2_reg_reg_7_/RB    1
clk(R)->clk(R)	0.679    */0.052         */0.018         CORE/gray_avg_reg_reg_2__6_/D    1
clk(R)->clk(R)	0.677    */0.052         */0.017         CORE/action_reg_reg_7__1_/D    1
clk(R)->clk(R)	0.678    */0.053         */0.016         CORE/template_reg_reg_8__0_/D    1
clk(R)->clk(R)	0.669    */0.053         */0.016         CORE/gray_avg_reg_reg_0__1_/D    1
clk(R)->clk(R)	0.670    */0.053         */0.011         CORE/max_temp_reg_5_/D    1
clk(R)->clk(R)	0.871    0.053/*         -0.185/*        CORE/find_median_inst_mid_mid_reg_reg_1_/RB    1
clk(R)->clk(R)	0.870    0.054/*         -0.185/*        CORE/find_median_inst_max3_reg_reg_7_/RB    1
clk(R)->clk(R)	0.678    */0.054         */0.016         CORE/template_reg_reg_3__1_/D    1
clk(R)->clk(R)	0.669    */0.054         */0.017         CORE/gray_avg_reg_reg_0__5_/D    1
clk(R)->clk(R)	0.675    */0.054         */0.017         CORE/action_reg_reg_5__1_/D    1
clk(R)->clk(R)	0.673    */0.055         */0.018         CORE/gray_avg_reg_reg_2__5_/D    1
clk(R)->clk(R)	0.871    0.055/*         -0.185/*        CORE/find_median_inst_max_min_reg_reg_2_/RB    1
clk(R)->clk(R)	0.871    0.055/*         -0.185/*        CORE/find_median_inst_max_min_reg_reg_1_/RB    1
clk(R)->clk(R)	0.871    0.056/*         -0.185/*        CORE/find_median_inst_max_min_reg_reg_7_/RB    1
clk(R)->clk(R)	0.676    */0.056         */0.017         CORE/action_reg_reg_3__1_/D    1
clk(R)->clk(R)	0.871    0.056/*         -0.185/*        CORE/find_median_inst_min_pool_temp_reg_1_/RB    1
clk(R)->clk(R)	0.871    0.056/*         -0.185/*        CORE/find_median_inst_min_pool_temp_reg_0_/RB    1
clk(R)->clk(R)	0.678    */0.057         */0.016         CORE/template_reg_reg_0__1_/D    1
clk(R)->clk(R)	0.871    0.057/*         -0.185/*        CORE/find_median_inst_min_pool_temp_reg_3_/RB    1
clk(R)->clk(R)	0.871    0.057/*         -0.185/*        CORE/find_median_inst_min_pool_temp_reg_2_/RB    1
clk(R)->clk(R)	0.678    */0.057         */0.016         CORE/template_reg_reg_2__1_/D    1
clk(R)->clk(R)	0.678    */0.057         */0.016         CORE/template_reg_reg_7__1_/D    1
clk(R)->clk(R)	0.675    */0.057         */0.017         CORE/template_reg_reg_4__2_/D    1
clk(R)->clk(R)	0.871    0.057/*         -0.185/*        CORE/find_median_inst_max_min_reg_reg_3_/RB    1
clk(R)->clk(R)	0.867    0.057/*         -0.185/*        CORE/find_median_inst_mid2_reg_reg_2_/RB    1
clk(R)->clk(R)	0.678    */0.057         */0.017         CORE/template_reg_reg_4__1_/D    1
clk(R)->clk(R)	0.678    */0.058         */0.016         CORE/template_reg_reg_8__1_/D    1
clk(R)->clk(R)	0.867    0.058/*         -0.185/*        CORE/find_median_inst_mid2_reg_reg_1_/RB    1
clk(R)->clk(R)	0.867    0.058/*         -0.185/*        CORE/find_median_inst_mid2_reg_reg_0_/RB    1
clk(R)->clk(R)	0.677    */0.058         */0.017         CORE/action_reg_reg_1__1_/D    1
clk(R)->clk(R)	0.867    0.058/*         -0.185/*        CORE/find_median_inst_mid3_reg_reg_0_/RB    1
clk(R)->clk(R)	0.677    */0.059         */0.016         CORE/template_reg_reg_1__1_/D    1
clk(R)->clk(R)	0.867    0.059/*         -0.185/*        CORE/find_median_inst_mid3_reg_reg_2_/RB    1
clk(R)->clk(R)	0.867    0.059/*         -0.185/*        CORE/find_median_inst_mid3_reg_reg_1_/RB    1
clk(R)->clk(R)	0.678    */0.059         */0.017         CORE/template_reg_reg_5__1_/D    1
clk(R)->clk(R)	0.867    0.059/*         -0.185/*        CORE/find_median_inst_mid1_reg_reg_0_/RB    1
clk(R)->clk(R)	0.867    0.059/*         -0.185/*        CORE/find_median_inst_mid1_reg_reg_1_/RB    1
clk(R)->clk(R)	0.867    0.059/*         -0.185/*        CORE/find_median_inst_mid1_reg_reg_2_/RB    1
clk(R)->clk(R)	0.676    */0.062         */0.017         CORE/action_reg_reg_3__0_/D    1
clk(R)->clk(R)	0.677    */0.062         */0.017         CORE/action_reg_reg_6__0_/D    1
clk(R)->clk(R)	0.672    */0.062         */0.010         CORE/avg_temp_reg_1_/D    1
clk(R)->clk(R)	0.669    */0.062         */0.011         CORE/max_temp_reg_7_/D    1
clk(R)->clk(R)	0.677    */0.063         */0.017         CORE/action_reg_reg_5__0_/D    1
clk(R)->clk(R)	0.780    */0.064         */-0.100        CORE/SRAM_64_32_inst_SRAM_64X32_inst/DI18    1
clk(R)->clk(R)	0.677    */0.064         */0.017         CORE/action_reg_reg_4__0_/D    1
clk(R)->clk(R)	0.678    */0.064         */0.017         CORE/template_reg_reg_6__1_/D    1
clk(R)->clk(R)	0.677    */0.065         */0.017         CORE/action_reg_reg_2__0_/D    1
clk(R)->clk(R)	0.780    */0.065         */-0.100        CORE/SRAM_64_32_inst_SRAM_64X32_inst/DI23    1
clk(R)->clk(R)	0.676    */0.066         */0.017         CORE/action_reg_reg_1__0_/D    1
clk(R)->clk(R)	0.677    */0.066         */0.017         CORE/action_reg_reg_7__0_/D    1
clk(R)->clk(R)	0.794    */0.066         */-0.100        CORE/SRAM_192_32_inst_SRAM_192X32_inst/DI31    1
clk(R)->clk(R)	0.866    0.066/*         -0.185/*        CORE/find_median_inst_min3_reg_reg_0_/RB    1
clk(R)->clk(R)	0.672    */0.066         */0.008         CORE/avg_temp_reg_8_/D    1
clk(R)->clk(R)	0.780    */0.067         */-0.100        CORE/SRAM_64_32_inst_SRAM_64X32_inst/DI17    1
clk(R)->clk(R)	0.780    */0.068         */-0.100        CORE/SRAM_64_32_inst_SRAM_64X32_inst/DI19    1
clk(R)->clk(R)	0.780    */0.068         */-0.100        CORE/SRAM_64_32_inst_SRAM_64X32_inst/DI24    1
clk(R)->clk(R)	0.866    0.068/*         -0.185/*        CORE/find_median_inst_max3_reg_reg_3_/RB    1
clk(R)->clk(R)	0.794    */0.069         */-0.100        CORE/SRAM_192_32_inst_SRAM_192X32_inst/DI24    1
clk(R)->clk(R)	0.780    */0.071         */-0.100        CORE/SRAM_64_32_inst_SRAM_64X32_inst/DI25    1
clk(R)->clk(R)	0.780    */0.071         */-0.100        CORE/SRAM_64_32_inst_SRAM_64X32_inst/DI22    1
clk(R)->clk(R)	0.866    0.071/*         -0.185/*        CORE/find_median_inst_max3_reg_reg_1_/RB    1
clk(R)->clk(R)	0.780    */0.072         */-0.100        CORE/SRAM_64_32_inst_SRAM_64X32_inst/DI20    1
clk(R)->clk(R)	0.879    0.072/*         -0.185/*        CORE/conv_temp_reg_19_/RB    1
clk(R)->clk(R)	0.794    */0.072         */-0.100        CORE/SRAM_192_32_inst_SRAM_192X32_inst/DI20    1
clk(R)->clk(R)	0.866    0.072/*         -0.185/*        CORE/find_median_inst_max2_reg_reg_7_/RB    1
clk(R)->clk(R)	0.794    */0.072         */-0.100        CORE/SRAM_192_32_inst_SRAM_192X32_inst/DI22    1
clk(R)->clk(R)	0.780    */0.073         */-0.100        CORE/SRAM_64_32_inst_SRAM_64X32_inst/DI16    1
clk(R)->clk(R)	0.794    */0.073         */-0.100        CORE/SRAM_192_32_inst_SRAM_192X32_inst/DI29    1
clk(R)->clk(R)	0.780    */0.073         */-0.100        CORE/SRAM_64_32_inst_SRAM_64X32_inst/DI21    1
clk(R)->clk(R)	0.794    */0.073         */-0.100        CORE/SRAM_192_32_inst_SRAM_192X32_inst/DI23    1
clk(R)->clk(R)	0.794    */0.074         */-0.100        CORE/SRAM_192_32_inst_SRAM_192X32_inst/DI27    1
clk(R)->clk(R)	0.664    */0.075         */0.017         CORE/gray_max_temp_reg_0__3_/D    1
clk(R)->clk(R)	0.780    */0.075         */-0.100        CORE/SRAM_64_32_inst_SRAM_64X32_inst/DI26    1
clk(R)->clk(R)	0.794    */0.075         */-0.100        CORE/SRAM_192_32_inst_SRAM_192X32_inst/DI21    1
clk(R)->clk(R)	0.866    0.075/*         -0.185/*        CORE/find_median_inst_min3_reg_reg_1_/RB    1
clk(R)->clk(R)	0.866    0.075/*         -0.185/*        CORE/find_median_inst_min3_reg_reg_2_/RB    1
clk(R)->clk(R)	0.866    0.075/*         -0.185/*        CORE/find_median_inst_max3_reg_reg_2_/RB    1
clk(R)->clk(R)	0.794    */0.076         */-0.100        CORE/SRAM_192_32_inst_SRAM_192X32_inst/DI19    1
clk(R)->clk(R)	0.866    0.076/*         -0.185/*        CORE/find_median_inst_min2_reg_reg_7_/RB    1
clk(R)->clk(R)	0.866    0.076/*         -0.185/*        CORE/find_median_inst_min2_reg_reg_0_/RB    1
clk(R)->clk(R)	0.794    */0.076         */-0.100        CORE/SRAM_192_32_inst_SRAM_192X32_inst/DI28    1
clk(R)->clk(R)	0.866    0.077/*         -0.185/*        CORE/find_median_inst_min2_reg_reg_1_/RB    1
clk(R)->clk(R)	0.866    0.077/*         -0.185/*        CORE/find_median_inst_min2_reg_reg_2_/RB    1
clk(R)->clk(R)	0.780    */0.078         */-0.100        CORE/SRAM_64_32_inst_SRAM_64X32_inst/DI10    1
clk(R)->clk(R)	0.780    */0.079         */-0.100        CORE/SRAM_64_32_inst_SRAM_64X32_inst/DI5    1
clk(R)->clk(R)	0.865    0.080/*         -0.185/*        CORE/find_median_inst_max2_reg_reg_0_/RB    1
clk(R)->clk(R)	0.871    0.080/*         -0.185/*        CORE/conv_temp_reg_1_/RB    1
clk(R)->clk(R)	0.780    */0.080         */-0.100        CORE/SRAM_64_32_inst_SRAM_64X32_inst/DI28    1
clk(R)->clk(R)	0.867    0.080/*         -0.185/*        CORE/find_median_inst_max2_reg_reg_1_/RB    1
clk(R)->clk(R)	0.672    */0.080         */0.017         CORE/image_size_reg_reg_0_/D    1
clk(R)->clk(R)	0.868    0.081/*         -0.185/*        CORE/find_median_inst_min1_reg_reg_7_/RB    1
clk(R)->clk(R)	0.868    0.081/*         -0.185/*        CORE/find_median_inst_max1_reg_reg_7_/RB    1
clk(R)->clk(R)	0.780    */0.081         */-0.100        CORE/SRAM_64_32_inst_SRAM_64X32_inst/DI30    1
clk(R)->clk(R)	0.780    */0.081         */-0.100        CORE/SRAM_64_32_inst_SRAM_64X32_inst/DI6    1
clk(R)->clk(R)	0.867    0.081/*         -0.185/*        CORE/find_median_inst_max2_reg_reg_2_/RB    1
clk(R)->clk(R)	0.867    0.081/*         -0.185/*        CORE/find_median_inst_max1_reg_reg_2_/RB    1
clk(R)->clk(R)	0.867    0.082/*         -0.185/*        CORE/find_median_inst_max1_reg_reg_1_/RB    1
clk(R)->clk(R)	0.867    0.082/*         -0.185/*        CORE/find_median_inst_max1_reg_reg_0_/RB    1
clk(R)->clk(R)	0.794    */0.082         */-0.100        CORE/SRAM_192_32_inst_SRAM_192X32_inst/DI18    1
clk(R)->clk(R)	0.669    */0.082         */0.011         CORE/avg_temp_reg_9_/D    1
clk(R)->clk(R)	0.866    0.082/*         -0.185/*        CORE/find_median_inst_min1_reg_reg_2_/RB    1
clk(R)->clk(R)	0.669    */0.082         */0.011         CORE/avg_temp_reg_5_/D    1
clk(R)->clk(R)	0.794    */0.083         */-0.100        CORE/SRAM_192_32_inst_SRAM_192X32_inst/DI17    1
clk(R)->clk(R)	0.780    */0.083         */-0.100        CORE/SRAM_64_32_inst_SRAM_64X32_inst/DI9    1
clk(R)->clk(R)	0.780    */0.083         */-0.100        CORE/SRAM_64_32_inst_SRAM_64X32_inst/DI2    1
clk(R)->clk(R)	0.780    */0.084         */-0.100        CORE/SRAM_64_32_inst_SRAM_64X32_inst/DI14    1
clk(R)->clk(R)	0.780    */0.084         */-0.100        CORE/SRAM_64_32_inst_SRAM_64X32_inst/DI27    1
clk(R)->clk(R)	0.780    */0.084         */-0.100        CORE/SRAM_64_32_inst_SRAM_64X32_inst/DI15    1
clk(R)->clk(R)	0.794    */0.084         */-0.100        CORE/SRAM_192_32_inst_SRAM_192X32_inst/DI14    1
clk(R)->clk(R)	0.780    */0.084         */-0.100        CORE/SRAM_64_32_inst_SRAM_64X32_inst/DI7    1
clk(R)->clk(R)	0.680    */0.084         */0.013         CORE/template_count_reg_0_/D    1
clk(R)->clk(R)	0.864    0.085/*         -0.183/*        CORE/find_median_inst_min1_reg_reg_0_/RB    1
clk(R)->clk(R)	0.864    0.085/*         -0.183/*        CORE/find_median_inst_min1_reg_reg_1_/RB    1
clk(R)->clk(R)	0.673    */0.085         */0.010         CORE/action_idx_reg_1_/D    1
clk(R)->clk(R)	0.780    */0.085         */-0.100        CORE/SRAM_64_32_inst_SRAM_64X32_inst/DI29    1
clk(R)->clk(R)	0.682    */0.085         */0.011         CORE/template_count_reg_2_/D    1
clk(R)->clk(R)	0.794    */0.086         */-0.100        CORE/SRAM_192_32_inst_SRAM_192X32_inst/DI26    1
clk(R)->clk(R)	0.780    */0.086         */-0.100        CORE/SRAM_64_32_inst_SRAM_64X32_inst/DI3    1
clk(R)->clk(R)	0.780    */0.086         */-0.100        CORE/SRAM_64_32_inst_SRAM_64X32_inst/DI12    1
clk(R)->clk(R)	0.794    */0.086         */-0.100        CORE/SRAM_192_32_inst_SRAM_192X32_inst/DI13    1
clk(R)->clk(R)	0.780    */0.087         */-0.100        CORE/SRAM_64_32_inst_SRAM_64X32_inst/DI1    1
clk(R)->clk(R)	0.780    */0.087         */-0.100        CORE/SRAM_64_32_inst_SRAM_64X32_inst/DI4    1
clk(R)->clk(R)	0.671    */0.087         */0.015         CORE/gray_max_temp_reg_0__5_/D    1
clk(R)->clk(R)	0.780    */0.087         */-0.100        CORE/SRAM_64_32_inst_SRAM_64X32_inst/DI11    1
clk(R)->clk(R)	0.780    */0.087         */-0.100        CORE/SRAM_64_32_inst_SRAM_64X32_inst/DI13    1
clk(R)->clk(R)	0.780    */0.088         */-0.100        CORE/SRAM_64_32_inst_SRAM_64X32_inst/DI8    1
clk(R)->clk(R)	0.780    */0.088         */-0.100        CORE/SRAM_64_32_inst_SRAM_64X32_inst/DI31    1
clk(R)->clk(R)	0.670    */0.088         */0.013         CORE/state_reg_1_/D    1
clk(R)->clk(R)	0.669    */0.090         */0.017         CORE/gray_max_temp_reg_0__7_/D    1
clk(R)->clk(R)	0.794    */0.091         */-0.100        CORE/SRAM_192_32_inst_SRAM_192X32_inst/DI12    1
clk(R)->clk(R)	0.794    */0.091         */-0.100        CORE/SRAM_192_32_inst_SRAM_192X32_inst/DI9    1
clk(R)->clk(R)	0.794    */0.091         */-0.100        CORE/SRAM_192_32_inst_SRAM_192X32_inst/DI25    1
clk(R)->clk(R)	0.794    */0.093         */-0.100        CORE/SRAM_192_32_inst_SRAM_192X32_inst/DI16    1
clk(R)->clk(R)	0.669    */0.093         */0.017         CORE/gray_max_temp_reg_0__0_/D    1
clk(R)->clk(R)	0.794    */0.094         */-0.100        CORE/SRAM_192_32_inst_SRAM_192X32_inst/DI11    1
clk(R)->clk(R)	0.794    */0.094         */-0.100        CORE/SRAM_192_32_inst_SRAM_192X32_inst/DI7    1
clk(R)->clk(R)	0.794    */0.094         */-0.100        CORE/SRAM_192_32_inst_SRAM_192X32_inst/DI15    1
clk(R)->clk(R)	0.794    */0.095         */-0.100        CORE/SRAM_192_32_inst_SRAM_192X32_inst/DI8    1
clk(R)->clk(R)	0.780    */0.095         */-0.100        CORE/SRAM_64_32_inst_SRAM_64X32_inst/DI0    1
clk(R)->clk(R)	0.674    */0.095         */0.017         CORE/gray_max_temp_reg_0__6_/D    1
clk(R)->clk(R)	0.794    */0.097         */-0.100        CORE/SRAM_192_32_inst_SRAM_192X32_inst/DI5    1
clk(R)->clk(R)	0.794    */0.098         */-0.100        CORE/SRAM_192_32_inst_SRAM_192X32_inst/DI30    1
clk(R)->clk(R)	0.794    */0.099         */-0.100        CORE/SRAM_192_32_inst_SRAM_192X32_inst/DI10    1
clk(R)->clk(R)	0.676    */0.103         */0.018         CORE/action_reg_reg_0__1_/D    1
clk(R)->clk(R)	0.653    0.104/*         0.027/*         CORE/avg_temp_reg_3_/D    1
clk(R)->clk(R)	0.794    */0.104         */-0.100        CORE/SRAM_192_32_inst_SRAM_192X32_inst/DI1    1
clk(R)->clk(R)	0.653    0.106/*         0.027/*         CORE/avg_temp_reg_4_/D    1
clk(R)->clk(R)	0.669    */0.106         */0.017         CORE/gray_max_temp_reg_0__4_/D    1
clk(R)->clk(R)	0.654    0.108/*         0.027/*         CORE/avg_temp_reg_7_/D    1
clk(R)->clk(R)	0.794    */0.108         */-0.100        CORE/SRAM_192_32_inst_SRAM_192X32_inst/DI4    1
clk(R)->clk(R)	0.794    */0.109         */-0.100        CORE/SRAM_192_32_inst_SRAM_192X32_inst/DI0    1
clk(R)->clk(R)	0.794    */0.111         */-0.100        CORE/SRAM_192_32_inst_SRAM_192X32_inst/DI3    1
clk(R)->clk(R)	0.794    */0.114         */-0.100        CORE/SRAM_192_32_inst_SRAM_192X32_inst/DI2    1
clk(R)->clk(R)	0.654    0.114/*         0.027/*         CORE/avg_temp_reg_2_/D    1
clk(R)->clk(R)	0.654    0.115/*         0.027/*         CORE/avg_temp_reg_6_/D    1
clk(R)->clk(R)	0.794    */0.118         */-0.100        CORE/SRAM_192_32_inst_SRAM_192X32_inst/DI6    1
clk(R)->clk(R)	0.794    */0.119         */-0.100        CORE/SRAM_192_32_inst_SRAM_192X32_inst/A6    1
clk(R)->clk(R)	0.669    */0.123         */0.017         CORE/gray_wgt_reg_reg_0__0_/D    1
clk(R)->clk(R)	0.654    0.124/*         0.028/*         CORE/avg_temp_reg_0_/D    1
clk(R)->clk(R)	0.794    */0.125         */-0.100        CORE/SRAM_192_32_inst_SRAM_192X32_inst/A1    1
clk(R)->clk(R)	0.794    */0.126         */-0.100        CORE/SRAM_192_32_inst_SRAM_192X32_inst/A4    1
clk(R)->clk(R)	0.794    */0.128         */-0.100        CORE/SRAM_192_32_inst_SRAM_192X32_inst/A0    1
clk(R)->clk(R)	0.794    */0.130         */-0.100        CORE/SRAM_192_32_inst_SRAM_192X32_inst/A5    1
clk(R)->clk(R)	0.794    */0.130         */-0.100        CORE/SRAM_192_32_inst_SRAM_192X32_inst/A3    1
clk(R)->clk(R)	0.794    */0.130         */-0.100        CORE/SRAM_192_32_inst_SRAM_192X32_inst/A2    1
clk(R)->clk(R)	0.780    */0.144         */-0.100        CORE/SRAM_64_32_inst_SRAM_64X32_inst/A3    1
clk(R)->clk(R)	0.670    */0.148         */0.017         CORE/gray_wgt_reg_reg_0__5_/D    1
clk(R)->clk(R)	0.780    */0.150         */-0.100        CORE/SRAM_64_32_inst_SRAM_64X32_inst/A2    1
clk(R)->clk(R)	0.780    */0.151         */-0.100        CORE/SRAM_64_32_inst_SRAM_64X32_inst/A0    1
clk(R)->clk(R)	0.780    */0.157         */-0.100        CORE/SRAM_64_32_inst_SRAM_64X32_inst/A4    1
clk(R)->clk(R)	0.674    */0.158         */0.011         CORE/RGB_count_reg_1_/D    1
clk(R)->clk(R)	0.671    */0.158         */0.011         CORE/RGB_count_reg_0_/D    1
clk(R)->clk(R)	0.780    */0.160         */-0.100        CORE/SRAM_64_32_inst_SRAM_64X32_inst/A1    1
clk(R)->clk(R)	0.794    0.160/*         -0.100/*        CORE/SRAM_192_32_inst_SRAM_192X32_inst/WEB    1
clk(R)->clk(R)	0.780    */0.161         */-0.100        CORE/SRAM_64_32_inst_SRAM_64X32_inst/A5    1
clk(R)->clk(R)	0.780    */0.175         */-0.100        CORE/SRAM_64_32_inst_SRAM_64X32_inst/WEB    1
clk(R)->clk(R)	0.672    */0.181         */0.017         CORE/gray_wgt_reg_reg_0__1_/D    1
clk(R)->clk(R)	0.794    */0.186         */-0.100        CORE/SRAM_192_32_inst_SRAM_192X32_inst/A7    1
clk(R)->clk(R)	0.678    */0.190         */0.009         CORE/wgt_temp_reg_6_/D    1
clk(R)->clk(R)	0.673    */0.209         */0.010         CORE/action_idx_reg_2_/D    1
clk(R)->clk(R)	0.682    */0.225         */0.011         CORE/template_count_reg_3_/D    1
clk(R)->clk(R)	0.676    */0.229         */0.011         CORE/wgt_temp_reg_7_/D    1
clk(R)->clk(R)	0.684    */0.229         */0.010         CORE/action_idx_reg_3_/D    1
clk(R)->clk(R)	0.669    */0.240         */0.011         CORE/max_temp_reg_1_/D    1
clk(R)->clk(R)	0.678    */0.246         */0.009         CORE/set_count_reg_1_/D    1
clk(R)->clk(R)	0.662    */0.247         */0.015         CORE/pool_temp_reg_1__0_/D    1
clk(R)->clk(R)	0.677    */0.256         */0.009         CORE/start_write_flag_reg/D    1
clk(R)->clk(R)	0.664    */0.257         */0.016         CORE/SRAM_64X32_data_in_reg_reg_16_/D    1
clk(R)->clk(R)	0.679    */0.257         */0.015         CORE/conv_out_reg_reg_19_/D    1
clk(R)->clk(R)	0.678    */0.259         */0.016         CORE/window_reg_0__3__2_/D    1
clk(R)->clk(R)	0.675    */0.260         */0.016         CORE/SRAM_192X32_data_in_reg_reg_26_/D    1
clk(R)->clk(R)	0.678    */0.260         */0.016         CORE/window_reg_0__3__0_/D    1
clk(R)->clk(R)	0.675    */0.261         */0.016         CORE/SRAM_192X32_data_in_reg_reg_20_/D    1
clk(R)->clk(R)	0.670    */0.262         */0.016         CORE/SRAM_192X32_data_in_reg_reg_0_/D    1
clk(R)->clk(R)	0.674    */0.263         */0.016         CORE/SRAM_192X32_data_in_reg_reg_29_/D    1
clk(R)->clk(R)	0.665    */0.263         */0.017         CORE/filter_result_reg_reg_0__1__4_/D    1
clk(R)->clk(R)	0.664    */0.263         */0.015         CORE/pool_temp_reg_0__0_/D    1
clk(R)->clk(R)	0.663    */0.263         */0.017         CORE/filter_result_reg_reg_0__1__3_/D    1
clk(R)->clk(R)	0.671    */0.264         */0.017         CORE/filter_result_reg_reg_0__3__5_/D    1
clk(R)->clk(R)	0.676    */0.264         */0.016         CORE/SRAM_192X32_data_in_reg_reg_18_/D    1
clk(R)->clk(R)	0.663    */0.264         */0.016         CORE/filter_result_reg_reg_0__1__2_/D    1
clk(R)->clk(R)	0.681    */0.264         */0.016         CORE/SRAM_192X32_data_in_reg_reg_30_/D    1
clk(R)->clk(R)	0.669    */0.264         */0.017         CORE/filter_result_reg_reg_0__0__3_/D    1
clk(R)->clk(R)	0.676    */0.265         */0.017         CORE/filter_result_reg_reg_0__2__4_/D    1
clk(R)->clk(R)	0.680    */0.265         */0.017         CORE/filter_result_reg_reg_0__1__0_/D    1
clk(R)->clk(R)	0.671    */0.265         */0.017         CORE/filter_result_reg_reg_0__2__1_/D    1
clk(R)->clk(R)	0.670    */0.266         */0.017         CORE/filter_result_reg_reg_0__0__7_/D    1
clk(R)->clk(R)	0.676    */0.266         */0.017         CORE/filter_result_reg_reg_0__2__2_/D    1
clk(R)->clk(R)	0.669    */0.266         */0.017         CORE/filter_result_reg_reg_0__0__1_/D    1
clk(R)->clk(R)	0.681    */0.266         */0.016         CORE/SRAM_192X32_data_in_reg_reg_22_/D    1
clk(R)->clk(R)	0.665    */0.266         */0.016         CORE/SRAM_out_buffer_reg_2__0__7_/D    1
clk(R)->clk(R)	0.665    */0.266         */0.017         CORE/filter_result_reg_reg_0__1__5_/D    1
clk(R)->clk(R)	0.678    */0.266         */0.017         CORE/filter_result_reg_reg_0__2__5_/D    1
clk(R)->clk(R)	0.671    */0.266         */0.016         CORE/SRAM_192X32_data_in_reg_reg_23_/D    1
clk(R)->clk(R)	0.663    */0.266         */0.017         CORE/filter_result_reg_reg_0__1__1_/D    1
clk(R)->clk(R)	0.675    */0.266         */0.017         CORE/filter_result_reg_reg_0__2__7_/D    1
clk(R)->clk(R)	0.679    */0.267         */0.016         CORE/SRAM_192X32_data_in_reg_reg_17_/D    1
clk(R)->clk(R)	0.671    */0.267         */0.017         CORE/filter_result_reg_reg_0__3__1_/D    1
clk(R)->clk(R)	0.677    */0.267         */0.017         CORE/window_reg_1__4__2_/D    1
clk(R)->clk(R)	0.676    */0.267         */0.016         CORE/gray_max_temp_reg_1__4_/D    1
clk(R)->clk(R)	0.677    */0.267         */0.017         CORE/filter_result_reg_reg_0__2__3_/D    1
clk(R)->clk(R)	0.673    */0.267         */0.016         CORE/SRAM_192X32_data_in_reg_reg_1_/D    1
clk(R)->clk(R)	0.670    */0.267         */0.017         CORE/filter_result_reg_reg_0__0__2_/D    1
clk(R)->clk(R)	0.669    */0.267         */0.017         CORE/filter_result_reg_reg_0__0__6_/D    1
clk(R)->clk(R)	0.673    */0.267         */0.016         CORE/SRAM_192X32_data_in_reg_reg_5_/D    1
clk(R)->clk(R)	0.672    */0.267         */0.017         CORE/window_reg_1__4__4_/D    1
clk(R)->clk(R)	0.672    */0.267         */0.011         CORE/set_count_reg_0_/D    1
clk(R)->clk(R)	0.671    */0.268         */0.016         CORE/filter_result_reg_reg_1__3__4_/D    1
clk(R)->clk(R)	0.679    */0.268         */0.016         CORE/SRAM_192X32_data_in_reg_reg_25_/D    1
clk(R)->clk(R)	0.676    */0.268         */0.017         CORE/filter_result_reg_reg_0__3__7_/D    1
clk(R)->clk(R)	0.670    */0.268         */0.016         CORE/gray_avg_reg_reg_0__0_/D    1
clk(R)->clk(R)	0.664    */0.268         */0.016         CORE/SRAM_out_buffer_reg_2__0__1_/D    1
clk(R)->clk(R)	0.675    */0.268         */0.016         CORE/SRAM_192X32_data_in_reg_reg_21_/D    1
clk(R)->clk(R)	0.671    */0.269         */0.017         CORE/filter_result_reg_reg_0__3__2_/D    1
clk(R)->clk(R)	0.676    */0.269         */0.017         CORE/filter_result_reg_reg_0__2__0_/D    1
clk(R)->clk(R)	0.679    */0.269         */0.016         CORE/SRAM_out_buffer_reg_2__0__3_/D    1
clk(R)->clk(R)	0.675    */0.269         */0.016         CORE/SRAM_192X32_data_in_reg_reg_28_/D    1
clk(R)->clk(R)	0.680    */0.270         */0.016         CORE/gray_max_temp_reg_1__6_/D    1
clk(R)->clk(R)	0.675    */0.270         */0.017         CORE/filter_result_reg_reg_0__3__6_/D    1
clk(R)->clk(R)	0.675    */0.270         */0.016         CORE/SRAM_192X32_data_in_reg_reg_24_/D    1
clk(R)->clk(R)	0.679    */0.270         */0.017         CORE/filter_result_reg_reg_1__2__7_/D    1
clk(R)->clk(R)	0.663    */0.270         */0.016         CORE/filter_result_reg_reg_1__1__3_/D    1
clk(R)->clk(R)	0.674    */0.270         */0.017         CORE/gray_wgt_reg_reg_3__4_/D    1
clk(R)->clk(R)	0.675    */0.270         */0.016         CORE/SRAM_192X32_data_in_reg_reg_2_/D    1
clk(R)->clk(R)	0.673    */0.270         */0.016         CORE/gray_max_temp_reg_1__0_/D    1
clk(R)->clk(R)	0.674    */0.270         */0.011         CORE/set_count_reg_2_/D    1
clk(R)->clk(R)	0.678    */0.270         */0.016         CORE/window_reg_0__3__6_/D    1
clk(R)->clk(R)	0.664    */0.270         */0.016         CORE/filter_result_reg_reg_1__1__7_/D    1
clk(R)->clk(R)	0.670    */0.271         */0.016         CORE/gray_max_temp_reg_1__3_/D    1
clk(R)->clk(R)	0.680    */0.271         */0.016         CORE/SRAM_192X32_data_in_reg_reg_6_/D    1
clk(R)->clk(R)	0.666    */0.271         */0.015         CORE/wgt_temp_reg_3_/D    1
clk(R)->clk(R)	0.669    */0.271         */0.017         CORE/conv_out_reg_reg_1_/D    1
clk(R)->clk(R)	0.671    */0.271         */0.016         CORE/SRAM_192X32_data_in_reg_reg_31_/D    1
clk(R)->clk(R)	0.675    */0.271         */0.016         CORE/SRAM_192X32_data_in_reg_reg_16_/D    1
clk(R)->clk(R)	0.675    */0.271         */0.016         CORE/SRAM_192X32_data_in_reg_reg_12_/D    1
clk(R)->clk(R)	0.680    */0.271         */0.017         CORE/gray_wgt_reg_reg_0__6_/D    1
clk(R)->clk(R)	0.671    */0.272         */0.017         CORE/filter_result_reg_reg_0__3__0_/D    1
clk(R)->clk(R)	0.672    */0.272         */0.016         CORE/filter_result_reg_reg_2__3__4_/D    1
clk(R)->clk(R)	0.670    */0.272         */0.012         CORE/find_median_inst_mid3_reg_reg_3_/D    1
clk(R)->clk(R)	0.670    */0.272         */0.016         CORE/filter_result_reg_reg_1__0__6_/D    1
clk(R)->clk(R)	0.666    */0.272         */0.016         CORE/SRAM_64X32_data_in_reg_reg_24_/D    1
clk(R)->clk(R)	0.664    */0.272         */0.017         CORE/filter_result_reg_reg_0__0__5_/D    1
clk(R)->clk(R)	0.670    */0.272         */0.017         CORE/filter_result_reg_reg_1__3__7_/D    1
clk(R)->clk(R)	0.678    */0.272         */0.016         CORE/window_reg_0__3__3_/D    1
clk(R)->clk(R)	0.674    */0.272         */0.017         CORE/gray_wgt_reg_reg_2__4_/D    1
clk(R)->clk(R)	0.676    */0.272         */0.017         CORE/filter_result_reg_reg_1__3__6_/D    1
clk(R)->clk(R)	0.677    */0.272         */0.017         CORE/filter_result_reg_reg_1__2__3_/D    1
clk(R)->clk(R)	0.670    */0.272         */0.011         CORE/find_median_inst_mid3_reg_reg_4_/D    1
clk(R)->clk(R)	0.670    */0.272         */0.016         CORE/filter_result_reg_reg_1__0__0_/D    1
clk(R)->clk(R)	0.671    */0.272         */0.017         CORE/filter_result_reg_reg_0__3__3_/D    1
clk(R)->clk(R)	0.661    */0.272         */0.017         CORE/window_reg_2__3__5_/D    1
clk(R)->clk(R)	0.665    */0.272         */0.016         CORE/filter_result_reg_reg_1__1__4_/D    1
clk(R)->clk(R)	0.671    */0.273         */0.016         CORE/filter_result_reg_reg_1__2__1_/D    1
clk(R)->clk(R)	0.675    */0.273         */0.016         CORE/SRAM_192X32_data_in_reg_reg_8_/D    1
clk(R)->clk(R)	0.675    */0.273         */0.016         CORE/SRAM_192X32_data_in_reg_reg_4_/D    1
clk(R)->clk(R)	0.671    */0.273         */0.017         CORE/filter_result_reg_reg_1__3__1_/D    1
clk(R)->clk(R)	0.670    */0.273         */0.016         CORE/SRAM_192X32_data_in_reg_reg_27_/D    1
clk(R)->clk(R)	0.680    */0.273         */0.016         CORE/SRAM_192X32_data_in_reg_reg_3_/D    1
clk(R)->clk(R)	0.664    */0.273         */0.016         CORE/filter_result_reg_reg_1__1__6_/D    1
clk(R)->clk(R)	0.663    */0.273         */0.017         CORE/filter_result_reg_reg_0__1__7_/D    1
clk(R)->clk(R)	0.676    */0.273         */0.017         CORE/window_reg_1__3__0_/D    1
clk(R)->clk(R)	0.671    */0.273         */0.017         CORE/filter_result_reg_reg_1__3__5_/D    1
clk(R)->clk(R)	0.671    */0.273         */0.016         CORE/filter_result_reg_reg_1__3__0_/D    1
clk(R)->clk(R)	0.679    */0.273         */0.017         CORE/gray_wgt_reg_reg_1__3_/D    1
clk(R)->clk(R)	0.671    */0.273         */0.017         CORE/filter_result_reg_reg_1__3__3_/D    1
clk(R)->clk(R)	0.670    */0.273         */0.017         CORE/conv_out_reg_reg_14_/D    1
clk(R)->clk(R)	0.670    */0.273         */0.017         CORE/conv_out_reg_reg_4_/D    1
clk(R)->clk(R)	0.664    */0.273         */0.016         CORE/filter_result_reg_reg_1__1__2_/D    1
clk(R)->clk(R)	0.665    */0.273         */0.016         CORE/filter_result_reg_reg_1__0__4_/D    1
clk(R)->clk(R)	0.676    */0.273         */0.017         CORE/window_reg_1__4__1_/D    1
clk(R)->clk(R)	0.673    */0.273         */0.017         CORE/gray_wgt_reg_reg_2__2_/D    1
clk(R)->clk(R)	0.671    */0.273         */0.016         CORE/gray_max_temp_reg_1__7_/D    1
clk(R)->clk(R)	0.674    */0.273         */0.017         CORE/filter_result_reg_reg_2__3__7_/D    1
clk(R)->clk(R)	0.673    */0.274         */0.016         CORE/gray_max_temp_reg_1__2_/D    1
clk(R)->clk(R)	0.679    */0.274         */0.017         CORE/gray_max_temp_reg_3__6_/D    1
clk(R)->clk(R)	0.665    */0.274         */0.016         CORE/filter_result_reg_reg_1__0__5_/D    1
clk(R)->clk(R)	0.671    */0.274         */0.016         CORE/filter_result_reg_reg_2__3__1_/D    1
clk(R)->clk(R)	0.669    */0.274         */0.017         CORE/gray_wgt_reg_reg_1__0_/D    1
clk(R)->clk(R)	0.674    */0.274         */0.009         CORE/conv_dly3_reg_2_/D    1
clk(R)->clk(R)	0.678    */0.274         */0.016         CORE/window_reg_0__3__4_/D    1
clk(R)->clk(R)	0.665    */0.274         */0.017         CORE/filter_result_reg_reg_0__0__4_/D    1
clk(R)->clk(R)	0.679    */0.274         */0.017         CORE/gray_wgt_reg_reg_1__6_/D    1
clk(R)->clk(R)	0.674    */0.274         */0.012         CORE/find_median_inst_min_pool_temp_reg_7_/D    1
clk(R)->clk(R)	0.674    */0.274         */0.017         CORE/gray_max_temp_reg_3__4_/D    1
clk(R)->clk(R)	0.674    */0.274         */0.017         CORE/gray_wgt_reg_reg_1__2_/D    1
clk(R)->clk(R)	0.664    */0.275         */0.016         CORE/filter_result_reg_reg_2__1__7_/D    1
clk(R)->clk(R)	0.668    */0.275         */0.017         CORE/conv_out_reg_reg_15_/D    1
clk(R)->clk(R)	0.666    */0.275         */0.017         CORE/filter_result_reg_reg_0__0__0_/D    1
clk(R)->clk(R)	0.672    */0.275         */0.017         CORE/gray_wgt_reg_reg_3__2_/D    1
clk(R)->clk(R)	0.663    */0.275         */0.016         CORE/filter_result_reg_reg_1__1__0_/D    1
clk(R)->clk(R)	0.674    */0.275         */0.017         CORE/gray_max_temp_reg_3__2_/D    1
clk(R)->clk(R)	0.665    */0.275         */0.016         CORE/filter_result_reg_reg_2__0__1_/D    1
clk(R)->clk(R)	0.667    */0.275         */0.016         CORE/conv_out_reg_reg_9_/D    1
clk(R)->clk(R)	0.671    */0.276         */0.017         CORE/filter_result_reg_reg_2__3__3_/D    1
clk(R)->clk(R)	0.673    */0.276         */0.017         CORE/gray_max_temp_reg_2__2_/D    1
clk(R)->clk(R)	0.678    */0.276         */0.017         CORE/filter_result_reg_reg_0__2__6_/D    1
clk(R)->clk(R)	0.676    */0.276         */0.017         CORE/filter_result_reg_reg_2__3__0_/D    1
clk(R)->clk(R)	0.671    */0.276         */0.016         CORE/SRAM_192X32_data_in_reg_reg_15_/D    1
clk(R)->clk(R)	0.676    */0.276         */0.017         CORE/filter_result_reg_reg_1__2__2_/D    1
clk(R)->clk(R)	0.670    */0.276         */0.016         CORE/filter_result_reg_reg_1__0__2_/D    1
clk(R)->clk(R)	0.672    */0.276         */0.017         CORE/gray_max_temp_reg_2__0_/D    1
clk(R)->clk(R)	0.670    */0.276         */0.017         CORE/conv_out_reg_reg_11_/D    1
clk(R)->clk(R)	0.674    */0.276         */0.017         CORE/gray_max_temp_reg_3__3_/D    1
clk(R)->clk(R)	0.664    */0.276         */0.016         CORE/filter_result_reg_reg_2__1__3_/D    1
clk(R)->clk(R)	0.666    */0.276         */0.016         CORE/filter_result_reg_reg_1__0__3_/D    1
clk(R)->clk(R)	0.663    */0.276         */0.016         CORE/filter_result_reg_reg_1__1__1_/D    1
clk(R)->clk(R)	0.661    */0.277         */0.017         CORE/window_reg_2__4__6_/D    1
clk(R)->clk(R)	0.670    */0.277         */0.017         CORE/filter_result_reg_reg_1__0__1_/D    1
clk(R)->clk(R)	0.676    */0.277         */0.017         CORE/filter_result_reg_reg_1__2__0_/D    1
clk(R)->clk(R)	0.669    */0.277         */0.017         CORE/filter_result_reg_reg_2__0__6_/D    1
clk(R)->clk(R)	0.676    */0.277         */0.017         CORE/filter_result_reg_reg_2__2__3_/D    1
clk(R)->clk(R)	0.671    */0.277         */0.016         CORE/filter_result_reg_reg_2__2__1_/D    1
clk(R)->clk(R)	0.668    */0.277         */0.017         CORE/conv_out_reg_reg_18_/D    1
clk(R)->clk(R)	0.670    */0.277         */0.017         CORE/gray_avg_reg_reg_3__7_/D    1
clk(R)->clk(R)	0.674    */0.277         */0.016         CORE/gray_max_temp_reg_1__5_/D    1
clk(R)->clk(R)	0.677    */0.277         */0.016         CORE/filter_result_reg_reg_2__2__0_/D    1
clk(R)->clk(R)	0.674    */0.277         */0.017         CORE/filter_result_reg_reg_2__3__6_/D    1
clk(R)->clk(R)	0.675    */0.277         */0.016         CORE/SRAM_192X32_data_in_reg_reg_10_/D    1
clk(R)->clk(R)	0.670    */0.277         */0.017         CORE/gray_max_temp_reg_3__7_/D    1
clk(R)->clk(R)	0.673    */0.277         */0.017         CORE/gray_wgt_reg_reg_2__5_/D    1
clk(R)->clk(R)	0.678    */0.277         */0.016         CORE/window_reg_0__3__5_/D    1
clk(R)->clk(R)	0.678    */0.277         */0.017         CORE/gray_max_temp_reg_3__1_/D    1
clk(R)->clk(R)	0.676    */0.277         */0.017         CORE/filter_result_reg_reg_1__3__2_/D    1
clk(R)->clk(R)	0.679    */0.277         */0.016         CORE/window_reg_0__2__6_/D    1
clk(R)->clk(R)	0.679    */0.277         */0.017         CORE/gray_max_temp_reg_2__6_/D    1
clk(R)->clk(R)	0.678    */0.277         */0.016         CORE/window_reg_0__2__1_/D    1
clk(R)->clk(R)	0.674    */0.277         */0.017         CORE/gray_wgt_reg_reg_1__4_/D    1
clk(R)->clk(R)	0.666    */0.277         */0.016         CORE/filter_result_reg_reg_2__0__3_/D    1
clk(R)->clk(R)	0.676    */0.277         */0.017         CORE/filter_result_reg_reg_1__2__4_/D    1
clk(R)->clk(R)	0.671    */0.278         */0.017         CORE/gray_wgt_reg_reg_3__0_/D    1
clk(R)->clk(R)	0.663    */0.278         */0.016         CORE/filter_result_reg_reg_2__1__1_/D    1
clk(R)->clk(R)	0.664    */0.278         */0.016         CORE/filter_result_reg_reg_2__1__2_/D    1
clk(R)->clk(R)	0.678    */0.278         */0.016         CORE/SRAM_192X32_data_in_reg_reg_9_/D    1
clk(R)->clk(R)	0.671    */0.278         */0.017         CORE/gray_wgt_reg_reg_2__0_/D    1
clk(R)->clk(R)	0.676    */0.278         */0.010         CORE/find_median_inst_mid_mid_reg_reg_3_/D    1
clk(R)->clk(R)	0.676    */0.278         */0.017         CORE/window_reg_1__4__3_/D    1
clk(R)->clk(R)	0.673    */0.278         */0.017         CORE/gray_wgt_reg_reg_3__5_/D    1
clk(R)->clk(R)	0.670    */0.278         */0.017         CORE/filter_result_reg_reg_1__0__7_/D    1
clk(R)->clk(R)	0.676    */0.278         */0.017         CORE/filter_result_reg_reg_2__2__2_/D    1
clk(R)->clk(R)	0.669    */0.278         */0.017         CORE/gray_max_temp_reg_3__0_/D    1
clk(R)->clk(R)	0.670    */0.278         */0.017         CORE/filter_result_reg_reg_2__3__5_/D    1
clk(R)->clk(R)	0.674    */0.278         */0.017         CORE/gray_max_temp_reg_2__4_/D    1
clk(R)->clk(R)	0.664    */0.278         */0.016         CORE/filter_result_reg_reg_2__1__5_/D    1
clk(R)->clk(R)	0.679    */0.278         */0.016         CORE/SRAM_192X32_data_in_reg_reg_19_/D    1
clk(R)->clk(R)	0.675    */0.279         */0.017         CORE/gray_avg_reg_reg_3__6_/D    1
clk(R)->clk(R)	0.667    */0.279         */0.017         CORE/conv_out_reg_reg_0_/D    1
clk(R)->clk(R)	0.673    */0.279         */0.017         CORE/gray_avg_reg_reg_3__3_/D    1
clk(R)->clk(R)	0.669    */0.279         */0.017         CORE/conv_out_reg_reg_3_/D    1
clk(R)->clk(R)	0.677    */0.279         */0.017         CORE/gray_wgt_reg_reg_3__3_/D    1
clk(R)->clk(R)	0.672    */0.279         */0.017         CORE/gray_avg_reg_reg_3__1_/D    1
clk(R)->clk(R)	0.664    */0.279         */0.017         CORE/filter_result_reg_reg_2__1__6_/D    1
clk(R)->clk(R)	0.669    */0.279         */0.017         CORE/gray_max_temp_reg_2__7_/D    1
clk(R)->clk(R)	0.680    */0.279         */0.017         CORE/gray_wgt_reg_reg_3__6_/D    1
clk(R)->clk(R)	0.679    */0.279         */0.016         CORE/window_reg_0__2__3_/D    1
clk(R)->clk(R)	0.674    */0.279         */0.017         CORE/filter_result_reg_reg_0__3__4_/D    1
clk(R)->clk(R)	0.677    */0.279         */0.017         CORE/filter_result_reg_reg_1__2__5_/D    1
clk(R)->clk(R)	0.671    */0.279         */0.017         CORE/gray_avg_reg_reg_3__0_/D    1
clk(R)->clk(R)	0.661    */0.279         */0.017         CORE/window_reg_2__3__1_/D    1
clk(R)->clk(R)	0.670    */0.279         */0.017         CORE/conv_out_reg_reg_10_/D    1
clk(R)->clk(R)	0.670    */0.279         */0.017         CORE/conv_out_reg_reg_5_/D    1
clk(R)->clk(R)	0.676    */0.280         */0.017         CORE/window_reg_1__3__5_/D    1
clk(R)->clk(R)	0.672    */0.280         */0.017         CORE/window_reg_1__3__1_/D    1
clk(R)->clk(R)	0.670    */0.280         */0.017         CORE/gray_wgt_reg_reg_2__7_/D    1
clk(R)->clk(R)	0.680    */0.280         */0.017         CORE/gray_wgt_reg_reg_2__6_/D    1
clk(R)->clk(R)	0.680    */0.280         */0.016         CORE/window_reg_1__0__1_/D    1
clk(R)->clk(R)	0.670    */0.280         */0.017         CORE/gray_wgt_reg_reg_3__7_/D    1
clk(R)->clk(R)	0.673    */0.280         */0.017         CORE/gray_max_temp_reg_3__5_/D    1
clk(R)->clk(R)	0.680    */0.280         */0.016         CORE/SRAM_192X32_data_in_reg_reg_11_/D    1
clk(R)->clk(R)	0.677    */0.280         */0.017         CORE/gray_wgt_reg_reg_2__1_/D    1
clk(R)->clk(R)	0.662    */0.280         */0.016         CORE/filter_result_reg_reg_2__1__0_/D    1
clk(R)->clk(R)	0.672    */0.280         */0.017         CORE/window_reg_1__4__0_/D    1
clk(R)->clk(R)	0.679    */0.281         */0.016         CORE/window_reg_0__2__4_/D    1
clk(R)->clk(R)	0.665    */0.281         */0.016         CORE/filter_result_reg_reg_2__0__5_/D    1
clk(R)->clk(R)	0.674    */0.281         */0.017         CORE/gray_avg_reg_reg_3__4_/D    1
clk(R)->clk(R)	0.680    */0.281         */0.016         CORE/SRAM_192X32_data_in_reg_reg_14_/D    1
clk(R)->clk(R)	0.669    */0.281         */0.017         CORE/gray_max_temp_reg_2__3_/D    1
clk(R)->clk(R)	0.672    */0.281         */0.016         CORE/gray_max_temp_reg_1__1_/D    1
clk(R)->clk(R)	0.670    */0.281         */0.016         CORE/filter_result_reg_reg_2__0__7_/D    1
clk(R)->clk(R)	0.672    */0.281         */0.017         CORE/window_reg_1__3__7_/D    1
clk(R)->clk(R)	0.675    */0.281         */0.011         CORE/find_median_inst_mid_mid_reg_reg_7_/D    1
clk(R)->clk(R)	0.672    */0.281         */0.010         CORE/wb_addr_reg_7_/D    1
clk(R)->clk(R)	0.673    */0.281         */0.017         CORE/gray_max_temp_reg_2__5_/D    1
clk(R)->clk(R)	0.674    */0.282         */0.016         CORE/SRAM_192X32_data_in_reg_reg_7_/D    1
clk(R)->clk(R)	0.677    */0.282         */0.017         CORE/gray_max_temp_reg_2__1_/D    1
clk(R)->clk(R)	0.677    */0.282         */0.017         CORE/gray_wgt_reg_reg_3__1_/D    1
clk(R)->clk(R)	0.665    */0.282         */0.017         CORE/filter_result_reg_reg_2__0__4_/D    1
clk(R)->clk(R)	0.679    */0.282         */0.016         CORE/pool_temp_reg_3__0_/D    1
clk(R)->clk(R)	0.679    */0.282         */0.017         CORE/gray_wgt_reg_reg_2__3_/D    1
clk(R)->clk(R)	0.670    */0.282         */0.017         CORE/conv_out_reg_reg_13_/D    1
clk(R)->clk(R)	0.676    */0.282         */0.010         CORE/find_median_inst_max_min_reg_reg_7_/D    1
clk(R)->clk(R)	0.664    */0.282         */0.016         CORE/filter_result_reg_reg_2__0__0_/D    1
clk(R)->clk(R)	0.663    */0.283         */0.017         CORE/filter_result_reg_reg_0__1__6_/D    1
clk(R)->clk(R)	0.667    */0.283         */0.014         CORE/wgt_temp_reg_0_/D    1
clk(R)->clk(R)	0.672    */0.283         */0.017         CORE/window_reg_1__3__2_/D    1
clk(R)->clk(R)	0.678    */0.283         */0.016         CORE/filter_result_reg_reg_2__2__5_/D    1
clk(R)->clk(R)	0.671    */0.283         */0.017         CORE/window_reg_1__4__6_/D    1
clk(R)->clk(R)	0.673    */0.283         */0.013         CORE/find_median_inst_min_pool_temp_reg_0_/D    1
clk(R)->clk(R)	0.668    */0.283         */0.017         CORE/conv_out_reg_reg_17_/D    1
clk(R)->clk(R)	0.674    */0.283         */0.016         CORE/SRAM_192X32_data_in_reg_reg_13_/D    1
clk(R)->clk(R)	0.671    */0.283         */0.017         CORE/window_reg_1__4__7_/D    1
clk(R)->clk(R)	0.662    */0.283         */0.016         CORE/SRAM_out_buffer_reg_2__1__1_/D    1
clk(R)->clk(R)	0.678    */0.284         */0.016         CORE/window_reg_0__3__7_/D    1
clk(R)->clk(R)	0.675    */0.284         */0.009         CORE/conv_temp_reg_18_/D    1
clk(R)->clk(R)	0.669    */0.284         */0.017         CORE/gray_avg_reg_reg_1__5_/D    1
clk(R)->clk(R)	0.669    */0.284         */0.016         CORE/filter_result_reg_reg_2__0__2_/D    1
clk(R)->clk(R)	0.679    */0.284         */0.017         CORE/filter_result_reg_reg_2__2__7_/D    1
clk(R)->clk(R)	0.673    */0.284         */0.017         CORE/gray_avg_reg_reg_3__5_/D    1
clk(R)->clk(R)	0.678    */0.284         */0.017         CORE/filter_result_reg_reg_1__2__6_/D    1
clk(R)->clk(R)	0.672    */0.284         */0.017         CORE/SRAM_out_buffer_reg_0__3__7_/D    1
clk(R)->clk(R)	0.676    */0.285         */0.011         CORE/find_median_inst_final_mid_reg_reg_1_/D    1
clk(R)->clk(R)	0.676    */0.285         */0.017         CORE/filter_result_reg_reg_2__3__2_/D    1
clk(R)->clk(R)	0.667    */0.285         */0.017         CORE/conv_out_reg_reg_12_/D    1
clk(R)->clk(R)	0.674    */0.285         */0.011         CORE/find_median_inst_final_mid_reg_reg_4_/D    1
clk(R)->clk(R)	0.672    */0.285         */0.017         CORE/window_reg_2__4__0_/D    1
clk(R)->clk(R)	0.661    */0.285         */0.016         CORE/SRAM_out_buffer_reg_2__1__7_/D    1
clk(R)->clk(R)	0.674    */0.285         */0.017         CORE/window_reg_1__3__6_/D    1
clk(R)->clk(R)	0.672    */0.286         */0.017         CORE/SRAM_out_buffer_reg_0__3__4_/D    1
clk(R)->clk(R)	0.673    */0.286         */0.016         CORE/SRAM_out_buffer_reg_2__2__3_/D    1
clk(R)->clk(R)	0.676    */0.286         */0.016         CORE/SRAM_64X32_data_in_reg_reg_10_/D    1
clk(R)->clk(R)	0.670    */0.286         */0.017         CORE/gray_wgt_reg_reg_0__7_/D    1
clk(R)->clk(R)	0.661    */0.286         */0.017         CORE/window_reg_2__3__0_/D    1
clk(R)->clk(R)	0.677    */0.286         */0.016         CORE/window_reg_0__3__1_/D    1
clk(R)->clk(R)	0.671    */0.286         */0.017         CORE/gray_avg_reg_reg_3__2_/D    1
clk(R)->clk(R)	0.675    */0.286         */0.017         CORE/window_reg_1__3__4_/D    1
clk(R)->clk(R)	0.668    */0.286         */0.017         CORE/conv_out_reg_reg_16_/D    1
clk(R)->clk(R)	0.661    */0.286         */0.017         CORE/window_reg_2__3__7_/D    1
clk(R)->clk(R)	0.670    */0.286         */0.017         CORE/gray_wgt_reg_reg_1__7_/D    1
clk(R)->clk(R)	0.676    */0.287         */0.017         CORE/filter_result_reg_reg_2__2__4_/D    1
clk(R)->clk(R)	0.667    */0.287         */0.017         CORE/conv_out_reg_reg_8_/D    1
clk(R)->clk(R)	0.680    */0.287         */0.016         CORE/SRAM_64X32_data_in_reg_reg_14_/D    1
clk(R)->clk(R)	0.670    */0.287         */0.012         CORE/SRAM_64X32_addr_reg_4_/D    1
clk(R)->clk(R)	0.667    */0.288         */0.017         CORE/conv_out_reg_reg_2_/D    1
clk(R)->clk(R)	0.674    */0.288         */0.011         CORE/find_median_inst_min_pool_temp_reg_5_/D    1
clk(R)->clk(R)	0.661    */0.289         */0.016         CORE/SRAM_out_buffer_reg_2__2__4_/D    1
clk(R)->clk(R)	0.669    */0.289         */0.017         CORE/conv_out_reg_reg_7_/D    1
clk(R)->clk(R)	0.675    */0.289         */0.018         CORE/window_reg_1__4__5_/D    1
clk(R)->clk(R)	0.662    */0.289         */0.016         CORE/SRAM_out_buffer_reg_2__2__0_/D    1
clk(R)->clk(R)	0.676    */0.289         */0.010         CORE/find_median_inst_final_mid_reg_reg_7_/D    1
clk(R)->clk(R)	0.672    */0.290         */0.014         CORE/find_median_inst_max_min_reg_reg_0_/D    1
clk(R)->clk(R)	0.662    */0.290         */0.016         CORE/SRAM_out_buffer_reg_2__2__1_/D    1
clk(R)->clk(R)	0.663    */0.290         */0.017         CORE/filter_result_reg_reg_2__1__4_/D    1
clk(R)->clk(R)	0.677    */0.290         */0.017         CORE/gray_wgt_reg_reg_1__1_/D    1
clk(R)->clk(R)	0.663    */0.290         */0.017         CORE/filter_result_reg_reg_1__1__5_/D    1
clk(R)->clk(R)	0.672    */0.290         */0.017         CORE/window_reg_2__3__3_/D    1
clk(R)->clk(R)	0.680    */0.290         */0.016         CORE/SRAM_64X32_data_in_reg_reg_15_/D    1
clk(R)->clk(R)	0.672    */0.290         */0.013         CORE/find_median_inst_min_pool_temp_reg_2_/D    1
clk(R)->clk(R)	0.661    */0.290         */0.017         CORE/window_reg_2__4__4_/D    1
clk(R)->clk(R)	0.662    */0.290         */0.017         CORE/window_reg_2__4__7_/D    1
clk(R)->clk(R)	0.669    */0.291         */0.013         CORE/find_median_inst_mid3_reg_reg_2_/D    1
clk(R)->clk(R)	0.671    */0.291         */0.011         CORE/rd_addr_reg_7_/D    1
clk(R)->clk(R)	0.670    */0.291         */0.009         CORE/SRAM_192_32_in_count_reg_1_/D    1
clk(R)->clk(R)	0.678    */0.291         */0.017         CORE/window_reg_0__2__0_/D    1
clk(R)->clk(R)	0.681    */0.291         */0.009         CORE/cal_count_10_reg_2_/D    1
clk(R)->clk(R)	0.680    */0.291         */0.016         CORE/SRAM_64X32_data_in_reg_reg_13_/D    1
clk(R)->clk(R)	0.673    */0.292         */0.016         CORE/SRAM_out_buffer_reg_2__2__6_/D    1
clk(R)->clk(R)	0.672    */0.292         */0.016         CORE/SRAM_64X32_data_in_reg_reg_5_/D    1
clk(R)->clk(R)	0.679    */0.292         */0.011         CORE/cal_count_5_reg_1_/D    1
clk(R)->clk(R)	0.665    */0.292         */0.016         CORE/SRAM_out_buffer_reg_2__1__2_/D    1
clk(R)->clk(R)	0.675    */0.292         */0.016         CORE/SRAM_64X32_data_in_reg_reg_7_/D    1
clk(R)->clk(R)	0.677    */0.292         */0.016         CORE/SRAM_64X32_data_in_reg_reg_9_/D    1
clk(R)->clk(R)	0.662    */0.292         */0.016         CORE/SRAM_out_buffer_reg_2__3__7_/D    1
clk(R)->clk(R)	0.670    */0.292         */0.017         CORE/gray_wgt_reg_reg_1__5_/D    1
clk(R)->clk(R)	0.667    */0.293         */0.016         CORE/SRAM_out_buffer_reg_2__3__3_/D    1
clk(R)->clk(R)	0.661    */0.293         */0.017         CORE/window_reg_2__4__2_/D    1
clk(R)->clk(R)	0.679    */0.293         */0.017         CORE/filter_result_reg_reg_2__2__6_/D    1
clk(R)->clk(R)	0.662    */0.293         */0.016         CORE/SRAM_out_buffer_reg_2__2__5_/D    1
clk(R)->clk(R)	0.671    */0.293         */0.016         CORE/SRAM_64X32_data_in_reg_reg_6_/D    1
clk(R)->clk(R)	0.665    */0.293         */0.016         CORE/SRAM_out_buffer_reg_2__3__2_/D    1
clk(R)->clk(R)	0.679    */0.293         */0.016         CORE/SRAM_64X32_data_in_reg_reg_11_/D    1
clk(R)->clk(R)	0.673    */0.294         */0.016         CORE/window_reg_0__4__4_/D    1
clk(R)->clk(R)	0.661    */0.294         */0.017         CORE/window_reg_2__3__4_/D    1
clk(R)->clk(R)	0.679    */0.294         */0.016         CORE/window_reg_0__2__5_/D    1
clk(R)->clk(R)	0.660    */0.294         */0.016         CORE/pool_temp_reg_2__7_/D    1
clk(R)->clk(R)	0.679    */0.294         */0.017         CORE/SRAM_64X32_data_out_reg_reg_13_/D    1
clk(R)->clk(R)	0.672    */0.294         */0.011         CORE/conv_temp_reg_0_/D    1
clk(R)->clk(R)	0.678    */0.294         */0.016         CORE/window_reg_0__2__7_/D    1
clk(R)->clk(R)	0.685    */0.294         */0.009         CORE/conv_temp_reg_19_/D    1
clk(R)->clk(R)	0.662    */0.295         */0.018         CORE/window_reg_2__2__2_/D    1
clk(R)->clk(R)	0.673    */0.295         */0.013         CORE/find_median_inst_max_min_reg_reg_6_/D    1
clk(R)->clk(R)	0.677    */0.295         */0.016         CORE/SRAM_64X32_data_in_reg_reg_2_/D    1
clk(R)->clk(R)	0.667    */0.295         */0.016         CORE/SRAM_out_buffer_reg_2__3__5_/D    1
clk(R)->clk(R)	0.669    */0.295         */0.013         CORE/find_median_inst_mid1_reg_reg_0_/D    1
clk(R)->clk(R)	0.679    */0.295         */0.016         CORE/SRAM_64X32_data_in_reg_reg_12_/D    1
clk(R)->clk(R)	0.676    */0.295         */0.016         CORE/SRAM_64X32_data_in_reg_reg_3_/D    1
clk(R)->clk(R)	0.673    */0.295         */0.017         CORE/window_reg_1__3__3_/D    1
clk(R)->clk(R)	0.671    */0.295         */0.018         CORE/window_reg_2__4__3_/D    1
clk(R)->clk(R)	0.673    */0.295         */0.016         CORE/SRAM_out_buffer_reg_2__1__3_/D    1
clk(R)->clk(R)	0.675    */0.295         */0.012         CORE/cal_count_10_reg_1_/D    1
clk(R)->clk(R)	0.677    */0.295         */0.016         CORE/SRAM_64X32_data_in_reg_reg_1_/D    1
clk(R)->clk(R)	0.660    */0.296         */0.017         CORE/window_reg_2__3__2_/D    1
clk(R)->clk(R)	0.672    */0.296         */0.017         CORE/SRAM_out_buffer_reg_0__3__0_/D    1
clk(R)->clk(R)	0.677    */0.296         */0.017         CORE/SRAM_out_buffer_reg_0__3__3_/D    1
clk(R)->clk(R)	0.672    */0.296         */0.017         CORE/window_reg_2__3__6_/D    1
clk(R)->clk(R)	0.673    */0.296         */0.013         CORE/find_median_inst_min_pool_temp_reg_4_/D    1
clk(R)->clk(R)	0.661    */0.296         */0.016         CORE/SRAM_out_buffer_reg_2__1__4_/D    1
clk(R)->clk(R)	0.677    */0.296         */0.017         CORE/SRAM_out_buffer_reg_0__3__1_/D    1
clk(R)->clk(R)	0.680    */0.296         */0.017         CORE/SRAM_64X32_data_out_reg_reg_14_/D    1
clk(R)->clk(R)	0.672    */0.296         */0.017         CORE/SRAM_out_buffer_reg_0__3__2_/D    1
clk(R)->clk(R)	0.672    */0.296         */0.012         CORE/find_median_inst_mid2_reg_reg_6_/D    1
clk(R)->clk(R)	0.670    */0.296         */0.017         CORE/conv_out_reg_reg_6_/D    1
clk(R)->clk(R)	0.662    */0.296         */0.016         CORE/SRAM_out_buffer_reg_2__2__2_/D    1
clk(R)->clk(R)	0.677    */0.297         */0.016         CORE/SRAM_64X32_data_in_reg_reg_8_/D    1
clk(R)->clk(R)	0.661    */0.297         */0.016         CORE/pool_temp_reg_1__5_/D    1
clk(R)->clk(R)	0.666    */0.297         */0.016         CORE/window_reg_0__1__5_/D    1
clk(R)->clk(R)	0.663    */0.297         */0.018         CORE/window_reg_2__2__0_/D    1
clk(R)->clk(R)	0.672    */0.297         */0.013         CORE/find_median_inst_max_min_reg_reg_3_/D    1
clk(R)->clk(R)	0.663    */0.297         */0.017         CORE/SRAM_64X32_data_out_reg_reg_23_/D    1
clk(R)->clk(R)	0.676    */0.297         */0.016         CORE/SRAM_64X32_data_in_reg_reg_0_/D    1
clk(R)->clk(R)	0.671    */0.298         */0.011         CORE/wb_addr_reg_6_/D    1
clk(R)->clk(R)	0.670    */0.298         */0.009         CORE/state_reg_3_/D    1
clk(R)->clk(R)	0.663    */0.298         */0.016         CORE/SRAM_64X32_data_out_reg_reg_21_/D    1
clk(R)->clk(R)	0.674    */0.298         */0.012         CORE/find_median_inst_mid_mid_reg_reg_1_/D    1
clk(R)->clk(R)	0.664    */0.298         */0.016         CORE/SRAM_64X32_data_in_reg_reg_21_/D    1
clk(R)->clk(R)	0.675    */0.298         */0.016         CORE/SRAM_64X32_data_in_reg_reg_4_/D    1
clk(R)->clk(R)	0.666    */0.298         */0.016         CORE/SRAM_64X32_data_in_reg_reg_27_/D    1
clk(R)->clk(R)	0.670    */0.299         */0.016         CORE/SRAM_64X32_data_in_reg_reg_30_/D    1
clk(R)->clk(R)	0.673    */0.299         */0.013         CORE/find_median_inst_min_pool_temp_reg_3_/D    1
clk(R)->clk(R)	0.662    */0.299         */0.016         CORE/SRAM_out_buffer_reg_2__3__4_/D    1
clk(R)->clk(R)	0.672    */0.299         */0.012         CORE/conv_temp_reg_16_/D    1
clk(R)->clk(R)	0.662    */0.299         */0.017         CORE/window_reg_2__1__4_/D    1
clk(R)->clk(R)	0.662    */0.299         */0.016         CORE/SRAM_out_buffer_reg_2__1__5_/D    1
clk(R)->clk(R)	0.672    */0.299         */0.016         CORE/window_reg_0__4__7_/D    1
clk(R)->clk(R)	0.680    */0.300         */0.016         CORE/window_reg_1__0__0_/D    1
clk(R)->clk(R)	0.673    */0.300         */0.013         CORE/find_median_inst_max_min_reg_reg_4_/D    1
clk(R)->clk(R)	0.676    */0.300         */0.017         CORE/SRAM_64X32_data_out_reg_reg_5_/D    1
clk(R)->clk(R)	0.678    */0.300         */0.017         CORE/window_reg_0__2__2_/D    1
clk(R)->clk(R)	0.661    */0.300         */0.016         CORE/SRAM_out_buffer_reg_2__1__0_/D    1
clk(R)->clk(R)	0.675    */0.300         */0.011         CORE/find_median_inst_mid_mid_reg_reg_2_/D    1
clk(R)->clk(R)	0.679    */0.300         */0.017         CORE/SRAM_out_buffer_reg_1__0__3_/D    1
clk(R)->clk(R)	0.672    */0.300         */0.016         CORE/SRAM_out_buffer_reg_2__3__0_/D    1
clk(R)->clk(R)	0.671    */0.301         */0.017         CORE/SRAM_64X32_data_out_reg_reg_4_/D    1
clk(R)->clk(R)	0.661    */0.301         */0.017         CORE/window_reg_2__4__1_/D    1
clk(R)->clk(R)	0.672    */0.301         */0.015         CORE/find_median_inst_min_pool_temp_reg_1_/D    1
clk(R)->clk(R)	0.664    */0.301         */0.016         CORE/window_reg_2__0__0_/D    1
clk(R)->clk(R)	0.665    */0.301         */0.016         CORE/SRAM_64X32_data_in_reg_reg_18_/D    1
clk(R)->clk(R)	0.662    */0.301         */0.018         CORE/window_reg_2__2__4_/D    1
clk(R)->clk(R)	0.661    */0.301         */0.017         CORE/window_reg_2__4__5_/D    1
clk(R)->clk(R)	0.665    */0.301         */0.016         CORE/SRAM_64X32_data_in_reg_reg_22_/D    1
clk(R)->clk(R)	0.676    */0.301         */0.009         CORE/cal_count_10_reg_3_/D    1
clk(R)->clk(R)	0.674    */0.301         */0.017         CORE/gray_avg_reg_reg_0__6_/D    1
clk(R)->clk(R)	0.664    */0.301         */0.016         CORE/pool_temp_reg_2__5_/D    1
clk(R)->clk(R)	0.676    */0.301         */0.017         CORE/SRAM_out_buffer_reg_0__3__5_/D    1
clk(R)->clk(R)	0.664    */0.301         */0.016         CORE/SRAM_64X32_data_in_reg_reg_17_/D    1
clk(R)->clk(R)	0.665    */0.302         */0.016         CORE/SRAM_64X32_data_in_reg_reg_25_/D    1
clk(R)->clk(R)	0.663    */0.302         */0.017         CORE/SRAM_64X32_data_out_reg_reg_24_/D    1
clk(R)->clk(R)	0.662    */0.303         */0.016         CORE/pool_temp_reg_1__3_/D    1
clk(R)->clk(R)	0.663    */0.303         */0.015         CORE/pool_temp_reg_0__7_/D    1
clk(R)->clk(R)	0.673    */0.303         */0.011         CORE/conv_temp_reg_7_/D    1
clk(R)->clk(R)	0.663    */0.303         */0.017         CORE/SRAM_64X32_data_out_reg_reg_25_/D    1
clk(R)->clk(R)	0.675    */0.303         */0.010         CORE/find_median_inst_mid_mid_reg_reg_4_/D    1
clk(R)->clk(R)	0.677    */0.303         */0.016         CORE/window_reg_0__4__2_/D    1
clk(R)->clk(R)	0.664    */0.303         */0.016         CORE/SRAM_64X32_data_in_reg_reg_20_/D    1
clk(R)->clk(R)	0.678    */0.303         */0.017         CORE/window_reg_1__2__0_/D    1
clk(R)->clk(R)	0.664    */0.303         */0.016         CORE/SRAM_64X32_data_in_reg_reg_19_/D    1
clk(R)->clk(R)	0.663    */0.304         */0.016         CORE/pool_temp_reg_2__3_/D    1
clk(R)->clk(R)	0.665    */0.304         */0.016         CORE/SRAM_64X32_data_in_reg_reg_28_/D    1
clk(R)->clk(R)	0.682    */0.304         */0.012         CORE/conv_temp_reg_17_/D    1
clk(R)->clk(R)	0.672    */0.304         */0.012         CORE/conv_temp_reg_6_/D    1
clk(R)->clk(R)	0.677    */0.304         */0.010         CORE/find_median_inst_final_mid_reg_reg_2_/D    1
clk(R)->clk(R)	0.661    */0.304         */0.016         CORE/pool_temp_reg_1__4_/D    1
clk(R)->clk(R)	0.670    */0.304         */0.016         CORE/SRAM_64X32_data_in_reg_reg_31_/D    1
clk(R)->clk(R)	0.676    */0.304         */0.010         CORE/find_median_inst_final_mid_reg_reg_0_/D    1
clk(R)->clk(R)	0.684    */0.304         */0.010         CORE/wait_conv_out_count_reg_3_/D    1
clk(R)->clk(R)	0.674    */0.304         */0.012         CORE/conv_temp_reg_3_/D    1
clk(R)->clk(R)	0.673    */0.305         */0.013         CORE/find_median_inst_max_min_reg_reg_1_/D    1
clk(R)->clk(R)	0.672    */0.305         */0.017         CORE/SRAM_out_buffer_reg_0__3__6_/D    1
clk(R)->clk(R)	0.673    */0.305         */0.011         CORE/conv_temp_reg_12_/D    1
clk(R)->clk(R)	0.673    */0.306         */0.012         CORE/conv_temp_reg_15_/D    1
clk(R)->clk(R)	0.675    */0.306         */0.011         CORE/conv_temp_reg_13_/D    1
clk(R)->clk(R)	0.675    */0.306         */0.011         CORE/conv_temp_reg_14_/D    1
clk(R)->clk(R)	0.678    */0.306         */0.017         CORE/window_reg_1__2__4_/D    1
clk(R)->clk(R)	0.668    */0.306         */0.014         CORE/find_median_inst_mid1_reg_reg_5_/D    1
clk(R)->clk(R)	0.662    */0.306         */0.016         CORE/SRAM_out_buffer_reg_2__2__7_/D    1
clk(R)->clk(R)	0.671    */0.306         */0.017         CORE/SRAM_out_buffer_reg_2__3__1_/D    1
clk(R)->clk(R)	0.669    */0.306         */0.017         CORE/gray_avg_reg_reg_0__2_/D    1
clk(R)->clk(R)	0.678    */0.306         */0.017         CORE/window_reg_1__2__6_/D    1
clk(R)->clk(R)	0.668    */0.307         */0.013         CORE/find_median_inst_mid3_reg_reg_1_/D    1
clk(R)->clk(R)	0.674    */0.307         */0.012         CORE/find_median_inst_max_min_reg_reg_5_/D    1
clk(R)->clk(R)	0.673    */0.307         */0.014         CORE/find_median_inst_max_min_reg_reg_2_/D    1
clk(R)->clk(R)	0.672    */0.307         */0.012         CORE/conv_temp_reg_9_/D    1
clk(R)->clk(R)	0.672    */0.308         */0.012         CORE/conv_temp_reg_11_/D    1
clk(R)->clk(R)	0.669    */0.308         */0.013         CORE/find_median_inst_mid2_reg_reg_1_/D    1
clk(R)->clk(R)	0.664    */0.308         */0.017         CORE/SRAM_64X32_data_out_reg_reg_22_/D    1
clk(R)->clk(R)	0.686    */0.308         */0.009         CORE/conv_dly3_reg_1_/D    1
clk(R)->clk(R)	0.663    */0.308         */0.016         CORE/pool_temp_reg_2__0_/D    1
clk(R)->clk(R)	0.672    */0.308         */0.012         CORE/conv_temp_reg_8_/D    1
clk(R)->clk(R)	0.670    */0.308         */0.016         CORE/SRAM_64X32_data_in_reg_reg_26_/D    1
clk(R)->clk(R)	0.669    */0.309         */0.017         CORE/gray_avg_reg_reg_0__3_/D    1
clk(R)->clk(R)	0.665    */0.309         */0.016         CORE/SRAM_64X32_data_in_reg_reg_23_/D    1
clk(R)->clk(R)	0.663    */0.309         */0.017         CORE/SRAM_64X32_data_out_reg_reg_29_/D    1
clk(R)->clk(R)	0.662    */0.309         */0.018         CORE/window_reg_2__2__1_/D    1
clk(R)->clk(R)	0.676    */0.309         */0.018         CORE/window_reg_1__2__1_/D    1
clk(R)->clk(R)	0.674    */0.309         */0.011         CORE/find_median_inst_mid_mid_reg_reg_0_/D    1
clk(R)->clk(R)	0.664    */0.309         */0.016         CORE/SRAM_out_buffer_reg_2__0__2_/D    1
clk(R)->clk(R)	0.664    */0.309         */0.016         CORE/window_reg_2__0__3_/D    1
clk(R)->clk(R)	0.676    */0.309         */0.017         CORE/SRAM_64X32_data_out_reg_reg_8_/D    1
clk(R)->clk(R)	0.676    */0.309         */0.016         CORE/window_reg_0__4__1_/D    1
clk(R)->clk(R)	0.671    */0.309         */0.017         CORE/SRAM_192X32_data_out_reg_reg_31_/D    1
clk(R)->clk(R)	0.672    */0.309         */0.014         CORE/find_median_inst_min_pool_temp_reg_6_/D    1
clk(R)->clk(R)	0.665    */0.309         */0.016         CORE/SRAM_64X32_data_in_reg_reg_29_/D    1
clk(R)->clk(R)	0.663    */0.309         */0.017         CORE/window_reg_2__2__7_/D    1
clk(R)->clk(R)	0.676    */0.309         */0.010         CORE/find_median_inst_final_mid_reg_reg_3_/D    1
clk(R)->clk(R)	0.672    */0.309         */0.016         CORE/SRAM_out_buffer_reg_2__3__6_/D    1
clk(R)->clk(R)	0.663    */0.309         */0.018         CORE/window_reg_2__2__5_/D    1
clk(R)->clk(R)	0.662    */0.310         */0.017         CORE/window_reg_2__1__0_/D    1
clk(R)->clk(R)	0.662    */0.310         */0.018         CORE/window_reg_2__2__3_/D    1
clk(R)->clk(R)	0.673    */0.310         */0.012         CORE/conv_temp_reg_1_/D    1
clk(R)->clk(R)	0.674    */0.310         */0.012         CORE/conv_temp_reg_4_/D    1
clk(R)->clk(R)	0.662    */0.310         */0.018         CORE/window_reg_2__1__5_/D    1
clk(R)->clk(R)	0.673    */0.310         */0.012         CORE/conv_temp_reg_10_/D    1
clk(R)->clk(R)	0.662    */0.310         */0.018         CORE/window_reg_2__1__2_/D    1
clk(R)->clk(R)	0.677    */0.311         */0.016         CORE/pool_temp_reg_3__6_/D    1
clk(R)->clk(R)	0.676    */0.311         */0.016         CORE/window_reg_0__4__3_/D    1
clk(R)->clk(R)	0.677    */0.311         */0.017         CORE/window_reg_1__2__7_/D    1
clk(R)->clk(R)	0.662    */0.312         */0.016         CORE/SRAM_out_buffer_reg_2__1__6_/D    1
clk(R)->clk(R)	0.677    */0.312         */0.016         CORE/SRAM_64X32_data_out_reg_reg_7_/D    1
clk(R)->clk(R)	0.675    */0.312         */0.012         CORE/conv_temp_reg_5_/D    1
clk(R)->clk(R)	0.668    */0.312         */0.017         CORE/SRAM_64X32_data_out_reg_reg_3_/D    1
clk(R)->clk(R)	0.672    */0.313         */0.017         CORE/SRAM_192X32_data_out_reg_reg_26_/D    1
clk(R)->clk(R)	0.675    */0.313         */0.011         CORE/find_median_inst_mid_mid_reg_reg_5_/D    1
clk(R)->clk(R)	0.676    */0.314         */0.016         CORE/window_reg_0__4__5_/D    1
clk(R)->clk(R)	0.674    */0.314         */0.012         CORE/state_reg_0_/D    1
clk(R)->clk(R)	0.674    */0.315         */0.008         CORE/conv_dly3_reg_0_/D    1
clk(R)->clk(R)	0.664    */0.315         */0.016         CORE/pool_temp_reg_2__6_/D    1
clk(R)->clk(R)	0.671    */0.315         */0.017         CORE/SRAM_64X32_data_out_reg_reg_0_/D    1
clk(R)->clk(R)	0.664    */0.315         */0.016         CORE/pool_temp_reg_2__4_/D    1
clk(R)->clk(R)	0.663    */0.315         */0.017         CORE/SRAM_64X32_data_out_reg_reg_31_/D    1
clk(R)->clk(R)	0.663    */0.316         */0.017         CORE/window_reg_2__1__6_/D    1
clk(R)->clk(R)	0.675    */0.316         */0.017         CORE/window_reg_0__4__6_/D    1
clk(R)->clk(R)	0.677    */0.316         */0.016         CORE/pool_temp_reg_3__7_/D    1
clk(R)->clk(R)	0.662    */0.316         */0.016         CORE/pool_temp_reg_1__1_/D    1
clk(R)->clk(R)	0.664    */0.316         */0.016         CORE/pool_temp_reg_1__2_/D    1
clk(R)->clk(R)	0.680    */0.317         */0.016         CORE/SRAM_64X32_data_out_reg_reg_12_/D    1
clk(R)->clk(R)	0.664    */0.317         */0.016         CORE/SRAM_64X32_data_out_reg_reg_15_/D    1
clk(R)->clk(R)	0.680    */0.317         */0.016         CORE/window_reg_1__0__7_/D    1
clk(R)->clk(R)	0.674    */0.317         */0.012         CORE/cal_count_reg_7_/D    1
clk(R)->clk(R)	0.662    */0.317         */0.019         CORE/window_reg_2__2__6_/D    1
clk(R)->clk(R)	0.676    */0.318         */0.017         CORE/SRAM_192X32_data_out_reg_reg_21_/D    1
clk(R)->clk(R)	0.677    */0.318         */0.018         CORE/window_reg_1__2__2_/D    1
clk(R)->clk(R)	0.670    */0.318         */0.017         CORE/SRAM_192X32_data_out_reg_reg_29_/D    1
clk(R)->clk(R)	0.672    */0.318         */0.018         CORE/window_reg_1__2__5_/D    1
clk(R)->clk(R)	0.669    */0.319         */0.017         CORE/gray_avg_reg_reg_0__4_/D    1
clk(R)->clk(R)	0.676    */0.319         */0.017         CORE/SRAM_64X32_data_out_reg_reg_9_/D    1
clk(R)->clk(R)	0.678    */0.320         */0.017         CORE/SRAM_192X32_data_out_reg_reg_20_/D    1
clk(R)->clk(R)	0.666    */0.320         */0.014         CORE/wgt_temp_reg_1_/D    1
clk(R)->clk(R)	0.676    */0.320         */0.017         CORE/SRAM_192X32_data_out_reg_reg_15_/D    1
clk(R)->clk(R)	0.680    */0.320         */0.016         CORE/window_reg_1__0__3_/D    1
clk(R)->clk(R)	0.662    */0.321         */0.016         CORE/pool_temp_reg_0__6_/D    1
clk(R)->clk(R)	0.671    */0.321         */0.011         CORE/wb_addr_reg_5_/D    1
clk(R)->clk(R)	0.663    */0.321         */0.016         CORE/pool_temp_reg_0__3_/D    1
clk(R)->clk(R)	0.671    */0.321         */0.014         CORE/find_median_inst_mid2_reg_reg_4_/D    1
clk(R)->clk(R)	0.661    */0.321         */0.015         CORE/pool_temp_reg_1__7_/D    1
clk(R)->clk(R)	0.672    */0.321         */0.016         CORE/window_reg_0__4__0_/D    1
clk(R)->clk(R)	0.671    */0.322         */0.017         CORE/SRAM_out_buffer_reg_1__3__6_/D    1
clk(R)->clk(R)	0.675    */0.322         */0.012         CORE/find_median_inst_mid_mid_reg_reg_6_/D    1
clk(R)->clk(R)	0.663    */0.322         */0.017         CORE/window_reg_2__0__6_/D    1
clk(R)->clk(R)	0.677    */0.323         */0.018         CORE/window_reg_1__2__3_/D    1
clk(R)->clk(R)	0.663    */0.323         */0.016         CORE/SRAM_64X32_data_out_reg_reg_26_/D    1
clk(R)->clk(R)	0.675    */0.323         */0.016         CORE/SRAM_64X32_data_out_reg_reg_6_/D    1
clk(R)->clk(R)	0.671    */0.323         */0.017         CORE/SRAM_out_buffer_reg_1__3__0_/D    1
clk(R)->clk(R)	0.680    */0.323         */0.016         CORE/SRAM_64X32_data_out_reg_reg_11_/D    1
clk(R)->clk(R)	0.676    */0.323         */0.017         CORE/SRAM_192X32_data_out_reg_reg_13_/D    1
clk(R)->clk(R)	0.663    */0.324         */0.016         CORE/SRAM_out_buffer_reg_2__0__4_/D    1
clk(R)->clk(R)	0.676    */0.324         */0.010         CORE/find_median_inst_final_mid_reg_reg_5_/D    1
clk(R)->clk(R)	0.677    */0.324         */0.017         CORE/SRAM_192X32_data_out_reg_reg_22_/D    1
clk(R)->clk(R)	0.671    */0.324         */0.017         CORE/SRAM_192X32_data_out_reg_reg_30_/D    1
clk(R)->clk(R)	0.680    */0.324         */0.011         CORE/cal_count_10_reg_0_/D    1
clk(R)->clk(R)	0.663    */0.324         */0.016         CORE/SRAM_out_buffer_reg_2__0__6_/D    1
clk(R)->clk(R)	0.662    */0.324         */0.016         CORE/SRAM_out_buffer_reg_2__0__0_/D    1
clk(R)->clk(R)	0.680    */0.324         */0.017         CORE/SRAM_192X32_data_out_reg_reg_3_/D    1
clk(R)->clk(R)	0.664    */0.324         */0.016         CORE/pool_temp_reg_0__2_/D    1
clk(R)->clk(R)	0.663    */0.325         */0.017         CORE/SRAM_64X32_data_out_reg_reg_27_/D    1
clk(R)->clk(R)	0.676    */0.325         */0.017         CORE/SRAM_192X32_data_out_reg_reg_10_/D    1
clk(R)->clk(R)	0.680    */0.325         */0.016         CORE/SRAM_64X32_data_out_reg_reg_10_/D    1
clk(R)->clk(R)	0.680    */0.325         */0.016         CORE/pool_temp_reg_3__1_/D    1
clk(R)->clk(R)	0.676    */0.325         */0.017         CORE/SRAM_192X32_data_out_reg_reg_8_/D    1
clk(R)->clk(R)	0.664    */0.325         */0.016         CORE/pool_temp_reg_0__4_/D    1
clk(R)->clk(R)	0.680    */0.325         */0.016         CORE/window_reg_1__0__5_/D    1
clk(R)->clk(R)	0.669    */0.325         */0.016         CORE/SRAM_64X32_data_out_reg_reg_1_/D    1
clk(R)->clk(R)	0.677    */0.326         */0.016         CORE/pool_temp_reg_3__5_/D    1
clk(R)->clk(R)	0.669    */0.326         */0.016         CORE/SRAM_64X32_data_out_reg_reg_2_/D    1
clk(R)->clk(R)	0.676    */0.326         */0.017         CORE/SRAM_192X32_data_out_reg_reg_25_/D    1
clk(R)->clk(R)	0.677    */0.326         */0.016         CORE/pool_temp_reg_3__4_/D    1
clk(R)->clk(R)	0.663    */0.326         */0.016         CORE/pool_temp_reg_2__2_/D    1
clk(R)->clk(R)	0.674    */0.327         */0.012         CORE/conv_temp_reg_2_/D    1
clk(R)->clk(R)	0.663    */0.327         */0.016         CORE/SRAM_64X32_data_out_reg_reg_28_/D    1
clk(R)->clk(R)	0.677    */0.327         */0.017         CORE/SRAM_192X32_data_out_reg_reg_9_/D    1
clk(R)->clk(R)	0.670    */0.327         */0.017         CORE/SRAM_192X32_data_out_reg_reg_28_/D    1
clk(R)->clk(R)	0.662    */0.327         */0.017         CORE/SRAM_out_buffer_reg_2__0__5_/D    1
clk(R)->clk(R)	0.677    */0.327         */0.017         CORE/SRAM_192X32_data_out_reg_reg_14_/D    1
clk(R)->clk(R)	0.677    */0.328         */0.016         CORE/image_size_temp_reg_0_/D    1
clk(R)->clk(R)	0.677    */0.328         */0.017         CORE/SRAM_192X32_data_out_reg_reg_12_/D    1
clk(R)->clk(R)	0.677    */0.329         */0.017         CORE/SRAM_192X32_data_out_reg_reg_2_/D    1
clk(R)->clk(R)	0.677    */0.329         */0.017         CORE/SRAM_192X32_data_out_reg_reg_18_/D    1
clk(R)->clk(R)	0.676    */0.329         */0.017         CORE/SRAM_192X32_data_out_reg_reg_0_/D    1
clk(R)->clk(R)	0.662    */0.329         */0.016         CORE/pool_temp_reg_0__5_/D    1
clk(R)->clk(R)	0.686    */0.329         */0.008         CORE/current_action_idx_reg_1_/D    1
clk(R)->clk(R)	0.663    */0.330         */0.017         CORE/window_reg_2__0__2_/D    1
clk(R)->clk(R)	0.661    */0.330         */0.016         CORE/pool_temp_reg_1__6_/D    1
clk(R)->clk(R)	0.663    */0.330         */0.016         CORE/pool_temp_reg_0__1_/D    1
clk(R)->clk(R)	0.676    */0.331         */0.017         CORE/image_size_temp_reg_1_/D    1
clk(R)->clk(R)	0.672    */0.331         */0.017         CORE/SRAM_out_buffer_reg_1__3__3_/D    1
clk(R)->clk(R)	0.664    */0.331         */0.016         CORE/SRAM_64X32_data_out_reg_reg_16_/D    1
clk(R)->clk(R)	0.679    */0.331         */0.017         CORE/window_reg_2__1__1_/D    1
clk(R)->clk(R)	0.668    */0.331         */0.013         CORE/find_median_inst_mid2_reg_reg_2_/D    1
clk(R)->clk(R)	0.670    */0.332         */0.012         CORE/SRAM_64X32_addr_reg_5_/D    1
clk(R)->clk(R)	0.679    */0.332         */0.017         CORE/window_reg_2__1__7_/D    1
clk(R)->clk(R)	0.670    */0.332         */0.012         CORE/SRAM_64X32_addr_reg_2_/D    1
clk(R)->clk(R)	0.671    */0.332         */0.012         CORE/rd_addr_reg_6_/D    1
clk(R)->clk(R)	0.663    */0.332         */0.016         CORE/SRAM_64X32_data_out_reg_reg_18_/D    1
clk(R)->clk(R)	0.671    */0.333         */0.011         CORE/wb_addr_reg_4_/D    1
clk(R)->clk(R)	0.679    */0.333         */0.016         CORE/pool_temp_reg_3__2_/D    1
clk(R)->clk(R)	0.676    */0.333         */0.017         CORE/SRAM_192X32_data_out_reg_reg_7_/D    1
clk(R)->clk(R)	0.672    */0.333         */0.017         CORE/SRAM_out_buffer_reg_1__3__1_/D    1
clk(R)->clk(R)	0.679    */0.333         */0.017         CORE/SRAM_out_buffer_reg_1__0__1_/D    1
clk(R)->clk(R)	0.672    */0.333         */0.017         CORE/SRAM_out_buffer_reg_1__3__2_/D    1
clk(R)->clk(R)	0.676    */0.333         */0.017         CORE/SRAM_192X32_data_out_reg_reg_11_/D    1
clk(R)->clk(R)	0.676    */0.334         */0.017         CORE/SRAM_192X32_data_out_reg_reg_19_/D    1
clk(R)->clk(R)	0.672    */0.334         */0.017         CORE/SRAM_out_buffer_reg_1__3__7_/D    1
clk(R)->clk(R)	0.664    */0.334         */0.016         CORE/SRAM_64X32_data_out_reg_reg_17_/D    1
clk(R)->clk(R)	0.679    */0.334         */0.017         CORE/window_reg_1__0__4_/D    1
clk(R)->clk(R)	0.663    */0.334         */0.016         CORE/SRAM_64X32_data_out_reg_reg_20_/D    1
clk(R)->clk(R)	0.672    */0.335         */0.017         CORE/SRAM_out_buffer_reg_1__3__4_/D    1
clk(R)->clk(R)	0.680    */0.335         */0.016         CORE/pool_temp_reg_3__3_/D    1
clk(R)->clk(R)	0.674    */0.335         */0.011         CORE/find_median_inst_final_mid_reg_reg_6_/D    1
clk(R)->clk(R)	0.679    */0.335         */0.016         CORE/window_reg_1__0__6_/D    1
clk(R)->clk(R)	0.670    */0.336         */0.014         CORE/find_median_inst_mid2_reg_reg_3_/D    1
clk(R)->clk(R)	0.665    */0.336         */0.016         CORE/SRAM_64X32_data_out_reg_reg_19_/D    1
clk(R)->clk(R)	0.666    */0.336         */0.021         CORE/SRAM_192X32_WE_reg/D    1
clk(R)->clk(R)	0.671    */0.337         */0.016         CORE/SRAM_192X32_data_out_reg_reg_27_/D    1
clk(R)->clk(R)	0.671    */0.337         */0.011         CORE/wb_addr_reg_2_/D    1
clk(R)->clk(R)	0.670    */0.338         */0.012         CORE/wb_addr_reg_3_/D    1
clk(R)->clk(R)	0.677    */0.338         */0.017         CORE/SRAM_out_buffer_reg_0__2__5_/D    1
clk(R)->clk(R)	0.678    */0.338         */0.016         CORE/SRAM_192X32_data_out_reg_reg_24_/D    1
clk(R)->clk(R)	0.676    */0.339         */0.011         CORE/cal_count_reg_6_/D    1
clk(R)->clk(R)	0.679    */0.340         */0.017         CORE/SRAM_192X32_data_out_reg_reg_1_/D    1
clk(R)->clk(R)	0.680    */0.340         */0.016         CORE/SRAM_192X32_data_out_reg_reg_4_/D    1
clk(R)->clk(R)	0.680    */0.341         */0.016         CORE/window_reg_2__0__1_/D    1
clk(R)->clk(R)	0.668    */0.341         */0.014         CORE/find_median_inst_mid3_reg_reg_6_/D    1
clk(R)->clk(R)	0.672    */0.341         */0.015         CORE/wgt_temp_reg_4_/D    1
clk(R)->clk(R)	0.672    */0.341         */0.017         CORE/SRAM_out_buffer_reg_1__3__5_/D    1
clk(R)->clk(R)	0.676    */0.342         */0.012         CORE/cal_count_reg_4_/D    1
clk(R)->clk(R)	0.669    */0.342         */0.015         CORE/wait_conv_out_count_reg_2_/D    1
clk(R)->clk(R)	0.673    */0.343         */0.010         CORE/wait_conv_out_count_reg_1_/D    1
clk(R)->clk(R)	0.678    */0.343         */0.016         CORE/SRAM_192X32_data_out_reg_reg_17_/D    1
clk(R)->clk(R)	0.676    */0.344         */0.017         CORE/SRAM_out_buffer_reg_0__2__3_/D    1
clk(R)->clk(R)	0.685    */0.346         */0.009         CORE/SRAM_192_32_read_done_reg/D    1
clk(R)->clk(R)	0.669    */0.346         */0.012         CORE/SRAM_192X32_addr_reg_7_/D    1
clk(R)->clk(R)	0.663    */0.346         */0.016         CORE/pool_temp_reg_2__1_/D    1
clk(R)->clk(R)	0.670    */0.347         */0.012         CORE/SRAM_64X32_addr_reg_3_/D    1
clk(R)->clk(R)	0.673    */0.347         */0.017         CORE/SRAM_out_buffer_reg_1__1__3_/D    1
clk(R)->clk(R)	0.663    */0.348         */0.017         CORE/SRAM_out_buffer_reg_1__0__2_/D    1
clk(R)->clk(R)	0.678    */0.348         */0.016         CORE/SRAM_192X32_data_out_reg_reg_23_/D    1
clk(R)->clk(R)	0.677    */0.348         */0.016         CORE/SRAM_192X32_data_out_reg_reg_6_/D    1
clk(R)->clk(R)	0.672    */0.348         */0.017         CORE/SRAM_out_buffer_reg_0__1__1_/D    1
clk(R)->clk(R)	0.680    */0.348         */0.016         CORE/window_reg_2__0__7_/D    1
clk(R)->clk(R)	0.672    */0.349         */0.017         CORE/SRAM_out_buffer_reg_0__1__5_/D    1
clk(R)->clk(R)	0.683    */0.349         */0.011         CORE/current_action_idx_reg_2_/D    1
clk(R)->clk(R)	0.676    */0.350         */0.017         CORE/SRAM_out_buffer_reg_0__2__1_/D    1
clk(R)->clk(R)	0.679    */0.350         */0.017         CORE/window_reg_0__0__0_/D    1
clk(R)->clk(R)	0.671    */0.350         */0.011         CORE/wb_addr_reg_1_/D    1
clk(R)->clk(R)	0.673    */0.350         */0.017         CORE/SRAM_out_buffer_reg_1__1__0_/D    1
clk(R)->clk(R)	0.664    */0.351         */0.016         CORE/SRAM_64X32_data_out_reg_reg_30_/D    1
clk(R)->clk(R)	0.671    */0.351         */0.011         CORE/rd_addr_reg_3_/D    1
clk(R)->clk(R)	0.672    */0.352         */0.011         CORE/wb_addr_reg_0_/D    1
clk(R)->clk(R)	0.678    */0.352         */0.016         CORE/SRAM_192X32_data_out_reg_reg_16_/D    1
clk(R)->clk(R)	0.680    */0.352         */0.016         CORE/window_reg_2__1__3_/D    1
clk(R)->clk(R)	0.677    */0.353         */0.017         CORE/SRAM_out_buffer_reg_0__2__2_/D    1
clk(R)->clk(R)	0.679    */0.353         */0.016         CORE/window_reg_0__1__1_/D    1
clk(R)->clk(R)	0.664    */0.355         */0.017         CORE/SRAM_out_buffer_reg_1__0__7_/D    1
clk(R)->clk(R)	0.676    */0.356         */0.011         CORE/cal_count_reg_5_/D    1
clk(R)->clk(R)	0.671    */0.358         */0.017         CORE/SRAM_out_buffer_reg_0__2__7_/D    1
clk(R)->clk(R)	0.662    */0.358         */0.017         CORE/SRAM_out_buffer_reg_1__0__4_/D    1
clk(R)->clk(R)	0.671    */0.358         */0.012         CORE/rd_addr_reg_5_/D    1
clk(R)->clk(R)	0.672    */0.359         */0.017         CORE/SRAM_out_buffer_reg_0__2__4_/D    1
clk(R)->clk(R)	0.667    */0.362         */0.017         CORE/window_reg_0__0__2_/D    1
clk(R)->clk(R)	0.669    */0.362         */0.012         CORE/find_median_inst_mid3_reg_reg_5_/D    1
clk(R)->clk(R)	0.671    */0.363         */0.011         CORE/rd_addr_reg_2_/D    1
clk(R)->clk(R)	0.678    */0.363         */0.016         CORE/SRAM_192X32_data_out_reg_reg_5_/D    1
clk(R)->clk(R)	0.675    */0.364         */0.017         CORE/SRAM_out_buffer_reg_1__1__4_/D    1
clk(R)->clk(R)	0.673    */0.365         */0.017         CORE/SRAM_out_buffer_reg_0__2__6_/D    1
clk(R)->clk(R)	0.672    */0.365         */0.017         CORE/SRAM_out_buffer_reg_1__1__2_/D    1
clk(R)->clk(R)	0.675    */0.365         */0.017         CORE/SRAM_out_buffer_reg_1__1__6_/D    1
clk(R)->clk(R)	0.672    */0.366         */0.017         CORE/SRAM_out_buffer_reg_1__2__0_/D    1
clk(R)->clk(R)	0.678    */0.366         */0.017         CORE/SRAM_out_buffer_reg_0__1__0_/D    1
clk(R)->clk(R)	0.680    */0.366         */0.016         CORE/window_reg_1__0__2_/D    1
clk(R)->clk(R)	0.673    */0.366         */0.017         CORE/SRAM_out_buffer_reg_0__2__0_/D    1
clk(R)->clk(R)	0.678    */0.366         */0.017         CORE/SRAM_out_buffer_reg_0__1__2_/D    1
clk(R)->clk(R)	0.675    */0.367         */0.017         CORE/SRAM_out_buffer_reg_0__1__4_/D    1
clk(R)->clk(R)	0.671    */0.367         */0.011         CORE/rd_addr_reg_4_/D    1
clk(R)->clk(R)	0.677    */0.368         */0.017         CORE/SRAM_out_buffer_reg_0__1__3_/D    1
clk(R)->clk(R)	0.676    */0.368         */0.012         CORE/cal_count_reg_0_/D    1
clk(R)->clk(R)	0.670    */0.368         */0.012         CORE/find_median_inst_mid3_reg_reg_0_/D    1
clk(R)->clk(R)	0.669    */0.370         */0.010         CORE/SRAM_192_32_in_count_reg_0_/D    1
clk(R)->clk(R)	0.677    */0.370         */0.017         CORE/SRAM_out_buffer_reg_0__1__7_/D    1
clk(R)->clk(R)	0.672    */0.370         */0.017         CORE/SRAM_out_buffer_reg_0__1__6_/D    1
clk(R)->clk(R)	0.679    */0.370         */0.017         CORE/SRAM_out_buffer_reg_0__0__5_/D    1
clk(R)->clk(R)	0.675    */0.370         */0.017         CORE/SRAM_out_buffer_reg_1__1__1_/D    1
clk(R)->clk(R)	0.672    */0.371         */0.018         CORE/SRAM_out_buffer_reg_1__2__4_/D    1
clk(R)->clk(R)	0.675    */0.372         */0.017         CORE/SRAM_out_buffer_reg_1__1__7_/D    1
clk(R)->clk(R)	0.672    */0.372         */0.017         CORE/SRAM_out_buffer_reg_1__2__6_/D    1
clk(R)->clk(R)	0.667    */0.373         */0.017         CORE/window_reg_0__0__3_/D    1
clk(R)->clk(R)	0.663    */0.373         */0.017         CORE/SRAM_out_buffer_reg_1__0__0_/D    1
clk(R)->clk(R)	0.671    */0.373         */0.017         CORE/SRAM_out_buffer_reg_1__2__1_/D    1
clk(R)->clk(R)	0.679    */0.373         */0.016         CORE/window_reg_0__1__0_/D    1
clk(R)->clk(R)	0.670    */0.374         */0.009         CORE/flip_flag_reg/D    1
clk(R)->clk(R)	0.646    */0.375         */0.041         CORE/in_valid_reg_reg/D    1
clk(R)->clk(R)	0.678    */0.375         */0.017         CORE/SRAM_out_buffer_reg_0__0__3_/D    1
clk(R)->clk(R)	0.672    */0.376         */0.017         CORE/SRAM_out_buffer_reg_1__1__5_/D    1
clk(R)->clk(R)	0.664    */0.377         */0.016         CORE/window_reg_2__0__4_/D    1
clk(R)->clk(R)	0.663    */0.377         */0.017         CORE/SRAM_out_buffer_reg_1__0__6_/D    1
clk(R)->clk(R)	0.666    */0.377         */0.016         CORE/window_reg_0__0__1_/D    1
clk(R)->clk(R)	0.683    */0.377         */0.010         CORE/cal_count_5_reg_0_/D    1
clk(R)->clk(R)	0.682    */0.377         */0.011         CORE/cal_count_5_reg_2_/D    1
clk(R)->clk(R)	0.668    */0.378         */0.017         CORE/window_reg_0__0__6_/D    1
clk(R)->clk(R)	0.669    */0.378         */0.015         CORE/wait_conv_out_count_reg_0_/D    1
clk(R)->clk(R)	0.678    */0.379         */0.017         CORE/SRAM_out_buffer_reg_0__0__6_/D    1
clk(R)->clk(R)	0.671    */0.379         */0.017         CORE/SRAM_out_buffer_reg_1__2__3_/D    1
clk(R)->clk(R)	0.679    */0.380         */0.017         CORE/SRAM_out_buffer_reg_0__0__4_/D    1
clk(R)->clk(R)	0.679    */0.380         */0.017         CORE/SRAM_out_buffer_reg_0__0__2_/D    1
clk(R)->clk(R)	0.664    */0.382         */0.016         CORE/window_reg_2__0__5_/D    1
clk(R)->clk(R)	0.671    */0.382         */0.017         CORE/SRAM_out_buffer_reg_1__2__7_/D    1
clk(R)->clk(R)	0.679    */0.383         */0.017         CORE/window_reg_0__0__4_/D    1
clk(R)->clk(R)	0.668    */0.383         */0.014         CORE/find_median_inst_mid2_reg_reg_0_/D    1
clk(R)->clk(R)	0.676    */0.384         */0.011         CORE/cal_count_reg_1_/D    1
clk(R)->clk(R)	0.671    */0.385         */0.017         CORE/SRAM_out_buffer_reg_1__2__2_/D    1
clk(R)->clk(R)	0.656    0.386/*         0.028/*         CORE/product_reg_0_/D    1
clk(R)->clk(R)	0.669    */0.386         */0.017         CORE/window_reg_0__0__7_/D    1
clk(R)->clk(R)	0.672    */0.387         */0.017         CORE/SRAM_out_buffer_reg_0__0__1_/D    1
clk(R)->clk(R)	0.679    */0.387         */0.017         CORE/SRAM_out_buffer_reg_0__0__7_/D    1
clk(R)->clk(R)	0.670    */0.387         */0.015         CORE/find_median_inst_mid1_reg_reg_6_/D    1
clk(R)->clk(R)	0.683    */0.389         */0.011         CORE/current_action_idx_reg_0_/D    1
clk(R)->clk(R)	0.666    */0.390         */0.016         CORE/find_median_inst_mid1_reg_reg_2_/D    1
clk(R)->clk(R)	0.666    */0.391         */0.016         CORE/find_median_inst_mid1_reg_reg_3_/D    1
clk(R)->clk(R)	0.677    */0.392         */0.009         CORE/cal_count_reg_8_/D    1
clk(R)->clk(R)	0.672    */0.393         */0.017         CORE/SRAM_out_buffer_reg_1__2__5_/D    1
clk(R)->clk(R)	0.666    */0.394         */0.016         CORE/window_reg_0__1__2_/D    1
clk(R)->clk(R)	0.678    */0.394         */0.017         CORE/SRAM_out_buffer_reg_0__0__0_/D    1
clk(R)->clk(R)	0.673    */0.394         */0.012         CORE/find_median_inst_max3_reg_reg_5_/D    1
clk(R)->clk(R)	0.674    */0.395         */0.012         CORE/find_median_inst_max3_reg_reg_0_/D    1
clk(R)->clk(R)	0.673    */0.395         */0.012         CORE/rd_addr_reg_1_/D    1
clk(R)->clk(R)	0.675    */0.395         */0.009         CORE/out_valid_reg/D    1
clk(R)->clk(R)	0.672    */0.396         */0.013         CORE/rd_addr_reg_0_/D    1
clk(R)->clk(R)	0.673    */0.397         */0.013         CORE/find_median_inst_min3_reg_reg_5_/D    1
clk(R)->clk(R)	0.670    */0.398         */0.013         CORE/find_median_inst_max1_reg_reg_6_/D    1
clk(R)->clk(R)	0.663    */0.398         */0.017         CORE/SRAM_out_buffer_reg_1__0__5_/D    1
clk(R)->clk(R)	0.664    */0.399         */0.017         CORE/SRAM_192X32_addr_reg_6_/D    1
clk(R)->clk(R)	0.669    */0.400         */0.013         CORE/find_median_inst_min3_reg_reg_0_/D    1
clk(R)->clk(R)	0.667    */0.401         */0.016         CORE/window_reg_0__1__3_/D    1
clk(R)->clk(R)	0.669    */0.402         */0.013         CORE/find_median_inst_mid2_reg_reg_5_/D    1
clk(R)->clk(R)	0.665    */0.403         */0.017         CORE/window_reg_0__0__5_/D    1
clk(R)->clk(R)	0.670    */0.404         */0.013         CORE/find_median_inst_min1_reg_reg_4_/D    1
clk(R)->clk(R)	0.671    */0.405         */0.012         CORE/find_median_inst_max3_reg_reg_6_/D    1
clk(R)->clk(R)	0.668    */0.405         */0.017         CORE/window_reg_0__1__6_/D    1
clk(R)->clk(R)	0.668    */0.406         */0.017         CORE/window_reg_0__1__4_/D    1
clk(R)->clk(R)	0.668    */0.408         */0.016         CORE/find_median_inst_mid1_reg_reg_4_/D    1
clk(R)->clk(R)	0.685    */0.410         */0.009         CORE/neg_flag_reg/D    1
clk(R)->clk(R)	0.667    */0.412         */0.014         CORE/find_median_inst_max1_reg_reg_4_/D    1
clk(R)->clk(R)	0.669    */0.412         */0.014         CORE/find_median_inst_min1_reg_reg_6_/D    1
clk(R)->clk(R)	0.671    */0.413         */0.015         CORE/find_median_inst_min3_reg_reg_6_/D    1
clk(R)->clk(R)	0.672    */0.415         */0.012         CORE/find_median_inst_mid3_reg_reg_7_/D    1
clk(R)->clk(R)	0.679    */0.416         */0.016         CORE/window_reg_1__1__6_/D    1
clk(R)->clk(R)	0.669    */0.416         */0.013         CORE/find_median_inst_min1_reg_reg_5_/D    1
clk(R)->clk(R)	0.669    */0.418         */0.017         CORE/window_reg_0__1__7_/D    1
clk(R)->clk(R)	0.679    */0.420         */0.016         CORE/window_reg_1__1__7_/D    1
clk(R)->clk(R)	0.670    */0.422         */0.012         CORE/find_median_inst_max3_reg_reg_1_/D    1
clk(R)->clk(R)	0.673    */0.422         */0.010         CORE/wait_conv_out_count_reg_4_/D    1
clk(R)->clk(R)	0.672    */0.423         */0.011         CORE/find_median_inst_min1_reg_reg_3_/D    1
clk(R)->clk(R)	0.669    */0.424         */0.016         CORE/find_median_inst_mid1_reg_reg_7_/D    1
clk(R)->clk(R)	0.669    */0.424         */0.012         CORE/find_median_inst_max2_reg_reg_6_/D    1
clk(R)->clk(R)	0.668    */0.424         */0.014         CORE/find_median_inst_max1_reg_reg_0_/D    1
clk(R)->clk(R)	0.679    */0.425         */0.016         CORE/window_reg_1__1__5_/D    1
clk(R)->clk(R)	0.669    */0.425         */0.013         CORE/find_median_inst_max1_reg_reg_5_/D    1
clk(R)->clk(R)	0.667    */0.426         */0.015         CORE/find_median_inst_mid1_reg_reg_1_/D    1
clk(R)->clk(R)	0.668    */0.426         */0.013         CORE/find_median_inst_min2_reg_reg_6_/D    1
clk(R)->clk(R)	0.679    */0.427         */0.016         CORE/window_reg_1__1__2_/D    1
clk(R)->clk(R)	0.670    */0.428         */0.011         CORE/find_median_inst_max3_reg_reg_3_/D    1
clk(R)->clk(R)	0.670    */0.431         */0.013         CORE/find_median_inst_max1_reg_reg_3_/D    1
clk(R)->clk(R)	0.667    */0.432         */0.014         CORE/find_median_inst_min2_reg_reg_5_/D    1
clk(R)->clk(R)	0.667    */0.433         */0.013         CORE/find_median_inst_max2_reg_reg_5_/D    1
clk(R)->clk(R)	0.667    */0.435         */0.014         CORE/find_median_inst_min3_reg_reg_7_/D    1
clk(R)->clk(R)	0.667    */0.435         */0.014         CORE/find_median_inst_min3_reg_reg_1_/D    1
clk(R)->clk(R)	0.673    */0.436         */0.010         CORE/SRAM_64X32_addr_reg_1_/D    1
clk(R)->clk(R)	0.673    */0.437         */0.010         CORE/SRAM_64X32_addr_reg_0_/D    1
clk(R)->clk(R)	0.670    */0.437         */0.011         CORE/find_median_inst_max3_reg_reg_4_/D    1
clk(R)->clk(R)	0.668    */0.437         */0.013         CORE/find_median_inst_min3_reg_reg_3_/D    1
clk(R)->clk(R)	0.675    */0.438         */0.008         CORE/out_value_reg/D    1
clk(R)->clk(R)	0.667    */0.440         */0.014         CORE/find_median_inst_min1_reg_reg_0_/D    1
clk(R)->clk(R)	0.665    */0.441         */0.018         CORE/find_median_inst_min1_reg_reg_7_/D    1
clk(R)->clk(R)	0.668    */0.443         */0.012         CORE/find_median_inst_max2_reg_reg_0_/D    1
clk(R)->clk(R)	0.671    */0.443         */0.012         CORE/find_median_inst_max1_reg_reg_7_/D    1
clk(R)->clk(R)	0.669    */0.448         */0.012         CORE/find_median_inst_min2_reg_reg_0_/D    1
clk(R)->clk(R)	0.672    */0.448         */0.014         CORE/find_median_inst_min3_reg_reg_4_/D    1
clk(R)->clk(R)	0.669    */0.449         */0.012         CORE/find_median_inst_max3_reg_reg_2_/D    1
clk(R)->clk(R)	0.679    */0.450         */0.016         CORE/window_reg_1__1__3_/D    1
clk(R)->clk(R)	0.679    */0.451         */0.017         CORE/window_reg_1__1__4_/D    1
clk(R)->clk(R)	0.668    */0.453         */0.013         CORE/find_median_inst_min3_reg_reg_2_/D    1
clk(R)->clk(R)	0.677    */0.454         */0.012         CORE/cal_count_reg_2_/D    1
clk(R)->clk(R)	0.680    */0.456         */0.016         CORE/window_reg_1__1__0_/D    1
clk(R)->clk(R)	0.668    */0.457         */0.013         CORE/find_median_inst_max1_reg_reg_1_/D    1
clk(R)->clk(R)	0.667    */0.458         */0.014         CORE/find_median_inst_min1_reg_reg_1_/D    1
clk(R)->clk(R)	0.667    */0.459         */0.014         CORE/find_median_inst_min1_reg_reg_2_/D    1
clk(R)->clk(R)	0.671    */0.460         */0.014         CORE/find_median_inst_mid2_reg_reg_7_/D    1
clk(R)->clk(R)	0.665    */0.460         */0.015         CORE/SRAM_192X32_addr_reg_4_/D    1
clk(R)->clk(R)	0.668    */0.462         */0.014         CORE/find_median_inst_max1_reg_reg_2_/D    1
clk(R)->clk(R)	0.665    */0.464         */0.015         CORE/SRAM_192X32_addr_reg_3_/D    1
clk(R)->clk(R)	0.665    */0.465         */0.015         CORE/SRAM_192X32_addr_reg_2_/D    1
clk(R)->clk(R)	0.665    */0.466         */0.015         CORE/SRAM_192X32_addr_reg_1_/D    1
clk(R)->clk(R)	0.664    */0.467         */0.017         CORE/find_median_inst_max2_reg_reg_7_/D    1
clk(R)->clk(R)	0.669    */0.467         */0.013         CORE/find_median_inst_max2_reg_reg_2_/D    1
clk(R)->clk(R)	0.668    */0.468         */0.013         CORE/find_median_inst_min2_reg_reg_2_/D    1
clk(R)->clk(R)	0.679    */0.468         */0.017         CORE/window_reg_1__1__1_/D    1
clk(R)->clk(R)	0.672    */0.469         */0.013         CORE/find_median_inst_max3_reg_reg_7_/D    1
clk(R)->clk(R)	0.670    */0.470         */0.012         CORE/find_median_inst_max2_reg_reg_4_/D    1
clk(R)->clk(R)	0.665    */0.471         */0.015         CORE/SRAM_192X32_addr_reg_5_/D    1
clk(R)->clk(R)	0.668    */0.473         */0.013         CORE/find_median_inst_max2_reg_reg_3_/D    1
clk(R)->clk(R)	0.668    */0.474         */0.013         CORE/find_median_inst_min2_reg_reg_3_/D    1
clk(R)->clk(R)	0.658    0.476/*         0.027/*         CORE/product_reg_1_/D    1
clk(R)->clk(R)	0.668    */0.477         */0.013         CORE/find_median_inst_min2_reg_reg_4_/D    1
clk(R)->clk(R)	0.665    */0.481         */0.016         CORE/SRAM_192X32_addr_reg_0_/D    1
clk(R)->clk(R)	0.668    */0.483         */0.013         CORE/find_median_inst_min2_reg_reg_1_/D    1
clk(R)->clk(R)	0.663    */0.485         */0.017         CORE/find_median_inst_min2_reg_reg_7_/D    1
clk(R)->clk(R)	0.668    */0.492         */0.014         CORE/state_reg_2_/D    1
clk(R)->clk(R)	0.658    0.501/*         0.027/*         CORE/product_reg_2_/D    1
clk(R)->clk(R)	0.659    0.503/*         0.028/*         CORE/product_reg_15_/D    1
clk(R)->clk(R)	0.670    */0.505         */0.012         CORE/find_median_inst_max2_reg_reg_1_/D    1
clk(R)->clk(R)	0.677    */0.510         */0.012         CORE/cal_count_reg_3_/D    1
clk(R)->clk(R)	0.674    */0.548         */0.019         CORE/SRAM_64X32_WE_reg/D    1
clk(R)->clk(R)	0.879    0.557/*         -0.194/*        CORE/rd_addr_reg_0_/RB    1
clk(R)->clk(R)	0.879    0.558/*         -0.194/*        CORE/rd_addr_reg_1_/RB    1
clk(R)->clk(R)	0.876    0.561/*         -0.194/*        CORE/SRAM_64X32_addr_reg_0_/RB    1
clk(R)->clk(R)	0.876    0.561/*         -0.194/*        CORE/SRAM_64X32_addr_reg_1_/RB    1
clk(R)->clk(R)	0.876    0.563/*         -0.194/*        CORE/rd_addr_reg_2_/RB    1
clk(R)->clk(R)	0.876    0.565/*         -0.194/*        CORE/rd_addr_reg_3_/RB    1
clk(R)->clk(R)	0.876    0.566/*         -0.194/*        CORE/rd_addr_reg_4_/RB    1
clk(R)->clk(R)	0.876    0.568/*         -0.194/*        CORE/SRAM_64X32_addr_reg_5_/RB    1
clk(R)->clk(R)	0.876    0.568/*         -0.194/*        CORE/SRAM_64X32_addr_reg_4_/RB    1
clk(R)->clk(R)	0.876    0.568/*         -0.194/*        CORE/wb_addr_reg_4_/RB    1
clk(R)->clk(R)	0.876    0.569/*         -0.194/*        CORE/SRAM_64X32_addr_reg_2_/RB    1
clk(R)->clk(R)	0.876    0.569/*         -0.194/*        CORE/SRAM_64X32_addr_reg_3_/RB    1
clk(R)->clk(R)	0.876    0.569/*         -0.194/*        CORE/wb_addr_reg_0_/RB    1
clk(R)->clk(R)	0.876    0.569/*         -0.194/*        CORE/rd_addr_reg_6_/RB    1
clk(R)->clk(R)	0.876    0.569/*         -0.194/*        CORE/rd_addr_reg_5_/RB    1
clk(R)->clk(R)	0.876    0.570/*         -0.194/*        CORE/wb_addr_reg_5_/RB    1
clk(R)->clk(R)	0.876    0.570/*         -0.194/*        CORE/wb_addr_reg_7_/RB    1
clk(R)->clk(R)	0.876    0.570/*         -0.194/*        CORE/wb_addr_reg_2_/RB    1
clk(R)->clk(R)	0.875    0.571/*         -0.194/*        CORE/avg_temp_reg_0_/RB    1
clk(R)->clk(R)	0.874    0.573/*         -0.194/*        CORE/avg_temp_reg_3_/RB    1
clk(R)->clk(R)	0.874    0.574/*         -0.194/*        CORE/avg_temp_reg_8_/RB    1
clk(R)->clk(R)	0.874    0.574/*         -0.194/*        CORE/avg_temp_reg_4_/RB    1
clk(R)->clk(R)	0.874    0.574/*         -0.194/*        CORE/avg_temp_reg_5_/RB    1
clk(R)->clk(R)	0.874    0.574/*         -0.194/*        CORE/avg_temp_reg_7_/RB    1
clk(R)->clk(R)	0.670    */0.576         */0.017         CORE/product_reg_14_/D    1
clk(R)->clk(R)	0.658    0.614/*         0.028/*         CORE/product_reg_3_/D    1
clk(R)->clk(R)	0.671    */0.634         */0.015         CORE/product_reg_5_/D    1
clk(R)->clk(R)	0.670    */0.685         */0.016         CORE/product_reg_4_/D    1
clk(R)->clk(R)	0.668    */0.687         */0.016         CORE/product_reg_13_/D    1
clk(R)->clk(R)	0.648    0.693/*         0.040/*         CORE/conv_sram_stop_flag_reg_reg/D    1
clk(R)->clk(R)	0.668    */0.781         */0.016         CORE/product_reg_7_/D    1
clk(R)->clk(R)	0.657    0.783/*         0.026/*         CORE/product_reg_6_/D    1
clk(R)->clk(R)	0.669    */0.788         */0.015         CORE/product_reg_11_/D    1
clk(R)->clk(R)	0.668    */0.794         */0.016         CORE/product_reg_12_/D    1
clk(R)->clk(R)	0.656    0.811/*         0.028/*         CORE/product_reg_8_/D    1
clk(R)->clk(R)	0.668    */0.815         */0.016         CORE/product_reg_10_/D    1
clk(R)->clk(R)	0.656    0.829/*         0.028/*         CORE/product_reg_9_/D    1
clk(R)->clk(R)	0.879    1.097/*         -0.185/*        CORE/SRAM_192_32_read_done_reg/RB    1
clk(R)->clk(R)	0.873    1.103/*         -0.185/*        CORE/wgt_temp_reg_6_/RB    1
clk(R)->clk(R)	0.872    1.103/*         -0.185/*        CORE/wgt_temp_reg_7_/RB    1
clk(R)->clk(R)	0.872    1.103/*         -0.185/*        CORE/wgt_temp_reg_4_/RB    1
clk(R)->clk(R)	0.872    1.103/*         -0.185/*        CORE/wgt_temp_reg_5_/RB    1
clk(R)->clk(R)	0.869    1.104/*         -0.185/*        CORE/set_count_reg_0_/RB    1
clk(R)->clk(R)	0.866    1.105/*         -0.185/*        CORE/wgt_temp_reg_0_/RB    1
clk(R)->clk(R)	0.866    1.106/*         -0.185/*        CORE/wgt_temp_reg_1_/RB    1
clk(R)->clk(R)	0.867    1.107/*         -0.185/*        CORE/wb_addr_reg_6_/RB    1
clk(R)->clk(R)	0.868    1.107/*         -0.185/*        CORE/wb_addr_reg_1_/RB    1
clk(R)->clk(R)	0.868    1.107/*         -0.185/*        CORE/state_reg_1_/RB    1
clk(R)->clk(R)	0.866    1.108/*         -0.185/*        CORE/wgt_temp_reg_2_/RB    1
clk(R)->clk(R)	0.866    1.108/*         -0.185/*        CORE/wgt_temp_reg_3_/RB    1
clk(R)->clk(R)	0.865    1.110/*         -0.185/*        CORE/max_temp_reg_7_/RB    1
clk(R)->clk(R)	0.744    1.226/*         -0.064/*        CORE/SRAM_192X32_addr_reg_5_/SB    1
clk(R)->clk(R)	0.746    1.226/*         -0.064/*        CORE/SRAM_192X32_addr_reg_0_/SB    1
clk(R)->clk(R)	0.744    1.226/*         -0.064/*        CORE/SRAM_192X32_addr_reg_4_/SB    1
clk(R)->clk(R)	0.745    1.226/*         -0.064/*        CORE/SRAM_192X32_addr_reg_6_/SB    1
clk(R)->clk(R)	0.744    1.227/*         -0.064/*        CORE/SRAM_192X32_addr_reg_3_/SB    1
clk(R)->clk(R)	0.743    1.227/*         -0.064/*        CORE/SRAM_192X32_addr_reg_2_/SB    1
clk(R)->clk(R)	0.744    1.228/*         -0.064/*        CORE/SRAM_192X32_addr_reg_1_/SB    1
clk(R)->clk(R)	0.856    1.521/*         -0.163/*        CORE/neg_flag_reg/RB    1
clk(R)->clk(R)	0.857    1.522/*         -0.163/*        CORE/current_action_idx_reg_0_/RB    1
clk(R)->clk(R)	0.857    1.522/*         -0.163/*        CORE/current_action_idx_reg_2_/RB    1
clk(R)->clk(R)	0.854    1.525/*         -0.160/*        CORE/current_action_idx_reg_1_/RB    1
clk(R)->clk(R)	0.849    1.528/*         -0.163/*        CORE/cal_count_reg_7_/RB    1
clk(R)->clk(R)	0.849    1.528/*         -0.163/*        CORE/cal_count_reg_8_/RB    1
clk(R)->clk(R)	0.845    1.528/*         -0.163/*        CORE/RGB_count_reg_0_/RB    1
clk(R)->clk(R)	0.844    1.530/*         -0.163/*        CORE/avg_temp_reg_1_/RB    1
clk(R)->clk(R)	0.850    1.530/*         -0.163/*        CORE/cal_count_reg_5_/RB    1
clk(R)->clk(R)	0.849    1.530/*         -0.163/*        CORE/set_count_reg_1_/RB    1
clk(R)->clk(R)	0.846    1.530/*         -0.160/*        CORE/state_reg_0_/RB    1
clk(R)->clk(R)	0.848    1.530/*         -0.160/*        CORE/conv_sram_stop_flag_reg_reg/RB    1
clk(R)->clk(R)	0.850    1.531/*         -0.163/*        CORE/cal_count_reg_4_/RB    1
clk(R)->clk(R)	0.856    1.531/*         -0.163/*        CORE/template_count_reg_3_/RB    1
clk(R)->clk(R)	0.845    1.531/*         -0.163/*        CORE/state_reg_2_/RB    1
clk(R)->clk(R)	0.848    1.531/*         -0.163/*        CORE/set_count_reg_2_/RB    1
clk(R)->clk(R)	0.843    1.531/*         -0.163/*        CORE/max_temp_reg_0_/RB    1
clk(R)->clk(R)	0.843    1.531/*         -0.163/*        CORE/max_temp_reg_1_/RB    1
clk(R)->clk(R)	0.856    1.531/*         -0.163/*        CORE/template_count_reg_0_/RB    1
clk(R)->clk(R)	0.852    1.532/*         -0.163/*        CORE/cal_count_reg_3_/RB    1
clk(R)->clk(R)	0.856    1.532/*         -0.163/*        CORE/template_count_reg_2_/RB    1
clk(R)->clk(R)	0.848    1.532/*         -0.160/*        CORE/cal_count_reg_6_/RB    1
clk(R)->clk(R)	0.843    1.532/*         -0.163/*        CORE/max_temp_reg_2_/RB    1
clk(R)->clk(R)	0.843    1.532/*         -0.163/*        CORE/max_temp_reg_4_/RB    1
clk(R)->clk(R)	0.843    1.532/*         -0.163/*        CORE/max_temp_reg_6_/RB    1
clk(R)->clk(R)	0.843    1.532/*         -0.163/*        CORE/max_temp_reg_5_/RB    1
clk(R)->clk(R)	0.843    1.532/*         -0.163/*        CORE/max_temp_reg_3_/RB    1
clk(R)->clk(R)	0.851    1.532/*         -0.163/*        CORE/cal_count_reg_1_/RB    1
clk(R)->clk(R)	0.846    1.533/*         -0.163/*        CORE/action_idx_reg_0_/RB    1
clk(R)->clk(R)	0.846    1.533/*         -0.163/*        CORE/action_idx_reg_1_/RB    1
clk(R)->clk(R)	0.843    1.533/*         -0.163/*        CORE/avg_temp_reg_6_/RB    1
clk(R)->clk(R)	0.857    1.533/*         -0.163/*        CORE/conv_dly3_reg_1_/RB    1
clk(R)->clk(R)	0.846    1.533/*         -0.163/*        CORE/action_idx_reg_2_/RB    1
clk(R)->clk(R)	0.849    1.534/*         -0.160/*        CORE/cal_count_reg_2_/RB    1
clk(R)->clk(R)	0.845    1.545/*         -0.163/*        CORE/wait_conv_out_count_reg_4_/RB    1
clk(R)->clk(R)	0.845    1.545/*         -0.163/*        CORE/conv_dly3_reg_0_/RB    1
clk(R)->clk(R)	0.843    1.548/*         -0.160/*        CORE/wait_conv_out_count_reg_1_/RB    1
clk(R)->clk(R)	0.884    1.600/*         -0.201/*        CORE/find_median_inst_max1_reg_reg_6_/RB    1
clk(R)->clk(R)	0.884    1.601/*         -0.201/*        CORE/find_median_inst_min1_reg_reg_3_/RB    1
clk(R)->clk(R)	0.884    1.602/*         -0.201/*        CORE/find_median_inst_min1_reg_reg_6_/RB    1
clk(R)->clk(R)	0.884    1.602/*         -0.201/*        CORE/find_median_inst_min1_reg_reg_4_/RB    1
clk(R)->clk(R)	0.884    1.602/*         -0.201/*        CORE/find_median_inst_min1_reg_reg_5_/RB    1
clk(R)->clk(R)	0.884    1.605/*         -0.201/*        CORE/find_median_inst_max1_reg_reg_3_/RB    1
clk(R)->clk(R)	0.884    1.605/*         -0.201/*        CORE/find_median_inst_max1_reg_reg_5_/RB    1
clk(R)->clk(R)	0.883    1.614/*         -0.202/*        CORE/find_median_inst_max1_reg_reg_4_/RB    1
clk(R)->clk(R)	0.883    1.616/*         -0.202/*        CORE/find_median_inst_max2_reg_reg_3_/RB    1
clk(R)->clk(R)	0.883    1.619/*         -0.202/*        CORE/find_median_inst_min2_reg_reg_5_/RB    1
clk(R)->clk(R)	0.882    1.623/*         -0.202/*        CORE/find_median_inst_min2_reg_reg_4_/RB    1
clk(R)->clk(R)	0.883    1.623/*         -0.202/*        CORE/find_median_inst_min2_reg_reg_3_/RB    1
clk(R)->clk(R)	0.888    1.624/*         -0.202/*        CORE/find_median_inst_max_min_reg_reg_5_/RB    1
clk(R)->clk(R)	0.888    1.624/*         -0.202/*        CORE/find_median_inst_max_min_reg_reg_4_/RB    1
clk(R)->clk(R)	0.887    1.624/*         -0.202/*        CORE/find_median_inst_min3_reg_reg_5_/RB    1
clk(R)->clk(R)	0.887    1.624/*         -0.202/*        CORE/find_median_inst_min3_reg_reg_4_/RB    1
clk(R)->clk(R)	0.887    1.625/*         -0.202/*        CORE/find_median_inst_min_pool_temp_reg_5_/RB    1
clk(R)->clk(R)	0.887    1.625/*         -0.202/*        CORE/find_median_inst_min3_reg_reg_6_/RB    1
clk(R)->clk(R)	0.887    1.626/*         -0.202/*        CORE/find_median_inst_max_min_reg_reg_6_/RB    1
clk(R)->clk(R)	0.887    1.626/*         -0.202/*        CORE/find_median_inst_min_pool_temp_reg_6_/RB    1
clk(R)->clk(R)	0.887    1.626/*         -0.202/*        CORE/find_median_inst_min_pool_temp_reg_7_/RB    1
clk(R)->clk(R)	0.887    1.626/*         -0.202/*        CORE/find_median_inst_min_pool_temp_reg_4_/RB    1
clk(R)->clk(R)	0.882    1.627/*         -0.202/*        CORE/find_median_inst_min2_reg_reg_6_/RB    1
clk(R)->clk(R)	0.882    1.629/*         -0.202/*        CORE/find_median_inst_min3_reg_reg_3_/RB    1
clk(R)->clk(R)	0.882    1.629/*         -0.202/*        CORE/find_median_inst_max2_reg_reg_5_/RB    1
clk(R)->clk(R)	0.883    1.633/*         -0.202/*        CORE/find_median_inst_max2_reg_reg_6_/RB    1
clk(R)->clk(R)	0.888    1.637/*         -0.202/*        CORE/find_median_inst_max3_reg_reg_0_/RB    1
clk(R)->clk(R)	0.883    1.638/*         -0.202/*        CORE/find_median_inst_min3_reg_reg_7_/RB    1
clk(R)->clk(R)	0.888    1.638/*         -0.202/*        CORE/find_median_inst_max3_reg_reg_5_/RB    1
clk(R)->clk(R)	0.888    1.639/*         -0.202/*        CORE/find_median_inst_mid_mid_reg_reg_7_/RB    1
clk(R)->clk(R)	0.888    1.640/*         -0.202/*        CORE/find_median_inst_mid_mid_reg_reg_5_/RB    1
clk(R)->clk(R)	0.883    1.640/*         -0.202/*        CORE/find_median_inst_max3_reg_reg_4_/RB    1
clk(R)->clk(R)	0.888    1.640/*         -0.202/*        CORE/find_median_inst_mid_mid_reg_reg_6_/RB    1
clk(R)->clk(R)	0.888    1.640/*         -0.202/*        CORE/find_median_inst_final_mid_reg_reg_5_/RB    1
clk(R)->clk(R)	0.887    1.642/*         -0.202/*        CORE/find_median_inst_final_mid_reg_reg_6_/RB    1
clk(R)->clk(R)	0.887    1.643/*         -0.202/*        CORE/find_median_inst_mid_mid_reg_reg_3_/RB    1
clk(R)->clk(R)	0.887    1.644/*         -0.202/*        CORE/find_median_inst_final_mid_reg_reg_4_/RB    1
clk(R)->clk(R)	0.887    1.644/*         -0.202/*        CORE/find_median_inst_mid_mid_reg_reg_4_/RB    1
clk(R)->clk(R)	0.887    1.646/*         -0.202/*        CORE/find_median_inst_mid1_reg_reg_6_/RB    1
clk(R)->clk(R)	0.887    1.646/*         -0.202/*        CORE/find_median_inst_mid2_reg_reg_4_/RB    1
clk(R)->clk(R)	0.886    1.647/*         -0.202/*        CORE/find_median_inst_mid1_reg_reg_4_/RB    1
clk(R)->clk(R)	0.886    1.647/*         -0.202/*        CORE/find_median_inst_mid3_reg_reg_7_/RB    1
clk(R)->clk(R)	0.886    1.647/*         -0.202/*        CORE/find_median_inst_mid2_reg_reg_6_/RB    1
clk(R)->clk(R)	0.886    1.647/*         -0.202/*        CORE/find_median_inst_mid2_reg_reg_3_/RB    1
clk(R)->clk(R)	0.884    1.647/*         -0.202/*        CORE/find_median_inst_max3_reg_reg_6_/RB    1
clk(R)->clk(R)	0.884    1.649/*         -0.202/*        CORE/find_median_inst_mid2_reg_reg_5_/RB    1
clk(R)->clk(R)	0.884    1.650/*         -0.202/*        CORE/find_median_inst_mid1_reg_reg_3_/RB    1
clk(R)->clk(R)	0.884    1.650/*         -0.202/*        CORE/find_median_inst_mid3_reg_reg_3_/RB    1
clk(R)->clk(R)	0.883    1.651/*         -0.202/*        CORE/find_median_inst_mid3_reg_reg_5_/RB    1
clk(R)->clk(R)	0.883    1.651/*         -0.202/*        CORE/find_median_inst_mid3_reg_reg_4_/RB    1
clk(R)->clk(R)	0.883    1.651/*         -0.202/*        CORE/find_median_inst_mid3_reg_reg_6_/RB    1
clk(R)->clk(R)	0.883    1.651/*         -0.202/*        CORE/find_median_inst_mid1_reg_reg_5_/RB    1
clk(R)->clk(R)	0.758    1.704/*         -0.074/*        CORE/wait_conv_out_count_reg_2_/SB    1
clk(R)->clk(R)	0.758    1.706/*         -0.074/*        CORE/wait_conv_out_count_reg_0_/SB    1
clk(R)->clk(R)	0.000    */1.712         */0.000         out_value    1
clk(R)->clk(R)	0.000    */1.716         */0.000         out_valid    1
clk(R)->clk(R)	0.863    1.982/*         -0.170/*        CORE/template_count_reg_1_/RB    1
clk(R)->clk(R)	0.865    1.992/*         -0.170/*        CORE/wait_conv_out_count_reg_3_/RB    1
clk(R)->clk(R)	0.865    1.993/*         -0.170/*        CORE/conv_temp_reg_17_/RB    1
clk(R)->clk(R)	0.853    2.001/*         -0.170/*        CORE/conv_dly3_reg_2_/RB    1
clk(R)->clk(R)	0.855    2.007/*         -0.170/*        CORE/conv_temp_reg_16_/RB    1
clk(R)->clk(R)	0.857    2.008/*         -0.170/*        CORE/conv_temp_reg_14_/RB    1
clk(R)->clk(R)	0.855    2.008/*         -0.170/*        CORE/conv_temp_reg_15_/RB    1
clk(R)->clk(R)	0.857    2.009/*         -0.170/*        CORE/conv_temp_reg_13_/RB    1
clk(R)->clk(R)	0.857    2.009/*         -0.170/*        CORE/conv_temp_reg_4_/RB    1
clk(R)->clk(R)	0.857    2.009/*         -0.170/*        CORE/conv_temp_reg_5_/RB    1
clk(R)->clk(R)	0.856    2.010/*         -0.170/*        CORE/conv_temp_reg_2_/RB    1
clk(R)->clk(R)	0.856    2.010/*         -0.170/*        CORE/conv_temp_reg_3_/RB    1
clk(R)->clk(R)	0.854    2.012/*         -0.170/*        CORE/conv_temp_reg_6_/RB    1
clk(R)->clk(R)	0.855    2.013/*         -0.170/*        CORE/conv_temp_reg_12_/RB    1
clk(R)->clk(R)	0.854    2.013/*         -0.170/*        CORE/conv_temp_reg_7_/RB    1
clk(R)->clk(R)	0.854    2.013/*         -0.170/*        CORE/conv_temp_reg_8_/RB    1
clk(R)->clk(R)	0.855    2.013/*         -0.170/*        CORE/conv_temp_reg_10_/RB    1
clk(R)->clk(R)	0.855    2.013/*         -0.170/*        CORE/conv_temp_reg_9_/RB    1
clk(R)->clk(R)	0.854    2.013/*         -0.170/*        CORE/conv_temp_reg_11_/RB    1
clk(R)->clk(R)	0.853    2.381/*         -0.165/*        CORE/cal_count_reg_0_/RB    1
clk(R)->clk(R)	0.852    2.386/*         -0.166/*        CORE/SRAM_192X32_WE_reg/RB    1
clk(R)->clk(R)	0.851    2.390/*         -0.166/*        CORE/RGB_count_reg_1_/RB    1
clk(R)->clk(R)	0.860    2.392/*         -0.166/*        CORE/action_idx_reg_3_/RB    1
clk(R)->clk(R)	0.847    2.393/*         -0.166/*        CORE/avg_temp_reg_2_/RB    1
clk(R)->clk(R)	0.851    2.393/*         -0.166/*        CORE/start_write_flag_reg/RB    1
clk(R)->clk(R)	0.859    2.397/*         -0.165/*        CORE/cal_count_5_reg_2_/RB    1
clk(R)->clk(R)	0.859    2.397/*         -0.165/*        CORE/SRAM_64X32_WE_reg/RB    1
clk(R)->clk(R)	0.859    2.397/*         -0.165/*        CORE/cal_count_5_reg_0_/RB    1
clk(R)->clk(R)	0.856    2.398/*         -0.165/*        CORE/cal_count_10_reg_2_/RB    1
clk(R)->clk(R)	0.856    2.400/*         -0.165/*        CORE/cal_count_10_reg_0_/RB    1
clk(R)->clk(R)	0.856    2.400/*         -0.165/*        CORE/cal_count_5_reg_1_/RB    1
clk(R)->clk(R)	0.852    2.402/*         -0.165/*        CORE/cal_count_10_reg_1_/RB    1
clk(R)->clk(R)	0.844    2.403/*         -0.165/*        CORE/SRAM_192_32_in_count_reg_1_/RB    1
clk(R)->clk(R)	0.842    2.403/*         -0.163/*        CORE/state_reg_3_/RB    1
clk(R)->clk(R)	0.842    2.403/*         -0.163/*        CORE/flip_flag_reg/RB    1
clk(R)->clk(R)	0.847    2.403/*         -0.165/*        CORE/wb_addr_reg_3_/RB    1
clk(R)->clk(R)	0.850    2.403/*         -0.165/*        CORE/cal_count_10_reg_3_/RB    1
clk(R)->clk(R)	0.844    2.404/*         -0.165/*        CORE/SRAM_192_32_in_count_reg_0_/RB    1
