{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1648977671510 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648977671510 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648977671510 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648977671510 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648977671510 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648977671510 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648977671510 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648977671510 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648977671510 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648977671510 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648977671510 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648977671510 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648977671510 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648977671510 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648977671510 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648977671510 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 03 14:21:11 2022 " "Processing started: Sun Apr 03 14:21:11 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1648977671510 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1648977671510 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off task2 -c task2 --vector_source=\"C:/Users/MZ COMPUTERS/Desktop/task2/Waveform.vwf\" --testbench_file=\"C:/Users/MZ COMPUTERS/Desktop/task2/simulation/qsim/Waveform.vwf.vt\" " "Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off task2 -c task2 --vector_source=\"C:/Users/MZ COMPUTERS/Desktop/task2/Waveform.vwf\" --testbench_file=\"C:/Users/MZ COMPUTERS/Desktop/task2/simulation/qsim/Waveform.vwf.vt\"" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1648977671510 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1648977672765 ""}
{ "Error" "ETBO_PORT_OUT_OF_RANGE" "KEY 3 2 " "Bus port \"KEY\" specified in vector source file has ports with indices that do not fall in the range of port KEY\[3:2\] in top level design of Quartus Prime project" {  } {  } 0 201008 "Bus port \"%1!s!\" specified in vector source file has ports with indices that do not fall in the range of port %1!s!\[%2!d!:%3!d!\] in top level design of Quartus Prime project" 0 0 "EDA Netlist Writer" 0 -1 1648977672773 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "KEY\[1\] " "Can't find port \"KEY\[1\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1648977672773 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "KEY\[0\] " "Can't find port \"KEY\[0\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1648977672773 ""}
{ "Error" "ETBO_PORT_OUT_OF_RANGE" "KEY 3 2 " "Bus port \"KEY\" specified in vector source file has ports with indices that do not fall in the range of port KEY\[3:2\] in top level design of Quartus Prime project" {  } {  } 0 201008 "Bus port \"%1!s!\" specified in vector source file has ports with indices that do not fall in the range of port %1!s!\[%2!d!:%3!d!\] in top level design of Quartus Prime project" 0 0 "EDA Netlist Writer" 0 -1 1648977672773 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "KEY\[1\] " "Can't find port \"KEY\[1\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1648977672783 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "KEY\[0\] " "Can't find port \"KEY\[0\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1648977672783 ""}
{ "Error" "ETBO_PORT_OUT_OF_RANGE" "KEY 3 2 " "Bus port \"KEY\" specified in vector source file has ports with indices that do not fall in the range of port KEY\[3:2\] in top level design of Quartus Prime project" {  } {  } 0 201008 "Bus port \"%1!s!\" specified in vector source file has ports with indices that do not fall in the range of port %1!s!\[%2!d!:%3!d!\] in top level design of Quartus Prime project" 0 0 "EDA Netlist Writer" 0 -1 1648977672783 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "KEY\[1\] " "Can't find port \"KEY\[1\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1648977672783 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "KEY\[0\] " "Can't find port \"KEY\[0\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1648977672783 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "VGA_B " "Ignoring output pin \"VGA_B\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1648977672783 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "VGA_B\[3\] " "Ignoring output pin \"VGA_B\[3\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1648977672783 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "VGA_B\[2\] " "Ignoring output pin \"VGA_B\[2\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1648977672783 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "VGA_B\[1\] " "Ignoring output pin \"VGA_B\[1\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1648977672783 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "VGA_B\[0\] " "Ignoring output pin \"VGA_B\[0\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1648977672783 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "VGA_BLANK_N " "Ignoring output pin \"VGA_BLANK_N\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1648977672783 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "VGA_CLK " "Ignoring output pin \"VGA_CLK\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1648977672783 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "VGA_G " "Ignoring output pin \"VGA_G\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1648977672783 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "VGA_G\[3\] " "Ignoring output pin \"VGA_G\[3\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1648977672783 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "VGA_G\[2\] " "Ignoring output pin \"VGA_G\[2\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1648977672783 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "VGA_G\[1\] " "Ignoring output pin \"VGA_G\[1\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1648977672783 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "VGA_G\[0\] " "Ignoring output pin \"VGA_G\[0\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1648977672783 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "VGA_HS " "Ignoring output pin \"VGA_HS\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1648977672783 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "VGA_R " "Ignoring output pin \"VGA_R\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1648977672783 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "VGA_R\[3\] " "Ignoring output pin \"VGA_R\[3\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1648977672783 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "VGA_R\[2\] " "Ignoring output pin \"VGA_R\[2\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1648977672783 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "VGA_R\[1\] " "Ignoring output pin \"VGA_R\[1\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1648977672783 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "VGA_R\[0\] " "Ignoring output pin \"VGA_R\[0\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1648977672783 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "VGA_SYNC_N " "Ignoring output pin \"VGA_SYNC_N\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1648977672783 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "VGA_VS " "Ignoring output pin \"VGA_VS\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1648977672783 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "color " "Ignoring output pin \"color\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1648977672783 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "color\[2\] " "Ignoring output pin \"color\[2\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1648977672783 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "color\[1\] " "Ignoring output pin \"color\[1\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1648977672783 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "color\[0\] " "Ignoring output pin \"color\[0\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1648977672783 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "x " "Ignoring output pin \"x\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1648977672783 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "x\[7\] " "Ignoring output pin \"x\[7\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1648977672783 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "x\[6\] " "Ignoring output pin \"x\[6\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1648977672783 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "x\[5\] " "Ignoring output pin \"x\[5\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1648977672783 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "x\[4\] " "Ignoring output pin \"x\[4\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1648977672783 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "x\[3\] " "Ignoring output pin \"x\[3\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1648977672783 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "x\[2\] " "Ignoring output pin \"x\[2\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1648977672783 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "x\[1\] " "Ignoring output pin \"x\[1\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1648977672783 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "x\[0\] " "Ignoring output pin \"x\[0\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1648977672783 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "y " "Ignoring output pin \"y\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1648977672783 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "y\[6\] " "Ignoring output pin \"y\[6\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1648977672783 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "y\[5\] " "Ignoring output pin \"y\[5\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1648977672783 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "y\[4\] " "Ignoring output pin \"y\[4\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1648977672783 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "y\[3\] " "Ignoring output pin \"y\[3\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1648977672783 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "y\[2\] " "Ignoring output pin \"y\[2\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1648977672783 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "y\[1\] " "Ignoring output pin \"y\[1\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1648977672783 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "y\[0\] " "Ignoring output pin \"y\[0\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1648977672783 ""}
{ "Info" "ITBO_DONE_VT_GENERATION" "C:/Users/MZ COMPUTERS/Desktop/task2/simulation/qsim/Waveform.vwf.vt " "Generated Verilog Test Bench File C:/Users/MZ COMPUTERS/Desktop/task2/simulation/qsim/Waveform.vwf.vt for simulation" {  } {  } 0 201000 "Generated Verilog Test Bench File %1!s! for simulation" 0 0 "EDA Netlist Writer" 0 -1 1648977672783 ""}
{ "Error" "EQEXE_ERROR_COUNT" "EDA Netlist Writer 3 s 48 s Quartus Prime " "Quartus Prime EDA Netlist Writer was unsuccessful. 3 errors, 48 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4717 " "Peak virtual memory: 4717 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1648977672877 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Apr 03 14:21:12 2022 " "Processing ended: Sun Apr 03 14:21:12 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1648977672877 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1648977672877 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1648977672877 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1648977672877 ""}
