
*** Running vivado
    with args -log FPU.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source FPU.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source FPU.tcl -notrace
Command: synth_design -top FPU -part xc7a35ticpg236-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18604 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 283.613 ; gain = 73.297
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FPU' [D:/Faculta/IIIsem1/SCS/Lab/FPU/FPU.srcs/sources_1/new/FPU.vhd:45]
INFO: [Synth 8-3491] module 'ROM' declared at 'D:/Faculta/IIIsem1/SCS/Lab/FPU/FPU.srcs/sources_1/new/ROM.vhd:36' bound to instance 'Rom1' of component 'ROM' [D:/Faculta/IIIsem1/SCS/Lab/FPU/FPU.srcs/sources_1/new/FPU.vhd:72]
INFO: [Synth 8-638] synthesizing module 'ROM' [D:/Faculta/IIIsem1/SCS/Lab/FPU/FPU.srcs/sources_1/new/ROM.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'ROM' (1#1) [D:/Faculta/IIIsem1/SCS/Lab/FPU/FPU.srcs/sources_1/new/ROM.vhd:41]
INFO: [Synth 8-3491] module 'ROM' declared at 'D:/Faculta/IIIsem1/SCS/Lab/FPU/FPU.srcs/sources_1/new/ROM.vhd:36' bound to instance 'Rom2' of component 'ROM' [D:/Faculta/IIIsem1/SCS/Lab/FPU/FPU.srcs/sources_1/new/FPU.vhd:73]
INFO: [Synth 8-3491] module 'FPAdder' declared at 'D:/Faculta/IIIsem1/SCS/Lab/FPU/FPU.srcs/sources_1/new/FPAdder.vhd:34' bound to instance 'FP' of component 'FPAdder' [D:/Faculta/IIIsem1/SCS/Lab/FPU/FPU.srcs/sources_1/new/FPU.vhd:75]
INFO: [Synth 8-638] synthesizing module 'FPAdder' [D:/Faculta/IIIsem1/SCS/Lab/FPU/FPU.srcs/sources_1/new/FPAdder.vhd:41]
INFO: [Synth 8-3491] module 'OpEnable' declared at 'D:/Faculta/IIIsem1/SCS/Lab/FPU/FPU.srcs/sources_1/new/OpEnable.vhd:34' bound to instance 'getCase' of component 'OpEnable' [D:/Faculta/IIIsem1/SCS/Lab/FPU/FPU.srcs/sources_1/new/FPAdder.vhd:90]
INFO: [Synth 8-638] synthesizing module 'OpEnable' [D:/Faculta/IIIsem1/SCS/Lab/FPU/FPU.srcs/sources_1/new/OpEnable.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'OpEnable' (2#1) [D:/Faculta/IIIsem1/SCS/Lab/FPU/FPU.srcs/sources_1/new/OpEnable.vhd:42]
INFO: [Synth 8-3491] module 'NumberProcessingUnit' declared at 'D:/Faculta/IIIsem1/SCS/Lab/FPU/FPU.srcs/sources_1/new/NumberProcessingUnit.vhd:36' bound to instance 'NPU' of component 'NumberProcessingUnit' [D:/Faculta/IIIsem1/SCS/Lab/FPU/FPU.srcs/sources_1/new/FPAdder.vhd:96]
INFO: [Synth 8-638] synthesizing module 'NumberProcessingUnit' [D:/Faculta/IIIsem1/SCS/Lab/FPU/FPU.srcs/sources_1/new/NumberProcessingUnit.vhd:47]
INFO: [Synth 8-3491] module 'Comparator' declared at 'D:/Faculta/IIIsem1/SCS/Lab/FPU/FPU.srcs/sources_1/new/Comparator.vhd:36' bound to instance 'CompareExponent' of component 'Comparator' [D:/Faculta/IIIsem1/SCS/Lab/FPU/FPU.srcs/sources_1/new/NumberProcessingUnit.vhd:79]
INFO: [Synth 8-638] synthesizing module 'Comparator' [D:/Faculta/IIIsem1/SCS/Lab/FPU/FPU.srcs/sources_1/new/Comparator.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'Comparator' (3#1) [D:/Faculta/IIIsem1/SCS/Lab/FPU/FPU.srcs/sources_1/new/Comparator.vhd:48]
INFO: [Synth 8-3491] module 'ShiftRight' declared at 'D:/Faculta/IIIsem1/SCS/Lab/FPU/FPU.srcs/sources_1/new/ShiftRight.vhd:4' bound to instance 'Shift' of component 'ShiftRight' [D:/Faculta/IIIsem1/SCS/Lab/FPU/FPU.srcs/sources_1/new/NumberProcessingUnit.vhd:90]
INFO: [Synth 8-638] synthesizing module 'ShiftRight' [D:/Faculta/IIIsem1/SCS/Lab/FPU/FPU.srcs/sources_1/new/ShiftRight.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'ShiftRight' (4#1) [D:/Faculta/IIIsem1/SCS/Lab/FPU/FPU.srcs/sources_1/new/ShiftRight.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'NumberProcessingUnit' (5#1) [D:/Faculta/IIIsem1/SCS/Lab/FPU/FPU.srcs/sources_1/new/NumberProcessingUnit.vhd:47]
INFO: [Synth 8-3491] module 'Adder' declared at 'D:/Faculta/IIIsem1/SCS/Lab/FPU/FPU.srcs/sources_1/new/Adder.vhd:6' bound to instance 'adderComp' of component 'Adder' [D:/Faculta/IIIsem1/SCS/Lab/FPU/FPU.srcs/sources_1/new/FPAdder.vhd:98]
INFO: [Synth 8-638] synthesizing module 'Adder' [D:/Faculta/IIIsem1/SCS/Lab/FPU/FPU.srcs/sources_1/new/Adder.vhd:18]
INFO: [Synth 8-3491] module 'CLAadder' declared at 'D:/Faculta/IIIsem1/SCS/Lab/FPU/FPU.srcs/sources_1/imports/new/CLAdder.vhd:37' bound to instance 'sum_0comp' of component 'CLAadder' [D:/Faculta/IIIsem1/SCS/Lab/FPU/FPU.srcs/sources_1/new/Adder.vhd:67]
INFO: [Synth 8-638] synthesizing module 'CLAadder' [D:/Faculta/IIIsem1/SCS/Lab/FPU/FPU.srcs/sources_1/imports/new/CLAdder.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'CLAadder' (6#1) [D:/Faculta/IIIsem1/SCS/Lab/FPU/FPU.srcs/sources_1/imports/new/CLAdder.vhd:45]
INFO: [Synth 8-3491] module 'CLAadder' declared at 'D:/Faculta/IIIsem1/SCS/Lab/FPU/FPU.srcs/sources_1/imports/new/CLAdder.vhd:37' bound to instance 'sum_icomp' of component 'CLAadder' [D:/Faculta/IIIsem1/SCS/Lab/FPU/FPU.srcs/sources_1/new/Adder.vhd:70]
INFO: [Synth 8-3491] module 'CLAadder' declared at 'D:/Faculta/IIIsem1/SCS/Lab/FPU/FPU.srcs/sources_1/imports/new/CLAdder.vhd:37' bound to instance 'sum_icomp' of component 'CLAadder' [D:/Faculta/IIIsem1/SCS/Lab/FPU/FPU.srcs/sources_1/new/Adder.vhd:70]
INFO: [Synth 8-3491] module 'CLAadder' declared at 'D:/Faculta/IIIsem1/SCS/Lab/FPU/FPU.srcs/sources_1/imports/new/CLAdder.vhd:37' bound to instance 'sum_icomp' of component 'CLAadder' [D:/Faculta/IIIsem1/SCS/Lab/FPU/FPU.srcs/sources_1/new/Adder.vhd:70]
INFO: [Synth 8-3491] module 'CLAadder' declared at 'D:/Faculta/IIIsem1/SCS/Lab/FPU/FPU.srcs/sources_1/imports/new/CLAdder.vhd:37' bound to instance 'sum_icomp' of component 'CLAadder' [D:/Faculta/IIIsem1/SCS/Lab/FPU/FPU.srcs/sources_1/new/Adder.vhd:70]
INFO: [Synth 8-3491] module 'CLAadder' declared at 'D:/Faculta/IIIsem1/SCS/Lab/FPU/FPU.srcs/sources_1/imports/new/CLAdder.vhd:37' bound to instance 'sum_icomp' of component 'CLAadder' [D:/Faculta/IIIsem1/SCS/Lab/FPU/FPU.srcs/sources_1/new/Adder.vhd:70]
INFO: [Synth 8-3491] module 'CLAadder' declared at 'D:/Faculta/IIIsem1/SCS/Lab/FPU/FPU.srcs/sources_1/imports/new/CLAdder.vhd:37' bound to instance 'sum_icomp' of component 'CLAadder' [D:/Faculta/IIIsem1/SCS/Lab/FPU/FPU.srcs/sources_1/new/Adder.vhd:70]
INFO: [Synth 8-3491] module 'CLAadder' declared at 'D:/Faculta/IIIsem1/SCS/Lab/FPU/FPU.srcs/sources_1/imports/new/CLAdder.vhd:37' bound to instance 'sum_icomp' of component 'CLAadder' [D:/Faculta/IIIsem1/SCS/Lab/FPU/FPU.srcs/sources_1/new/Adder.vhd:70]
INFO: [Synth 8-3491] module 'CLAadder' declared at 'D:/Faculta/IIIsem1/SCS/Lab/FPU/FPU.srcs/sources_1/imports/new/CLAdder.vhd:37' bound to instance 'sum_icomp' of component 'CLAadder' [D:/Faculta/IIIsem1/SCS/Lab/FPU/FPU.srcs/sources_1/new/Adder.vhd:70]
INFO: [Synth 8-3491] module 'CLAadder' declared at 'D:/Faculta/IIIsem1/SCS/Lab/FPU/FPU.srcs/sources_1/imports/new/CLAdder.vhd:37' bound to instance 'sum_icomp' of component 'CLAadder' [D:/Faculta/IIIsem1/SCS/Lab/FPU/FPU.srcs/sources_1/new/Adder.vhd:70]
INFO: [Synth 8-3491] module 'CLAadder' declared at 'D:/Faculta/IIIsem1/SCS/Lab/FPU/FPU.srcs/sources_1/imports/new/CLAdder.vhd:37' bound to instance 'sum_icomp' of component 'CLAadder' [D:/Faculta/IIIsem1/SCS/Lab/FPU/FPU.srcs/sources_1/new/Adder.vhd:70]
INFO: [Synth 8-3491] module 'CLAadder' declared at 'D:/Faculta/IIIsem1/SCS/Lab/FPU/FPU.srcs/sources_1/imports/new/CLAdder.vhd:37' bound to instance 'sum_icomp' of component 'CLAadder' [D:/Faculta/IIIsem1/SCS/Lab/FPU/FPU.srcs/sources_1/new/Adder.vhd:70]
INFO: [Synth 8-3491] module 'CLAadder' declared at 'D:/Faculta/IIIsem1/SCS/Lab/FPU/FPU.srcs/sources_1/imports/new/CLAdder.vhd:37' bound to instance 'sum_icomp' of component 'CLAadder' [D:/Faculta/IIIsem1/SCS/Lab/FPU/FPU.srcs/sources_1/new/Adder.vhd:70]
INFO: [Synth 8-3491] module 'CLAadder' declared at 'D:/Faculta/IIIsem1/SCS/Lab/FPU/FPU.srcs/sources_1/imports/new/CLAdder.vhd:37' bound to instance 'sum_icomp' of component 'CLAadder' [D:/Faculta/IIIsem1/SCS/Lab/FPU/FPU.srcs/sources_1/new/Adder.vhd:70]
INFO: [Synth 8-3491] module 'CLAadder' declared at 'D:/Faculta/IIIsem1/SCS/Lab/FPU/FPU.srcs/sources_1/imports/new/CLAdder.vhd:37' bound to instance 'sum_icomp' of component 'CLAadder' [D:/Faculta/IIIsem1/SCS/Lab/FPU/FPU.srcs/sources_1/new/Adder.vhd:70]
INFO: [Synth 8-3491] module 'CLAadder' declared at 'D:/Faculta/IIIsem1/SCS/Lab/FPU/FPU.srcs/sources_1/imports/new/CLAdder.vhd:37' bound to instance 'sum_icomp' of component 'CLAadder' [D:/Faculta/IIIsem1/SCS/Lab/FPU/FPU.srcs/sources_1/new/Adder.vhd:70]
INFO: [Synth 8-3491] module 'CLAadder' declared at 'D:/Faculta/IIIsem1/SCS/Lab/FPU/FPU.srcs/sources_1/imports/new/CLAdder.vhd:37' bound to instance 'sum_icomp' of component 'CLAadder' [D:/Faculta/IIIsem1/SCS/Lab/FPU/FPU.srcs/sources_1/new/Adder.vhd:70]
INFO: [Synth 8-3491] module 'CLAadder' declared at 'D:/Faculta/IIIsem1/SCS/Lab/FPU/FPU.srcs/sources_1/imports/new/CLAdder.vhd:37' bound to instance 'sum_icomp' of component 'CLAadder' [D:/Faculta/IIIsem1/SCS/Lab/FPU/FPU.srcs/sources_1/new/Adder.vhd:70]
INFO: [Synth 8-3491] module 'CLAadder' declared at 'D:/Faculta/IIIsem1/SCS/Lab/FPU/FPU.srcs/sources_1/imports/new/CLAdder.vhd:37' bound to instance 'sum_icomp' of component 'CLAadder' [D:/Faculta/IIIsem1/SCS/Lab/FPU/FPU.srcs/sources_1/new/Adder.vhd:70]
INFO: [Synth 8-3491] module 'CLAadder' declared at 'D:/Faculta/IIIsem1/SCS/Lab/FPU/FPU.srcs/sources_1/imports/new/CLAdder.vhd:37' bound to instance 'sum_icomp' of component 'CLAadder' [D:/Faculta/IIIsem1/SCS/Lab/FPU/FPU.srcs/sources_1/new/Adder.vhd:70]
INFO: [Synth 8-3491] module 'CLAadder' declared at 'D:/Faculta/IIIsem1/SCS/Lab/FPU/FPU.srcs/sources_1/imports/new/CLAdder.vhd:37' bound to instance 'sum_icomp' of component 'CLAadder' [D:/Faculta/IIIsem1/SCS/Lab/FPU/FPU.srcs/sources_1/new/Adder.vhd:70]
INFO: [Synth 8-3491] module 'CLAadder' declared at 'D:/Faculta/IIIsem1/SCS/Lab/FPU/FPU.srcs/sources_1/imports/new/CLAdder.vhd:37' bound to instance 'sum_icomp' of component 'CLAadder' [D:/Faculta/IIIsem1/SCS/Lab/FPU/FPU.srcs/sources_1/new/Adder.vhd:70]
INFO: [Synth 8-3491] module 'CLAadder' declared at 'D:/Faculta/IIIsem1/SCS/Lab/FPU/FPU.srcs/sources_1/imports/new/CLAdder.vhd:37' bound to instance 'sum_icomp' of component 'CLAadder' [D:/Faculta/IIIsem1/SCS/Lab/FPU/FPU.srcs/sources_1/new/Adder.vhd:70]
INFO: [Synth 8-3491] module 'CLAadder' declared at 'D:/Faculta/IIIsem1/SCS/Lab/FPU/FPU.srcs/sources_1/imports/new/CLAdder.vhd:37' bound to instance 'sum_icomp' of component 'CLAadder' [D:/Faculta/IIIsem1/SCS/Lab/FPU/FPU.srcs/sources_1/new/Adder.vhd:70]
INFO: [Synth 8-3491] module 'CLAadder' declared at 'D:/Faculta/IIIsem1/SCS/Lab/FPU/FPU.srcs/sources_1/imports/new/CLAdder.vhd:37' bound to instance 'sum_icomp' of component 'CLAadder' [D:/Faculta/IIIsem1/SCS/Lab/FPU/FPU.srcs/sources_1/new/Adder.vhd:70]
INFO: [Synth 8-3491] module 'CLAadder' declared at 'D:/Faculta/IIIsem1/SCS/Lab/FPU/FPU.srcs/sources_1/imports/new/CLAdder.vhd:37' bound to instance 'sum_icomp' of component 'CLAadder' [D:/Faculta/IIIsem1/SCS/Lab/FPU/FPU.srcs/sources_1/new/Adder.vhd:70]
INFO: [Synth 8-3491] module 'CLAadder' declared at 'D:/Faculta/IIIsem1/SCS/Lab/FPU/FPU.srcs/sources_1/imports/new/CLAdder.vhd:37' bound to instance 'sum_icomp' of component 'CLAadder' [D:/Faculta/IIIsem1/SCS/Lab/FPU/FPU.srcs/sources_1/new/Adder.vhd:70]
INFO: [Synth 8-3491] module 'CLAadder' declared at 'D:/Faculta/IIIsem1/SCS/Lab/FPU/FPU.srcs/sources_1/imports/new/CLAdder.vhd:37' bound to instance 'sum_icomp' of component 'CLAadder' [D:/Faculta/IIIsem1/SCS/Lab/FPU/FPU.srcs/sources_1/new/Adder.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'Adder' (7#1) [D:/Faculta/IIIsem1/SCS/Lab/FPU/FPU.srcs/sources_1/new/Adder.vhd:18]
INFO: [Synth 8-3491] module 'StandardizingBlock' declared at 'D:/Faculta/IIIsem1/SCS/Lab/FPU/FPU.srcs/sources_1/new/StandardizingBlock.vhd:6' bound to instance 'standardizeComp' of component 'StandardizingBlock' [D:/Faculta/IIIsem1/SCS/Lab/FPU/FPU.srcs/sources_1/new/FPAdder.vhd:109]
INFO: [Synth 8-638] synthesizing module 'StandardizingBlock' [D:/Faculta/IIIsem1/SCS/Lab/FPU/FPU.srcs/sources_1/new/StandardizingBlock.vhd:15]
WARNING: [Synth 8-614] signal 'zeroCount' is read in the process but is not in the sensitivity list [D:/Faculta/IIIsem1/SCS/Lab/FPU/FPU.srcs/sources_1/new/StandardizingBlock.vhd:48]
WARNING: [Synth 8-614] signal 'Shift' is read in the process but is not in the sensitivity list [D:/Faculta/IIIsem1/SCS/Lab/FPU/FPU.srcs/sources_1/new/StandardizingBlock.vhd:48]
INFO: [Synth 8-3491] module 'ShiftLeft' declared at 'D:/Faculta/IIIsem1/SCS/Lab/FPU/FPU.srcs/sources_1/new/ShiftLeft.vhd:4' bound to instance 'ShiftL' of component 'ShiftLeft' [D:/Faculta/IIIsem1/SCS/Lab/FPU/FPU.srcs/sources_1/new/StandardizingBlock.vhd:63]
INFO: [Synth 8-638] synthesizing module 'ShiftLeft' [D:/Faculta/IIIsem1/SCS/Lab/FPU/FPU.srcs/sources_1/new/ShiftLeft.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'ShiftLeft' (8#1) [D:/Faculta/IIIsem1/SCS/Lab/FPU/FPU.srcs/sources_1/new/ShiftLeft.vhd:10]
INFO: [Synth 8-3491] module 'RoundBlock' declared at 'D:/Faculta/IIIsem1/SCS/Lab/FPU/FPU.srcs/sources_1/new/RoundBlock.vhd:6' bound to instance 'Round' of component 'RoundBlock' [D:/Faculta/IIIsem1/SCS/Lab/FPU/FPU.srcs/sources_1/new/StandardizingBlock.vhd:67]
INFO: [Synth 8-638] synthesizing module 'RoundBlock' [D:/Faculta/IIIsem1/SCS/Lab/FPU/FPU.srcs/sources_1/new/RoundBlock.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'RoundBlock' (9#1) [D:/Faculta/IIIsem1/SCS/Lab/FPU/FPU.srcs/sources_1/new/RoundBlock.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'StandardizingBlock' (10#1) [D:/Faculta/IIIsem1/SCS/Lab/FPU/FPU.srcs/sources_1/new/StandardizingBlock.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'FPAdder' (11#1) [D:/Faculta/IIIsem1/SCS/Lab/FPU/FPU.srcs/sources_1/new/FPAdder.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'FPU' (12#1) [D:/Faculta/IIIsem1/SCS/Lab/FPU/FPU.srcs/sources_1/new/FPU.vhd:45]
WARNING: [Synth 8-3331] design RoundBlock has unconnected port Min[4]
WARNING: [Synth 8-3331] design RoundBlock has unconnected port Min[3]
WARNING: [Synth 8-3331] design RoundBlock has unconnected port Min[2]
WARNING: [Synth 8-3331] design RoundBlock has unconnected port Min[1]
WARNING: [Synth 8-3331] design RoundBlock has unconnected port Min[0]
WARNING: [Synth 8-3331] design StandardizingBlock has unconnected port operation
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 321.027 ; gain = 110.711
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 321.027 ; gain = 110.711
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35ticpg236-1L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Faculta/IIIsem1/SCS/Lab/FPU/FPU.srcs/constrs_1/new/basys3.xdc]
Finished Parsing XDC File [D:/Faculta/IIIsem1/SCS/Lab/FPU/FPU.srcs/constrs_1/new/basys3.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 607.715 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 607.715 ; gain = 397.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticpg236-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 607.715 ; gain = 397.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 607.715 ; gain = 397.398
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "mem" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "enable" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "aux" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Faculta/IIIsem1/SCS/Lab/FPU/FPU.srcs/sources_1/new/Comparator.vhd:62]
WARNING: [Synth 8-327] inferring latch for variable 'Aa_aux_reg' [D:/Faculta/IIIsem1/SCS/Lab/FPU/FPU.srcs/sources_1/new/Adder.vhd:47]
WARNING: [Synth 8-327] inferring latch for variable 'Bb_aux_reg' [D:/Faculta/IIIsem1/SCS/Lab/FPU/FPU.srcs/sources_1/new/Adder.vhd:48]
WARNING: [Synth 8-327] inferring latch for variable 'Eaux_reg' [D:/Faculta/IIIsem1/SCS/Lab/FPU/FPU.srcs/sources_1/new/StandardizingBlock.vhd:52]
WARNING: [Synth 8-327] inferring latch for variable 'Shift_reg' [D:/Faculta/IIIsem1/SCS/Lab/FPU/FPU.srcs/sources_1/new/StandardizingBlock.vhd:51]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 607.715 ; gain = 397.398
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input     28 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 28    
	   2 Input      1 Bit         XORs := 30    
+---Muxes : 
	  17 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 8     
	   6 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input     28 Bit        Muxes := 10    
	   2 Input     23 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ROM 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input     32 Bit        Muxes := 1     
Module OpEnable 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   6 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Comparator 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
Module ShiftRight 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
Module CLAadder 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---XORs : 
	   2 Input     28 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 30    
+---Muxes : 
	   2 Input     28 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 3     
Module StandardizingBlock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module FPAdder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "enable" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design StandardizingBlock has unconnected port operation
INFO: [Synth 8-3886] merging instance 'FP/standardizeComp/Shift_reg[0]' (LD) to 'FP/standardizeComp/Shift_reg[4]'
INFO: [Synth 8-3886] merging instance 'FP/standardizeComp/Shift_reg[1]' (LD) to 'FP/standardizeComp/Shift_reg[4]'
INFO: [Synth 8-3886] merging instance 'FP/standardizeComp/Shift_reg[2]' (LD) to 'FP/standardizeComp/Shift_reg[4]'
INFO: [Synth 8-3886] merging instance 'FP/standardizeComp/Shift_reg[3]' (LD) to 'FP/standardizeComp/Shift_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FP/standardizeComp/Shift_reg[4] )
WARNING: [Synth 8-3332] Sequential element (FP/standardizeComp/Shift_reg[4]) is unused and will be removed from module FPU.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 607.715 ; gain = 397.398
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 621.891 ; gain = 411.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 621.895 ; gain = 411.578
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (FP/adderComp/Aa_aux_reg[27]) is unused and will be removed from module FPU.
WARNING: [Synth 8-3332] Sequential element (FP/adderComp/Aa_aux_reg[26]) is unused and will be removed from module FPU.
WARNING: [Synth 8-3332] Sequential element (FP/adderComp/Aa_aux_reg[25]) is unused and will be removed from module FPU.
WARNING: [Synth 8-3332] Sequential element (FP/adderComp/Aa_aux_reg[24]) is unused and will be removed from module FPU.
WARNING: [Synth 8-3332] Sequential element (FP/adderComp/Aa_aux_reg[23]) is unused and will be removed from module FPU.
WARNING: [Synth 8-3332] Sequential element (FP/adderComp/Aa_aux_reg[22]) is unused and will be removed from module FPU.
WARNING: [Synth 8-3332] Sequential element (FP/adderComp/Aa_aux_reg[21]) is unused and will be removed from module FPU.
WARNING: [Synth 8-3332] Sequential element (FP/adderComp/Aa_aux_reg[20]) is unused and will be removed from module FPU.
WARNING: [Synth 8-3332] Sequential element (FP/adderComp/Aa_aux_reg[19]) is unused and will be removed from module FPU.
WARNING: [Synth 8-3332] Sequential element (FP/adderComp/Aa_aux_reg[18]) is unused and will be removed from module FPU.
WARNING: [Synth 8-3332] Sequential element (FP/adderComp/Aa_aux_reg[17]) is unused and will be removed from module FPU.
WARNING: [Synth 8-3332] Sequential element (FP/adderComp/Aa_aux_reg[16]) is unused and will be removed from module FPU.
WARNING: [Synth 8-3332] Sequential element (FP/adderComp/Aa_aux_reg[15]) is unused and will be removed from module FPU.
WARNING: [Synth 8-3332] Sequential element (FP/adderComp/Aa_aux_reg[14]) is unused and will be removed from module FPU.
WARNING: [Synth 8-3332] Sequential element (FP/adderComp/Aa_aux_reg[13]) is unused and will be removed from module FPU.
WARNING: [Synth 8-3332] Sequential element (FP/adderComp/Aa_aux_reg[12]) is unused and will be removed from module FPU.
WARNING: [Synth 8-3332] Sequential element (FP/adderComp/Aa_aux_reg[11]) is unused and will be removed from module FPU.
WARNING: [Synth 8-3332] Sequential element (FP/adderComp/Aa_aux_reg[10]) is unused and will be removed from module FPU.
WARNING: [Synth 8-3332] Sequential element (FP/adderComp/Aa_aux_reg[9]) is unused and will be removed from module FPU.
WARNING: [Synth 8-3332] Sequential element (FP/adderComp/Aa_aux_reg[8]) is unused and will be removed from module FPU.
WARNING: [Synth 8-3332] Sequential element (FP/adderComp/Aa_aux_reg[7]) is unused and will be removed from module FPU.
WARNING: [Synth 8-3332] Sequential element (FP/adderComp/Aa_aux_reg[6]) is unused and will be removed from module FPU.
WARNING: [Synth 8-3332] Sequential element (FP/adderComp/Aa_aux_reg[5]) is unused and will be removed from module FPU.
WARNING: [Synth 8-3332] Sequential element (FP/adderComp/Aa_aux_reg[4]) is unused and will be removed from module FPU.
WARNING: [Synth 8-3332] Sequential element (FP/adderComp/Aa_aux_reg[3]) is unused and will be removed from module FPU.
WARNING: [Synth 8-3332] Sequential element (FP/adderComp/Aa_aux_reg[2]) is unused and will be removed from module FPU.
WARNING: [Synth 8-3332] Sequential element (FP/adderComp/Aa_aux_reg[1]) is unused and will be removed from module FPU.
WARNING: [Synth 8-3332] Sequential element (FP/adderComp/Aa_aux_reg[0]) is unused and will be removed from module FPU.
WARNING: [Synth 8-3332] Sequential element (FP/adderComp/Bb_aux_reg[27]) is unused and will be removed from module FPU.
WARNING: [Synth 8-3332] Sequential element (FP/adderComp/Bb_aux_reg[26]) is unused and will be removed from module FPU.
WARNING: [Synth 8-3332] Sequential element (FP/adderComp/Bb_aux_reg[25]) is unused and will be removed from module FPU.
WARNING: [Synth 8-3332] Sequential element (FP/adderComp/Bb_aux_reg[24]) is unused and will be removed from module FPU.
WARNING: [Synth 8-3332] Sequential element (FP/adderComp/Bb_aux_reg[23]) is unused and will be removed from module FPU.
WARNING: [Synth 8-3332] Sequential element (FP/adderComp/Bb_aux_reg[22]) is unused and will be removed from module FPU.
WARNING: [Synth 8-3332] Sequential element (FP/adderComp/Bb_aux_reg[21]) is unused and will be removed from module FPU.
WARNING: [Synth 8-3332] Sequential element (FP/adderComp/Bb_aux_reg[20]) is unused and will be removed from module FPU.
WARNING: [Synth 8-3332] Sequential element (FP/adderComp/Bb_aux_reg[19]) is unused and will be removed from module FPU.
WARNING: [Synth 8-3332] Sequential element (FP/adderComp/Bb_aux_reg[18]) is unused and will be removed from module FPU.
WARNING: [Synth 8-3332] Sequential element (FP/adderComp/Bb_aux_reg[17]) is unused and will be removed from module FPU.
WARNING: [Synth 8-3332] Sequential element (FP/adderComp/Bb_aux_reg[16]) is unused and will be removed from module FPU.
WARNING: [Synth 8-3332] Sequential element (FP/adderComp/Bb_aux_reg[15]) is unused and will be removed from module FPU.
WARNING: [Synth 8-3332] Sequential element (FP/adderComp/Bb_aux_reg[14]) is unused and will be removed from module FPU.
WARNING: [Synth 8-3332] Sequential element (FP/adderComp/Bb_aux_reg[13]) is unused and will be removed from module FPU.
WARNING: [Synth 8-3332] Sequential element (FP/adderComp/Bb_aux_reg[12]) is unused and will be removed from module FPU.
WARNING: [Synth 8-3332] Sequential element (FP/adderComp/Bb_aux_reg[11]) is unused and will be removed from module FPU.
WARNING: [Synth 8-3332] Sequential element (FP/adderComp/Bb_aux_reg[10]) is unused and will be removed from module FPU.
WARNING: [Synth 8-3332] Sequential element (FP/adderComp/Bb_aux_reg[9]) is unused and will be removed from module FPU.
WARNING: [Synth 8-3332] Sequential element (FP/adderComp/Bb_aux_reg[8]) is unused and will be removed from module FPU.
WARNING: [Synth 8-3332] Sequential element (FP/adderComp/Bb_aux_reg[7]) is unused and will be removed from module FPU.
WARNING: [Synth 8-3332] Sequential element (FP/adderComp/Bb_aux_reg[6]) is unused and will be removed from module FPU.
WARNING: [Synth 8-3332] Sequential element (FP/adderComp/Bb_aux_reg[5]) is unused and will be removed from module FPU.
WARNING: [Synth 8-3332] Sequential element (FP/adderComp/Bb_aux_reg[4]) is unused and will be removed from module FPU.
WARNING: [Synth 8-3332] Sequential element (FP/adderComp/Bb_aux_reg[3]) is unused and will be removed from module FPU.
WARNING: [Synth 8-3332] Sequential element (FP/adderComp/Bb_aux_reg[2]) is unused and will be removed from module FPU.
WARNING: [Synth 8-3332] Sequential element (FP/adderComp/Bb_aux_reg[1]) is unused and will be removed from module FPU.
WARNING: [Synth 8-3332] Sequential element (FP/adderComp/Bb_aux_reg[0]) is unused and will be removed from module FPU.
WARNING: [Synth 8-3332] Sequential element (FP/standardizeComp/Eaux_reg[7]) is unused and will be removed from module FPU.
WARNING: [Synth 8-3332] Sequential element (FP/standardizeComp/Eaux_reg[6]) is unused and will be removed from module FPU.
WARNING: [Synth 8-3332] Sequential element (FP/standardizeComp/Eaux_reg[5]) is unused and will be removed from module FPU.
WARNING: [Synth 8-3332] Sequential element (FP/standardizeComp/Eaux_reg[4]) is unused and will be removed from module FPU.
WARNING: [Synth 8-3332] Sequential element (FP/standardizeComp/Eaux_reg[3]) is unused and will be removed from module FPU.
WARNING: [Synth 8-3332] Sequential element (FP/standardizeComp/Eaux_reg[2]) is unused and will be removed from module FPU.
WARNING: [Synth 8-3332] Sequential element (FP/standardizeComp/Eaux_reg[1]) is unused and will be removed from module FPU.
WARNING: [Synth 8-3332] Sequential element (FP/standardizeComp/Eaux_reg[0]) is unused and will be removed from module FPU.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 648.488 ; gain = 438.172
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 648.488 ; gain = 438.172
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 648.488 ; gain = 438.172
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 648.488 ; gain = 438.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 648.488 ; gain = 438.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 648.488 ; gain = 438.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 648.488 ; gain = 438.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    15|
|2     |LUT2   |    14|
|3     |LUT3   |    26|
|4     |LUT4   |    81|
|5     |LUT5   |   103|
|6     |LUT6   |   202|
|7     |MUXF7  |     1|
|8     |IBUF   |     9|
|9     |OBUF   |    32|
+------+-------+------+

Report Instance Areas: 
+------+----------------------+---------------------+------+
|      |Instance              |Module               |Cells |
+------+----------------------+---------------------+------+
|1     |top                   |                     |   483|
|2     |  FP                  |FPAdder              |   368|
|3     |    NPU               |NumberProcessingUnit |   303|
|4     |      CompareExponent |Comparator           |   303|
|5     |    standardizeComp   |StandardizingBlock   |    65|
+------+----------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 648.488 ; gain = 438.172
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 70 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 648.488 ; gain = 151.484
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 648.488 ; gain = 438.172
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
96 Infos, 78 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 650.344 ; gain = 440.027
INFO: [Common 17-1381] The checkpoint 'D:/Faculta/IIIsem1/SCS/Lab/FPU/FPU.runs/synth_1/FPU.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 650.344 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jan 18 13:24:38 2023...
