INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MIET-APS-Labs/LAB1_ALU/tb/tb_alu_riscv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_alu_riscv
