

================================================================
== Vivado HLS Report for 'Loop_neuronLoop_proc'
================================================================
* Date:           Sat May 12 21:19:58 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        ANN
* Solution:       DATAFLOW
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   70|   78|   70|   78|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                      |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- neuronLoop          |   48|   54|  16 ~ 18 |          -|          -|     3|    no    |
        | + resultNeuronLoop1  |   12|   12|         4|          -|          -|     3|    no    |
        |- resultNeuronLoop2   |   12|   12|         4|          -|          -|     3|    no    |
        +----------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1_i)
	11  / (exitcond1_i)
3 --> 
	4  / (!exitcond2_i)
	7  / (exitcond2_i)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	3  / true
7 --> 
	8  / (!tmp_4_i & !tmp_10_i)
	10  / (tmp_4_i) | (tmp_10_i)
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	2  / true
11 --> 
	12  / (!exitcond_i)
	15  / (exitcond_i)
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	11  / true
15 --> 
	16  / (!tmp_i_39 & !tmp_3_i)
	18  / (tmp_i_39) | (tmp_3_i)
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 

* FSM state operations: 

 <State 1> : 3.63ns
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecMemCore([9 x i32]* %layerWeigth_V, [1 x i8]* @p_str33, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str33, i32 -1, [1 x i8]* @p_str33, [1 x i8]* @p_str33, [1 x i8]* @p_str33, [1 x i8]* @p_str33, [1 x i8]* @p_str33)"
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecMemCore([3 x i32]* %bias_V, [1 x i8]* @p_str34, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str34, i32 -1, [1 x i8]* @p_str34, [1 x i8]* @p_str34, [1 x i8]* @p_str34, [1 x i8]* @p_str34, [1 x i8]* @p_str34)"
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecMemCore([3 x i32]* %outputLayerWeigth_V, [1 x i8]* @p_str35, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str35, i32 -1, [1 x i8]* @p_str35, [1 x i8]* @p_str35, [1 x i8]* @p_str35, [1 x i8]* @p_str35, [1 x i8]* @p_str35)"
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecMemCore([1 x i32]* %outputLayerBias_V, [1 x i8]* @p_str36, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str36, i32 -1, [1 x i8]* @p_str36, [1 x i8]* @p_str36, [1 x i8]* @p_str36, [1 x i8]* @p_str36, [1 x i8]* @p_str36)"
ST_1 : Operation 29 [1/1] (2.32ns)   --->   "%layerResult_V = alloca [3 x i26], align 4" [ANN/ANN.cpp:9]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 3> <RAM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %result_V, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str4, i32 0, i32 1, [8 x i8]* @p_str5, [6 x i8]* @p_str6, [1 x i8]* @p_str4, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %result_V_offset, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str27, i32 0, i32 0, [1 x i8]* @p_str28, [1 x i8]* @p_str29, [1 x i8]* @p_str30, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str31, [1 x i8]* @p_str32)"
ST_1 : Operation 32 [1/1] (3.63ns)   --->   "%result_V_offset_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %result_V_offset)"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%result_V_offset1_i = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %result_V_offset_read, i32 2, i32 31)"
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_8_i = zext i30 %result_V_offset1_i to i64"
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%result_V_addr = getelementptr i32* %result_V, i64 %tmp_8_i"
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %result_V, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str4, i32 0, i32 1, [8 x i8]* @p_str5, [6 x i8]* @p_str6, [1 x i8]* @p_str4, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"
ST_1 : Operation 37 [1/1] (1.76ns)   --->   "br label %burst.rd.end.i"

 <State 2> : 1.77ns
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%neuronIndex_i = phi i2 [ %neuronIndex, %0 ], [ 0, %entry ]"
ST_2 : Operation 39 [1/1] (0.95ns)   --->   "%exitcond1_i = icmp eq i2 %neuronIndex_i, -1" [ANN/ANN.cpp:13]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"
ST_2 : Operation 41 [1/1] (1.56ns)   --->   "%neuronIndex = add i2 %neuronIndex_i, 1" [ANN/ANN.cpp:13]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "br i1 %exitcond1_i, label %.preheader.i.preheader, label %2" [ANN/ANN.cpp:13]
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str9) nounwind" [ANN/ANN.cpp:14]
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_2_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str9)" [ANN/ANN.cpp:14]
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_i = zext i2 %neuronIndex_i to i64" [ANN/ANN.cpp:19]
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_cast_i = zext i2 %neuronIndex_i to i5" [ANN/ANN.cpp:22]
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%bias_V_addr = getelementptr [3 x i32]* %bias_V, i64 0, i64 %tmp_i" [ANN/ANN.cpp:22]
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_9_i = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %neuronIndex_i, i2 0)" [ANN/ANN.cpp:13]
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%p_shl_cast_i = zext i4 %tmp_9_i to i5" [ANN/ANN.cpp:19]
ST_2 : Operation 50 [1/1] (1.73ns)   --->   "%tmp_23_i = sub i5 %p_shl_cast_i, %tmp_cast_i" [ANN/ANN.cpp:19]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (1.76ns)   --->   "br label %1" [ANN/ANN.cpp:17]
ST_2 : Operation 52 [1/1] (1.76ns)   --->   "br label %.preheader.i" [ANN/ANN.cpp:38]

 <State 3> : 4.10ns
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%p_Val2_4 = phi i32 [ 0, %2 ], [ %tmpCalc_V_3, %"ap_fixed_base<64, 16, true, 5, 3, 0>.exit524.i" ]"
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%i_i = phi i2 [ 0, %2 ], [ %i_1, %"ap_fixed_base<64, 16, true, 5, 3, 0>.exit524.i" ]"
ST_3 : Operation 55 [1/1] (0.95ns)   --->   "%exitcond2_i = icmp eq i2 %i_i, -1" [ANN/ANN.cpp:17]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"
ST_3 : Operation 57 [1/1] (1.56ns)   --->   "%i_1 = add i2 %i_i, 1" [ANN/ANN.cpp:17]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "br i1 %exitcond2_i, label %._crit_edge.i389.i, label %"ap_fixed_base<64, 16, true, 5, 3, 0>.exit524.i"" [ANN/ANN.cpp:17]
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_5_i = zext i2 %i_i to i64" [ANN/ANN.cpp:19]
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_5_cast_i = zext i2 %i_i to i5" [ANN/ANN.cpp:19]
ST_3 : Operation 61 [1/1] (1.78ns)   --->   "%tmp_24_i = add i5 %tmp_23_i, %tmp_5_cast_i" [ANN/ANN.cpp:19]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_24_cast_i = sext i5 %tmp_24_i to i64" [ANN/ANN.cpp:19]
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%layerWeigth_V_addr = getelementptr [9 x i32]* %layerWeigth_V, i64 0, i64 %tmp_24_cast_i" [ANN/ANN.cpp:19]
ST_3 : Operation 64 [2/2] (2.32ns)   --->   "%layerWeigth_V_load = load i32* %layerWeigth_V_addr, align 4" [ANN/ANN.cpp:19]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1> <RAM>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%Ainputs_addr = getelementptr [3 x i32]* %Ainputs, i64 0, i64 %tmp_5_i" [ANN/ANN.cpp:19]
ST_3 : Operation 66 [2/2] (2.32ns)   --->   "%Ainputs_load = load i32* %Ainputs_addr, align 4" [ANN/ANN.cpp:19]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 3> <RAM>
ST_3 : Operation 67 [2/2] (2.32ns)   --->   "%p_Val2_5 = load i32* %bias_V_addr, align 4" [ANN/ANN.cpp:22]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1> <RAM>

 <State 4> : 2.32ns
ST_4 : Operation 68 [1/2] (2.32ns)   --->   "%layerWeigth_V_load = load i32* %layerWeigth_V_addr, align 4" [ANN/ANN.cpp:19]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1> <RAM>
ST_4 : Operation 69 [1/2] (2.32ns)   --->   "%Ainputs_load = load i32* %Ainputs_addr, align 4" [ANN/ANN.cpp:19]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 3> <RAM>

 <State 5> : 8.51ns
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%OP1_V = sext i32 %layerWeigth_V_load to i64" [ANN/ANN.cpp:19]
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%OP2_V = sext i32 %Ainputs_load to i64" [ANN/ANN.cpp:19]
ST_5 : Operation 72 [1/1] (8.51ns)   --->   "%p_Val2_6 = mul nsw i64 %OP2_V, %OP1_V" [ANN/ANN.cpp:19]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%p_Val2_7 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_6, i32 24, i32 55)" [ANN/ANN.cpp:19]
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_8 = trunc i64 %p_Val2_6 to i23" [ANN/ANN.cpp:19]

 <State 6> : 7.75ns
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str10) nounwind" [ANN/ANN.cpp:18]
ST_6 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node qb_assign_3_i)   --->   "%qbit = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_6, i32 23)" [ANN/ANN.cpp:19]
ST_6 : Operation 77 [1/1] (2.44ns)   --->   "%r_1 = icmp ne i23 %tmp_8, 0" [ANN/ANN.cpp:19]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node qb_assign_3_i)   --->   "%tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_6, i32 24)" [ANN/ANN.cpp:19]
ST_6 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node qb_assign_3_i)   --->   "%r_i_i1_i = or i1 %tmp_9, %r_1" [ANN/ANN.cpp:19]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (0.93ns) (out node of the LUT)   --->   "%qb_assign_3_i = and i1 %r_i_i1_i, %qbit" [ANN/ANN.cpp:19]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_1_i = zext i1 %qb_assign_3_i to i32" [ANN/ANN.cpp:19]
ST_6 : Operation 82 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_20_i = add i32 %p_Val2_7, %tmp_1_i" [ANN/ANN.cpp:20]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 83 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmpCalc_V_3 = add i32 %tmp_20_i, %p_Val2_4" [ANN/ANN.cpp:20]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "br label %1" [ANN/ANN.cpp:17]

 <State 7> : 7.35ns
ST_7 : Operation 85 [1/2] (2.32ns)   --->   "%p_Val2_5 = load i32* %bias_V_addr, align 4" [ANN/ANN.cpp:22]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1> <RAM>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_5 = trunc i32 %p_Val2_4 to i28" [ANN/ANN.cpp:20]
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_6 = trunc i32 %p_Val2_5 to i28" [ANN/ANN.cpp:22]
ST_7 : Operation 88 [1/1] (2.55ns)   --->   "%tmpCalc_V = add i32 %p_Val2_5, %p_Val2_4" [ANN/ANN.cpp:22]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 89 [1/1] (2.47ns)   --->   "%tmp_4_i = icmp sgt i32 %tmpCalc_V, 83886080" [ANN/ANN.cpp:23]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "br i1 %tmp_4_i, label %._crit_edge.i367.i, label %._crit_edge.i345.i" [ANN/ANN.cpp:23]
ST_7 : Operation 91 [1/1] (2.47ns)   --->   "%tmp_10_i = icmp slt i32 %tmpCalc_V, -83886080" [ANN/ANN.cpp:27]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "br i1 %tmp_10_i, label %._crit_edge.i323.i, label %._crit_edge.i301_ifconv.i" [ANN/ANN.cpp:27]
ST_7 : Operation 93 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1_i = add i28 83886080, %tmp_6" [ANN/ANN.cpp:31]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 94 [1/1] (4.25ns) (root node of TernaryAdder)   --->   "%r_V_2 = add i28 %tmp_5, %tmp1_i" [ANN/ANN.cpp:31]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%layerResult_V_addr_5 = getelementptr [3 x i26]* %layerResult_V, i64 0, i64 %tmp_i" [ANN/ANN.cpp:28]
ST_7 : Operation 96 [1/1] (2.32ns)   --->   "store i26 -16777216, i26* %layerResult_V_addr_5, align 4" [ANN/ANN.cpp:28]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 3> <RAM>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "br label %3" [ANN/ANN.cpp:28]
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%layerResult_V_addr_2 = getelementptr [3 x i26]* %layerResult_V, i64 0, i64 %tmp_i" [ANN/ANN.cpp:24]
ST_7 : Operation 99 [1/1] (2.32ns)   --->   "store i26 16777216, i26* %layerResult_V_addr_2, align 4" [ANN/ANN.cpp:24]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 3> <RAM>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "br label %0" [ANN/ANN.cpp:24]

 <State 8> : 8.51ns
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%OP1_V_3_cast_i = zext i28 %r_V_2 to i60" [ANN/ANN.cpp:31]
ST_8 : Operation 102 [1/1] (8.51ns)   --->   "%r_V_4 = mul i60 -1728053248, %OP1_V_3_cast_i" [ANN/ANN.cpp:31]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_22_i = call i12 @_ssdm_op_PartSelect.i12.i60.i32.i32(i60 %r_V_4, i32 48, i32 59)" [ANN/ANN.cpp:31]
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_13 = trunc i60 %r_V_4 to i48" [ANN/ANN.cpp:31]

 <State 9> : 7.46ns
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "%ret_V_2_cast_i = sext i12 %tmp_22_i to i13" [ANN/ANN.cpp:31]
ST_9 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node p_3_i)   --->   "%tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i60.i32(i60 %r_V_4, i32 59)" [ANN/ANN.cpp:31]
ST_9 : Operation 107 [1/1] (2.83ns)   --->   "%tmp_13_i = icmp eq i48 %tmp_13, 0" [ANN/ANN.cpp:31]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 108 [1/1] (1.99ns)   --->   "%ret_V_1 = add i13 1, %ret_V_2_cast_i" [ANN/ANN.cpp:31]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node p_3_i)   --->   "%p_i = select i1 %tmp_13_i, i13 %ret_V_2_cast_i, i13 %ret_V_1" [ANN/ANN.cpp:31]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 110 [1/1] (1.37ns) (out node of the LUT)   --->   "%p_3_i = select i1 %tmp_12, i13 %p_i, i13 %ret_V_2_cast_i" [ANN/ANN.cpp:31]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_14_i = sext i13 %p_3_i to i64" [ANN/ANN.cpp:32]
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%coeTanSig_V_addr_1 = getelementptr [4096 x i25]* @coeTanSig_V, i64 0, i64 %tmp_14_i" [ANN/ANN.cpp:32]
ST_9 : Operation 113 [2/2] (3.25ns)   --->   "%coeTanSig_V_load_1 = load i25* %coeTanSig_V_addr_1, align 4" [ANN/ANN.cpp:32]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 4096> <ROM>

 <State 10> : 5.58ns
ST_10 : Operation 114 [1/2] (3.25ns)   --->   "%coeTanSig_V_load_1 = load i25* %coeTanSig_V_addr_1, align 4" [ANN/ANN.cpp:32]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 4096> <ROM>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "%coeTanSig_V_load_1_c = sext i25 %coeTanSig_V_load_1 to i26" [ANN/ANN.cpp:32]
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%layerResult_V_addr_6 = getelementptr [3 x i26]* %layerResult_V, i64 0, i64 %tmp_i" [ANN/ANN.cpp:32]
ST_10 : Operation 117 [1/1] (2.32ns)   --->   "store i26 %coeTanSig_V_load_1_c, i26* %layerResult_V_addr_6, align 4" [ANN/ANN.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 3> <RAM>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "br label %3"
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "br label %0"
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str9, i32 %tmp_2_i)" [ANN/ANN.cpp:35]
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "br label %burst.rd.end.i" [ANN/ANN.cpp:13]

 <State 11> : 2.32ns
ST_11 : Operation 122 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i32 [ %tmpCalc_V_1, %"ap_fixed_base<64, 16, true, 5, 3, 0>.exit.i" ], [ 0, %.preheader.i.preheader ]"
ST_11 : Operation 123 [1/1] (0.00ns)   --->   "%i2_i = phi i2 [ %i, %"ap_fixed_base<64, 16, true, 5, 3, 0>.exit.i" ], [ 0, %.preheader.i.preheader ]"
ST_11 : Operation 124 [1/1] (0.95ns)   --->   "%exitcond_i = icmp eq i2 %i2_i, -1" [ANN/ANN.cpp:38]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 125 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"
ST_11 : Operation 126 [1/1] (1.56ns)   --->   "%i = add i2 %i2_i, 1" [ANN/ANN.cpp:38]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 127 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %._crit_edge.i.i, label %"ap_fixed_base<64, 16, true, 5, 3, 0>.exit.i"" [ANN/ANN.cpp:38]
ST_11 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_6_i = zext i2 %i2_i to i64" [ANN/ANN.cpp:40]
ST_11 : Operation 129 [1/1] (0.00ns)   --->   "%outputLayerWeigth_V_s = getelementptr [3 x i32]* %outputLayerWeigth_V, i64 0, i64 %tmp_6_i" [ANN/ANN.cpp:40]
ST_11 : Operation 130 [2/2] (2.32ns)   --->   "%outputLayerWeigth_V_1 = load i32* %outputLayerWeigth_V_s, align 4" [ANN/ANN.cpp:40]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1> <RAM>
ST_11 : Operation 131 [1/1] (0.00ns)   --->   "%layerResult_V_addr = getelementptr [3 x i26]* %layerResult_V, i64 0, i64 %tmp_6_i" [ANN/ANN.cpp:40]
ST_11 : Operation 132 [2/2] (2.32ns)   --->   "%layerResult_V_load = load i26* %layerResult_V_addr, align 4" [ANN/ANN.cpp:40]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 3> <RAM>
ST_11 : Operation 133 [1/1] (0.00ns)   --->   "%outputLayerBias_V_ad = getelementptr [1 x i32]* %outputLayerBias_V, i64 0, i64 0"
ST_11 : Operation 134 [2/2] (2.32ns)   --->   "%p_Val2_1 = load i32* %outputLayerBias_V_ad, align 4" [ANN/ANN.cpp:43]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1> <RAM>

 <State 12> : 2.32ns
ST_12 : Operation 135 [1/2] (2.32ns)   --->   "%outputLayerWeigth_V_1 = load i32* %outputLayerWeigth_V_s, align 4" [ANN/ANN.cpp:40]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1> <RAM>
ST_12 : Operation 136 [1/2] (2.32ns)   --->   "%layerResult_V_load = load i26* %layerResult_V_addr, align 4" [ANN/ANN.cpp:40]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 3> <RAM>

 <State 13> : 8.51ns
ST_13 : Operation 137 [1/1] (0.00ns)   --->   "%OP1_V_cast_i = sext i32 %outputLayerWeigth_V_1 to i58" [ANN/ANN.cpp:40]
ST_13 : Operation 138 [1/1] (0.00ns)   --->   "%OP2_V_cast_i = sext i26 %layerResult_V_load to i58" [ANN/ANN.cpp:40]
ST_13 : Operation 139 [1/1] (8.51ns)   --->   "%p_Val2_2 = mul i58 %OP1_V_cast_i, %OP2_V_cast_i" [ANN/ANN.cpp:40]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 140 [1/1] (0.00ns)   --->   "%p_Val2_3 = call i32 @_ssdm_op_PartSelect.i32.i58.i32.i32(i58 %p_Val2_2, i32 24, i32 55)" [ANN/ANN.cpp:40]
ST_13 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_3 = trunc i58 %p_Val2_2 to i23" [ANN/ANN.cpp:40]

 <State 14> : 7.75ns
ST_14 : Operation 142 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str11) nounwind" [ANN/ANN.cpp:39]
ST_14 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node qb_assign_1_i)   --->   "%qbit_1 = call i1 @_ssdm_op_BitSelect.i1.i58.i32(i58 %p_Val2_2, i32 23)" [ANN/ANN.cpp:40]
ST_14 : Operation 144 [1/1] (2.44ns)   --->   "%r = icmp ne i23 %tmp_3, 0" [ANN/ANN.cpp:40]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node qb_assign_1_i)   --->   "%tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i58.i32(i58 %p_Val2_2, i32 24)" [ANN/ANN.cpp:40]
ST_14 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node qb_assign_1_i)   --->   "%r_i_i_i = or i1 %tmp_4, %r" [ANN/ANN.cpp:40]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 147 [1/1] (0.93ns) (out node of the LUT)   --->   "%qb_assign_1_i = and i1 %r_i_i_i, %qbit_1" [ANN/ANN.cpp:40]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_7_i = zext i1 %qb_assign_1_i to i32" [ANN/ANN.cpp:40]
ST_14 : Operation 149 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_17_i = add i32 %tmp_7_i, %p_Val2_3" [ANN/ANN.cpp:41]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 150 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmpCalc_V_1 = add i32 %p_Val2_s, %tmp_17_i" [ANN/ANN.cpp:41]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 151 [1/1] (0.00ns)   --->   "br label %.preheader.i" [ANN/ANN.cpp:38]

 <State 15> : 7.35ns
ST_15 : Operation 152 [1/2] (2.32ns)   --->   "%p_Val2_1 = load i32* %outputLayerBias_V_ad, align 4" [ANN/ANN.cpp:43]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1> <RAM>
ST_15 : Operation 153 [1/1] (0.00ns)   --->   "%tmp = trunc i32 %p_Val2_s to i28" [ANN/ANN.cpp:41]
ST_15 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_1 = trunc i32 %p_Val2_1 to i28" [ANN/ANN.cpp:43]
ST_15 : Operation 155 [1/1] (2.55ns)   --->   "%tmpCalc_V_4 = add i32 %p_Val2_1, %p_Val2_s" [ANN/ANN.cpp:43]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 156 [1/1] (2.47ns)   --->   "%tmp_i_39 = icmp sgt i32 %tmpCalc_V_4, 83886080" [ANN/ANN.cpp:44]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 157 [1/1] (0.00ns)   --->   "br i1 %tmp_i_39, label %._crit_edge88.i265.i, label %._crit_edge88.i419.i" [ANN/ANN.cpp:44]
ST_15 : Operation 158 [1/1] (2.47ns)   --->   "%tmp_3_i = icmp slt i32 %tmpCalc_V_4, -83886080" [ANN/ANN.cpp:48]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 159 [1/1] (0.00ns)   --->   "br i1 %tmp_3_i, label %._crit_edge88.i441.i, label %._crit_edge88.i463_ifconv.i" [ANN/ANN.cpp:48]
ST_15 : Operation 160 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp2_i = add i28 83886080, %tmp_1" [ANN/ANN.cpp:52]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 161 [1/1] (4.25ns) (root node of TernaryAdder)   --->   "%r_V = add i28 %tmp, %tmp2_i" [ANN/ANN.cpp:52]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 162 [1/1] (0.00ns)   --->   "%layerResult_V_addr_3 = getelementptr [3 x i26]* %layerResult_V, i64 0, i64 0" [ANN/ANN.cpp:49]
ST_15 : Operation 163 [1/1] (2.32ns)   --->   "store i26 -16777216, i26* %layerResult_V_addr_3, align 4" [ANN/ANN.cpp:49]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 3> <RAM>
ST_15 : Operation 164 [1/1] (1.81ns)   --->   "br label %.exit" [ANN/ANN.cpp:49]
ST_15 : Operation 165 [1/1] (0.00ns)   --->   "%layerResult_V_addr_1 = getelementptr [3 x i26]* %layerResult_V, i64 0, i64 0" [ANN/ANN.cpp:45]
ST_15 : Operation 166 [1/1] (2.32ns)   --->   "store i26 16777216, i26* %layerResult_V_addr_1, align 4" [ANN/ANN.cpp:45]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 3> <RAM>
ST_15 : Operation 167 [1/1] (1.81ns)   --->   "br label %.exit" [ANN/ANN.cpp:45]

 <State 16> : 8.51ns
ST_16 : Operation 168 [1/1] (0.00ns)   --->   "%OP1_V_2_cast_i = zext i28 %r_V to i60" [ANN/ANN.cpp:52]
ST_16 : Operation 169 [1/1] (8.51ns)   --->   "%r_V_5 = mul i60 -1728053248, %OP1_V_2_cast_i" [ANN/ANN.cpp:52]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_21_i = call i12 @_ssdm_op_PartSelect.i12.i60.i32.i32(i60 %r_V_5, i32 48, i32 59)" [ANN/ANN.cpp:52]
ST_16 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_11 = trunc i60 %r_V_5 to i48" [ANN/ANN.cpp:52]

 <State 17> : 7.46ns
ST_17 : Operation 172 [1/1] (0.00ns)   --->   "%ret_V_cast_i = sext i12 %tmp_21_i to i13" [ANN/ANN.cpp:52]
ST_17 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node p_2_i)   --->   "%tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i60.i32(i60 %r_V_5, i32 59)" [ANN/ANN.cpp:52]
ST_17 : Operation 174 [1/1] (2.83ns)   --->   "%tmp_11_i = icmp eq i48 %tmp_11, 0" [ANN/ANN.cpp:52]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 175 [1/1] (1.99ns)   --->   "%ret_V = add i13 1, %ret_V_cast_i" [ANN/ANN.cpp:52]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node p_2_i)   --->   "%p_1_i = select i1 %tmp_11_i, i13 %ret_V_cast_i, i13 %ret_V" [ANN/ANN.cpp:52]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 177 [1/1] (1.37ns) (out node of the LUT)   --->   "%p_2_i = select i1 %tmp_10, i13 %p_1_i, i13 %ret_V_cast_i" [ANN/ANN.cpp:52]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_12_i = sext i13 %p_2_i to i64" [ANN/ANN.cpp:53]
ST_17 : Operation 179 [1/1] (0.00ns)   --->   "%coeTanSig_V_addr = getelementptr [4096 x i25]* @coeTanSig_V, i64 0, i64 %tmp_12_i" [ANN/ANN.cpp:53]
ST_17 : Operation 180 [2/2] (3.25ns)   --->   "%coeTanSig_V_load = load i25* %coeTanSig_V_addr, align 4" [ANN/ANN.cpp:53]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 4096> <ROM>

 <State 18> : 8.75ns
ST_18 : Operation 181 [1/2] (3.25ns)   --->   "%coeTanSig_V_load = load i25* %coeTanSig_V_addr, align 4" [ANN/ANN.cpp:53]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 4096> <ROM>
ST_18 : Operation 182 [1/1] (0.00ns)   --->   "%coeTanSig_V_load_cas = sext i25 %coeTanSig_V_load to i26" [ANN/ANN.cpp:53]
ST_18 : Operation 183 [1/1] (0.00ns)   --->   "%layerResult_V_addr_4 = getelementptr [3 x i26]* %layerResult_V, i64 0, i64 0" [ANN/ANN.cpp:53]
ST_18 : Operation 184 [1/1] (2.32ns)   --->   "store i26 %coeTanSig_V_load_cas, i26* %layerResult_V_addr_4, align 4" [ANN/ANN.cpp:53]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 3> <RAM>
ST_18 : Operation 185 [1/1] (1.81ns)   --->   "br label %.exit"
ST_18 : Operation 186 [1/1] (8.75ns)   --->   "%result_V_addr_i_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %result_V_addr, i32 1)" [ANN/ANN.cpp:59]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 19> : 8.75ns
ST_19 : Operation 187 [1/1] (0.00ns)   --->   "%layerResult_V_gep_i = phi i26 [ 16777216, %._crit_edge88.i265.i ], [ %coeTanSig_V_load_cas, %._crit_edge88.i463_ifconv.i ], [ -16777216, %._crit_edge88.i441.i ]" [ANN/ANN.cpp:53]
ST_19 : Operation 188 [1/1] (0.00ns)   --->   "%layerResult_V_gep24_s = sext i26 %layerResult_V_gep_i to i32" [ANN/ANN.cpp:53]
ST_19 : Operation 189 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %result_V_addr, i32 %layerResult_V_gep24_s, i4 -1)" [ANN/ANN.cpp:59]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 20> : 8.75ns
ST_20 : Operation 190 [5/5] (8.75ns)   --->   "%result_V_addr_i_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %result_V_addr)" [ANN/ANN.cpp:59]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 21> : 8.75ns
ST_21 : Operation 191 [4/5] (8.75ns)   --->   "%result_V_addr_i_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %result_V_addr)" [ANN/ANN.cpp:59]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 22> : 8.75ns
ST_22 : Operation 192 [3/5] (8.75ns)   --->   "%result_V_addr_i_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %result_V_addr)" [ANN/ANN.cpp:59]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 23> : 8.75ns
ST_23 : Operation 193 [2/5] (8.75ns)   --->   "%result_V_addr_i_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %result_V_addr)" [ANN/ANN.cpp:59]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 24> : 8.75ns
ST_24 : Operation 194 [1/5] (8.75ns)   --->   "%result_V_addr_i_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %result_V_addr)" [ANN/ANN.cpp:59]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 195 [1/1] (0.00ns)   --->   "ret void"


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ bias_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layerWeigth_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ Ainputs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ outputLayerWeigth_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ outputLayerBias_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ result_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ result_V_offset]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ coeTanSig_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty                 (specmemcore      ) [ 0000000000000000000000000]
empty_32              (specmemcore      ) [ 0000000000000000000000000]
empty_33              (specmemcore      ) [ 0000000000000000000000000]
empty_34              (specmemcore      ) [ 0000000000000000000000000]
layerResult_V         (alloca           ) [ 0011111111111111111000000]
StgValue_30           (specinterface    ) [ 0000000000000000000000000]
StgValue_31           (specinterface    ) [ 0000000000000000000000000]
result_V_offset_read  (read             ) [ 0000000000000000000000000]
result_V_offset1_i    (partselect       ) [ 0000000000000000000000000]
tmp_8_i               (zext             ) [ 0000000000000000000000000]
result_V_addr         (getelementptr    ) [ 0011111111111111111111111]
StgValue_36           (specinterface    ) [ 0000000000000000000000000]
StgValue_37           (br               ) [ 0111111111100000000000000]
neuronIndex_i         (phi              ) [ 0010000000000000000000000]
exitcond1_i           (icmp             ) [ 0011111111100000000000000]
empty_35              (speclooptripcount) [ 0000000000000000000000000]
neuronIndex           (add              ) [ 0111111111100000000000000]
StgValue_42           (br               ) [ 0000000000000000000000000]
StgValue_43           (specloopname     ) [ 0000000000000000000000000]
tmp_2_i               (specregionbegin  ) [ 0001111111100000000000000]
tmp_i                 (zext             ) [ 0001111111100000000000000]
tmp_cast_i            (zext             ) [ 0000000000000000000000000]
bias_V_addr           (getelementptr    ) [ 0001111100000000000000000]
tmp_9_i               (bitconcatenate   ) [ 0000000000000000000000000]
p_shl_cast_i          (zext             ) [ 0000000000000000000000000]
tmp_23_i              (sub              ) [ 0001111000000000000000000]
StgValue_51           (br               ) [ 0011111111100000000000000]
StgValue_52           (br               ) [ 0011111111111110000000000]
p_Val2_4              (phi              ) [ 0001111100000000000000000]
i_i                   (phi              ) [ 0001000000000000000000000]
exitcond2_i           (icmp             ) [ 0011111111100000000000000]
empty_37              (speclooptripcount) [ 0000000000000000000000000]
i_1                   (add              ) [ 0011111111100000000000000]
StgValue_58           (br               ) [ 0000000000000000000000000]
tmp_5_i               (zext             ) [ 0000000000000000000000000]
tmp_5_cast_i          (zext             ) [ 0000000000000000000000000]
tmp_24_i              (add              ) [ 0000000000000000000000000]
tmp_24_cast_i         (sext             ) [ 0000000000000000000000000]
layerWeigth_V_addr    (getelementptr    ) [ 0000100000000000000000000]
Ainputs_addr          (getelementptr    ) [ 0000100000000000000000000]
layerWeigth_V_load    (load             ) [ 0000010000000000000000000]
Ainputs_load          (load             ) [ 0000010000000000000000000]
OP1_V                 (sext             ) [ 0000000000000000000000000]
OP2_V                 (sext             ) [ 0000000000000000000000000]
p_Val2_6              (mul              ) [ 0000001000000000000000000]
p_Val2_7              (partselect       ) [ 0000001000000000000000000]
tmp_8                 (trunc            ) [ 0000001000000000000000000]
StgValue_75           (specloopname     ) [ 0000000000000000000000000]
qbit                  (bitselect        ) [ 0000000000000000000000000]
r_1                   (icmp             ) [ 0000000000000000000000000]
tmp_9                 (bitselect        ) [ 0000000000000000000000000]
r_i_i1_i              (or               ) [ 0000000000000000000000000]
qb_assign_3_i         (and              ) [ 0000000000000000000000000]
tmp_1_i               (zext             ) [ 0000000000000000000000000]
tmp_20_i              (add              ) [ 0000000000000000000000000]
tmpCalc_V_3           (add              ) [ 0011111111100000000000000]
StgValue_84           (br               ) [ 0011111111100000000000000]
p_Val2_5              (load             ) [ 0000000000000000000000000]
tmp_5                 (trunc            ) [ 0000000000000000000000000]
tmp_6                 (trunc            ) [ 0000000000000000000000000]
tmpCalc_V             (add              ) [ 0000000000000000000000000]
tmp_4_i               (icmp             ) [ 0011111111100000000000000]
StgValue_90           (br               ) [ 0000000000000000000000000]
tmp_10_i              (icmp             ) [ 0011111111100000000000000]
StgValue_92           (br               ) [ 0000000000000000000000000]
tmp1_i                (add              ) [ 0000000000000000000000000]
r_V_2                 (add              ) [ 0000000010000000000000000]
layerResult_V_addr_5  (getelementptr    ) [ 0000000000000000000000000]
StgValue_96           (store            ) [ 0000000000000000000000000]
StgValue_97           (br               ) [ 0000000000000000000000000]
layerResult_V_addr_2  (getelementptr    ) [ 0000000000000000000000000]
StgValue_99           (store            ) [ 0000000000000000000000000]
StgValue_100          (br               ) [ 0000000000000000000000000]
OP1_V_3_cast_i        (zext             ) [ 0000000000000000000000000]
r_V_4                 (mul              ) [ 0000000001000000000000000]
tmp_22_i              (partselect       ) [ 0000000001000000000000000]
tmp_13                (trunc            ) [ 0000000001000000000000000]
ret_V_2_cast_i        (sext             ) [ 0000000000000000000000000]
tmp_12                (bitselect        ) [ 0000000000000000000000000]
tmp_13_i              (icmp             ) [ 0000000000000000000000000]
ret_V_1               (add              ) [ 0000000000000000000000000]
p_i                   (select           ) [ 0000000000000000000000000]
p_3_i                 (select           ) [ 0000000000000000000000000]
tmp_14_i              (sext             ) [ 0000000000000000000000000]
coeTanSig_V_addr_1    (getelementptr    ) [ 0011111100100000000000000]
coeTanSig_V_load_1    (load             ) [ 0000000000000000000000000]
coeTanSig_V_load_1_c  (sext             ) [ 0000000000000000000000000]
layerResult_V_addr_6  (getelementptr    ) [ 0000000000000000000000000]
StgValue_117          (store            ) [ 0000000000000000000000000]
StgValue_118          (br               ) [ 0000000000000000000000000]
StgValue_119          (br               ) [ 0000000000000000000000000]
empty_36              (specregionend    ) [ 0000000000000000000000000]
StgValue_121          (br               ) [ 0111111111100000000000000]
p_Val2_s              (phi              ) [ 0000000000011111000000000]
i2_i                  (phi              ) [ 0000000000010000000000000]
exitcond_i            (icmp             ) [ 0000000000011110000000000]
empty_38              (speclooptripcount) [ 0000000000000000000000000]
i                     (add              ) [ 0010000000011110000000000]
StgValue_127          (br               ) [ 0000000000000000000000000]
tmp_6_i               (zext             ) [ 0000000000000000000000000]
outputLayerWeigth_V_s (getelementptr    ) [ 0000000000001000000000000]
layerResult_V_addr    (getelementptr    ) [ 0000000000001000000000000]
outputLayerBias_V_ad  (getelementptr    ) [ 0000000000000001000000000]
outputLayerWeigth_V_1 (load             ) [ 0000000000000100000000000]
layerResult_V_load    (load             ) [ 0000000000000100000000000]
OP1_V_cast_i          (sext             ) [ 0000000000000000000000000]
OP2_V_cast_i          (sext             ) [ 0000000000000000000000000]
p_Val2_2              (mul              ) [ 0000000000000010000000000]
p_Val2_3              (partselect       ) [ 0000000000000010000000000]
tmp_3                 (trunc            ) [ 0000000000000010000000000]
StgValue_142          (specloopname     ) [ 0000000000000000000000000]
qbit_1                (bitselect        ) [ 0000000000000000000000000]
r                     (icmp             ) [ 0000000000000000000000000]
tmp_4                 (bitselect        ) [ 0000000000000000000000000]
r_i_i_i               (or               ) [ 0000000000000000000000000]
qb_assign_1_i         (and              ) [ 0000000000000000000000000]
tmp_7_i               (zext             ) [ 0000000000000000000000000]
tmp_17_i              (add              ) [ 0000000000000000000000000]
tmpCalc_V_1           (add              ) [ 0010000000011110000000000]
StgValue_151          (br               ) [ 0010000000011110000000000]
p_Val2_1              (load             ) [ 0000000000000000000000000]
tmp                   (trunc            ) [ 0000000000000000000000000]
tmp_1                 (trunc            ) [ 0000000000000000000000000]
tmpCalc_V_4           (add              ) [ 0000000000000000000000000]
tmp_i_39              (icmp             ) [ 0000000000000001111000000]
StgValue_157          (br               ) [ 0000000000000000000000000]
tmp_3_i               (icmp             ) [ 0000000000000001111000000]
StgValue_159          (br               ) [ 0000000000000000000000000]
tmp2_i                (add              ) [ 0000000000000000000000000]
r_V                   (add              ) [ 0000000000000000100000000]
layerResult_V_addr_3  (getelementptr    ) [ 0000000000000000000000000]
StgValue_163          (store            ) [ 0000000000000000000000000]
StgValue_164          (br               ) [ 0000000000000001111100000]
layerResult_V_addr_1  (getelementptr    ) [ 0000000000000000000000000]
StgValue_166          (store            ) [ 0000000000000000000000000]
StgValue_167          (br               ) [ 0000000000000001111100000]
OP1_V_2_cast_i        (zext             ) [ 0000000000000000000000000]
r_V_5                 (mul              ) [ 0000000000000000010000000]
tmp_21_i              (partselect       ) [ 0000000000000000010000000]
tmp_11                (trunc            ) [ 0000000000000000010000000]
ret_V_cast_i          (sext             ) [ 0000000000000000000000000]
tmp_10                (bitselect        ) [ 0000000000000000000000000]
tmp_11_i              (icmp             ) [ 0000000000000000000000000]
ret_V                 (add              ) [ 0000000000000000000000000]
p_1_i                 (select           ) [ 0000000000000000000000000]
p_2_i                 (select           ) [ 0000000000000000000000000]
tmp_12_i              (sext             ) [ 0000000000000000000000000]
coeTanSig_V_addr      (getelementptr    ) [ 0000000000000000001000000]
coeTanSig_V_load      (load             ) [ 0000000000000000000000000]
coeTanSig_V_load_cas  (sext             ) [ 0000000000000001001100000]
layerResult_V_addr_4  (getelementptr    ) [ 0000000000000000000000000]
StgValue_184          (store            ) [ 0000000000000000000000000]
StgValue_185          (br               ) [ 0000000000000001001100000]
result_V_addr_i_req   (writereq         ) [ 0000000000000000000000000]
layerResult_V_gep_i   (phi              ) [ 0000000000000000000100000]
layerResult_V_gep24_s (sext             ) [ 0000000000000000000000000]
StgValue_189          (write            ) [ 0000000000000000000000000]
result_V_addr_i_resp  (writeresp        ) [ 0000000000000000000000000]
StgValue_195          (ret              ) [ 0000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="bias_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="layerWeigth_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layerWeigth_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Ainputs">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Ainputs"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="outputLayerWeigth_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputLayerWeigth_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="outputLayerBias_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputLayerBias_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="result_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="result_V_offset">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_V_offset"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="coeTanSig_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coeTanSig_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str33"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RAM_1P_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str34"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str35"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str36"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str27"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str28"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str29"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str30"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str31"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i60.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i60.i32"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i58.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i58.i32"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="144" class="1004" name="layerResult_V_alloca_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="26" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layerResult_V/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="result_V_offset_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="result_V_offset_read/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_writeresp_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="6"/>
<pin id="157" dir="0" index="2" bw="1" slack="0"/>
<pin id="158" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="result_V_addr_i_req/18 result_V_addr_i_resp/20 "/>
</bind>
</comp>

<comp id="161" class="1004" name="StgValue_189_write_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="0" slack="0"/>
<pin id="163" dir="0" index="1" bw="32" slack="7"/>
<pin id="164" dir="0" index="2" bw="26" slack="0"/>
<pin id="165" dir="0" index="3" bw="1" slack="0"/>
<pin id="166" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_189/19 "/>
</bind>
</comp>

<comp id="170" class="1004" name="bias_V_addr_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="2" slack="0"/>
<pin id="174" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_V_addr/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="layerWeigth_V_addr_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="5" slack="0"/>
<pin id="181" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layerWeigth_V_addr/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_access_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="4" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="187" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layerWeigth_V_load/3 "/>
</bind>
</comp>

<comp id="189" class="1004" name="Ainputs_addr_gep_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="2" slack="0"/>
<pin id="193" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Ainputs_addr/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_access_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="2" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="199" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Ainputs_load/3 "/>
</bind>
</comp>

<comp id="201" class="1004" name="grp_access_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="2" slack="1"/>
<pin id="203" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="204" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_5/3 "/>
</bind>
</comp>

<comp id="205" class="1004" name="layerResult_V_addr_5_gep_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="26" slack="2147483647"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="2" slack="2"/>
<pin id="209" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layerResult_V_addr_5/7 "/>
</bind>
</comp>

<comp id="211" class="1004" name="grp_access_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="2" slack="0"/>
<pin id="213" dir="0" index="1" bw="26" slack="0"/>
<pin id="214" dir="1" index="2" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_96/7 StgValue_99/7 StgValue_117/10 layerResult_V_load/11 StgValue_163/15 StgValue_166/15 StgValue_184/18 "/>
</bind>
</comp>

<comp id="217" class="1004" name="layerResult_V_addr_2_gep_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="26" slack="2147483647"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="0" index="2" bw="2" slack="2"/>
<pin id="221" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layerResult_V_addr_2/7 "/>
</bind>
</comp>

<comp id="225" class="1004" name="coeTanSig_V_addr_1_gep_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="25" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="13" slack="0"/>
<pin id="229" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coeTanSig_V_addr_1/9 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_access_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="12" slack="0"/>
<pin id="234" dir="0" index="1" bw="25" slack="2147483647"/>
<pin id="235" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="coeTanSig_V_load_1/9 coeTanSig_V_load/17 "/>
</bind>
</comp>

<comp id="237" class="1004" name="layerResult_V_addr_6_gep_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="26" slack="2147483647"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="0" index="2" bw="2" slack="5"/>
<pin id="241" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layerResult_V_addr_6/10 "/>
</bind>
</comp>

<comp id="244" class="1004" name="outputLayerWeigth_V_s_gep_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="0" index="2" bw="2" slack="0"/>
<pin id="248" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outputLayerWeigth_V_s/11 "/>
</bind>
</comp>

<comp id="251" class="1004" name="grp_access_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="2" slack="0"/>
<pin id="253" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="254" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outputLayerWeigth_V_1/11 "/>
</bind>
</comp>

<comp id="256" class="1004" name="layerResult_V_addr_gep_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="26" slack="2147483647"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="0" index="2" bw="2" slack="0"/>
<pin id="260" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layerResult_V_addr/11 "/>
</bind>
</comp>

<comp id="263" class="1004" name="outputLayerBias_V_ad_gep_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="0" index="2" bw="1" slack="0"/>
<pin id="267" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outputLayerBias_V_ad/11 "/>
</bind>
</comp>

<comp id="271" class="1004" name="grp_access_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="0"/>
<pin id="273" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="274" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_1/11 "/>
</bind>
</comp>

<comp id="276" class="1004" name="layerResult_V_addr_3_gep_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="26" slack="2147483647"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="0" index="2" bw="1" slack="0"/>
<pin id="280" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layerResult_V_addr_3/15 "/>
</bind>
</comp>

<comp id="284" class="1004" name="layerResult_V_addr_1_gep_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="26" slack="2147483647"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="0" index="2" bw="1" slack="0"/>
<pin id="288" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layerResult_V_addr_1/15 "/>
</bind>
</comp>

<comp id="292" class="1004" name="coeTanSig_V_addr_gep_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="25" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="0" index="2" bw="13" slack="0"/>
<pin id="296" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coeTanSig_V_addr/17 "/>
</bind>
</comp>

<comp id="300" class="1004" name="layerResult_V_addr_4_gep_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="26" slack="2147483647"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="0" index="2" bw="1" slack="0"/>
<pin id="304" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layerResult_V_addr_4/18 "/>
</bind>
</comp>

<comp id="308" class="1005" name="neuronIndex_i_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="2" slack="1"/>
<pin id="310" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="neuronIndex_i (phireg) "/>
</bind>
</comp>

<comp id="312" class="1004" name="neuronIndex_i_phi_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="2" slack="0"/>
<pin id="314" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="315" dir="0" index="2" bw="1" slack="1"/>
<pin id="316" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="317" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="neuronIndex_i/2 "/>
</bind>
</comp>

<comp id="319" class="1005" name="p_Val2_4_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="1"/>
<pin id="321" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_4 (phireg) "/>
</bind>
</comp>

<comp id="323" class="1004" name="p_Val2_4_phi_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="1"/>
<pin id="325" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="326" dir="0" index="2" bw="32" slack="1"/>
<pin id="327" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="328" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_4/3 "/>
</bind>
</comp>

<comp id="331" class="1005" name="i_i_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="2" slack="1"/>
<pin id="333" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_i (phireg) "/>
</bind>
</comp>

<comp id="335" class="1004" name="i_i_phi_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="1"/>
<pin id="337" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="338" dir="0" index="2" bw="2" slack="0"/>
<pin id="339" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="340" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i/3 "/>
</bind>
</comp>

<comp id="342" class="1005" name="p_Val2_s_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="1"/>
<pin id="344" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="346" class="1004" name="p_Val2_s_phi_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="1"/>
<pin id="348" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="349" dir="0" index="2" bw="1" slack="1"/>
<pin id="350" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="351" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/11 "/>
</bind>
</comp>

<comp id="354" class="1005" name="i2_i_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="2" slack="1"/>
<pin id="356" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i2_i (phireg) "/>
</bind>
</comp>

<comp id="358" class="1004" name="i2_i_phi_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="2" slack="0"/>
<pin id="360" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="361" dir="0" index="2" bw="1" slack="1"/>
<pin id="362" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="363" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i2_i/11 "/>
</bind>
</comp>

<comp id="365" class="1005" name="layerResult_V_gep_i_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="26" slack="4"/>
<pin id="367" dir="1" index="1" bw="26" slack="4"/>
</pin_list>
<bind>
<opset="layerResult_V_gep_i (phireg) "/>
</bind>
</comp>

<comp id="370" class="1004" name="layerResult_V_gep_i_phi_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="26" slack="4"/>
<pin id="372" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="373" dir="0" index="2" bw="25" slack="1"/>
<pin id="374" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="375" dir="0" index="4" bw="25" slack="4"/>
<pin id="376" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="377" dir="1" index="6" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="layerResult_V_gep_i/19 "/>
</bind>
</comp>

<comp id="380" class="1004" name="result_V_offset1_i_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="30" slack="0"/>
<pin id="382" dir="0" index="1" bw="32" slack="0"/>
<pin id="383" dir="0" index="2" bw="3" slack="0"/>
<pin id="384" dir="0" index="3" bw="6" slack="0"/>
<pin id="385" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="result_V_offset1_i/1 "/>
</bind>
</comp>

<comp id="390" class="1004" name="tmp_8_i_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="30" slack="0"/>
<pin id="392" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_i/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="result_V_addr_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="0"/>
<pin id="396" dir="0" index="1" bw="30" slack="0"/>
<pin id="397" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="result_V_addr/1 "/>
</bind>
</comp>

<comp id="400" class="1004" name="exitcond1_i_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="2" slack="0"/>
<pin id="402" dir="0" index="1" bw="1" slack="0"/>
<pin id="403" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1_i/2 "/>
</bind>
</comp>

<comp id="406" class="1004" name="neuronIndex_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="2" slack="0"/>
<pin id="408" dir="0" index="1" bw="1" slack="0"/>
<pin id="409" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="neuronIndex/2 "/>
</bind>
</comp>

<comp id="412" class="1004" name="tmp_i_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="2" slack="0"/>
<pin id="414" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i/2 "/>
</bind>
</comp>

<comp id="417" class="1004" name="tmp_cast_i_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="2" slack="0"/>
<pin id="419" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast_i/2 "/>
</bind>
</comp>

<comp id="421" class="1004" name="tmp_9_i_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="4" slack="0"/>
<pin id="423" dir="0" index="1" bw="2" slack="0"/>
<pin id="424" dir="0" index="2" bw="1" slack="0"/>
<pin id="425" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9_i/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="p_shl_cast_i_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="4" slack="0"/>
<pin id="431" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast_i/2 "/>
</bind>
</comp>

<comp id="433" class="1004" name="tmp_23_i_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="4" slack="0"/>
<pin id="435" dir="0" index="1" bw="2" slack="0"/>
<pin id="436" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_23_i/2 "/>
</bind>
</comp>

<comp id="439" class="1004" name="exitcond2_i_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="2" slack="0"/>
<pin id="441" dir="0" index="1" bw="1" slack="0"/>
<pin id="442" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2_i/3 "/>
</bind>
</comp>

<comp id="445" class="1004" name="i_1_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="2" slack="0"/>
<pin id="447" dir="0" index="1" bw="1" slack="0"/>
<pin id="448" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/3 "/>
</bind>
</comp>

<comp id="451" class="1004" name="tmp_5_i_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="2" slack="0"/>
<pin id="453" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_i/3 "/>
</bind>
</comp>

<comp id="456" class="1004" name="tmp_5_cast_i_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="2" slack="0"/>
<pin id="458" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_cast_i/3 "/>
</bind>
</comp>

<comp id="460" class="1004" name="tmp_24_i_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="5" slack="1"/>
<pin id="462" dir="0" index="1" bw="2" slack="0"/>
<pin id="463" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_24_i/3 "/>
</bind>
</comp>

<comp id="465" class="1004" name="tmp_24_cast_i_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="5" slack="0"/>
<pin id="467" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_24_cast_i/3 "/>
</bind>
</comp>

<comp id="470" class="1004" name="OP1_V_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="1"/>
<pin id="472" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V/5 "/>
</bind>
</comp>

<comp id="473" class="1004" name="OP2_V_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="32" slack="1"/>
<pin id="475" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V/5 "/>
</bind>
</comp>

<comp id="476" class="1004" name="p_Val2_6_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="32" slack="0"/>
<pin id="478" dir="0" index="1" bw="32" slack="0"/>
<pin id="479" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_6/5 "/>
</bind>
</comp>

<comp id="482" class="1004" name="p_Val2_7_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="32" slack="0"/>
<pin id="484" dir="0" index="1" bw="64" slack="0"/>
<pin id="485" dir="0" index="2" bw="6" slack="0"/>
<pin id="486" dir="0" index="3" bw="7" slack="0"/>
<pin id="487" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_7/5 "/>
</bind>
</comp>

<comp id="492" class="1004" name="tmp_8_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="64" slack="0"/>
<pin id="494" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="496" class="1004" name="qbit_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="0"/>
<pin id="498" dir="0" index="1" bw="64" slack="1"/>
<pin id="499" dir="0" index="2" bw="6" slack="0"/>
<pin id="500" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="qbit/6 "/>
</bind>
</comp>

<comp id="503" class="1004" name="r_1_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="23" slack="1"/>
<pin id="505" dir="0" index="1" bw="1" slack="0"/>
<pin id="506" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="r_1/6 "/>
</bind>
</comp>

<comp id="508" class="1004" name="tmp_9_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="0"/>
<pin id="510" dir="0" index="1" bw="64" slack="1"/>
<pin id="511" dir="0" index="2" bw="6" slack="0"/>
<pin id="512" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/6 "/>
</bind>
</comp>

<comp id="515" class="1004" name="r_i_i1_i_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="1" slack="0"/>
<pin id="517" dir="0" index="1" bw="1" slack="0"/>
<pin id="518" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="r_i_i1_i/6 "/>
</bind>
</comp>

<comp id="521" class="1004" name="qb_assign_3_i_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="1" slack="0"/>
<pin id="523" dir="0" index="1" bw="1" slack="0"/>
<pin id="524" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_3_i/6 "/>
</bind>
</comp>

<comp id="527" class="1004" name="tmp_1_i_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="1" slack="0"/>
<pin id="529" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1_i/6 "/>
</bind>
</comp>

<comp id="531" class="1004" name="tmp_20_i_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="32" slack="1"/>
<pin id="533" dir="0" index="1" bw="1" slack="0"/>
<pin id="534" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_20_i/6 "/>
</bind>
</comp>

<comp id="536" class="1004" name="tmpCalc_V_3_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="32" slack="0"/>
<pin id="538" dir="0" index="1" bw="32" slack="3"/>
<pin id="539" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmpCalc_V_3/6 "/>
</bind>
</comp>

<comp id="542" class="1004" name="tmp_5_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="32" slack="1"/>
<pin id="544" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_5/7 "/>
</bind>
</comp>

<comp id="546" class="1004" name="tmp_6_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="32" slack="0"/>
<pin id="548" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_6/7 "/>
</bind>
</comp>

<comp id="550" class="1004" name="tmpCalc_V_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="32" slack="0"/>
<pin id="552" dir="0" index="1" bw="32" slack="1"/>
<pin id="553" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmpCalc_V/7 "/>
</bind>
</comp>

<comp id="556" class="1004" name="tmp_4_i_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="32" slack="0"/>
<pin id="558" dir="0" index="1" bw="28" slack="0"/>
<pin id="559" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4_i/7 "/>
</bind>
</comp>

<comp id="562" class="1004" name="tmp_10_i_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="32" slack="0"/>
<pin id="564" dir="0" index="1" bw="28" slack="0"/>
<pin id="565" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_10_i/7 "/>
</bind>
</comp>

<comp id="568" class="1004" name="tmp1_i_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="28" slack="0"/>
<pin id="570" dir="0" index="1" bw="28" slack="0"/>
<pin id="571" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1_i/7 "/>
</bind>
</comp>

<comp id="574" class="1004" name="r_V_2_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="28" slack="0"/>
<pin id="576" dir="0" index="1" bw="28" slack="0"/>
<pin id="577" dir="1" index="2" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_2/7 "/>
</bind>
</comp>

<comp id="580" class="1004" name="OP1_V_3_cast_i_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="28" slack="1"/>
<pin id="582" dir="1" index="1" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_3_cast_i/8 "/>
</bind>
</comp>

<comp id="583" class="1004" name="r_V_4_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="32" slack="0"/>
<pin id="585" dir="0" index="1" bw="28" slack="0"/>
<pin id="586" dir="1" index="2" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_4/8 "/>
</bind>
</comp>

<comp id="589" class="1004" name="tmp_22_i_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="12" slack="0"/>
<pin id="591" dir="0" index="1" bw="60" slack="0"/>
<pin id="592" dir="0" index="2" bw="7" slack="0"/>
<pin id="593" dir="0" index="3" bw="7" slack="0"/>
<pin id="594" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_22_i/8 "/>
</bind>
</comp>

<comp id="599" class="1004" name="tmp_13_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="60" slack="0"/>
<pin id="601" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_13/8 "/>
</bind>
</comp>

<comp id="603" class="1004" name="ret_V_2_cast_i_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="12" slack="1"/>
<pin id="605" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="ret_V_2_cast_i/9 "/>
</bind>
</comp>

<comp id="606" class="1004" name="tmp_12_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="1" slack="0"/>
<pin id="608" dir="0" index="1" bw="60" slack="1"/>
<pin id="609" dir="0" index="2" bw="7" slack="0"/>
<pin id="610" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/9 "/>
</bind>
</comp>

<comp id="613" class="1004" name="tmp_13_i_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="48" slack="1"/>
<pin id="615" dir="0" index="1" bw="1" slack="0"/>
<pin id="616" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_13_i/9 "/>
</bind>
</comp>

<comp id="618" class="1004" name="ret_V_1_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="1" slack="0"/>
<pin id="620" dir="0" index="1" bw="12" slack="0"/>
<pin id="621" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_1/9 "/>
</bind>
</comp>

<comp id="624" class="1004" name="p_i_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="1" slack="0"/>
<pin id="626" dir="0" index="1" bw="12" slack="0"/>
<pin id="627" dir="0" index="2" bw="13" slack="0"/>
<pin id="628" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_i/9 "/>
</bind>
</comp>

<comp id="632" class="1004" name="p_3_i_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="1" slack="0"/>
<pin id="634" dir="0" index="1" bw="13" slack="0"/>
<pin id="635" dir="0" index="2" bw="12" slack="0"/>
<pin id="636" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_3_i/9 "/>
</bind>
</comp>

<comp id="640" class="1004" name="tmp_14_i_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="13" slack="0"/>
<pin id="642" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_14_i/9 "/>
</bind>
</comp>

<comp id="645" class="1004" name="coeTanSig_V_load_1_c_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="25" slack="0"/>
<pin id="647" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="coeTanSig_V_load_1_c/10 "/>
</bind>
</comp>

<comp id="650" class="1004" name="exitcond_i_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="2" slack="0"/>
<pin id="652" dir="0" index="1" bw="1" slack="0"/>
<pin id="653" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/11 "/>
</bind>
</comp>

<comp id="656" class="1004" name="i_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="2" slack="0"/>
<pin id="658" dir="0" index="1" bw="1" slack="0"/>
<pin id="659" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/11 "/>
</bind>
</comp>

<comp id="662" class="1004" name="tmp_6_i_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="2" slack="0"/>
<pin id="664" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6_i/11 "/>
</bind>
</comp>

<comp id="668" class="1004" name="OP1_V_cast_i_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="32" slack="1"/>
<pin id="670" dir="1" index="1" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_cast_i/13 "/>
</bind>
</comp>

<comp id="671" class="1004" name="OP2_V_cast_i_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="26" slack="1"/>
<pin id="673" dir="1" index="1" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_cast_i/13 "/>
</bind>
</comp>

<comp id="674" class="1004" name="p_Val2_2_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="32" slack="0"/>
<pin id="676" dir="0" index="1" bw="26" slack="0"/>
<pin id="677" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_2/13 "/>
</bind>
</comp>

<comp id="680" class="1004" name="p_Val2_3_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="32" slack="0"/>
<pin id="682" dir="0" index="1" bw="58" slack="0"/>
<pin id="683" dir="0" index="2" bw="6" slack="0"/>
<pin id="684" dir="0" index="3" bw="7" slack="0"/>
<pin id="685" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_3/13 "/>
</bind>
</comp>

<comp id="690" class="1004" name="tmp_3_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="58" slack="0"/>
<pin id="692" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_3/13 "/>
</bind>
</comp>

<comp id="694" class="1004" name="qbit_1_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="1" slack="0"/>
<pin id="696" dir="0" index="1" bw="58" slack="1"/>
<pin id="697" dir="0" index="2" bw="6" slack="0"/>
<pin id="698" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="qbit_1/14 "/>
</bind>
</comp>

<comp id="701" class="1004" name="r_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="23" slack="1"/>
<pin id="703" dir="0" index="1" bw="1" slack="0"/>
<pin id="704" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="r/14 "/>
</bind>
</comp>

<comp id="706" class="1004" name="tmp_4_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="1" slack="0"/>
<pin id="708" dir="0" index="1" bw="58" slack="1"/>
<pin id="709" dir="0" index="2" bw="6" slack="0"/>
<pin id="710" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/14 "/>
</bind>
</comp>

<comp id="713" class="1004" name="r_i_i_i_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="1" slack="0"/>
<pin id="715" dir="0" index="1" bw="1" slack="0"/>
<pin id="716" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="r_i_i_i/14 "/>
</bind>
</comp>

<comp id="719" class="1004" name="qb_assign_1_i_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="1" slack="0"/>
<pin id="721" dir="0" index="1" bw="1" slack="0"/>
<pin id="722" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_1_i/14 "/>
</bind>
</comp>

<comp id="725" class="1004" name="tmp_7_i_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="1" slack="0"/>
<pin id="727" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_i/14 "/>
</bind>
</comp>

<comp id="729" class="1004" name="tmp_17_i_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="1" slack="0"/>
<pin id="731" dir="0" index="1" bw="32" slack="1"/>
<pin id="732" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_17_i/14 "/>
</bind>
</comp>

<comp id="734" class="1004" name="tmpCalc_V_1_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="32" slack="3"/>
<pin id="736" dir="0" index="1" bw="32" slack="0"/>
<pin id="737" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmpCalc_V_1/14 "/>
</bind>
</comp>

<comp id="740" class="1004" name="tmp_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="32" slack="1"/>
<pin id="742" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/15 "/>
</bind>
</comp>

<comp id="744" class="1004" name="tmp_1_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="32" slack="0"/>
<pin id="746" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/15 "/>
</bind>
</comp>

<comp id="748" class="1004" name="tmpCalc_V_4_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="32" slack="0"/>
<pin id="750" dir="0" index="1" bw="32" slack="1"/>
<pin id="751" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmpCalc_V_4/15 "/>
</bind>
</comp>

<comp id="754" class="1004" name="tmp_i_39_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="32" slack="0"/>
<pin id="756" dir="0" index="1" bw="28" slack="0"/>
<pin id="757" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i_39/15 "/>
</bind>
</comp>

<comp id="760" class="1004" name="tmp_3_i_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="32" slack="0"/>
<pin id="762" dir="0" index="1" bw="28" slack="0"/>
<pin id="763" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3_i/15 "/>
</bind>
</comp>

<comp id="766" class="1004" name="tmp2_i_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="28" slack="0"/>
<pin id="768" dir="0" index="1" bw="28" slack="0"/>
<pin id="769" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2_i/15 "/>
</bind>
</comp>

<comp id="772" class="1004" name="r_V_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="28" slack="0"/>
<pin id="774" dir="0" index="1" bw="28" slack="0"/>
<pin id="775" dir="1" index="2" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V/15 "/>
</bind>
</comp>

<comp id="778" class="1004" name="OP1_V_2_cast_i_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="28" slack="1"/>
<pin id="780" dir="1" index="1" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_2_cast_i/16 "/>
</bind>
</comp>

<comp id="781" class="1004" name="r_V_5_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="32" slack="0"/>
<pin id="783" dir="0" index="1" bw="28" slack="0"/>
<pin id="784" dir="1" index="2" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_5/16 "/>
</bind>
</comp>

<comp id="787" class="1004" name="tmp_21_i_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="12" slack="0"/>
<pin id="789" dir="0" index="1" bw="60" slack="0"/>
<pin id="790" dir="0" index="2" bw="7" slack="0"/>
<pin id="791" dir="0" index="3" bw="7" slack="0"/>
<pin id="792" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_21_i/16 "/>
</bind>
</comp>

<comp id="797" class="1004" name="tmp_11_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="60" slack="0"/>
<pin id="799" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_11/16 "/>
</bind>
</comp>

<comp id="801" class="1004" name="ret_V_cast_i_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="12" slack="1"/>
<pin id="803" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="ret_V_cast_i/17 "/>
</bind>
</comp>

<comp id="804" class="1004" name="tmp_10_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="1" slack="0"/>
<pin id="806" dir="0" index="1" bw="60" slack="1"/>
<pin id="807" dir="0" index="2" bw="7" slack="0"/>
<pin id="808" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/17 "/>
</bind>
</comp>

<comp id="811" class="1004" name="tmp_11_i_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="48" slack="1"/>
<pin id="813" dir="0" index="1" bw="1" slack="0"/>
<pin id="814" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_11_i/17 "/>
</bind>
</comp>

<comp id="816" class="1004" name="ret_V_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="1" slack="0"/>
<pin id="818" dir="0" index="1" bw="12" slack="0"/>
<pin id="819" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/17 "/>
</bind>
</comp>

<comp id="822" class="1004" name="p_1_i_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="1" slack="0"/>
<pin id="824" dir="0" index="1" bw="12" slack="0"/>
<pin id="825" dir="0" index="2" bw="13" slack="0"/>
<pin id="826" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_1_i/17 "/>
</bind>
</comp>

<comp id="830" class="1004" name="p_2_i_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="1" slack="0"/>
<pin id="832" dir="0" index="1" bw="13" slack="0"/>
<pin id="833" dir="0" index="2" bw="12" slack="0"/>
<pin id="834" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_2_i/17 "/>
</bind>
</comp>

<comp id="838" class="1004" name="tmp_12_i_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="13" slack="0"/>
<pin id="840" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_12_i/17 "/>
</bind>
</comp>

<comp id="843" class="1004" name="coeTanSig_V_load_cas_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="25" slack="0"/>
<pin id="845" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="coeTanSig_V_load_cas/18 "/>
</bind>
</comp>

<comp id="848" class="1004" name="layerResult_V_gep24_s_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="26" slack="0"/>
<pin id="850" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="layerResult_V_gep24_s/19 "/>
</bind>
</comp>

<comp id="853" class="1005" name="result_V_addr_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="32" slack="6"/>
<pin id="855" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="result_V_addr "/>
</bind>
</comp>

<comp id="862" class="1005" name="neuronIndex_reg_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="2" slack="0"/>
<pin id="864" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="neuronIndex "/>
</bind>
</comp>

<comp id="867" class="1005" name="tmp_i_reg_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="64" slack="2"/>
<pin id="869" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="874" class="1005" name="bias_V_addr_reg_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="2" slack="1"/>
<pin id="876" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="bias_V_addr "/>
</bind>
</comp>

<comp id="879" class="1005" name="tmp_23_i_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="5" slack="1"/>
<pin id="881" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_23_i "/>
</bind>
</comp>

<comp id="887" class="1005" name="i_1_reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="2" slack="0"/>
<pin id="889" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="892" class="1005" name="layerWeigth_V_addr_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="4" slack="1"/>
<pin id="894" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="layerWeigth_V_addr "/>
</bind>
</comp>

<comp id="897" class="1005" name="Ainputs_addr_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="2" slack="1"/>
<pin id="899" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="Ainputs_addr "/>
</bind>
</comp>

<comp id="902" class="1005" name="layerWeigth_V_load_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="32" slack="1"/>
<pin id="904" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="layerWeigth_V_load "/>
</bind>
</comp>

<comp id="907" class="1005" name="Ainputs_load_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="32" slack="1"/>
<pin id="909" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Ainputs_load "/>
</bind>
</comp>

<comp id="912" class="1005" name="p_Val2_6_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="64" slack="1"/>
<pin id="914" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_6 "/>
</bind>
</comp>

<comp id="918" class="1005" name="p_Val2_7_reg_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="32" slack="1"/>
<pin id="920" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_7 "/>
</bind>
</comp>

<comp id="923" class="1005" name="tmp_8_reg_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="23" slack="1"/>
<pin id="925" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="928" class="1005" name="tmpCalc_V_3_reg_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="32" slack="1"/>
<pin id="930" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmpCalc_V_3 "/>
</bind>
</comp>

<comp id="933" class="1005" name="tmp_4_i_reg_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="1" slack="3"/>
<pin id="935" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_4_i "/>
</bind>
</comp>

<comp id="937" class="1005" name="tmp_10_i_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="1" slack="3"/>
<pin id="939" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_10_i "/>
</bind>
</comp>

<comp id="941" class="1005" name="r_V_2_reg_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="28" slack="1"/>
<pin id="943" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="r_V_2 "/>
</bind>
</comp>

<comp id="946" class="1005" name="r_V_4_reg_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="60" slack="1"/>
<pin id="948" dir="1" index="1" bw="60" slack="1"/>
</pin_list>
<bind>
<opset="r_V_4 "/>
</bind>
</comp>

<comp id="951" class="1005" name="tmp_22_i_reg_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="12" slack="1"/>
<pin id="953" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_22_i "/>
</bind>
</comp>

<comp id="956" class="1005" name="tmp_13_reg_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="48" slack="1"/>
<pin id="958" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="961" class="1005" name="coeTanSig_V_addr_1_reg_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="12" slack="1"/>
<pin id="963" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="coeTanSig_V_addr_1 "/>
</bind>
</comp>

<comp id="969" class="1005" name="i_reg_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="2" slack="0"/>
<pin id="971" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="974" class="1005" name="outputLayerWeigth_V_s_reg_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="2" slack="1"/>
<pin id="976" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="outputLayerWeigth_V_s "/>
</bind>
</comp>

<comp id="979" class="1005" name="layerResult_V_addr_reg_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="2" slack="1"/>
<pin id="981" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="layerResult_V_addr "/>
</bind>
</comp>

<comp id="984" class="1005" name="outputLayerBias_V_ad_reg_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="1" slack="1"/>
<pin id="986" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="outputLayerBias_V_ad "/>
</bind>
</comp>

<comp id="989" class="1005" name="outputLayerWeigth_V_1_reg_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="32" slack="1"/>
<pin id="991" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="outputLayerWeigth_V_1 "/>
</bind>
</comp>

<comp id="994" class="1005" name="layerResult_V_load_reg_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="26" slack="1"/>
<pin id="996" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="layerResult_V_load "/>
</bind>
</comp>

<comp id="999" class="1005" name="p_Val2_2_reg_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="58" slack="1"/>
<pin id="1001" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_2 "/>
</bind>
</comp>

<comp id="1005" class="1005" name="p_Val2_3_reg_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="32" slack="1"/>
<pin id="1007" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_3 "/>
</bind>
</comp>

<comp id="1010" class="1005" name="tmp_3_reg_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="23" slack="1"/>
<pin id="1012" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="1015" class="1005" name="tmpCalc_V_1_reg_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="32" slack="1"/>
<pin id="1017" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmpCalc_V_1 "/>
</bind>
</comp>

<comp id="1020" class="1005" name="tmp_i_39_reg_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="1" slack="3"/>
<pin id="1022" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i_39 "/>
</bind>
</comp>

<comp id="1024" class="1005" name="tmp_3_i_reg_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="1" slack="3"/>
<pin id="1026" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_3_i "/>
</bind>
</comp>

<comp id="1028" class="1005" name="r_V_reg_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="28" slack="1"/>
<pin id="1030" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="1033" class="1005" name="r_V_5_reg_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="60" slack="1"/>
<pin id="1035" dir="1" index="1" bw="60" slack="1"/>
</pin_list>
<bind>
<opset="r_V_5 "/>
</bind>
</comp>

<comp id="1038" class="1005" name="tmp_21_i_reg_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="12" slack="1"/>
<pin id="1040" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_21_i "/>
</bind>
</comp>

<comp id="1043" class="1005" name="tmp_11_reg_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="48" slack="1"/>
<pin id="1045" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="1048" class="1005" name="coeTanSig_V_addr_reg_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="12" slack="1"/>
<pin id="1050" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="coeTanSig_V_addr "/>
</bind>
</comp>

<comp id="1053" class="1005" name="coeTanSig_V_load_cas_reg_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="26" slack="1"/>
<pin id="1055" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="coeTanSig_V_load_cas "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="147"><net_src comp="30" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="152"><net_src comp="64" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="12" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="159"><net_src comp="136" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="40" pin="0"/><net_sink comp="154" pin=2"/></net>

<net id="167"><net_src comp="138" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="168"><net_src comp="140" pin="0"/><net_sink comp="161" pin=3"/></net>

<net id="169"><net_src comp="142" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="175"><net_src comp="0" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="86" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="182"><net_src comp="2" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="86" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="188"><net_src comp="177" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="194"><net_src comp="4" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="86" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="200"><net_src comp="189" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="210"><net_src comp="86" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="215"><net_src comp="110" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="216"><net_src comp="205" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="222"><net_src comp="86" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="223"><net_src comp="112" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="224"><net_src comp="217" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="230"><net_src comp="14" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="86" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="236"><net_src comp="225" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="242"><net_src comp="86" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="243"><net_src comp="237" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="249"><net_src comp="6" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="86" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="255"><net_src comp="244" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="261"><net_src comp="86" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="262"><net_src comp="256" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="268"><net_src comp="8" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="86" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="270"><net_src comp="86" pin="0"/><net_sink comp="263" pin=2"/></net>

<net id="275"><net_src comp="263" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="281"><net_src comp="86" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="282"><net_src comp="86" pin="0"/><net_sink comp="276" pin=2"/></net>

<net id="283"><net_src comp="276" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="289"><net_src comp="86" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="290"><net_src comp="86" pin="0"/><net_sink comp="284" pin=2"/></net>

<net id="291"><net_src comp="284" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="297"><net_src comp="14" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="86" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="299"><net_src comp="292" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="305"><net_src comp="86" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="306"><net_src comp="86" pin="0"/><net_sink comp="300" pin=2"/></net>

<net id="307"><net_src comp="300" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="311"><net_src comp="70" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="318"><net_src comp="308" pin="1"/><net_sink comp="312" pin=2"/></net>

<net id="322"><net_src comp="36" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="329"><net_src comp="319" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="330"><net_src comp="323" pin="4"/><net_sink comp="319" pin=0"/></net>

<net id="334"><net_src comp="70" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="341"><net_src comp="331" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="345"><net_src comp="36" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="352"><net_src comp="342" pin="1"/><net_sink comp="346" pin=2"/></net>

<net id="353"><net_src comp="346" pin="4"/><net_sink comp="342" pin=0"/></net>

<net id="357"><net_src comp="70" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="364"><net_src comp="354" pin="1"/><net_sink comp="358" pin=2"/></net>

<net id="368"><net_src comp="112" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="110" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="378"><net_src comp="365" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="379"><net_src comp="365" pin="1"/><net_sink comp="370" pin=4"/></net>

<net id="386"><net_src comp="66" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="387"><net_src comp="148" pin="2"/><net_sink comp="380" pin=1"/></net>

<net id="388"><net_src comp="58" pin="0"/><net_sink comp="380" pin=2"/></net>

<net id="389"><net_src comp="68" pin="0"/><net_sink comp="380" pin=3"/></net>

<net id="393"><net_src comp="380" pin="4"/><net_sink comp="390" pin=0"/></net>

<net id="398"><net_src comp="10" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="390" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="404"><net_src comp="312" pin="4"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="72" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="410"><net_src comp="312" pin="4"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="78" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="415"><net_src comp="312" pin="4"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="420"><net_src comp="312" pin="4"/><net_sink comp="417" pin=0"/></net>

<net id="426"><net_src comp="88" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="427"><net_src comp="312" pin="4"/><net_sink comp="421" pin=1"/></net>

<net id="428"><net_src comp="70" pin="0"/><net_sink comp="421" pin=2"/></net>

<net id="432"><net_src comp="421" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="437"><net_src comp="429" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="417" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="443"><net_src comp="335" pin="4"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="72" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="449"><net_src comp="335" pin="4"/><net_sink comp="445" pin=0"/></net>

<net id="450"><net_src comp="78" pin="0"/><net_sink comp="445" pin=1"/></net>

<net id="454"><net_src comp="335" pin="4"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="459"><net_src comp="335" pin="4"/><net_sink comp="456" pin=0"/></net>

<net id="464"><net_src comp="456" pin="1"/><net_sink comp="460" pin=1"/></net>

<net id="468"><net_src comp="460" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="480"><net_src comp="473" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="470" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="488"><net_src comp="90" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="489"><net_src comp="476" pin="2"/><net_sink comp="482" pin=1"/></net>

<net id="490"><net_src comp="92" pin="0"/><net_sink comp="482" pin=2"/></net>

<net id="491"><net_src comp="94" pin="0"/><net_sink comp="482" pin=3"/></net>

<net id="495"><net_src comp="476" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="501"><net_src comp="98" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="502"><net_src comp="100" pin="0"/><net_sink comp="496" pin=2"/></net>

<net id="507"><net_src comp="102" pin="0"/><net_sink comp="503" pin=1"/></net>

<net id="513"><net_src comp="98" pin="0"/><net_sink comp="508" pin=0"/></net>

<net id="514"><net_src comp="92" pin="0"/><net_sink comp="508" pin=2"/></net>

<net id="519"><net_src comp="508" pin="3"/><net_sink comp="515" pin=0"/></net>

<net id="520"><net_src comp="503" pin="2"/><net_sink comp="515" pin=1"/></net>

<net id="525"><net_src comp="515" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="526"><net_src comp="496" pin="3"/><net_sink comp="521" pin=1"/></net>

<net id="530"><net_src comp="521" pin="2"/><net_sink comp="527" pin=0"/></net>

<net id="535"><net_src comp="527" pin="1"/><net_sink comp="531" pin=1"/></net>

<net id="540"><net_src comp="531" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="319" pin="1"/><net_sink comp="536" pin=1"/></net>

<net id="545"><net_src comp="319" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="549"><net_src comp="201" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="554"><net_src comp="201" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="555"><net_src comp="319" pin="1"/><net_sink comp="550" pin=1"/></net>

<net id="560"><net_src comp="550" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="561"><net_src comp="104" pin="0"/><net_sink comp="556" pin=1"/></net>

<net id="566"><net_src comp="550" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="567"><net_src comp="106" pin="0"/><net_sink comp="562" pin=1"/></net>

<net id="572"><net_src comp="108" pin="0"/><net_sink comp="568" pin=0"/></net>

<net id="573"><net_src comp="546" pin="1"/><net_sink comp="568" pin=1"/></net>

<net id="578"><net_src comp="542" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="568" pin="2"/><net_sink comp="574" pin=1"/></net>

<net id="587"><net_src comp="114" pin="0"/><net_sink comp="583" pin=0"/></net>

<net id="588"><net_src comp="580" pin="1"/><net_sink comp="583" pin=1"/></net>

<net id="595"><net_src comp="116" pin="0"/><net_sink comp="589" pin=0"/></net>

<net id="596"><net_src comp="583" pin="2"/><net_sink comp="589" pin=1"/></net>

<net id="597"><net_src comp="118" pin="0"/><net_sink comp="589" pin=2"/></net>

<net id="598"><net_src comp="120" pin="0"/><net_sink comp="589" pin=3"/></net>

<net id="602"><net_src comp="583" pin="2"/><net_sink comp="599" pin=0"/></net>

<net id="611"><net_src comp="122" pin="0"/><net_sink comp="606" pin=0"/></net>

<net id="612"><net_src comp="120" pin="0"/><net_sink comp="606" pin=2"/></net>

<net id="617"><net_src comp="124" pin="0"/><net_sink comp="613" pin=1"/></net>

<net id="622"><net_src comp="126" pin="0"/><net_sink comp="618" pin=0"/></net>

<net id="623"><net_src comp="603" pin="1"/><net_sink comp="618" pin=1"/></net>

<net id="629"><net_src comp="613" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="630"><net_src comp="603" pin="1"/><net_sink comp="624" pin=1"/></net>

<net id="631"><net_src comp="618" pin="2"/><net_sink comp="624" pin=2"/></net>

<net id="637"><net_src comp="606" pin="3"/><net_sink comp="632" pin=0"/></net>

<net id="638"><net_src comp="624" pin="3"/><net_sink comp="632" pin=1"/></net>

<net id="639"><net_src comp="603" pin="1"/><net_sink comp="632" pin=2"/></net>

<net id="643"><net_src comp="632" pin="3"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="648"><net_src comp="232" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="654"><net_src comp="358" pin="4"/><net_sink comp="650" pin=0"/></net>

<net id="655"><net_src comp="72" pin="0"/><net_sink comp="650" pin=1"/></net>

<net id="660"><net_src comp="358" pin="4"/><net_sink comp="656" pin=0"/></net>

<net id="661"><net_src comp="78" pin="0"/><net_sink comp="656" pin=1"/></net>

<net id="665"><net_src comp="358" pin="4"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="667"><net_src comp="662" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="678"><net_src comp="668" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="679"><net_src comp="671" pin="1"/><net_sink comp="674" pin=1"/></net>

<net id="686"><net_src comp="130" pin="0"/><net_sink comp="680" pin=0"/></net>

<net id="687"><net_src comp="674" pin="2"/><net_sink comp="680" pin=1"/></net>

<net id="688"><net_src comp="92" pin="0"/><net_sink comp="680" pin=2"/></net>

<net id="689"><net_src comp="94" pin="0"/><net_sink comp="680" pin=3"/></net>

<net id="693"><net_src comp="674" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="699"><net_src comp="134" pin="0"/><net_sink comp="694" pin=0"/></net>

<net id="700"><net_src comp="100" pin="0"/><net_sink comp="694" pin=2"/></net>

<net id="705"><net_src comp="102" pin="0"/><net_sink comp="701" pin=1"/></net>

<net id="711"><net_src comp="134" pin="0"/><net_sink comp="706" pin=0"/></net>

<net id="712"><net_src comp="92" pin="0"/><net_sink comp="706" pin=2"/></net>

<net id="717"><net_src comp="706" pin="3"/><net_sink comp="713" pin=0"/></net>

<net id="718"><net_src comp="701" pin="2"/><net_sink comp="713" pin=1"/></net>

<net id="723"><net_src comp="713" pin="2"/><net_sink comp="719" pin=0"/></net>

<net id="724"><net_src comp="694" pin="3"/><net_sink comp="719" pin=1"/></net>

<net id="728"><net_src comp="719" pin="2"/><net_sink comp="725" pin=0"/></net>

<net id="733"><net_src comp="725" pin="1"/><net_sink comp="729" pin=0"/></net>

<net id="738"><net_src comp="342" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="739"><net_src comp="729" pin="2"/><net_sink comp="734" pin=1"/></net>

<net id="743"><net_src comp="342" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="747"><net_src comp="271" pin="2"/><net_sink comp="744" pin=0"/></net>

<net id="752"><net_src comp="271" pin="2"/><net_sink comp="748" pin=0"/></net>

<net id="753"><net_src comp="342" pin="1"/><net_sink comp="748" pin=1"/></net>

<net id="758"><net_src comp="748" pin="2"/><net_sink comp="754" pin=0"/></net>

<net id="759"><net_src comp="104" pin="0"/><net_sink comp="754" pin=1"/></net>

<net id="764"><net_src comp="748" pin="2"/><net_sink comp="760" pin=0"/></net>

<net id="765"><net_src comp="106" pin="0"/><net_sink comp="760" pin=1"/></net>

<net id="770"><net_src comp="108" pin="0"/><net_sink comp="766" pin=0"/></net>

<net id="771"><net_src comp="744" pin="1"/><net_sink comp="766" pin=1"/></net>

<net id="776"><net_src comp="740" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="777"><net_src comp="766" pin="2"/><net_sink comp="772" pin=1"/></net>

<net id="785"><net_src comp="114" pin="0"/><net_sink comp="781" pin=0"/></net>

<net id="786"><net_src comp="778" pin="1"/><net_sink comp="781" pin=1"/></net>

<net id="793"><net_src comp="116" pin="0"/><net_sink comp="787" pin=0"/></net>

<net id="794"><net_src comp="781" pin="2"/><net_sink comp="787" pin=1"/></net>

<net id="795"><net_src comp="118" pin="0"/><net_sink comp="787" pin=2"/></net>

<net id="796"><net_src comp="120" pin="0"/><net_sink comp="787" pin=3"/></net>

<net id="800"><net_src comp="781" pin="2"/><net_sink comp="797" pin=0"/></net>

<net id="809"><net_src comp="122" pin="0"/><net_sink comp="804" pin=0"/></net>

<net id="810"><net_src comp="120" pin="0"/><net_sink comp="804" pin=2"/></net>

<net id="815"><net_src comp="124" pin="0"/><net_sink comp="811" pin=1"/></net>

<net id="820"><net_src comp="126" pin="0"/><net_sink comp="816" pin=0"/></net>

<net id="821"><net_src comp="801" pin="1"/><net_sink comp="816" pin=1"/></net>

<net id="827"><net_src comp="811" pin="2"/><net_sink comp="822" pin=0"/></net>

<net id="828"><net_src comp="801" pin="1"/><net_sink comp="822" pin=1"/></net>

<net id="829"><net_src comp="816" pin="2"/><net_sink comp="822" pin=2"/></net>

<net id="835"><net_src comp="804" pin="3"/><net_sink comp="830" pin=0"/></net>

<net id="836"><net_src comp="822" pin="3"/><net_sink comp="830" pin=1"/></net>

<net id="837"><net_src comp="801" pin="1"/><net_sink comp="830" pin=2"/></net>

<net id="841"><net_src comp="830" pin="3"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="846"><net_src comp="232" pin="2"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="851"><net_src comp="370" pin="6"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="856"><net_src comp="394" pin="2"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="858"><net_src comp="853" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="865"><net_src comp="406" pin="2"/><net_sink comp="862" pin=0"/></net>

<net id="866"><net_src comp="862" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="870"><net_src comp="412" pin="1"/><net_sink comp="867" pin=0"/></net>

<net id="871"><net_src comp="867" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="872"><net_src comp="867" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="873"><net_src comp="867" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="877"><net_src comp="170" pin="3"/><net_sink comp="874" pin=0"/></net>

<net id="878"><net_src comp="874" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="882"><net_src comp="433" pin="2"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="890"><net_src comp="445" pin="2"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="335" pin=2"/></net>

<net id="895"><net_src comp="177" pin="3"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="900"><net_src comp="189" pin="3"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="905"><net_src comp="184" pin="2"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="910"><net_src comp="196" pin="2"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="915"><net_src comp="476" pin="2"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="496" pin=1"/></net>

<net id="917"><net_src comp="912" pin="1"/><net_sink comp="508" pin=1"/></net>

<net id="921"><net_src comp="482" pin="4"/><net_sink comp="918" pin=0"/></net>

<net id="922"><net_src comp="918" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="926"><net_src comp="492" pin="1"/><net_sink comp="923" pin=0"/></net>

<net id="927"><net_src comp="923" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="931"><net_src comp="536" pin="2"/><net_sink comp="928" pin=0"/></net>

<net id="932"><net_src comp="928" pin="1"/><net_sink comp="323" pin=2"/></net>

<net id="936"><net_src comp="556" pin="2"/><net_sink comp="933" pin=0"/></net>

<net id="940"><net_src comp="562" pin="2"/><net_sink comp="937" pin=0"/></net>

<net id="944"><net_src comp="574" pin="2"/><net_sink comp="941" pin=0"/></net>

<net id="945"><net_src comp="941" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="949"><net_src comp="583" pin="2"/><net_sink comp="946" pin=0"/></net>

<net id="950"><net_src comp="946" pin="1"/><net_sink comp="606" pin=1"/></net>

<net id="954"><net_src comp="589" pin="4"/><net_sink comp="951" pin=0"/></net>

<net id="955"><net_src comp="951" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="959"><net_src comp="599" pin="1"/><net_sink comp="956" pin=0"/></net>

<net id="960"><net_src comp="956" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="964"><net_src comp="225" pin="3"/><net_sink comp="961" pin=0"/></net>

<net id="965"><net_src comp="961" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="972"><net_src comp="656" pin="2"/><net_sink comp="969" pin=0"/></net>

<net id="973"><net_src comp="969" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="977"><net_src comp="244" pin="3"/><net_sink comp="974" pin=0"/></net>

<net id="978"><net_src comp="974" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="982"><net_src comp="256" pin="3"/><net_sink comp="979" pin=0"/></net>

<net id="983"><net_src comp="979" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="987"><net_src comp="263" pin="3"/><net_sink comp="984" pin=0"/></net>

<net id="988"><net_src comp="984" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="992"><net_src comp="251" pin="2"/><net_sink comp="989" pin=0"/></net>

<net id="993"><net_src comp="989" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="997"><net_src comp="211" pin="2"/><net_sink comp="994" pin=0"/></net>

<net id="998"><net_src comp="994" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="1002"><net_src comp="674" pin="2"/><net_sink comp="999" pin=0"/></net>

<net id="1003"><net_src comp="999" pin="1"/><net_sink comp="694" pin=1"/></net>

<net id="1004"><net_src comp="999" pin="1"/><net_sink comp="706" pin=1"/></net>

<net id="1008"><net_src comp="680" pin="4"/><net_sink comp="1005" pin=0"/></net>

<net id="1009"><net_src comp="1005" pin="1"/><net_sink comp="729" pin=1"/></net>

<net id="1013"><net_src comp="690" pin="1"/><net_sink comp="1010" pin=0"/></net>

<net id="1014"><net_src comp="1010" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="1018"><net_src comp="734" pin="2"/><net_sink comp="1015" pin=0"/></net>

<net id="1019"><net_src comp="1015" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="1023"><net_src comp="754" pin="2"/><net_sink comp="1020" pin=0"/></net>

<net id="1027"><net_src comp="760" pin="2"/><net_sink comp="1024" pin=0"/></net>

<net id="1031"><net_src comp="772" pin="2"/><net_sink comp="1028" pin=0"/></net>

<net id="1032"><net_src comp="1028" pin="1"/><net_sink comp="778" pin=0"/></net>

<net id="1036"><net_src comp="781" pin="2"/><net_sink comp="1033" pin=0"/></net>

<net id="1037"><net_src comp="1033" pin="1"/><net_sink comp="804" pin=1"/></net>

<net id="1041"><net_src comp="787" pin="4"/><net_sink comp="1038" pin=0"/></net>

<net id="1042"><net_src comp="1038" pin="1"/><net_sink comp="801" pin=0"/></net>

<net id="1046"><net_src comp="797" pin="1"/><net_sink comp="1043" pin=0"/></net>

<net id="1047"><net_src comp="1043" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="1051"><net_src comp="292" pin="3"/><net_sink comp="1048" pin=0"/></net>

<net id="1052"><net_src comp="1048" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="1056"><net_src comp="843" pin="1"/><net_sink comp="1053" pin=0"/></net>

<net id="1057"><net_src comp="1053" pin="1"/><net_sink comp="370" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: result_V | {18 19 20 21 22 23 24 }
 - Input state : 
	Port: Loop_neuronLoop_proc : bias_V | {3 7 }
	Port: Loop_neuronLoop_proc : layerWeigth_V | {3 4 }
	Port: Loop_neuronLoop_proc : Ainputs | {3 4 }
	Port: Loop_neuronLoop_proc : outputLayerWeigth_V | {11 12 }
	Port: Loop_neuronLoop_proc : outputLayerBias_V | {11 15 }
	Port: Loop_neuronLoop_proc : result_V_offset | {1 }
	Port: Loop_neuronLoop_proc : coeTanSig_V | {9 10 17 18 }
  - Chain level:
	State 1
		tmp_8_i : 1
		result_V_addr : 2
	State 2
		exitcond1_i : 1
		neuronIndex : 1
		StgValue_42 : 2
		tmp_i : 1
		tmp_cast_i : 1
		bias_V_addr : 2
		tmp_9_i : 1
		p_shl_cast_i : 2
		tmp_23_i : 3
	State 3
		exitcond2_i : 1
		i_1 : 1
		StgValue_58 : 2
		tmp_5_i : 1
		tmp_5_cast_i : 1
		tmp_24_i : 2
		tmp_24_cast_i : 3
		layerWeigth_V_addr : 4
		layerWeigth_V_load : 5
		Ainputs_addr : 2
		Ainputs_load : 3
	State 4
	State 5
		p_Val2_6 : 1
		p_Val2_7 : 2
		tmp_8 : 2
	State 6
		r_i_i1_i : 1
		qb_assign_3_i : 1
		tmp_1_i : 1
		tmp_20_i : 2
		tmpCalc_V_3 : 3
	State 7
		tmp_6 : 1
		tmpCalc_V : 1
		tmp_4_i : 2
		StgValue_90 : 3
		tmp_10_i : 2
		StgValue_92 : 3
		tmp1_i : 2
		r_V_2 : 3
		StgValue_96 : 1
		StgValue_99 : 1
	State 8
		r_V_4 : 1
		tmp_22_i : 2
		tmp_13 : 2
	State 9
		ret_V_1 : 1
		p_i : 2
		p_3_i : 3
		tmp_14_i : 4
		coeTanSig_V_addr_1 : 5
		coeTanSig_V_load_1 : 6
	State 10
		coeTanSig_V_load_1_c : 1
		StgValue_117 : 2
	State 11
		exitcond_i : 1
		i : 1
		StgValue_127 : 2
		tmp_6_i : 1
		outputLayerWeigth_V_s : 2
		outputLayerWeigth_V_1 : 3
		layerResult_V_addr : 2
		layerResult_V_load : 3
		p_Val2_1 : 1
	State 12
	State 13
		p_Val2_2 : 1
		p_Val2_3 : 2
		tmp_3 : 2
	State 14
		r_i_i_i : 1
		qb_assign_1_i : 1
		tmp_7_i : 1
		tmp_17_i : 2
		tmpCalc_V_1 : 3
	State 15
		tmp_1 : 1
		tmpCalc_V_4 : 1
		tmp_i_39 : 2
		StgValue_157 : 3
		tmp_3_i : 2
		StgValue_159 : 3
		tmp2_i : 2
		r_V : 3
		StgValue_163 : 1
		StgValue_166 : 1
	State 16
		r_V_5 : 1
		tmp_21_i : 2
		tmp_11 : 2
	State 17
		ret_V : 1
		p_1_i : 2
		p_2_i : 3
		tmp_12_i : 4
		coeTanSig_V_addr : 5
		coeTanSig_V_load : 6
	State 18
		coeTanSig_V_load_cas : 1
		StgValue_184 : 2
	State 19
		layerResult_V_gep24_s : 1
		StgValue_189 : 2
	State 20
	State 21
	State 22
	State 23
	State 24


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |  DSP48E |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|          |        neuronIndex_fu_406        |    0    |    0    |    10   |
|          |            i_1_fu_445            |    0    |    0    |    10   |
|          |          tmp_24_i_fu_460         |    0    |    0    |    15   |
|          |          tmp_20_i_fu_531         |    0    |    0    |    28   |
|          |        tmpCalc_V_3_fu_536        |    0    |    0    |    28   |
|          |         tmpCalc_V_fu_550         |    0    |    0    |    39   |
|          |           tmp1_i_fu_568          |    0    |    0    |    28   |
|    add   |           r_V_2_fu_574           |    0    |    0    |    28   |
|          |          ret_V_1_fu_618          |    0    |    0    |    19   |
|          |             i_fu_656             |    0    |    0    |    10   |
|          |          tmp_17_i_fu_729         |    0    |    0    |    28   |
|          |        tmpCalc_V_1_fu_734        |    0    |    0    |    28   |
|          |        tmpCalc_V_4_fu_748        |    0    |    0    |    39   |
|          |           tmp2_i_fu_766          |    0    |    0    |    28   |
|          |            r_V_fu_772            |    0    |    0    |    28   |
|          |           ret_V_fu_816           |    0    |    0    |    19   |
|----------|----------------------------------|---------|---------|---------|
|          |        exitcond1_i_fu_400        |    0    |    0    |    8    |
|          |        exitcond2_i_fu_439        |    0    |    0    |    8    |
|          |            r_1_fu_503            |    0    |    0    |    18   |
|          |          tmp_4_i_fu_556          |    0    |    0    |    18   |
|          |          tmp_10_i_fu_562         |    0    |    0    |    18   |
|   icmp   |          tmp_13_i_fu_613         |    0    |    0    |    24   |
|          |         exitcond_i_fu_650        |    0    |    0    |    8    |
|          |             r_fu_701             |    0    |    0    |    18   |
|          |          tmp_i_39_fu_754         |    0    |    0    |    18   |
|          |          tmp_3_i_fu_760          |    0    |    0    |    18   |
|          |          tmp_11_i_fu_811         |    0    |    0    |    24   |
|----------|----------------------------------|---------|---------|---------|
|          |          p_Val2_6_fu_476         |    3    |    0    |    20   |
|    mul   |           r_V_4_fu_583           |    3    |    0    |    20   |
|          |          p_Val2_2_fu_674         |    3    |    0    |    20   |
|          |           r_V_5_fu_781           |    3    |    0    |    20   |
|----------|----------------------------------|---------|---------|---------|
|          |            p_i_fu_624            |    0    |    0    |    13   |
|  select  |           p_3_i_fu_632           |    0    |    0    |    13   |
|          |           p_1_i_fu_822           |    0    |    0    |    13   |
|          |           p_2_i_fu_830           |    0    |    0    |    13   |
|----------|----------------------------------|---------|---------|---------|
|    or    |          r_i_i1_i_fu_515         |    0    |    0    |    8    |
|          |          r_i_i_i_fu_713          |    0    |    0    |    8    |
|----------|----------------------------------|---------|---------|---------|
|    and   |       qb_assign_3_i_fu_521       |    0    |    0    |    8    |
|          |       qb_assign_1_i_fu_719       |    0    |    0    |    8    |
|----------|----------------------------------|---------|---------|---------|
|    sub   |          tmp_23_i_fu_433         |    0    |    0    |    13   |
|----------|----------------------------------|---------|---------|---------|
|   read   | result_V_offset_read_read_fu_148 |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
| writeresp|       grp_writeresp_fu_154       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   write  |     StgValue_189_write_fu_161    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |     result_V_offset1_i_fu_380    |    0    |    0    |    0    |
|          |          p_Val2_7_fu_482         |    0    |    0    |    0    |
|partselect|          tmp_22_i_fu_589         |    0    |    0    |    0    |
|          |          p_Val2_3_fu_680         |    0    |    0    |    0    |
|          |          tmp_21_i_fu_787         |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |          tmp_8_i_fu_390          |    0    |    0    |    0    |
|          |           tmp_i_fu_412           |    0    |    0    |    0    |
|          |         tmp_cast_i_fu_417        |    0    |    0    |    0    |
|          |        p_shl_cast_i_fu_429       |    0    |    0    |    0    |
|          |          tmp_5_i_fu_451          |    0    |    0    |    0    |
|   zext   |        tmp_5_cast_i_fu_456       |    0    |    0    |    0    |
|          |          tmp_1_i_fu_527          |    0    |    0    |    0    |
|          |       OP1_V_3_cast_i_fu_580      |    0    |    0    |    0    |
|          |          tmp_6_i_fu_662          |    0    |    0    |    0    |
|          |          tmp_7_i_fu_725          |    0    |    0    |    0    |
|          |       OP1_V_2_cast_i_fu_778      |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|bitconcatenate|          tmp_9_i_fu_421          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |       tmp_24_cast_i_fu_465       |    0    |    0    |    0    |
|          |           OP1_V_fu_470           |    0    |    0    |    0    |
|          |           OP2_V_fu_473           |    0    |    0    |    0    |
|          |       ret_V_2_cast_i_fu_603      |    0    |    0    |    0    |
|          |          tmp_14_i_fu_640         |    0    |    0    |    0    |
|   sext   |    coeTanSig_V_load_1_c_fu_645   |    0    |    0    |    0    |
|          |        OP1_V_cast_i_fu_668       |    0    |    0    |    0    |
|          |        OP2_V_cast_i_fu_671       |    0    |    0    |    0    |
|          |        ret_V_cast_i_fu_801       |    0    |    0    |    0    |
|          |          tmp_12_i_fu_838         |    0    |    0    |    0    |
|          |    coeTanSig_V_load_cas_fu_843   |    0    |    0    |    0    |
|          |   layerResult_V_gep24_s_fu_848   |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |           tmp_8_fu_492           |    0    |    0    |    0    |
|          |           tmp_5_fu_542           |    0    |    0    |    0    |
|          |           tmp_6_fu_546           |    0    |    0    |    0    |
|   trunc  |           tmp_13_fu_599          |    0    |    0    |    0    |
|          |           tmp_3_fu_690           |    0    |    0    |    0    |
|          |            tmp_fu_740            |    0    |    0    |    0    |
|          |           tmp_1_fu_744           |    0    |    0    |    0    |
|          |           tmp_11_fu_797          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |            qbit_fu_496           |    0    |    0    |    0    |
|          |           tmp_9_fu_508           |    0    |    0    |    0    |
| bitselect|           tmp_12_fu_606          |    0    |    0    |    0    |
|          |           qbit_1_fu_694          |    0    |    0    |    0    |
|          |           tmp_4_fu_706           |    0    |    0    |    0    |
|          |           tmp_10_fu_804          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    12   |    0    |   742   |
|----------|----------------------------------|---------|---------|---------|

Memories:
+-------------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |
+-------------+--------+--------+--------+
|layerResult_V|    0   |   52   |    2   |
+-------------+--------+--------+--------+
|    Total    |    0   |   52   |    2   |
+-------------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|     Ainputs_addr_reg_897    |    2   |
|     Ainputs_load_reg_907    |   32   |
|     bias_V_addr_reg_874     |    2   |
|  coeTanSig_V_addr_1_reg_961 |   12   |
|  coeTanSig_V_addr_reg_1048  |   12   |
|coeTanSig_V_load_cas_reg_1053|   26   |
|         i2_i_reg_354        |    2   |
|         i_1_reg_887         |    2   |
|         i_i_reg_331         |    2   |
|          i_reg_969          |    2   |
|  layerResult_V_addr_reg_979 |    2   |
| layerResult_V_gep_i_reg_365 |   26   |
|  layerResult_V_load_reg_994 |   26   |
|  layerWeigth_V_addr_reg_892 |    4   |
|  layerWeigth_V_load_reg_902 |   32   |
|    neuronIndex_i_reg_308    |    2   |
|     neuronIndex_reg_862     |    2   |
| outputLayerBias_V_ad_reg_984|    1   |
|outputLayerWeigth_V_1_reg_989|   32   |
|outputLayerWeigth_V_s_reg_974|    2   |
|       p_Val2_2_reg_999      |   58   |
|      p_Val2_3_reg_1005      |   32   |
|       p_Val2_4_reg_319      |   32   |
|       p_Val2_6_reg_912      |   64   |
|       p_Val2_7_reg_918      |   32   |
|       p_Val2_s_reg_342      |   32   |
|        r_V_2_reg_941        |   28   |
|        r_V_4_reg_946        |   60   |
|        r_V_5_reg_1033       |   60   |
|         r_V_reg_1028        |   28   |
|    result_V_addr_reg_853    |   32   |
|     tmpCalc_V_1_reg_1015    |   32   |
|     tmpCalc_V_3_reg_928     |   32   |
|       tmp_10_i_reg_937      |    1   |
|       tmp_11_reg_1043       |   48   |
|        tmp_13_reg_956       |   48   |
|      tmp_21_i_reg_1038      |   12   |
|       tmp_22_i_reg_951      |   12   |
|       tmp_23_i_reg_879      |    5   |
|       tmp_3_i_reg_1024      |    1   |
|        tmp_3_reg_1010       |   23   |
|       tmp_4_i_reg_933       |    1   |
|        tmp_8_reg_923        |   23   |
|      tmp_i_39_reg_1020      |    1   |
|        tmp_i_reg_867        |   64   |
+-----------------------------+--------+
|            Total            |   984  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------|------|------|------|--------||---------||---------|
|             Comp            |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------|------|------|------|--------||---------||---------|
|     grp_writeresp_fu_154    |  p0  |   2  |   1  |    2   |
|      grp_access_fu_184      |  p0  |   2  |   4  |    8   ||    9    |
|      grp_access_fu_196      |  p0  |   2  |   2  |    4   ||    9    |
|      grp_access_fu_211      |  p0  |   8  |   2  |   16   ||    41   |
|      grp_access_fu_211      |  p1  |   4  |  26  |   104  ||    15   |
|      grp_access_fu_232      |  p0  |   4  |  12  |   48   ||    21   |
|      grp_access_fu_251      |  p0  |   2  |   2  |    4   ||    9    |
|      grp_access_fu_271      |  p0  |   2  |   1  |    2   ||    9    |
|       p_Val2_4_reg_319      |  p0  |   2  |  32  |   64   ||    9    |
|       p_Val2_s_reg_342      |  p0  |   2  |  32  |   64   ||    9    |
| layerResult_V_gep_i_reg_365 |  p0  |   2  |  26  |   52   |
|-----------------------------|------|------|------|--------||---------||---------|
|            Total            |      |      |      |   368  || 19.8744 ||   131   |
|-----------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   12   |    -   |    0   |   742  |
|   Memory  |    0   |    -   |    -   |   52   |    2   |
|Multiplexer|    -   |    -   |   19   |    -   |   131  |
|  Register |    -   |    -   |    -   |   984  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |   12   |   19   |  1036  |   875  |
+-----------+--------+--------+--------+--------+--------+
