{
 "Files" : [
  {
   "Path" : "C:/Users/MuZhi/Documents/fpga_project/02_FPGA/src/audio_clock_regeneration_packet.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/MuZhi/Documents/fpga_project/02_FPGA/src/audio_info_frame.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/MuZhi/Documents/fpga_project/02_FPGA/src/audio_sample_packet.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/MuZhi/Documents/fpga_project/02_FPGA/src/auxiliary_video_information_info_frame.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/MuZhi/Documents/fpga_project/02_FPGA/src/gowin_clkdiv/gowin_clkdiv.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/MuZhi/Documents/fpga_project/02_FPGA/src/gowin_rpll/gowin_rpll.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/MuZhi/Documents/fpga_project/02_FPGA/src/hdmi.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/MuZhi/Documents/fpga_project/02_FPGA/src/packet_assembler.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/MuZhi/Documents/fpga_project/02_FPGA/src/packet_picker.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/MuZhi/Documents/fpga_project/02_FPGA/src/serializer.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/MuZhi/Documents/fpga_project/02_FPGA/src/source_product_description_info_frame.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/MuZhi/Documents/fpga_project/02_FPGA/src/tmds_channel.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/MuZhi/Documents/fpga_project/02_FPGA/top/top.sv",
   "Type" : "verilog"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 2000,
 "ResultFile" : "C:/Users/MuZhi/Documents/fpga_project/02_FPGA/impl/temp/rtl_parser.result",
 "Top" : "",
 "VerilogStd" : "sysv",
 "VhdlStd" : "vhdl_93"
}