Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Thu Aug 14 18:03:28 2025
| Host         : c019243 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file led_timing_summary_routed.rpt -pb led_timing_summary_routed.pb -rpx led_timing_summary_routed.rpx -warn_on_violation
| Design       : led
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   10          inf        0.000                      0                   10           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.248ns  (logic 5.157ns (50.317%)  route 5.092ns (49.683%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  SW_IBUF[3]_inst/O
                         net (fo=9, routed)           2.018     3.495    SW_IBUF[3]
    SLICE_X0Y90          LUT4 (Prop_lut4_I1_O)        0.124     3.619 r  seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.074     6.693    seg_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    10.248 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.248    seg[1]
    R10                                                               r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.098ns  (logic 5.358ns (53.057%)  route 4.740ns (46.943%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  SW_IBUF[3]_inst/O
                         net (fo=9, routed)           2.514     3.991    SW_IBUF[3]
    SLICE_X0Y100         LUT4 (Prop_lut4_I1_O)        0.152     4.143 r  LED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.226     6.369    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.728    10.098 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.098    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.039ns  (logic 5.381ns (53.605%)  route 4.658ns (46.395%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  SW_IBUF[3]_inst/O
                         net (fo=9, routed)           2.025     3.502    SW_IBUF[3]
    SLICE_X0Y90          LUT4 (Prop_lut4_I1_O)        0.152     3.654 r  seg_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           2.633     6.287    seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.752    10.039 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.039    seg[3]
    K13                                                               r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.033ns  (logic 5.384ns (53.662%)  route 4.649ns (46.338%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  SW_IBUF[3]_inst/O
                         net (fo=9, routed)           2.521     3.998    SW_IBUF[3]
    SLICE_X0Y100         LUT4 (Prop_lut4_I1_O)        0.152     4.150 r  LED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.128     6.278    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.755    10.033 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.033    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.598ns  (logic 5.371ns (55.959%)  route 4.227ns (44.041%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  SW_IBUF[3]_inst/O
                         net (fo=9, routed)           2.018     3.495    SW_IBUF[3]
    SLICE_X0Y90          LUT4 (Prop_lut4_I1_O)        0.152     3.647 r  seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.209     5.856    seg_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.742     9.598 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.598    seg[4]
    P15                                                               r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.461ns  (logic 5.178ns (54.734%)  route 4.282ns (45.266%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  SW_IBUF[3]_inst/O
                         net (fo=9, routed)           1.504     2.982    SW_IBUF[3]
    SLICE_X0Y84          LUT2 (Prop_lut2_I0_O)        0.124     3.106 r  seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.778     5.884    seg_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577     9.461 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.461    seg[0]
    T10                                                               r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.329ns  (logic 5.136ns (55.060%)  route 4.192ns (44.940%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  SW_IBUF[3]_inst/O
                         net (fo=9, routed)           2.521     3.998    SW_IBUF[3]
    SLICE_X0Y100         LUT4 (Prop_lut4_I1_O)        0.124     4.122 r  LED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.671     5.794    LED_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535     9.329 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.329    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.295ns  (logic 5.094ns (54.808%)  route 4.200ns (45.192%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 f  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  SW_IBUF[3]_inst/O
                         net (fo=9, routed)           2.514     3.991    SW_IBUF[3]
    SLICE_X0Y100         LUT4 (Prop_lut4_I2_O)        0.124     4.115 r  seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.686     5.802    seg_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493     9.295 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.295    seg[2]
    K16                                                               r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.223ns  (logic 5.368ns (58.206%)  route 3.855ns (41.794%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  SW_IBUF[3]_inst/O
                         net (fo=9, routed)           2.025     3.502    SW_IBUF[3]
    SLICE_X0Y90          LUT4 (Prop_lut4_I1_O)        0.152     3.654 r  seg_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           1.830     5.484    seg_OBUF[3]
    L18                  OBUF (Prop_obuf_I_O)         3.739     9.223 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.223    seg[6]
    L18                                                               r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.910ns  (logic 5.152ns (57.819%)  route 3.758ns (42.181%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  SW_IBUF[3]_inst/O
                         net (fo=9, routed)           2.025     3.502    SW_IBUF[3]
    SLICE_X0Y90          LUT4 (Prop_lut4_I1_O)        0.124     3.626 r  LED_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.733     5.359    LED_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.551     8.910 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.910    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.282ns  (logic 1.485ns (65.063%)  route 0.797ns (34.937%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[0]_inst/O
                         net (fo=8, routed)           0.446     0.691    SW_IBUF[0]
    SLICE_X0Y100         LUT4 (Prop_lut4_I3_O)        0.045     0.736 r  seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.351     1.088    seg_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     2.282 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.282    seg[2]
    K16                                                               r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.384ns  (logic 1.527ns (64.027%)  route 0.858ns (35.973%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[0]_inst/O
                         net (fo=8, routed)           0.516     0.761    SW_IBUF[0]
    SLICE_X0Y100         LUT4 (Prop_lut4_I2_O)        0.045     0.806 r  LED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.342     1.148    LED_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     2.384 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.384    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.418ns  (logic 1.544ns (63.837%)  route 0.874ns (36.163%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  SW_IBUF[1]_inst/O
                         net (fo=8, routed)           0.507     0.755    SW_IBUF[1]
    SLICE_X0Y90          LUT4 (Prop_lut4_I0_O)        0.045     0.800 r  LED_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.367     1.167    LED_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     2.418 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.418    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.507ns  (logic 1.590ns (63.394%)  route 0.918ns (36.606%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  SW_IBUF[1]_inst/O
                         net (fo=8, routed)           0.507     0.755    SW_IBUF[1]
    SLICE_X0Y90          LUT4 (Prop_lut4_I2_O)        0.042     0.797 r  seg_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           0.411     1.207    seg_OBUF[3]
    L18                  OBUF (Prop_obuf_I_O)         1.300     2.507 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.507    seg[6]
    L18                                                               r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.581ns  (logic 1.579ns (61.177%)  route 1.002ns (38.823%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[0]_inst/O
                         net (fo=8, routed)           0.446     0.691    SW_IBUF[0]
    SLICE_X0Y100         LUT4 (Prop_lut4_I2_O)        0.045     0.736 r  LED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.556     1.292    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.288     2.581 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.581    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.649ns  (logic 1.607ns (60.655%)  route 1.042ns (39.345%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[0]_inst/O
                         net (fo=8, routed)           0.516     0.761    SW_IBUF[0]
    SLICE_X0Y100         LUT4 (Prop_lut4_I2_O)        0.046     0.807 r  LED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.527     1.334    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.315     2.649 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.649    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.704ns  (logic 1.592ns (58.866%)  route 1.112ns (41.134%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  SW_IBUF[1]_inst/O
                         net (fo=8, routed)           0.496     0.744    SW_IBUF[1]
    SLICE_X0Y90          LUT4 (Prop_lut4_I2_O)        0.043     0.787 r  seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.616     1.403    seg_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.301     2.704 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.704    seg[4]
    P15                                                               r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.817ns  (logic 1.575ns (55.931%)  route 1.241ns (44.069%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 f  SW_IBUF[2]_inst/O
                         net (fo=9, routed)           0.431     0.684    SW_IBUF[2]
    SLICE_X0Y84          LUT2 (Prop_lut2_I1_O)        0.045     0.729 r  seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.810     1.539    seg_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         1.277     2.817 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.817    seg[0]
    T10                                                               r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.859ns  (logic 1.602ns (56.043%)  route 1.257ns (43.957%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  SW_IBUF[1]_inst/O
                         net (fo=8, routed)           0.507     0.755    SW_IBUF[1]
    SLICE_X0Y90          LUT4 (Prop_lut4_I2_O)        0.042     0.797 r  seg_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           0.750     1.546    seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.313     2.859 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.859    seg[3]
    K13                                                               r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.967ns  (logic 1.549ns (52.199%)  route 1.418ns (47.801%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  SW_IBUF[1]_inst/O
                         net (fo=8, routed)           0.496     0.744    SW_IBUF[1]
    SLICE_X0Y90          LUT4 (Prop_lut4_I2_O)        0.045     0.789 r  seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.922     1.710    seg_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         1.256     2.967 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.967    seg[1]
    R10                                                               r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------





