INFO: [VRFC 10-2263] Analyzing Verilog file "/home/riscv/Documents/RISCVProj/RV32ISingleCycleProcessor/RV32ISingleCycleProcessor.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/riscv/Documents/RISCVProj/RV32ISingleCycleProcessor/RV32ISingleCycleProcessor.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
WARNING: [VRFC 10-8370] keyword 'unsigned' is not allowed here in this mode of Verilog [/home/riscv/Documents/RISCVProj/RV32ISingleCycleProcessor/RV32ISingleCycleProcessor.srcs/sources_1/new/alu.v:11]
WARNING: [VRFC 10-8370] keyword 'unsigned' is not allowed here in this mode of Verilog [/home/riscv/Documents/RISCVProj/RV32ISingleCycleProcessor/RV32ISingleCycleProcessor.srcs/sources_1/new/alu.v:12]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/riscv/Documents/RISCVProj/RV32ISingleCycleProcessor/RV32ISingleCycleProcessor.srcs/sources_1/new/alu_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/riscv/Documents/RISCVProj/RV32ISingleCycleProcessor/RV32ISingleCycleProcessor.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/riscv/Documents/RISCVProj/RV32ISingleCycleProcessor/RV32ISingleCycleProcessor.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/riscv/Documents/RISCVProj/RV32ISingleCycleProcessor/RV32ISingleCycleProcessor.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/riscv/Documents/RISCVProj/RV32ISingleCycleProcessor/RV32ISingleCycleProcessor.srcs/sources_1/new/imm_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/riscv/Documents/RISCVProj/RV32ISingleCycleProcessor/RV32ISingleCycleProcessor.srcs/sources_1/new/instr_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/riscv/Documents/RISCVProj/RV32ISingleCycleProcessor/RV32ISingleCycleProcessor.srcs/sources_1/new/main_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/riscv/Documents/RISCVProj/RV32ISingleCycleProcessor/RV32ISingleCycleProcessor.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/riscv/Documents/RISCVProj/RV32ISingleCycleProcessor/RV32ISingleCycleProcessor.srcs/sources_1/new/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/riscv/Documents/RISCVProj/RV32ISingleCycleProcessor/RV32ISingleCycleProcessor.srcs/sources_1/new/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/riscv/Documents/RISCVProj/RV32ISingleCycleProcessor/RV32ISingleCycleProcessor.srcs/sources_1/new/reset_ff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reset_ff
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/riscv/Documents/RISCVProj/RV32ISingleCycleProcessor/RV32ISingleCycleProcessor.srcs/sources_1/new/riscv32i_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv32i_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/riscv/Documents/RISCVProj/RV32ISingleCycleProcessor/RV32ISingleCycleProcessor.srcs/sources_1/new/riscv_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/riscv/Documents/RISCVProj/RV32ISingleCycleProcessor/RV32ISingleCycleProcessor.srcs/sim_1/new/riscv32i_cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv32i_cpu_tb
