#Build: Fabric Compiler 2020.3, Build 62942, Sep 29 13:34 2020
#Install: C:\pango\PDS_2020.3\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.19045
#Hostname: QA3JPRE
Generated by Fabric Compiler (version 2020.3 build 62942) at Fri Jul  5 01:41:29 2024
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from pnr DB.
Start Report Post-PnR timing.
Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3003: The timing arc 'I3->F' of 'gopMUX4TO1|devAMUX|"LUT5M"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf2/clk_out/Q[0]_Inferred'  from 'divadf2/clk_out_ce_mux[0]/gateop/I3' to: 'divadf2/clk_out_ce_mux[0]/gateop/F'
C: STA-3003: The timing arc 'L0->Z' of 'gopLUT5|devAL_S' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf2/clk_out/Q[0]_Inferred'  from 'trans/N36[0]_2/gateop_perm/L0' to: 'trans/N36[0]_2/gateop_perm/Z'
C: STA-3003: The timing arc 'I3->F' of 'gopMUX4TO1|devAMUX|"LUT5M"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf2/clk_out/Q[0]_Inferred'  from 'divadf2/clk_out_ce_mux[0]/gateop/I3' to: 'divadf2/clk_out_ce_mux[0]/gateop/F'
C: STA-3003: The timing arc 'L0->Z' of 'gopLUT5|devAL_S' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf2/clk_out/Q[0]_Inferred'  from 'trans/N36[0]_2/gateop_perm/L0' to: 'trans/N36[0]_2/gateop_perm/Z'
C: STA-3003: The timing arc 'I3->F' of 'gopMUX4TO1|devAMUX|"LUT5M"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf2/clk_out/Q[0]_Inferred'  from 'divadf2/clk_out_ce_mux[0]/gateop/I3' to: 'divadf2/clk_out_ce_mux[0]/gateop/F'
C: STA-3003: The timing arc 'L0->Z' of 'gopLUT5|devAL_S' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf2/clk_out/Q[0]_Inferred'  from 'trans/N36[0]_2/gateop_perm/L0' to: 'trans/N36[0]_2/gateop_perm/Z'
C: STA-3003: The timing arc 'I3->F' of 'gopMUX4TO1|devAMUX|"LUT5M"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf2/clk_out/Q[0]_Inferred'  from 'divadf2/clk_out_ce_mux[0]/gateop/I3' to: 'divadf2/clk_out_ce_mux[0]/gateop/F'
C: STA-3003: The timing arc 'L0->Z' of 'gopLUT5|devAL_S' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf2/clk_out/Q[0]_Inferred'  from 'trans/N36[0]_2/gateop_perm/L0' to: 'trans/N36[0]_2/gateop_perm/Z'
C: STA-3003: The timing arc 'I3->F' of 'gopMUX4TO1|devAMUX|"LUT5M"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf2/clk_out/Q[0]_Inferred'  from 'divadf2/clk_out_ce_mux[0]/gateop/I3' to: 'divadf2/clk_out_ce_mux[0]/gateop/F'
C: STA-3003: The timing arc 'L0->Z' of 'gopLUT5|devAL_S' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf2/clk_out/Q[0]_Inferred'  from 'trans/N36[0]_2/gateop_perm/L0' to: 'trans/N36[0]_2/gateop_perm/Z'
C: STA-3003: The timing arc 'I3->F' of 'gopMUX4TO1|devAMUX|"LUT5M"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf2/clk_out/Q[0]_Inferred'  from 'divadf2/clk_out_ce_mux[0]/gateop/I3' to: 'divadf2/clk_out_ce_mux[0]/gateop/F'
C: STA-3003: The timing arc 'L0->Z' of 'gopLUT5|devAL_S' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf2/clk_out/Q[0]_Inferred'  from 'trans/N36[0]_2/gateop_perm/L0' to: 'trans/N36[0]_2/gateop_perm/Z'
C: STA-3003: The timing arc 'I3->F' of 'gopMUX4TO1|devAMUX|"LUT5M"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf2/clk_out/Q[0]_Inferred'  from 'divadf2/clk_out_ce_mux[0]/gateop/I3' to: 'divadf2/clk_out_ce_mux[0]/gateop/F'
C: STA-3003: The timing arc 'L0->Z' of 'gopLUT5|devAL_S' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf2/clk_out/Q[0]_Inferred'  from 'trans/N36[0]_2/gateop_perm/L0' to: 'trans/N36[0]_2/gateop_perm/Z'
C: STA-3003: The timing arc 'I3->F' of 'gopMUX4TO1|devAMUX|"LUT5M"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf2/clk_out/Q[0]_Inferred'  from 'divadf2/clk_out_ce_mux[0]/gateop/I3' to: 'divadf2/clk_out_ce_mux[0]/gateop/F'
C: STA-3003: The timing arc 'L0->Z' of 'gopLUT5|devAL_S' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf2/clk_out/Q[0]_Inferred'  from 'trans/N36[0]_2/gateop_perm/L0' to: 'trans/N36[0]_2/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devAL_S' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'ad_delay/EN/Q[0]_Inferred'  from 'trans/N36[0]_2/gateop_perm/L3' to: 'trans/N36[0]_2/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devAL_S' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'ad_delay/EN/Q[0]_Inferred'  from 'trans/N36[0]_2/gateop_perm/L3' to: 'trans/N36[0]_2/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devAL_S' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'ad_delay/EN/Q[0]_Inferred'  from 'trans/N36[0]_2/gateop_perm/L3' to: 'trans/N36[0]_2/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devAL_S' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'ad_delay/EN/Q[0]_Inferred'  from 'trans/N36[0]_2/gateop_perm/L3' to: 'trans/N36[0]_2/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devAL_S' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'ad_delay/EN/Q[0]_Inferred'  from 'trans/N36[0]_2/gateop_perm/L3' to: 'trans/N36[0]_2/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devAL_S' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'ad_delay/EN/Q[0]_Inferred'  from 'trans/N36[0]_2/gateop_perm/L3' to: 'trans/N36[0]_2/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devAL_S' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'ad_delay/EN/Q[0]_Inferred'  from 'trans/N36[0]_2/gateop_perm/L3' to: 'trans/N36[0]_2/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devAL_S' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'ad_delay/EN/Q[0]_Inferred'  from 'trans/N36[0]_2/gateop_perm/L3' to: 'trans/N36[0]_2/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf/clk_out/Q[0]_Inferred'  from 'divadf/clk_out_ce_mux[0]/gateop_perm/L1' to: 'divadf/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devAL_S' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf/clk_out/Q[0]_Inferred'  from 'trans/N36[0]_2/gateop_perm/L1' to: 'trans/N36[0]_2/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf/clk_out/Q[0]_Inferred'  from 'divadf/clk_out_ce_mux[0]/gateop_perm/L1' to: 'divadf/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devAL_S' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf/clk_out/Q[0]_Inferred'  from 'trans/N36[0]_2/gateop_perm/L1' to: 'trans/N36[0]_2/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf/clk_out/Q[0]_Inferred'  from 'divadf/clk_out_ce_mux[0]/gateop_perm/L1' to: 'divadf/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devAL_S' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf/clk_out/Q[0]_Inferred'  from 'trans/N36[0]_2/gateop_perm/L1' to: 'trans/N36[0]_2/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf/clk_out/Q[0]_Inferred'  from 'divadf/clk_out_ce_mux[0]/gateop_perm/L1' to: 'divadf/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devAL_S' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf/clk_out/Q[0]_Inferred'  from 'trans/N36[0]_2/gateop_perm/L1' to: 'trans/N36[0]_2/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf/clk_out/Q[0]_Inferred'  from 'divadf/clk_out_ce_mux[0]/gateop_perm/L1' to: 'divadf/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devAL_S' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf/clk_out/Q[0]_Inferred'  from 'trans/N36[0]_2/gateop_perm/L1' to: 'trans/N36[0]_2/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf/clk_out/Q[0]_Inferred'  from 'divadf/clk_out_ce_mux[0]/gateop_perm/L1' to: 'divadf/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devAL_S' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf/clk_out/Q[0]_Inferred'  from 'trans/N36[0]_2/gateop_perm/L1' to: 'trans/N36[0]_2/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf/clk_out/Q[0]_Inferred'  from 'divadf/clk_out_ce_mux[0]/gateop_perm/L1' to: 'divadf/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devAL_S' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf/clk_out/Q[0]_Inferred'  from 'trans/N36[0]_2/gateop_perm/L1' to: 'trans/N36[0]_2/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf/clk_out/Q[0]_Inferred'  from 'divadf/clk_out_ce_mux[0]/gateop_perm/L1' to: 'divadf/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devAL_S' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf/clk_out/Q[0]_Inferred'  from 'trans/N36[0]_2/gateop_perm/L1' to: 'trans/N36[0]_2/gateop_perm/Z'
C: STA-3003: The timing arc 'I11->Cout' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH6"|"ARITH6"|"FX"|"FX"|"LOCAL"|"LOCAL"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[1]/opit_0_inv_A2Q21/I11' to: 'f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Cout'
C: STA-3003: The timing arc 'Cin->Cout' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"LOCAL"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Cout'
C: STA-3003: The timing arc 'Cin->Cout' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Cout'
C: STA-3003: The timing arc 'Cin->Cout' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Cout'
C: STA-3003: The timing arc 'Cin->Cout' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Cout'
C: STA-3003: The timing arc 'Cin->Cout' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Cout'
C: STA-3003: The timing arc 'Cin->Cout' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Cout'
C: STA-3003: The timing arc 'Cin->Cout' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Cout'
C: STA-3003: The timing arc 'Cin->Cout' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Cout'
C: STA-3003: The timing arc 'Cin->Cout' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Cout'
C: STA-3003: The timing arc 'Cin->Cout' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[21]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[21]/opit_0_inv_A2Q21/Cout'
C: STA-3003: The timing arc 'Cin->Cout' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[23]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[23]/opit_0_inv_A2Q21/Cout'
C: STA-3003: The timing arc 'Cin->Cout' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[25]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[25]/opit_0_inv_A2Q21/Cout'
C: STA-3003: The timing arc 'Cin->Cout' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Cout'
C: STA-3003: The timing arc 'Cin->Cout' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[29]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[29]/opit_0_inv_A2Q21/Cout'
C: STA-3003: The timing arc 'Cin->Cout' of 'gopAQ|devCLCQ|"TRUE"|"ARITH"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[30]/opit_0_inv_AQ/Cin' to: 'f_measure/cnt_fx[30]/opit_0_inv_AQ/Cout'
C: STA-3003: The timing arc 'Cin->Y' of 'gopAQ|devCLCQ|"TRUE"|"ARITH"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[30]/opit_0_inv_AQ/Cin' to: 'f_measure/cnt_fx[30]/opit_0_inv_AQ/Y'
C: STA-3003: The timing arc 'Cin->Y1' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[29]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[29]/opit_0_inv_A2Q21/Y1'
C: STA-3003: The timing arc 'Cin->Y0' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[29]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[29]/opit_0_inv_A2Q21/Y0'
C: STA-3003: The timing arc 'Cin->Y1' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Y1'
C: STA-3003: The timing arc 'Cin->Y0' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Y0'
C: STA-3003: The timing arc 'Cin->Y1' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[25]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[25]/opit_0_inv_A2Q21/Y1'
C: STA-3003: The timing arc 'Cin->Y0' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[25]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[25]/opit_0_inv_A2Q21/Y0'
C: STA-3003: The timing arc 'Cin->Y1' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[23]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[23]/opit_0_inv_A2Q21/Y1'
C: STA-3003: The timing arc 'Cin->Y0' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[23]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[23]/opit_0_inv_A2Q21/Y0'
C: STA-3003: The timing arc 'Cin->Y1' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[21]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[21]/opit_0_inv_A2Q21/Y1'
C: STA-3003: The timing arc 'Cin->Y0' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[21]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[21]/opit_0_inv_A2Q21/Y0'
C: STA-3003: The timing arc 'Cin->Y1' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Y1'
C: STA-3003: The timing arc 'Cin->Y0' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Y0'
C: STA-3003: The timing arc 'Cin->Y1' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Y1'
C: STA-3003: The timing arc 'Cin->Y0' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Y0'
C: STA-3003: The timing arc 'Cin->Y1' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Y1'
C: STA-3003: The timing arc 'Cin->Y0' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Y0'
C: STA-3003: The timing arc 'Cin->Y1' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Y1'
C: STA-3003: The timing arc 'Cin->Y0' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Y0'
C: STA-3003: The timing arc 'Cin->Y1' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Y1'
C: STA-3003: The timing arc 'Cin->Y0' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Y0'
C: STA-3003: The timing arc 'Cin->Y1' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Y1'
C: STA-3003: The timing arc 'Cin->Y0' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Y0'
C: STA-3003: The timing arc 'Cin->Y1' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Y1'
C: STA-3003: The timing arc 'Cin->Y0' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Y0'
C: STA-3003: The timing arc 'Cin->Y1' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Y1'
C: STA-3003: The timing arc 'Cin->Y0' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Y0'
C: STA-3003: The timing arc 'Cin->Y1' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"LOCAL"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Y1'
C: STA-3003: The timing arc 'Cin->Y0' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"LOCAL"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Y0'
C: STA-3003: The timing arc 'I11->Y1' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH6"|"ARITH6"|"FX"|"FX"|"LOCAL"|"LOCAL"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[1]/opit_0_inv_A2Q21/I11' to: 'f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Y1'
C: STA-3003: The timing arc 'I01->Cout' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH6"|"ARITH6"|"FX"|"FX"|"LOCAL"|"LOCAL"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[1]/opit_0_inv_A2Q21/I01' to: 'f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Cout'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3003: The timing arc 'I01->Y0' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH6"|"ARITH6"|"FX"|"FX"|"LOCAL"|"LOCAL"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[1]/opit_0_inv_A2Q21/I01' to: 'f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Y0'
C: STA-3003: The timing arc 'I03->Cout' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"LOCAL"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[3]/opit_0_inv_A2Q21/I03' to: 'f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Cout'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3003: The timing arc 'I03->Y1' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"LOCAL"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[3]/opit_0_inv_A2Q21/I03' to: 'f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Y1'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3003: The timing arc 'I03->Y0' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"LOCAL"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[3]/opit_0_inv_A2Q21/I03' to: 'f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Y0'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Y0 from different propagation path.
C: STA-3003: The timing arc 'I13->Cout' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"LOCAL"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[3]/opit_0_inv_A2Q21/I13' to: 'f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Cout'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3003: The timing arc 'I13->Y1' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"LOCAL"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[3]/opit_0_inv_A2Q21/I13' to: 'f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Y1'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3003: The timing arc 'I03->Cout' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[5]/opit_0_inv_A2Q21/I03' to: 'f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Cout'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3003: The timing arc 'I03->Y1' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[5]/opit_0_inv_A2Q21/I03' to: 'f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Y1'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3003: The timing arc 'I03->Y0' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[5]/opit_0_inv_A2Q21/I03' to: 'f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Y0'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Y0 from different propagation path.
C: STA-3003: The timing arc 'I13->Cout' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[5]/opit_0_inv_A2Q21/I13' to: 'f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Cout'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3003: The timing arc 'I13->Y1' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[5]/opit_0_inv_A2Q21/I13' to: 'f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Y1'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3003: The timing arc 'I03->Cout' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[7]/opit_0_inv_A2Q21/I03' to: 'f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Cout'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3003: The timing arc 'I03->Y1' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[7]/opit_0_inv_A2Q21/I03' to: 'f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Y1'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Y0 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Y0 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Y0 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Y0 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Y0 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Y0 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Y0 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[21]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[21]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[21]/opit_0_inv_A2Q21/Y0 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[21]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[21]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[23]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[23]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[23]/opit_0_inv_A2Q21/Y0 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[23]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[23]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[25]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[25]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[25]/opit_0_inv_A2Q21/Y0 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[25]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[25]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Y0 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[29]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[29]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[29]/opit_0_inv_A2Q21/Y0 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[29]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[29]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[30]/opit_0_inv_AQ/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[30]/opit_0_inv_AQ/Y from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Y0 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Y0 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Y0 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Y0 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Y0 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Cout from different propagation path.
Check timing ...
C: STA-3011: Clock pin 'ad_delay/EN/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[1]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[3]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[5]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[7]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[9]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[11]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[13]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[15]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[17]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[19]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[21]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[23]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[25]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[27]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[29]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[31]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[33]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[35]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[37]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[39]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[41]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[43]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[45]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[47]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[49]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[51]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[53]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[55]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[57]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[59]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[61]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[63]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'csget/spi_cs_r0/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'csget/spi_cs_r1/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf/clk_out/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf/cnt[1]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf/cnt[3]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf/cnt[5]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf/cnt[7]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf/cnt[9]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf/cnt[11]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf/cnt[13]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf/cnt[15]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf/cnt[17]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf/cnt[19]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf/cnt[21]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf/cnt[23]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf/cnt[25]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf/cnt[27]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf/cnt[29]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf/cnt[31]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf2/clk_out/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf2/cnt[0]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf2/cnt[1]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf2/cnt[2]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf2/cnt[3]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf2/cnt[4]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf2/cnt[5]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf2/cnt[6]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf2/cnt[7]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf2/cnt[8]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf2/cnt[9]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[1]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[3]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[5]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[7]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[9]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[11]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[13]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[15]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[17]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[19]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[21]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[23]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[25]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[27]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[29]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[31]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/gate/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_rempty/opit_0_inv_A2Q1/CLK' (gopA2Q1.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rbin[1]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rbin[5]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rbin[7]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rbin[9]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rbin[11]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[0]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[1]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[2]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[3]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[4]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[5]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[6]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[7]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[8]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[9]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[10]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[11]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[3]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[4]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[5]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[6]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[7]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[8]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[9]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[10]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[11]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[12]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[13]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[14]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[3]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[4]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[5]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[6]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[7]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[8]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[9]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[10]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[11]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[12]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[13]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[14]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]' (gopDRM.CLKB[0]) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]' (gopDRM.CLKB[0]) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]' (gopDRM.CLKB[0]) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]' (gopDRM.CLKB[0]) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]' (gopDRM.CLKB[0]) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]' (gopDRM.CLKB[0]) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]' (gopDRM.CLKB[0]) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]' (gopDRM.CLKB[0]) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[0]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[1]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[2]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[3]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[4]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[5]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[6]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[7]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[8]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[9]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[10]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[11]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[12]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[13]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[14]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[15]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[16]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[17]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[18]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[19]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[20]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[21]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[22]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[23]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[24]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[25]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[26]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[27]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[28]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[29]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[30]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[31]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[32]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[33]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[34]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[35]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[36]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[37]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[38]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[39]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[40]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[41]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[42]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[43]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[44]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[45]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[46]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[47]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[48]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[49]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[50]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[51]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[52]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[53]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[54]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[55]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[56]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[57]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[58]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[59]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[60]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[61]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[62]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[63]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/wr_flag_ce/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/wr_flag_cp/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/wr_flag_sel/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/fifo_rd_rst/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/flag/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/num[0]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/num[1]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/num[2]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/num[3]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/num[4]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/num[5]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/num[6]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/num[7]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/num[8]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/cnt[1]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/cnt[3]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/cnt[5]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/cnt[7]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/cnt[9]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/flag_f/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[0]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[1]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[2]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[3]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[4]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[5]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[6]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[7]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[8]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[9]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[10]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[11]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[12]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[13]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[14]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[15]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[16]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[17]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[18]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[19]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[20]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[21]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[22]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[23]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[24]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[25]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[26]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[27]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[28]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[29]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[30]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[31]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[32]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[33]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[34]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[35]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[36]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[37]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[38]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[39]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[40]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[41]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[42]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[43]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[44]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[45]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[46]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[47]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[48]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[49]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[50]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[51]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[52]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[53]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[54]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[55]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[56]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[57]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[58]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[59]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[60]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[61]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[62]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[63]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'spi_slave/cnt_txbit[1]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'spi_slave/cnt_txbit[3]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'spi_slave/cnt_txbit[5]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'spi_slave/cnt_txbit[7]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'spi_slave/spi_miso/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'spi_slave/spi_sync[0]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'spi_slave/spi_sync[1]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'spi_slave/tx_flag/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'LEDTEST' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'adc_clk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'adc_clk2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'adc_data_reve[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'adc_data_reve[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'adc_data_reve[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'adc_data_reve[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'miso_o' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'test' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'uart_tx' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'adc_data1[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cs_n_i' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fifo_rst_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'mosi_i' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sclk_i' is not constrained, it is treated as combinational input.
Begin dump timing report
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.3 <build 62942>)
| Date         : Fri Jul  5 01:41:34 2024
| Design       : top
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 divadf2/clk_out/Q[0]_Inferred
                          1000.000     {0 500}        Declared                70           3  {divadf2/clk_out/opit_0_inv/Q}
 ad_delay/EN/Q[0]_Inferred
                          1000.000     {0 500}        Declared                70           3  {ad_delay/EN/opit_0_inv/Q}
 divadf/clk_out/Q[0]_Inferred
                          1000.000     {0 500}        Declared                70           3  {divadf/clk_out/opit_0_inv/Q}
 clk_fx_Inferred          1000.000     {0 500}        Declared                16           0  {clk_fx}
 f_measure/gate/Q[0]_Inferred
                          1000.000     {0 500}        Declared                31           0  {f_measure/gate/opit_0_inv/Q}
 sys_clk_Inferred         1000.000     {0 500}        Declared                 2           1  {sys_clk}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               divadf2/clk_out/Q[0]_Inferred           
 Inferred_clock_group_0        asynchronous               ad_delay/EN/Q[0]_Inferred               
 Inferred_clock_group_1        asynchronous               divadf/clk_out/Q[0]_Inferred            
 Inferred_clock_group_2        asynchronous               clk_fx_Inferred                         
 Inferred_clock_group_3        asynchronous               f_measure/gate/Q[0]_Inferred            
 Inferred_clock_group_6        asynchronous               sys_clk_Inferred                        
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 divadf2/clk_out/Q[0]_Inferred
                              1.000 MHz     186.254 MHz       1000.000          5.369        994.631
 ad_delay/EN/Q[0]_Inferred
                              1.000 MHz     186.254 MHz       1000.000          5.369        994.631
 divadf/clk_out/Q[0]_Inferred
                              1.000 MHz     186.254 MHz       1000.000          5.369        994.631
 clk_fx_Inferred              1.000 MHz     434.972 MHz       1000.000          2.299        997.701
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 divadf2/clk_out/Q[0]_Inferred
                        divadf2/clk_out/Q[0]_Inferred
                                                   994.631       0.000              0            253
 ad_delay/EN/Q[0]_Inferred
                        ad_delay/EN/Q[0]_Inferred
                                                   994.631       0.000              0            253
 divadf/clk_out/Q[0]_Inferred
                        divadf/clk_out/Q[0]_Inferred
                                                   994.631       0.000              0            253
 clk_fx_Inferred        clk_fx_Inferred            997.701       0.000              0             47
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 divadf2/clk_out/Q[0]_Inferred
                        divadf2/clk_out/Q[0]_Inferred
                                                     0.015       0.000              0            253
 ad_delay/EN/Q[0]_Inferred
                        ad_delay/EN/Q[0]_Inferred
                                                     0.015       0.000              0            253
 divadf/clk_out/Q[0]_Inferred
                        divadf/clk_out/Q[0]_Inferred
                                                     0.015       0.000              0            253
 clk_fx_Inferred        clk_fx_Inferred              0.492       0.000              0             47
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 divadf2/clk_out/Q[0]_Inferred                     498.699       0.000              0             70
 ad_delay/EN/Q[0]_Inferred                         498.551       0.000              0             70
 divadf/clk_out/Q[0]_Inferred                      498.667       0.000              0             70
 clk_fx_Inferred                                   499.496       0.000              0             16
 f_measure/gate/Q[0]_Inferred                      499.073       0.000              0             31
 sys_clk_Inferred                                  499.291       0.000              0              2
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 divadf2/clk_out/Q[0]_Inferred
                        divadf2/clk_out/Q[0]_Inferred
                                                   995.639       0.000              0            253
 ad_delay/EN/Q[0]_Inferred
                        ad_delay/EN/Q[0]_Inferred
                                                   995.639       0.000              0            253
 divadf/clk_out/Q[0]_Inferred
                        divadf/clk_out/Q[0]_Inferred
                                                   995.639       0.000              0            253
 clk_fx_Inferred        clk_fx_Inferred            998.050       0.000              0             47
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 divadf2/clk_out/Q[0]_Inferred
                        divadf2/clk_out/Q[0]_Inferred
                                                     0.060       0.000              0            253
 ad_delay/EN/Q[0]_Inferred
                        ad_delay/EN/Q[0]_Inferred
                                                     0.060       0.000              0            253
 divadf/clk_out/Q[0]_Inferred
                        divadf/clk_out/Q[0]_Inferred
                                                     0.060       0.000              0            253
 clk_fx_Inferred        clk_fx_Inferred              0.418       0.000              0             47
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 divadf2/clk_out/Q[0]_Inferred                     499.264       0.000              0             70
 ad_delay/EN/Q[0]_Inferred                         499.310       0.000              0             70
 divadf/clk_out/Q[0]_Inferred                      499.281       0.000              0             70
 clk_fx_Inferred                                   499.668       0.000              0             16
 f_measure/gate/Q[0]_Inferred                      499.570       0.000              0             31
 sys_clk_Inferred                                  499.659       0.000              0              2
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/L4
Path Group  : divadf2/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.471
  Launch Clock Delay      :  2.957
  Clock Pessimism Removal :  0.486

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf2/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_138_257/Q0                                         0.000       0.000 r       divadf2/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.449       0.449         ad_clk_3         
 CLMS_134_249/Y0                   td                    0.214       0.663 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=73)       2.294       2.957         _N2176           
 CLMA_46_200/CLK                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/CLK

 CLMA_46_200/Q0                    tco                   0.261       3.218 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/Q
                                   net (fanout=32)       0.613       3.831         fifo/wr_full     
 CLMS_46_205/Y0                    td                    0.282       4.113 r       fifo/N12_3/gateop_perm/Z
                                   net (fanout=2)        0.419       4.532         fifo/_N2756      
                                                         0.276       4.808 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.808         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1619
 CLMA_50_205/COUT                  td                    0.097       4.905 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.905         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1621
                                                         0.060       4.965 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.965         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1623
 CLMA_50_209/COUT                  td                    0.097       5.062 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.062         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1625
                                                         0.060       5.122 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.122         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1627
 CLMA_50_213/COUT                  td                    0.097       5.219 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.219         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1629
 CLMA_50_217/Y1                    td                    0.381       5.600 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[13]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.749       6.349         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2 [13]
 CLMA_54_192/Y0                    td                    0.214       6.563 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N3[13]/gateop_perm/Z
                                   net (fanout=1)        0.589       7.152         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wwptr [13]
 CLMA_54_208/Y2                    td                    0.407       7.559 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N183.eq_6/gateop_perm/Y
                                   net (fanout=1)        0.587       8.146         _N38             
 CLMA_46_200/A4                                                            r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   8.146         Logic Levels: 7  
                                                                                   Logic: 2.232ns(43.014%), Route: 2.957ns(56.986%)
----------------------------------------------------------------------------------------------------

 Clock divadf2/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_138_257/Q0                                         0.000    1000.000 r       divadf2/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.344    1000.344         ad_clk_3         
 CLMS_134_249/Y0                   td                    0.180    1000.524 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=73)       1.947    1002.471         _N2176           
 CLMA_46_200/CLK                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.486    1002.957                          
 clock uncertainty                                      -0.050    1002.907                          

 Setup time                                             -0.130    1002.777                          

 Data required time                                               1002.777                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.777                          
 Data arrival time                                                  -8.146                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.631                          
====================================================================================================

====================================================================================================

Startpoint  : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[9]/opit_0_inv_L5Q_perm/L3
Path Group  : divadf2/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.552  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.112
  Launch Clock Delay      :  2.957
  Clock Pessimism Removal :  0.293

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf2/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_138_257/Q0                                         0.000       0.000 r       divadf2/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.449       0.449         ad_clk_3         
 CLMS_134_249/Y0                   td                    0.214       0.663 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=73)       2.294       2.957         _N2176           
 CLMA_46_200/CLK                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/CLK

 CLMA_46_200/Q0                    tco                   0.261       3.218 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/Q
                                   net (fanout=32)       0.613       3.831         fifo/wr_full     
 CLMS_46_205/Y0                    td                    0.282       4.113 r       fifo/N12_3/gateop_perm/Z
                                   net (fanout=2)        0.419       4.532         fifo/_N2756      
                                                         0.276       4.808 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.808         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1619
 CLMA_50_205/COUT                  td                    0.097       4.905 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.905         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1621
                                                         0.060       4.965 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.965         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1623
 CLMA_50_209/COUT                  td                    0.097       5.062 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.062         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1625
 CLMA_50_213/Y1                    td                    0.381       5.443 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.773       6.216         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2 [9]
 CLMA_50_240/A3                                                            r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[9]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   6.216         Logic Levels: 4  
                                                                                   Logic: 1.454ns(44.615%), Route: 1.805ns(55.385%)
----------------------------------------------------------------------------------------------------

 Clock divadf2/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_138_257/Q0                                         0.000    1000.000 r       divadf2/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.344    1000.344         ad_clk_3         
 CLMS_134_249/Y0                   td                    0.180    1000.524 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=73)       1.588    1002.112         _N2176           
 CLMA_50_240/CLK                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[9]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.293    1002.405                          
 clock uncertainty                                      -0.050    1002.355                          

 Setup time                                             -0.349    1002.006                          

 Data required time                                               1002.006                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.006                          
 Data arrival time                                                  -6.216                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.790                          
====================================================================================================

====================================================================================================

Startpoint  : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[7]/opit_0_inv_L5Q_perm/L1
Path Group  : divadf2/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.552  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.112
  Launch Clock Delay      :  2.957
  Clock Pessimism Removal :  0.293

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf2/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_138_257/Q0                                         0.000       0.000 r       divadf2/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.449       0.449         ad_clk_3         
 CLMS_134_249/Y0                   td                    0.214       0.663 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=73)       2.294       2.957         _N2176           
 CLMA_46_200/CLK                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/CLK

 CLMA_46_200/Q0                    tco                   0.261       3.218 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/Q
                                   net (fanout=32)       0.613       3.831         fifo/wr_full     
 CLMS_46_205/Y0                    td                    0.282       4.113 r       fifo/N12_3/gateop_perm/Z
                                   net (fanout=2)        0.419       4.532         fifo/_N2756      
                                                         0.276       4.808 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.808         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1619
 CLMA_50_205/COUT                  td                    0.097       4.905 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.905         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1621
                                                         0.060       4.965 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.965         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1623
 CLMA_50_209/Y3                    td                    0.380       5.345 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.920       6.265         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2 [7]
 CLMA_50_240/C1                                                            r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[7]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   6.265         Logic Levels: 3  
                                                                                   Logic: 1.356ns(40.992%), Route: 1.952ns(59.008%)
----------------------------------------------------------------------------------------------------

 Clock divadf2/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_138_257/Q0                                         0.000    1000.000 r       divadf2/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.344    1000.344         ad_clk_3         
 CLMS_134_249/Y0                   td                    0.180    1000.524 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=73)       1.588    1002.112         _N2176           
 CLMA_50_240/CLK                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.293    1002.405                          
 clock uncertainty                                      -0.050    1002.355                          

 Setup time                                             -0.251    1002.104                          

 Data required time                                               1002.104                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.104                          
 Data arrival time                                                  -6.265                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.839                          
====================================================================================================

====================================================================================================

Startpoint  : adget/data_reg[3]/opit_0_inv/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/DA0[0]
Path Group  : divadf2/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.394  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.984
  Launch Clock Delay      :  2.451
  Clock Pessimism Removal :  -0.139

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf2/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_138_257/Q0                                         0.000       0.000 r       divadf2/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.344       0.344         ad_clk_3         
 CLMS_134_249/Y0                   td                    0.180       0.524 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=73)       1.927       2.451         _N2176           
 CLMA_70_160/CLK                                                           r       adget/data_reg[3]/opit_0_inv/CLK

 CLMA_70_160/Q1                    tco                   0.223       2.674 f       adget/data_reg[3]/opit_0_inv/Q
                                   net (fanout=1)        0.323       2.997         data_reg[3]      
 DRM_62_164/DA0[0]                                                         f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/DA0[0]

 Data arrival time                                                   2.997         Logic Levels: 0  
                                                                                   Logic: 0.223ns(40.842%), Route: 0.323ns(59.158%)
----------------------------------------------------------------------------------------------------

 Clock divadf2/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_138_257/Q0                                         0.000       0.000 r       divadf2/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.449       0.449         ad_clk_3         
 CLMS_134_249/Y0                   td                    0.214       0.663 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=73)       2.321       2.984         _N2176           
 DRM_62_164/CLKA[0]                                                        r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.139       2.845                          
 clock uncertainty                                       0.000       2.845                          

 Hold time                                               0.137       2.982                          

 Data required time                                                  2.982                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.982                          
 Data arrival time                                                  -2.997                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.015                          
====================================================================================================

====================================================================================================

Startpoint  : adget/data_reg[6]/opit_0_inv/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/DA0[0]
Path Group  : divadf2/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.650  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.776
  Launch Clock Delay      :  1.987
  Clock Pessimism Removal :  -0.139

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf2/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_138_257/Q0                                         0.000       0.000 r       divadf2/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.344       0.344         ad_clk_3         
 CLMS_134_249/Y0                   td                    0.180       0.524 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=73)       1.463       1.987         _N2176           
 CLMA_90_189/CLK                                                           r       adget/data_reg[6]/opit_0_inv/CLK

 CLMA_90_189/Q2                    tco                   0.223       2.210 f       adget/data_reg[6]/opit_0_inv/Q
                                   net (fanout=1)        0.719       2.929         data_reg[6]      
 DRM_62_188/DA0[0]                                                         f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/DA0[0]

 Data arrival time                                                   2.929         Logic Levels: 0  
                                                                                   Logic: 0.223ns(23.673%), Route: 0.719ns(76.327%)
----------------------------------------------------------------------------------------------------

 Clock divadf2/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_138_257/Q0                                         0.000       0.000 r       divadf2/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.449       0.449         ad_clk_3         
 CLMS_134_249/Y0                   td                    0.214       0.663 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=73)       2.113       2.776         _N2176           
 DRM_62_188/CLKA[0]                                                        r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.139       2.637                          
 clock uncertainty                                       0.000       2.637                          

 Hold time                                               0.137       2.774                          

 Data required time                                                  2.774                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.774                          
 Data arrival time                                                  -2.929                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.155                          
====================================================================================================

====================================================================================================

Startpoint  : adget/cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : adget/wr_en/opit_0_inv_L5Q_perm/L4
Path Group  : divadf2/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.650  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.932
  Launch Clock Delay      :  1.989
  Clock Pessimism Removal :  -0.293

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf2/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_138_257/Q0                                         0.000       0.000 r       divadf2/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.344       0.344         ad_clk_3         
 CLMS_134_249/Y0                   td                    0.180       0.524 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=73)       1.465       1.989         _N2176           
 CLMA_58_245/CLK                                                           r       adget/cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_245/Q3                    tco                   0.223       2.212 f       adget/cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.567       2.779         adget/cnt [0]    
 CLMA_50_208/A4                                                            f       adget/wr_en/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   2.779         Logic Levels: 0  
                                                                                   Logic: 0.223ns(28.228%), Route: 0.567ns(71.772%)
----------------------------------------------------------------------------------------------------

 Clock divadf2/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_138_257/Q0                                         0.000       0.000 r       divadf2/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.449       0.449         ad_clk_3         
 CLMS_134_249/Y0                   td                    0.214       0.663 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=73)       2.269       2.932         _N2176           
 CLMA_50_208/CLK                                                           r       adget/wr_en/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.293       2.639                          
 clock uncertainty                                       0.000       2.639                          

 Hold time                                              -0.081       2.558                          

 Data required time                                                  2.558                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.558                          
 Data arrival time                                                  -2.779                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.221                          
====================================================================================================

====================================================================================================

Startpoint  : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/L4
Path Group  : ad_delay/EN/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.808
  Launch Clock Delay      :  3.419
  Clock Pessimism Removal :  0.611

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_233/Q0                                         0.000       0.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=1)        0.742       0.742         ad_clk_2         
 CLMS_134_249/Y0                   td                    0.383       1.125 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=73)       2.294       3.419         _N2176           
 CLMA_46_200/CLK                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/CLK

 CLMA_46_200/Q0                    tco                   0.261       3.680 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/Q
                                   net (fanout=32)       0.613       4.293         fifo/wr_full     
 CLMS_46_205/Y0                    td                    0.282       4.575 r       fifo/N12_3/gateop_perm/Z
                                   net (fanout=2)        0.419       4.994         fifo/_N2756      
                                                         0.276       5.270 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.270         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1619
 CLMA_50_205/COUT                  td                    0.097       5.367 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.367         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1621
                                                         0.060       5.427 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.427         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1623
 CLMA_50_209/COUT                  td                    0.097       5.524 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.524         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1625
                                                         0.060       5.584 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.584         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1627
 CLMA_50_213/COUT                  td                    0.097       5.681 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.681         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1629
 CLMA_50_217/Y1                    td                    0.381       6.062 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[13]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.749       6.811         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2 [13]
 CLMA_54_192/Y0                    td                    0.214       7.025 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N3[13]/gateop_perm/Z
                                   net (fanout=1)        0.589       7.614         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wwptr [13]
 CLMA_54_208/Y2                    td                    0.407       8.021 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N183.eq_6/gateop_perm/Y
                                   net (fanout=1)        0.587       8.608         _N38             
 CLMA_46_200/A4                                                            r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   8.608         Logic Levels: 7  
                                                                                   Logic: 2.232ns(43.014%), Route: 2.957ns(56.986%)
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_130_233/Q0                                         0.000    1000.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=1)        0.553    1000.553         ad_clk_2         
 CLMS_134_249/Y0                   td                    0.308    1000.861 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=73)       1.947    1002.808         _N2176           
 CLMA_46_200/CLK                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.611    1003.419                          
 clock uncertainty                                      -0.050    1003.369                          

 Setup time                                             -0.130    1003.239                          

 Data required time                                               1003.239                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.239                          
 Data arrival time                                                  -8.608                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.631                          
====================================================================================================

====================================================================================================

Startpoint  : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[9]/opit_0_inv_L5Q_perm/L3
Path Group  : ad_delay/EN/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.552  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.449
  Launch Clock Delay      :  3.419
  Clock Pessimism Removal :  0.418

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_233/Q0                                         0.000       0.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=1)        0.742       0.742         ad_clk_2         
 CLMS_134_249/Y0                   td                    0.383       1.125 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=73)       2.294       3.419         _N2176           
 CLMA_46_200/CLK                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/CLK

 CLMA_46_200/Q0                    tco                   0.261       3.680 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/Q
                                   net (fanout=32)       0.613       4.293         fifo/wr_full     
 CLMS_46_205/Y0                    td                    0.282       4.575 r       fifo/N12_3/gateop_perm/Z
                                   net (fanout=2)        0.419       4.994         fifo/_N2756      
                                                         0.276       5.270 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.270         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1619
 CLMA_50_205/COUT                  td                    0.097       5.367 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.367         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1621
                                                         0.060       5.427 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.427         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1623
 CLMA_50_209/COUT                  td                    0.097       5.524 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.524         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1625
 CLMA_50_213/Y1                    td                    0.381       5.905 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.773       6.678         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2 [9]
 CLMA_50_240/A3                                                            r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[9]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   6.678         Logic Levels: 4  
                                                                                   Logic: 1.454ns(44.615%), Route: 1.805ns(55.385%)
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_130_233/Q0                                         0.000    1000.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=1)        0.553    1000.553         ad_clk_2         
 CLMS_134_249/Y0                   td                    0.308    1000.861 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=73)       1.588    1002.449         _N2176           
 CLMA_50_240/CLK                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[9]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.418    1002.867                          
 clock uncertainty                                      -0.050    1002.817                          

 Setup time                                             -0.349    1002.468                          

 Data required time                                               1002.468                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.468                          
 Data arrival time                                                  -6.678                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.790                          
====================================================================================================

====================================================================================================

Startpoint  : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[7]/opit_0_inv_L5Q_perm/L1
Path Group  : ad_delay/EN/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.552  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.449
  Launch Clock Delay      :  3.419
  Clock Pessimism Removal :  0.418

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_233/Q0                                         0.000       0.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=1)        0.742       0.742         ad_clk_2         
 CLMS_134_249/Y0                   td                    0.383       1.125 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=73)       2.294       3.419         _N2176           
 CLMA_46_200/CLK                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/CLK

 CLMA_46_200/Q0                    tco                   0.261       3.680 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/Q
                                   net (fanout=32)       0.613       4.293         fifo/wr_full     
 CLMS_46_205/Y0                    td                    0.282       4.575 r       fifo/N12_3/gateop_perm/Z
                                   net (fanout=2)        0.419       4.994         fifo/_N2756      
                                                         0.276       5.270 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.270         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1619
 CLMA_50_205/COUT                  td                    0.097       5.367 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.367         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1621
                                                         0.060       5.427 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.427         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1623
 CLMA_50_209/Y3                    td                    0.380       5.807 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.920       6.727         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2 [7]
 CLMA_50_240/C1                                                            r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[7]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   6.727         Logic Levels: 3  
                                                                                   Logic: 1.356ns(40.992%), Route: 1.952ns(59.008%)
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_130_233/Q0                                         0.000    1000.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=1)        0.553    1000.553         ad_clk_2         
 CLMS_134_249/Y0                   td                    0.308    1000.861 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=73)       1.588    1002.449         _N2176           
 CLMA_50_240/CLK                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.418    1002.867                          
 clock uncertainty                                      -0.050    1002.817                          

 Setup time                                             -0.251    1002.566                          

 Data required time                                               1002.566                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.566                          
 Data arrival time                                                  -6.727                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.839                          
====================================================================================================

====================================================================================================

Startpoint  : adget/data_reg[3]/opit_0_inv/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/DA0[0]
Path Group  : ad_delay/EN/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.394  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.446
  Launch Clock Delay      :  2.788
  Clock Pessimism Removal :  -0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_233/Q0                                         0.000       0.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=1)        0.553       0.553         ad_clk_2         
 CLMS_134_249/Y0                   td                    0.308       0.861 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=73)       1.927       2.788         _N2176           
 CLMA_70_160/CLK                                                           r       adget/data_reg[3]/opit_0_inv/CLK

 CLMA_70_160/Q1                    tco                   0.223       3.011 f       adget/data_reg[3]/opit_0_inv/Q
                                   net (fanout=1)        0.323       3.334         data_reg[3]      
 DRM_62_164/DA0[0]                                                         f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/DA0[0]

 Data arrival time                                                   3.334         Logic Levels: 0  
                                                                                   Logic: 0.223ns(40.842%), Route: 0.323ns(59.158%)
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_233/Q0                                         0.000       0.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=1)        0.742       0.742         ad_clk_2         
 CLMS_134_249/Y0                   td                    0.383       1.125 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=73)       2.321       3.446         _N2176           
 DRM_62_164/CLKA[0]                                                        r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.264       3.182                          
 clock uncertainty                                       0.000       3.182                          

 Hold time                                               0.137       3.319                          

 Data required time                                                  3.319                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.319                          
 Data arrival time                                                  -3.334                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.015                          
====================================================================================================

====================================================================================================

Startpoint  : adget/data_reg[6]/opit_0_inv/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/DA0[0]
Path Group  : ad_delay/EN/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.650  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.238
  Launch Clock Delay      :  2.324
  Clock Pessimism Removal :  -0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_233/Q0                                         0.000       0.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=1)        0.553       0.553         ad_clk_2         
 CLMS_134_249/Y0                   td                    0.308       0.861 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=73)       1.463       2.324         _N2176           
 CLMA_90_189/CLK                                                           r       adget/data_reg[6]/opit_0_inv/CLK

 CLMA_90_189/Q2                    tco                   0.223       2.547 f       adget/data_reg[6]/opit_0_inv/Q
                                   net (fanout=1)        0.719       3.266         data_reg[6]      
 DRM_62_188/DA0[0]                                                         f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/DA0[0]

 Data arrival time                                                   3.266         Logic Levels: 0  
                                                                                   Logic: 0.223ns(23.673%), Route: 0.719ns(76.327%)
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_233/Q0                                         0.000       0.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=1)        0.742       0.742         ad_clk_2         
 CLMS_134_249/Y0                   td                    0.383       1.125 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=73)       2.113       3.238         _N2176           
 DRM_62_188/CLKA[0]                                                        r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.264       2.974                          
 clock uncertainty                                       0.000       2.974                          

 Hold time                                               0.137       3.111                          

 Data required time                                                  3.111                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.111                          
 Data arrival time                                                  -3.266                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.155                          
====================================================================================================

====================================================================================================

Startpoint  : adget/cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : adget/wr_en/opit_0_inv_L5Q_perm/L4
Path Group  : ad_delay/EN/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.650  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.394
  Launch Clock Delay      :  2.326
  Clock Pessimism Removal :  -0.418

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_233/Q0                                         0.000       0.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=1)        0.553       0.553         ad_clk_2         
 CLMS_134_249/Y0                   td                    0.308       0.861 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=73)       1.465       2.326         _N2176           
 CLMA_58_245/CLK                                                           r       adget/cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_245/Q3                    tco                   0.223       2.549 f       adget/cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.567       3.116         adget/cnt [0]    
 CLMA_50_208/A4                                                            f       adget/wr_en/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.116         Logic Levels: 0  
                                                                                   Logic: 0.223ns(28.228%), Route: 0.567ns(71.772%)
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_233/Q0                                         0.000       0.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=1)        0.742       0.742         ad_clk_2         
 CLMS_134_249/Y0                   td                    0.383       1.125 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=73)       2.269       3.394         _N2176           
 CLMA_50_208/CLK                                                           r       adget/wr_en/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.418       2.976                          
 clock uncertainty                                       0.000       2.976                          

 Hold time                                              -0.081       2.895                          

 Data required time                                                  2.895                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.895                          
 Data arrival time                                                  -3.116                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.221                          
====================================================================================================

====================================================================================================

Startpoint  : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/L4
Path Group  : divadf/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.511
  Launch Clock Delay      :  3.019
  Clock Pessimism Removal :  0.508

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_138_240/Q0                                         0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.443       0.443         ad_clk_1         
 CLMS_134_249/Y0                   td                    0.282       0.725 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=73)       2.294       3.019         _N2176           
 CLMA_46_200/CLK                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/CLK

 CLMA_46_200/Q0                    tco                   0.261       3.280 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/Q
                                   net (fanout=32)       0.613       3.893         fifo/wr_full     
 CLMS_46_205/Y0                    td                    0.282       4.175 r       fifo/N12_3/gateop_perm/Z
                                   net (fanout=2)        0.419       4.594         fifo/_N2756      
                                                         0.276       4.870 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.870         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1619
 CLMA_50_205/COUT                  td                    0.097       4.967 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.967         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1621
                                                         0.060       5.027 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.027         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1623
 CLMA_50_209/COUT                  td                    0.097       5.124 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.124         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1625
                                                         0.060       5.184 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.184         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1627
 CLMA_50_213/COUT                  td                    0.097       5.281 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.281         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1629
 CLMA_50_217/Y1                    td                    0.381       5.662 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[13]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.749       6.411         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2 [13]
 CLMA_54_192/Y0                    td                    0.214       6.625 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N3[13]/gateop_perm/Z
                                   net (fanout=1)        0.589       7.214         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wwptr [13]
 CLMA_54_208/Y2                    td                    0.407       7.621 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N183.eq_6/gateop_perm/Y
                                   net (fanout=1)        0.587       8.208         _N38             
 CLMA_46_200/A4                                                            r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   8.208         Logic Levels: 7  
                                                                                   Logic: 2.232ns(43.014%), Route: 2.957ns(56.986%)
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_138_240/Q0                                         0.000    1000.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.338    1000.338         ad_clk_1         
 CLMS_134_249/Y0                   td                    0.226    1000.564 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=73)       1.947    1002.511         _N2176           
 CLMA_46_200/CLK                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.508    1003.019                          
 clock uncertainty                                      -0.050    1002.969                          

 Setup time                                             -0.130    1002.839                          

 Data required time                                               1002.839                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.839                          
 Data arrival time                                                  -8.208                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.631                          
====================================================================================================

====================================================================================================

Startpoint  : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[9]/opit_0_inv_L5Q_perm/L3
Path Group  : divadf/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.552  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.152
  Launch Clock Delay      :  3.019
  Clock Pessimism Removal :  0.315

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_138_240/Q0                                         0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.443       0.443         ad_clk_1         
 CLMS_134_249/Y0                   td                    0.282       0.725 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=73)       2.294       3.019         _N2176           
 CLMA_46_200/CLK                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/CLK

 CLMA_46_200/Q0                    tco                   0.261       3.280 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/Q
                                   net (fanout=32)       0.613       3.893         fifo/wr_full     
 CLMS_46_205/Y0                    td                    0.282       4.175 r       fifo/N12_3/gateop_perm/Z
                                   net (fanout=2)        0.419       4.594         fifo/_N2756      
                                                         0.276       4.870 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.870         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1619
 CLMA_50_205/COUT                  td                    0.097       4.967 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.967         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1621
                                                         0.060       5.027 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.027         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1623
 CLMA_50_209/COUT                  td                    0.097       5.124 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.124         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1625
 CLMA_50_213/Y1                    td                    0.381       5.505 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.773       6.278         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2 [9]
 CLMA_50_240/A3                                                            r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[9]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   6.278         Logic Levels: 4  
                                                                                   Logic: 1.454ns(44.615%), Route: 1.805ns(55.385%)
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_138_240/Q0                                         0.000    1000.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.338    1000.338         ad_clk_1         
 CLMS_134_249/Y0                   td                    0.226    1000.564 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=73)       1.588    1002.152         _N2176           
 CLMA_50_240/CLK                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[9]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.315    1002.467                          
 clock uncertainty                                      -0.050    1002.417                          

 Setup time                                             -0.349    1002.068                          

 Data required time                                               1002.068                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.068                          
 Data arrival time                                                  -6.278                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.790                          
====================================================================================================

====================================================================================================

Startpoint  : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[7]/opit_0_inv_L5Q_perm/L1
Path Group  : divadf/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.552  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.152
  Launch Clock Delay      :  3.019
  Clock Pessimism Removal :  0.315

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_138_240/Q0                                         0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.443       0.443         ad_clk_1         
 CLMS_134_249/Y0                   td                    0.282       0.725 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=73)       2.294       3.019         _N2176           
 CLMA_46_200/CLK                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/CLK

 CLMA_46_200/Q0                    tco                   0.261       3.280 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/Q
                                   net (fanout=32)       0.613       3.893         fifo/wr_full     
 CLMS_46_205/Y0                    td                    0.282       4.175 r       fifo/N12_3/gateop_perm/Z
                                   net (fanout=2)        0.419       4.594         fifo/_N2756      
                                                         0.276       4.870 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.870         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1619
 CLMA_50_205/COUT                  td                    0.097       4.967 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.967         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1621
                                                         0.060       5.027 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.027         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1623
 CLMA_50_209/Y3                    td                    0.380       5.407 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.920       6.327         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2 [7]
 CLMA_50_240/C1                                                            r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[7]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   6.327         Logic Levels: 3  
                                                                                   Logic: 1.356ns(40.992%), Route: 1.952ns(59.008%)
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_138_240/Q0                                         0.000    1000.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.338    1000.338         ad_clk_1         
 CLMS_134_249/Y0                   td                    0.226    1000.564 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=73)       1.588    1002.152         _N2176           
 CLMA_50_240/CLK                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.315    1002.467                          
 clock uncertainty                                      -0.050    1002.417                          

 Setup time                                             -0.251    1002.166                          

 Data required time                                               1002.166                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.166                          
 Data arrival time                                                  -6.327                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.839                          
====================================================================================================

====================================================================================================

Startpoint  : adget/data_reg[3]/opit_0_inv/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/DA0[0]
Path Group  : divadf/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.394  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.046
  Launch Clock Delay      :  2.491
  Clock Pessimism Removal :  -0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_138_240/Q0                                         0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.338       0.338         ad_clk_1         
 CLMS_134_249/Y0                   td                    0.226       0.564 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=73)       1.927       2.491         _N2176           
 CLMA_70_160/CLK                                                           r       adget/data_reg[3]/opit_0_inv/CLK

 CLMA_70_160/Q1                    tco                   0.223       2.714 f       adget/data_reg[3]/opit_0_inv/Q
                                   net (fanout=1)        0.323       3.037         data_reg[3]      
 DRM_62_164/DA0[0]                                                         f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/DA0[0]

 Data arrival time                                                   3.037         Logic Levels: 0  
                                                                                   Logic: 0.223ns(40.842%), Route: 0.323ns(59.158%)
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_138_240/Q0                                         0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.443       0.443         ad_clk_1         
 CLMS_134_249/Y0                   td                    0.282       0.725 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=73)       2.321       3.046         _N2176           
 DRM_62_164/CLKA[0]                                                        r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.161       2.885                          
 clock uncertainty                                       0.000       2.885                          

 Hold time                                               0.137       3.022                          

 Data required time                                                  3.022                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.022                          
 Data arrival time                                                  -3.037                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.015                          
====================================================================================================

====================================================================================================

Startpoint  : adget/data_reg[6]/opit_0_inv/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/DA0[0]
Path Group  : divadf/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.650  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.838
  Launch Clock Delay      :  2.027
  Clock Pessimism Removal :  -0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_138_240/Q0                                         0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.338       0.338         ad_clk_1         
 CLMS_134_249/Y0                   td                    0.226       0.564 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=73)       1.463       2.027         _N2176           
 CLMA_90_189/CLK                                                           r       adget/data_reg[6]/opit_0_inv/CLK

 CLMA_90_189/Q2                    tco                   0.223       2.250 f       adget/data_reg[6]/opit_0_inv/Q
                                   net (fanout=1)        0.719       2.969         data_reg[6]      
 DRM_62_188/DA0[0]                                                         f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/DA0[0]

 Data arrival time                                                   2.969         Logic Levels: 0  
                                                                                   Logic: 0.223ns(23.673%), Route: 0.719ns(76.327%)
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_138_240/Q0                                         0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.443       0.443         ad_clk_1         
 CLMS_134_249/Y0                   td                    0.282       0.725 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=73)       2.113       2.838         _N2176           
 DRM_62_188/CLKA[0]                                                        r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.161       2.677                          
 clock uncertainty                                       0.000       2.677                          

 Hold time                                               0.137       2.814                          

 Data required time                                                  2.814                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.814                          
 Data arrival time                                                  -2.969                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.155                          
====================================================================================================

====================================================================================================

Startpoint  : adget/cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : adget/wr_en/opit_0_inv_L5Q_perm/L4
Path Group  : divadf/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.650  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.994
  Launch Clock Delay      :  2.029
  Clock Pessimism Removal :  -0.315

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_138_240/Q0                                         0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.338       0.338         ad_clk_1         
 CLMS_134_249/Y0                   td                    0.226       0.564 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=73)       1.465       2.029         _N2176           
 CLMA_58_245/CLK                                                           r       adget/cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_245/Q3                    tco                   0.223       2.252 f       adget/cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.567       2.819         adget/cnt [0]    
 CLMA_50_208/A4                                                            f       adget/wr_en/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   2.819         Logic Levels: 0  
                                                                                   Logic: 0.223ns(28.228%), Route: 0.567ns(71.772%)
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_138_240/Q0                                         0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.443       0.443         ad_clk_1         
 CLMS_134_249/Y0                   td                    0.282       0.725 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=73)       2.269       2.994         _N2176           
 CLMA_50_208/CLK                                                           r       adget/wr_en/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.315       2.679                          
 clock uncertainty                                       0.000       2.679                          

 Hold time                                              -0.081       2.598                          

 Data required time                                                  2.598                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.598                          
 Data arrival time                                                  -2.819                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.221                          
====================================================================================================

====================================================================================================

Startpoint  : f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK
Endpoint    : f_measure/cnt_fx[30]/opit_0_inv_AQ/Cin
Path Group  : clk_fx_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.068  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.372
  Launch Clock Delay      :  4.000
  Clock Pessimism Removal :  0.560

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    1.100       1.163 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.067       1.230 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N40             
 USCM_74_106/CLK_USCM              td                    0.000       2.136 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.864       4.000         ntclkbufg_1      
 CLMA_22_264/CLK                                                           r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK

 CLMA_22_264/Q1                    tco                   0.261       4.261 r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.264       4.525         f_measure/cnt_fx [1]
                                                         0.387       4.912 r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.912         f_measure/_N1586 
 CLMA_22_264/COUT                  td                    0.097       5.009 r       f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.009         f_measure/_N1588 
                                                         0.060       5.069 r       f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.069         f_measure/_N1590 
 CLMA_22_268/COUT                  td                    0.097       5.166 r       f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.166         f_measure/_N1592 
                                                         0.060       5.226 r       f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.226         f_measure/_N1594 
 CLMA_22_272/COUT                  td                    0.097       5.323 r       f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.323         f_measure/_N1596 
                                                         0.060       5.383 r       f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.383         f_measure/_N1598 
 CLMA_22_276/COUT                  td                    0.097       5.480 r       f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.480         f_measure/_N1600 
                                                         0.060       5.540 r       f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.540         f_measure/_N1602 
 CLMA_22_280/COUT                  td                    0.097       5.637 r       f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.637         f_measure/_N1604 
                                                         0.060       5.697 r       f_measure/cnt_fx[21]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.697         f_measure/_N1606 
 CLMA_22_284/COUT                  td                    0.097       5.794 r       f_measure/cnt_fx[23]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.794         f_measure/_N1608 
                                                         0.060       5.854 r       f_measure/cnt_fx[25]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.854         f_measure/_N1610 
 CLMA_22_288/COUT                  td                    0.097       5.951 r       f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.951         f_measure/_N1612 
                                                         0.059       6.010 f       f_measure/cnt_fx[29]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.010         f_measure/_N1614 
                                                                           f       f_measure/cnt_fx[30]/opit_0_inv_AQ/Cin

 Data arrival time                                                   6.010         Logic Levels: 7  
                                                                                   Logic: 1.746ns(86.866%), Route: 0.264ns(13.134%)
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 J17                                                     0.000    1000.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063    1000.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.935    1000.998 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.998         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.056    1001.054 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770    1001.824         _N40             
 USCM_74_106/CLK_USCM              td                    0.000    1001.824 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.548    1003.372         ntclkbufg_1      
 CLMA_22_292/CLK                                                           r       f_measure/cnt_fx[30]/opit_0_inv_AQ/CLK
 clock pessimism                                         0.560    1003.932                          
 clock uncertainty                                      -0.050    1003.882                          

 Setup time                                             -0.171    1003.711                          

 Data required time                                               1003.711                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.711                          
 Data arrival time                                                  -6.010                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.701                          
====================================================================================================

====================================================================================================

Startpoint  : f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK
Endpoint    : f_measure/cnt_fx[29]/opit_0_inv_A2Q21/Cin
Path Group  : clk_fx_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.068  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.372
  Launch Clock Delay      :  4.000
  Clock Pessimism Removal :  0.560

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    1.100       1.163 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.067       1.230 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N40             
 USCM_74_106/CLK_USCM              td                    0.000       2.136 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.864       4.000         ntclkbufg_1      
 CLMA_22_264/CLK                                                           r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK

 CLMA_22_264/Q1                    tco                   0.261       4.261 r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.264       4.525         f_measure/cnt_fx [1]
                                                         0.387       4.912 r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.912         f_measure/_N1586 
 CLMA_22_264/COUT                  td                    0.097       5.009 r       f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.009         f_measure/_N1588 
                                                         0.060       5.069 r       f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.069         f_measure/_N1590 
 CLMA_22_268/COUT                  td                    0.097       5.166 r       f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.166         f_measure/_N1592 
                                                         0.060       5.226 r       f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.226         f_measure/_N1594 
 CLMA_22_272/COUT                  td                    0.097       5.323 r       f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.323         f_measure/_N1596 
                                                         0.060       5.383 r       f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.383         f_measure/_N1598 
 CLMA_22_276/COUT                  td                    0.097       5.480 r       f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.480         f_measure/_N1600 
                                                         0.060       5.540 r       f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.540         f_measure/_N1602 
 CLMA_22_280/COUT                  td                    0.097       5.637 r       f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.637         f_measure/_N1604 
                                                         0.060       5.697 r       f_measure/cnt_fx[21]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.697         f_measure/_N1606 
 CLMA_22_284/COUT                  td                    0.097       5.794 r       f_measure/cnt_fx[23]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.794         f_measure/_N1608 
                                                         0.060       5.854 r       f_measure/cnt_fx[25]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.854         f_measure/_N1610 
 CLMA_22_288/COUT                  td                    0.095       5.949 f       f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.949         f_measure/_N1612 
 CLMA_22_292/CIN                                                           f       f_measure/cnt_fx[29]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   5.949         Logic Levels: 7  
                                                                                   Logic: 1.685ns(86.455%), Route: 0.264ns(13.545%)
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 J17                                                     0.000    1000.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063    1000.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.935    1000.998 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.998         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.056    1001.054 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770    1001.824         _N40             
 USCM_74_106/CLK_USCM              td                    0.000    1001.824 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.548    1003.372         ntclkbufg_1      
 CLMA_22_292/CLK                                                           r       f_measure/cnt_fx[29]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.560    1003.932                          
 clock uncertainty                                      -0.050    1003.882                          

 Setup time                                             -0.171    1003.711                          

 Data required time                                               1003.711                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.711                          
 Data arrival time                                                  -5.949                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.762                          
====================================================================================================

====================================================================================================

Startpoint  : f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK
Endpoint    : f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Cin
Path Group  : clk_fx_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.063  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  4.000
  Clock Pessimism Removal :  0.560

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    1.100       1.163 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.067       1.230 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N40             
 USCM_74_106/CLK_USCM              td                    0.000       2.136 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.864       4.000         ntclkbufg_1      
 CLMA_22_264/CLK                                                           r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK

 CLMA_22_264/Q1                    tco                   0.261       4.261 r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.264       4.525         f_measure/cnt_fx [1]
                                                         0.387       4.912 r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.912         f_measure/_N1586 
 CLMA_22_264/COUT                  td                    0.097       5.009 r       f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.009         f_measure/_N1588 
                                                         0.060       5.069 r       f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.069         f_measure/_N1590 
 CLMA_22_268/COUT                  td                    0.097       5.166 r       f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.166         f_measure/_N1592 
                                                         0.060       5.226 r       f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.226         f_measure/_N1594 
 CLMA_22_272/COUT                  td                    0.097       5.323 r       f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.323         f_measure/_N1596 
                                                         0.060       5.383 r       f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.383         f_measure/_N1598 
 CLMA_22_276/COUT                  td                    0.097       5.480 r       f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.480         f_measure/_N1600 
                                                         0.060       5.540 r       f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.540         f_measure/_N1602 
 CLMA_22_280/COUT                  td                    0.097       5.637 r       f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.637         f_measure/_N1604 
                                                         0.060       5.697 r       f_measure/cnt_fx[21]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.697         f_measure/_N1606 
 CLMA_22_284/COUT                  td                    0.097       5.794 r       f_measure/cnt_fx[23]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.794         f_measure/_N1608 
                                                         0.059       5.853 f       f_measure/cnt_fx[25]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.853         f_measure/_N1610 
                                                                           f       f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   5.853         Logic Levels: 6  
                                                                                   Logic: 1.589ns(85.753%), Route: 0.264ns(14.247%)
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 J17                                                     0.000    1000.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063    1000.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.935    1000.998 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.998         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.056    1001.054 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770    1001.824         _N40             
 USCM_74_106/CLK_USCM              td                    0.000    1001.824 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.553    1003.377         ntclkbufg_1      
 CLMA_22_288/CLK                                                           r       f_measure/cnt_fx[27]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.560    1003.937                          
 clock uncertainty                                      -0.050    1003.887                          

 Setup time                                             -0.171    1003.716                          

 Data required time                                               1003.716                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.716                          
 Data arrival time                                                  -5.853                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.863                          
====================================================================================================

====================================================================================================

Startpoint  : f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK
Endpoint    : f_measure/cnt_fx[1]/opit_0_inv_A2Q21/I00
Path Group  : clk_fx_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.000
  Launch Clock Delay      :  3.407
  Clock Pessimism Removal :  -0.593

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.935       0.998 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.998         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.056       1.054 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.824         _N40             
 USCM_74_106/CLK_USCM              td                    0.000       1.824 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.583       3.407         ntclkbufg_1      
 CLMA_22_264/CLK                                                           r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK

 CLMA_22_264/Q0                    tco                   0.223       3.630 f       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.144       3.774         f_measure/cnt_fx [0]
 CLMA_22_264/A0                                                            f       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/I00

 Data arrival time                                                   3.774         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    1.100       1.163 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.067       1.230 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N40             
 USCM_74_106/CLK_USCM              td                    0.000       2.136 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.864       4.000         ntclkbufg_1      
 CLMA_22_264/CLK                                                           r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.593       3.407                          
 clock uncertainty                                       0.000       3.407                          

 Hold time                                              -0.125       3.282                          

 Data required time                                                  3.282                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.282                          
 Data arrival time                                                  -3.774                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.492                          
====================================================================================================

====================================================================================================

Startpoint  : f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK
Endpoint    : f_measure/cnt_fx[1]/opit_0_inv_A2Q21/I10
Path Group  : clk_fx_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.000
  Launch Clock Delay      :  3.407
  Clock Pessimism Removal :  -0.593

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.935       0.998 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.998         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.056       1.054 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.824         _N40             
 USCM_74_106/CLK_USCM              td                    0.000       1.824 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.583       3.407         ntclkbufg_1      
 CLMA_22_264/CLK                                                           r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK

 CLMA_22_264/Q0                    tco                   0.223       3.630 f       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.144       3.774         f_measure/cnt_fx [0]
 CLMA_22_264/B0                                                            f       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/I10

 Data arrival time                                                   3.774         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    1.100       1.163 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.067       1.230 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N40             
 USCM_74_106/CLK_USCM              td                    0.000       2.136 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.864       4.000         ntclkbufg_1      
 CLMA_22_264/CLK                                                           r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.593       3.407                          
 clock uncertainty                                       0.000       3.407                          

 Hold time                                              -0.127       3.280                          

 Data required time                                                  3.280                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.280                          
 Data arrival time                                                  -3.774                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.494                          
====================================================================================================

====================================================================================================

Startpoint  : f_measure/cnt_fx[29]/opit_0_inv_A2Q21/CLK
Endpoint    : f_measure/cnt_fx[29]/opit_0_inv_A2Q21/I01
Path Group  : clk_fx_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.965
  Launch Clock Delay      :  3.372
  Clock Pessimism Removal :  -0.593

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.935       0.998 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.998         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.056       1.054 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.824         _N40             
 USCM_74_106/CLK_USCM              td                    0.000       1.824 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.548       3.372         ntclkbufg_1      
 CLMA_22_292/CLK                                                           r       f_measure/cnt_fx[29]/opit_0_inv_A2Q21/CLK

 CLMA_22_292/Q0                    tco                   0.223       3.595 f       f_measure/cnt_fx[29]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.144       3.739         f_measure/cnt_fx [28]
 CLMA_22_292/A1                                                            f       f_measure/cnt_fx[29]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   3.739         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    1.100       1.163 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.067       1.230 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N40             
 USCM_74_106/CLK_USCM              td                    0.000       2.136 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.829       3.965         ntclkbufg_1      
 CLMA_22_292/CLK                                                           r       f_measure/cnt_fx[29]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.593       3.372                          
 clock uncertainty                                       0.000       3.372                          

 Hold time                                              -0.166       3.206                          

 Data required time                                                  3.206                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.206                          
 Data arrival time                                                  -3.739                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.533                          
====================================================================================================

====================================================================================================

Startpoint  : trans/flag[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : adc_clk (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.304       2.564         _N39             
 USCM_74_107/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.857       4.421         ntclkbufg_0      
 CLMS_102_241/CLK                                                          r       trans/flag[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_102_241/Q0                   tco                   0.261       4.682 r       trans/flag[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.896       5.578         trans/flag [1]   
 CLMS_134_249/Y0                   td                    0.371       5.949 f       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=73)       1.992       7.941         _N2176           
 IOL_151_89/DO                     td                    0.122       8.063 f       adc_clk_obuf/opit_1/O
                                   net (fanout=1)        0.000       8.063         adc_clk_obuf/ntO 
 IOBS_152_89/PAD                   td                    2.788      10.851 f       adc_clk_obuf/opit_0/O
                                   net (fanout=1)        0.157      11.008         adc_clk          
 T11                                                                       f       adc_clk (port)   

 Data arrival time                                                  11.008         Logic Levels: 3  
                                                                                   Logic: 3.542ns(53.773%), Route: 3.045ns(46.227%)
====================================================================================================

====================================================================================================

Startpoint  : trans/flag[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : adc_clk2 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.304       2.564         _N39             
 USCM_74_107/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.857       4.421         ntclkbufg_0      
 CLMS_102_241/CLK                                                          r       trans/flag[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_102_241/Q0                   tco                   0.261       4.682 r       trans/flag[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.896       5.578         trans/flag [1]   
 CLMS_134_249/Y0                   td                    0.371       5.949 f       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=73)       1.521       7.470         _N2176           
 IOL_151_134/DO                    td                    0.122       7.592 f       adc_clk2_obuf/opit_1/O
                                   net (fanout=1)        0.000       7.592         adc_clk2_obuf/ntO
 IOBD_152_134/PAD                  td                    2.788      10.380 f       adc_clk2_obuf/opit_0/O
                                   net (fanout=1)        0.071      10.451         adc_clk2         
 N15                                                                       f       adc_clk2 (port)  

 Data arrival time                                                  10.451         Logic Levels: 3  
                                                                                   Logic: 3.542ns(58.740%), Route: 2.488ns(41.260%)
====================================================================================================

====================================================================================================

Startpoint  : trans/flag[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : test (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.304       2.564         _N39             
 USCM_74_107/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.857       4.421         ntclkbufg_0      
 CLMS_102_241/CLK                                                          r       trans/flag[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_102_241/Q0                   tco                   0.261       4.682 r       trans/flag[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.896       5.578         trans/flag [1]   
 CLMS_134_249/Y0                   td                    0.371       5.949 f       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=73)       0.368       6.317         _N2176           
 IOL_151_253/DO                    td                    0.122       6.439 f       test_obuf/opit_1/O
                                   net (fanout=1)        0.000       6.439         test_obuf/ntO    
 IOBS_152_253/PAD                  td                    2.788       9.227 f       test_obuf/opit_0/O
                                   net (fanout=1)        0.069       9.296         test             
 E17                                                                       f       test (port)      

 Data arrival time                                                   9.296         Logic Levels: 3  
                                                                                   Logic: 3.542ns(72.656%), Route: 1.333ns(27.344%)
====================================================================================================

====================================================================================================

Startpoint  : adc_data1[10] (port)
Endpoint    : adget/data_reg[6]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L17                                                     0.000       0.000 f       adc_data1[10] (port)
                                   net (fanout=1)        0.072       0.072         adc_data1[10]    
 IOBS_152_165/DIN                  td                    1.020       1.092 f       adc_data1_ibuf[10]/opit_0/O
                                   net (fanout=1)        0.000       1.092         adc_data1_ibuf[10]/ntD
 IOL_151_165/RX_DATA_DD            td                    0.095       1.187 f       adc_data1_ibuf[10]/opit_1/OUT
                                   net (fanout=1)        1.033       2.220         nt_adc_data1[10] 
 CLMA_90_189/M1                                                            f       adget/data_reg[6]/opit_0_inv/D

 Data arrival time                                                   2.220         Logic Levels: 2  
                                                                                   Logic: 1.115ns(50.225%), Route: 1.105ns(49.775%)
====================================================================================================

====================================================================================================

Startpoint  : adc_data1[9] (port)
Endpoint    : adget/data_reg[5]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L18                                                     0.000       0.000 f       adc_data1[9] (port)
                                   net (fanout=1)        0.074       0.074         adc_data1[9]     
 IOBD_152_166/DIN                  td                    1.020       1.094 f       adc_data1_ibuf[9]/opit_0/O
                                   net (fanout=1)        0.000       1.094         adc_data1_ibuf[9]/ntD
 IOL_151_166/RX_DATA_DD            td                    0.095       1.189 f       adc_data1_ibuf[9]/opit_1/OUT
                                   net (fanout=1)        1.046       2.235         nt_adc_data1[9]  
 CLMA_90_189/M3                                                            f       adget/data_reg[5]/opit_0_inv/D

 Data arrival time                                                   2.235         Logic Levels: 2  
                                                                                   Logic: 1.115ns(49.888%), Route: 1.120ns(50.112%)
====================================================================================================

====================================================================================================

Startpoint  : adc_data1[8] (port)
Endpoint    : adget/data_reg[4]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 N18                                                     0.000       0.000 r       adc_data1[8] (port)
                                   net (fanout=1)        0.074       0.074         adc_data1[8]     
 IOBD_152_138/DIN                  td                    0.935       1.009 r       adc_data1_ibuf[8]/opit_0/O
                                   net (fanout=1)        0.000       1.009         adc_data1_ibuf[8]/ntD
 IOL_151_138/RX_DATA_DD            td                    0.094       1.103 r       adc_data1_ibuf[8]/opit_1/OUT
                                   net (fanout=1)        1.372       2.475         nt_adc_data1[8]  
 CLMA_90_189/M2                                                            r       adget/data_reg[4]/opit_0_inv/D

 Data arrival time                                                   2.475         Logic Levels: 2  
                                                                                   Logic: 1.029ns(41.576%), Route: 1.446ns(58.424%)
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/L4
Path Group  : divadf2/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.071
  Launch Clock Delay      :  2.306
  Clock Pessimism Removal :  0.235

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf2/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_138_257/Q0                                         0.000       0.000 r       divadf2/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.356       0.356         ad_clk_3         
 CLMS_134_249/Y0                   td                    0.171       0.527 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=73)       1.779       2.306         _N2176           
 CLMA_46_200/CLK                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/CLK

 CLMA_46_200/Q0                    tco                   0.209       2.515 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/Q
                                   net (fanout=32)       0.502       3.017         fifo/wr_full     
 CLMS_46_205/Y0                    td                    0.226       3.243 r       fifo/N12_3/gateop_perm/Z
                                   net (fanout=2)        0.358       3.601         fifo/_N2756      
                                                         0.221       3.822 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       3.822         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1619
 CLMA_50_205/COUT                  td                    0.083       3.905 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       3.905         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1621
                                                         0.055       3.960 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       3.960         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1623
 CLMA_50_209/COUT                  td                    0.083       4.043 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.043         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1625
                                                         0.055       4.098 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.098         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1627
 CLMA_50_213/COUT                  td                    0.083       4.181 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.181         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1629
 CLMA_50_217/Y1                    td                    0.305       4.486 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[13]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.598       5.084         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2 [13]
 CLMA_54_192/Y0                    td                    0.171       5.255 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N3[13]/gateop_perm/Z
                                   net (fanout=1)        0.484       5.739         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wwptr [13]
 CLMA_54_208/Y2                    td                    0.326       6.065 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N183.eq_6/gateop_perm/Y
                                   net (fanout=1)        0.481       6.546         _N38             
 CLMA_46_200/A4                                                            r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   6.546         Logic Levels: 7  
                                                                                   Logic: 1.817ns(42.854%), Route: 2.423ns(57.146%)
----------------------------------------------------------------------------------------------------

 Clock divadf2/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_138_257/Q0                                         0.000    1000.000 r       divadf2/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.290    1000.290         ad_clk_3         
 CLMS_134_249/Y0                   td                    0.159    1000.449 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=73)       1.622    1002.071         _N2176           
 CLMA_46_200/CLK                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.235    1002.306                          
 clock uncertainty                                      -0.050    1002.256                          

 Setup time                                             -0.071    1002.185                          

 Data required time                                               1002.185                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.185                          
 Data arrival time                                                  -6.546                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.639                          
====================================================================================================

====================================================================================================

Startpoint  : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[9]/opit_0_inv_L5Q_perm/L3
Path Group  : divadf2/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.374  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.797
  Launch Clock Delay      :  2.306
  Clock Pessimism Removal :  0.135

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf2/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_138_257/Q0                                         0.000       0.000 r       divadf2/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.356       0.356         ad_clk_3         
 CLMS_134_249/Y0                   td                    0.171       0.527 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=73)       1.779       2.306         _N2176           
 CLMA_46_200/CLK                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/CLK

 CLMA_46_200/Q0                    tco                   0.209       2.515 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/Q
                                   net (fanout=32)       0.502       3.017         fifo/wr_full     
 CLMS_46_205/Y0                    td                    0.226       3.243 r       fifo/N12_3/gateop_perm/Z
                                   net (fanout=2)        0.358       3.601         fifo/_N2756      
                                                         0.221       3.822 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       3.822         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1619
 CLMA_50_205/COUT                  td                    0.083       3.905 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       3.905         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1621
                                                         0.055       3.960 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       3.960         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1623
 CLMA_50_209/COUT                  td                    0.083       4.043 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.043         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1625
 CLMA_50_213/Y1                    td                    0.305       4.348 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.616       4.964         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2 [9]
 CLMA_50_240/A3                                                            r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[9]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   4.964         Logic Levels: 4  
                                                                                   Logic: 1.182ns(44.470%), Route: 1.476ns(55.530%)
----------------------------------------------------------------------------------------------------

 Clock divadf2/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_138_257/Q0                                         0.000    1000.000 r       divadf2/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.290    1000.290         ad_clk_3         
 CLMS_134_249/Y0                   td                    0.159    1000.449 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=73)       1.348    1001.797         _N2176           
 CLMA_50_240/CLK                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[9]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.135    1001.932                          
 clock uncertainty                                      -0.050    1001.882                          

 Setup time                                             -0.221    1001.661                          

 Data required time                                               1001.661                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.661                          
 Data arrival time                                                  -4.964                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.697                          
====================================================================================================

====================================================================================================

Startpoint  : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[7]/opit_0_inv_L5Q_perm/L1
Path Group  : divadf2/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.374  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.797
  Launch Clock Delay      :  2.306
  Clock Pessimism Removal :  0.135

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf2/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_138_257/Q0                                         0.000       0.000 r       divadf2/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.356       0.356         ad_clk_3         
 CLMS_134_249/Y0                   td                    0.171       0.527 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=73)       1.779       2.306         _N2176           
 CLMA_46_200/CLK                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/CLK

 CLMA_46_200/Q0                    tco                   0.209       2.515 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/Q
                                   net (fanout=32)       0.502       3.017         fifo/wr_full     
 CLMS_46_205/Y0                    td                    0.226       3.243 r       fifo/N12_3/gateop_perm/Z
                                   net (fanout=2)        0.358       3.601         fifo/_N2756      
                                                         0.221       3.822 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       3.822         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1619
 CLMA_50_205/COUT                  td                    0.083       3.905 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       3.905         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1621
                                                         0.055       3.960 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       3.960         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1623
 CLMA_50_209/Y3                    td                    0.305       4.265 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.722       4.987         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2 [7]
 CLMA_50_240/C1                                                            r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[7]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   4.987         Logic Levels: 3  
                                                                                   Logic: 1.099ns(40.992%), Route: 1.582ns(59.008%)
----------------------------------------------------------------------------------------------------

 Clock divadf2/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_138_257/Q0                                         0.000    1000.000 r       divadf2/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.290    1000.290         ad_clk_3         
 CLMS_134_249/Y0                   td                    0.159    1000.449 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=73)       1.348    1001.797         _N2176           
 CLMA_50_240/CLK                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.135    1001.932                          
 clock uncertainty                                      -0.050    1001.882                          

 Setup time                                             -0.150    1001.732                          

 Data required time                                               1001.732                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.732                          
 Data arrival time                                                  -4.987                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.745                          
====================================================================================================

====================================================================================================

Startpoint  : adget/data_reg[3]/opit_0_inv/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/DA0[0]
Path Group  : divadf2/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.373  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.464
  Launch Clock Delay      :  2.013
  Clock Pessimism Removal :  -0.078

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf2/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_138_257/Q0                                         0.000       0.000 r       divadf2/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.290       0.290         ad_clk_3         
 CLMS_134_249/Y0                   td                    0.159       0.449 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=73)       1.564       2.013         _N2176           
 CLMA_70_160/CLK                                                           r       adget/data_reg[3]/opit_0_inv/CLK

 CLMA_70_160/Q1                    tco                   0.197       2.210 f       adget/data_reg[3]/opit_0_inv/Q
                                   net (fanout=1)        0.311       2.521         data_reg[3]      
 DRM_62_164/DA0[0]                                                         f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/DA0[0]

 Data arrival time                                                   2.521         Logic Levels: 0  
                                                                                   Logic: 0.197ns(38.780%), Route: 0.311ns(61.220%)
----------------------------------------------------------------------------------------------------

 Clock divadf2/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_138_257/Q0                                         0.000       0.000 r       divadf2/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.356       0.356         ad_clk_3         
 CLMS_134_249/Y0                   td                    0.171       0.527 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=73)       1.937       2.464         _N2176           
 DRM_62_164/CLKA[0]                                                        r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.078       2.386                          
 clock uncertainty                                       0.000       2.386                          

 Hold time                                               0.075       2.461                          

 Data required time                                                  2.461                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.461                          
 Data arrival time                                                  -2.521                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.060                          
====================================================================================================

====================================================================================================

Startpoint  : adget/cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : adget/wr_en/opit_0_inv_L5Q_perm/L4
Path Group  : divadf2/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.472  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.307
  Launch Clock Delay      :  1.700
  Clock Pessimism Removal :  -0.135

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf2/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_138_257/Q0                                         0.000       0.000 r       divadf2/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.290       0.290         ad_clk_3         
 CLMS_134_249/Y0                   td                    0.159       0.449 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=73)       1.251       1.700         _N2176           
 CLMA_58_245/CLK                                                           r       adget/cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_245/Q3                    tco                   0.198       1.898 r       adget/cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.499       2.397         adget/cnt [0]    
 CLMA_50_208/A4                                                            r       adget/wr_en/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   2.397         Logic Levels: 0  
                                                                                   Logic: 0.198ns(28.407%), Route: 0.499ns(71.593%)
----------------------------------------------------------------------------------------------------

 Clock divadf2/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_138_257/Q0                                         0.000       0.000 r       divadf2/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.356       0.356         ad_clk_3         
 CLMS_134_249/Y0                   td                    0.171       0.527 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=73)       1.780       2.307         _N2176           
 CLMA_50_208/CLK                                                           r       adget/wr_en/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.135       2.172                          
 clock uncertainty                                       0.000       2.172                          

 Hold time                                              -0.044       2.128                          

 Data required time                                                  2.128                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.128                          
 Data arrival time                                                  -2.397                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.269                          
====================================================================================================

====================================================================================================

Startpoint  : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[11]/opit_0_inv_A2Q21/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/ADA0[11]
Path Group  : divadf2/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.404  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.464
  Launch Clock Delay      :  1.958
  Clock Pessimism Removal :  -0.102

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf2/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_138_257/Q0                                         0.000       0.000 r       divadf2/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.290       0.290         ad_clk_3         
 CLMS_134_249/Y0                   td                    0.159       0.449 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=73)       1.509       1.958         _N2176           
 CLMA_50_213/CLK                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[11]/opit_0_inv_A2Q21/CLK

 CLMA_50_213/Q3                    tco                   0.197       2.155 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[11]/opit_0_inv_A2Q21/Q1
                                   net (fanout=12)       0.605       2.760         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/wr_addr [11]
 DRM_62_164/ADA0[11]                                                       f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/ADA0[11]

 Data arrival time                                                   2.760         Logic Levels: 0  
                                                                                   Logic: 0.197ns(24.564%), Route: 0.605ns(75.436%)
----------------------------------------------------------------------------------------------------

 Clock divadf2/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_138_257/Q0                                         0.000       0.000 r       divadf2/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.356       0.356         ad_clk_3         
 CLMS_134_249/Y0                   td                    0.171       0.527 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=73)       1.937       2.464         _N2176           
 DRM_62_164/CLKA[0]                                                        r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.102       2.362                          
 clock uncertainty                                       0.000       2.362                          

 Hold time                                               0.063       2.425                          

 Data required time                                                  2.425                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.425                          
 Data arrival time                                                  -2.760                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.335                          
====================================================================================================

====================================================================================================

Startpoint  : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/L4
Path Group  : ad_delay/EN/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.359
  Launch Clock Delay      :  2.680
  Clock Pessimism Removal :  0.321

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_233/Q0                                         0.000       0.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=1)        0.593       0.593         ad_clk_2         
 CLMS_134_249/Y0                   td                    0.308       0.901 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=73)       1.779       2.680         _N2176           
 CLMA_46_200/CLK                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/CLK

 CLMA_46_200/Q0                    tco                   0.209       2.889 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/Q
                                   net (fanout=32)       0.502       3.391         fifo/wr_full     
 CLMS_46_205/Y0                    td                    0.226       3.617 r       fifo/N12_3/gateop_perm/Z
                                   net (fanout=2)        0.358       3.975         fifo/_N2756      
                                                         0.221       4.196 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.196         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1619
 CLMA_50_205/COUT                  td                    0.083       4.279 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.279         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1621
                                                         0.055       4.334 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.334         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1623
 CLMA_50_209/COUT                  td                    0.083       4.417 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.417         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1625
                                                         0.055       4.472 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.472         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1627
 CLMA_50_213/COUT                  td                    0.083       4.555 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.555         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1629
 CLMA_50_217/Y1                    td                    0.305       4.860 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[13]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.598       5.458         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2 [13]
 CLMA_54_192/Y0                    td                    0.171       5.629 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N3[13]/gateop_perm/Z
                                   net (fanout=1)        0.484       6.113         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wwptr [13]
 CLMA_54_208/Y2                    td                    0.326       6.439 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N183.eq_6/gateop_perm/Y
                                   net (fanout=1)        0.481       6.920         _N38             
 CLMA_46_200/A4                                                            r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   6.920         Logic Levels: 7  
                                                                                   Logic: 1.817ns(42.854%), Route: 2.423ns(57.146%)
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_130_233/Q0                                         0.000    1000.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=1)        0.465    1000.465         ad_clk_2         
 CLMS_134_249/Y0                   td                    0.272    1000.737 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=73)       1.622    1002.359         _N2176           
 CLMA_46_200/CLK                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.321    1002.680                          
 clock uncertainty                                      -0.050    1002.630                          

 Setup time                                             -0.071    1002.559                          

 Data required time                                               1002.559                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.559                          
 Data arrival time                                                  -6.920                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.639                          
====================================================================================================

====================================================================================================

Startpoint  : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[9]/opit_0_inv_L5Q_perm/L3
Path Group  : ad_delay/EN/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.374  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.085
  Launch Clock Delay      :  2.680
  Clock Pessimism Removal :  0.221

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_233/Q0                                         0.000       0.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=1)        0.593       0.593         ad_clk_2         
 CLMS_134_249/Y0                   td                    0.308       0.901 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=73)       1.779       2.680         _N2176           
 CLMA_46_200/CLK                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/CLK

 CLMA_46_200/Q0                    tco                   0.209       2.889 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/Q
                                   net (fanout=32)       0.502       3.391         fifo/wr_full     
 CLMS_46_205/Y0                    td                    0.226       3.617 r       fifo/N12_3/gateop_perm/Z
                                   net (fanout=2)        0.358       3.975         fifo/_N2756      
                                                         0.221       4.196 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.196         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1619
 CLMA_50_205/COUT                  td                    0.083       4.279 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.279         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1621
                                                         0.055       4.334 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.334         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1623
 CLMA_50_209/COUT                  td                    0.083       4.417 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.417         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1625
 CLMA_50_213/Y1                    td                    0.305       4.722 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.616       5.338         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2 [9]
 CLMA_50_240/A3                                                            r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[9]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   5.338         Logic Levels: 4  
                                                                                   Logic: 1.182ns(44.470%), Route: 1.476ns(55.530%)
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_130_233/Q0                                         0.000    1000.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=1)        0.465    1000.465         ad_clk_2         
 CLMS_134_249/Y0                   td                    0.272    1000.737 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=73)       1.348    1002.085         _N2176           
 CLMA_50_240/CLK                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[9]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.221    1002.306                          
 clock uncertainty                                      -0.050    1002.256                          

 Setup time                                             -0.221    1002.035                          

 Data required time                                               1002.035                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.035                          
 Data arrival time                                                  -5.338                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.697                          
====================================================================================================

====================================================================================================

Startpoint  : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[7]/opit_0_inv_L5Q_perm/L1
Path Group  : ad_delay/EN/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.374  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.085
  Launch Clock Delay      :  2.680
  Clock Pessimism Removal :  0.221

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_233/Q0                                         0.000       0.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=1)        0.593       0.593         ad_clk_2         
 CLMS_134_249/Y0                   td                    0.308       0.901 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=73)       1.779       2.680         _N2176           
 CLMA_46_200/CLK                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/CLK

 CLMA_46_200/Q0                    tco                   0.209       2.889 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/Q
                                   net (fanout=32)       0.502       3.391         fifo/wr_full     
 CLMS_46_205/Y0                    td                    0.226       3.617 r       fifo/N12_3/gateop_perm/Z
                                   net (fanout=2)        0.358       3.975         fifo/_N2756      
                                                         0.221       4.196 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.196         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1619
 CLMA_50_205/COUT                  td                    0.083       4.279 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.279         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1621
                                                         0.055       4.334 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.334         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1623
 CLMA_50_209/Y3                    td                    0.305       4.639 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.722       5.361         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2 [7]
 CLMA_50_240/C1                                                            r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[7]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   5.361         Logic Levels: 3  
                                                                                   Logic: 1.099ns(40.992%), Route: 1.582ns(59.008%)
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_130_233/Q0                                         0.000    1000.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=1)        0.465    1000.465         ad_clk_2         
 CLMS_134_249/Y0                   td                    0.272    1000.737 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=73)       1.348    1002.085         _N2176           
 CLMA_50_240/CLK                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.221    1002.306                          
 clock uncertainty                                      -0.050    1002.256                          

 Setup time                                             -0.150    1002.106                          

 Data required time                                               1002.106                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.106                          
 Data arrival time                                                  -5.361                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.745                          
====================================================================================================

====================================================================================================

Startpoint  : adget/data_reg[3]/opit_0_inv/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/DA0[0]
Path Group  : ad_delay/EN/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.373  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.838
  Launch Clock Delay      :  2.301
  Clock Pessimism Removal :  -0.164

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_233/Q0                                         0.000       0.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=1)        0.465       0.465         ad_clk_2         
 CLMS_134_249/Y0                   td                    0.272       0.737 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=73)       1.564       2.301         _N2176           
 CLMA_70_160/CLK                                                           r       adget/data_reg[3]/opit_0_inv/CLK

 CLMA_70_160/Q1                    tco                   0.197       2.498 f       adget/data_reg[3]/opit_0_inv/Q
                                   net (fanout=1)        0.311       2.809         data_reg[3]      
 DRM_62_164/DA0[0]                                                         f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/DA0[0]

 Data arrival time                                                   2.809         Logic Levels: 0  
                                                                                   Logic: 0.197ns(38.780%), Route: 0.311ns(61.220%)
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_233/Q0                                         0.000       0.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=1)        0.593       0.593         ad_clk_2         
 CLMS_134_249/Y0                   td                    0.308       0.901 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=73)       1.937       2.838         _N2176           
 DRM_62_164/CLKA[0]                                                        r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.164       2.674                          
 clock uncertainty                                       0.000       2.674                          

 Hold time                                               0.075       2.749                          

 Data required time                                                  2.749                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.749                          
 Data arrival time                                                  -2.809                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.060                          
====================================================================================================

====================================================================================================

Startpoint  : adget/cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : adget/wr_en/opit_0_inv_L5Q_perm/L4
Path Group  : ad_delay/EN/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.472  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.681
  Launch Clock Delay      :  1.988
  Clock Pessimism Removal :  -0.221

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_233/Q0                                         0.000       0.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=1)        0.465       0.465         ad_clk_2         
 CLMS_134_249/Y0                   td                    0.272       0.737 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=73)       1.251       1.988         _N2176           
 CLMA_58_245/CLK                                                           r       adget/cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_245/Q3                    tco                   0.198       2.186 r       adget/cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.499       2.685         adget/cnt [0]    
 CLMA_50_208/A4                                                            r       adget/wr_en/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   2.685         Logic Levels: 0  
                                                                                   Logic: 0.198ns(28.407%), Route: 0.499ns(71.593%)
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_233/Q0                                         0.000       0.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=1)        0.593       0.593         ad_clk_2         
 CLMS_134_249/Y0                   td                    0.308       0.901 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=73)       1.780       2.681         _N2176           
 CLMA_50_208/CLK                                                           r       adget/wr_en/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.221       2.460                          
 clock uncertainty                                       0.000       2.460                          

 Hold time                                              -0.044       2.416                          

 Data required time                                                  2.416                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.416                          
 Data arrival time                                                  -2.685                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.269                          
====================================================================================================

====================================================================================================

Startpoint  : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[11]/opit_0_inv_A2Q21/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/ADA0[11]
Path Group  : ad_delay/EN/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.404  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.838
  Launch Clock Delay      :  2.246
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_233/Q0                                         0.000       0.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=1)        0.465       0.465         ad_clk_2         
 CLMS_134_249/Y0                   td                    0.272       0.737 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=73)       1.509       2.246         _N2176           
 CLMA_50_213/CLK                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[11]/opit_0_inv_A2Q21/CLK

 CLMA_50_213/Q3                    tco                   0.197       2.443 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[11]/opit_0_inv_A2Q21/Q1
                                   net (fanout=12)       0.605       3.048         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/wr_addr [11]
 DRM_62_164/ADA0[11]                                                       f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/ADA0[11]

 Data arrival time                                                   3.048         Logic Levels: 0  
                                                                                   Logic: 0.197ns(24.564%), Route: 0.605ns(75.436%)
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_233/Q0                                         0.000       0.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=1)        0.593       0.593         ad_clk_2         
 CLMS_134_249/Y0                   td                    0.308       0.901 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=73)       1.937       2.838         _N2176           
 DRM_62_164/CLKA[0]                                                        r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.188       2.650                          
 clock uncertainty                                       0.000       2.650                          

 Hold time                                               0.063       2.713                          

 Data required time                                                  2.713                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.713                          
 Data arrival time                                                  -3.048                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.335                          
====================================================================================================

====================================================================================================

Startpoint  : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/L4
Path Group  : divadf/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.106
  Launch Clock Delay      :  2.354
  Clock Pessimism Removal :  0.248

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_138_240/Q0                                         0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.349       0.349         ad_clk_1         
 CLMS_134_249/Y0                   td                    0.226       0.575 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=73)       1.779       2.354         _N2176           
 CLMA_46_200/CLK                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/CLK

 CLMA_46_200/Q0                    tco                   0.209       2.563 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/Q
                                   net (fanout=32)       0.502       3.065         fifo/wr_full     
 CLMS_46_205/Y0                    td                    0.226       3.291 r       fifo/N12_3/gateop_perm/Z
                                   net (fanout=2)        0.358       3.649         fifo/_N2756      
                                                         0.221       3.870 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       3.870         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1619
 CLMA_50_205/COUT                  td                    0.083       3.953 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       3.953         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1621
                                                         0.055       4.008 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.008         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1623
 CLMA_50_209/COUT                  td                    0.083       4.091 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.091         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1625
                                                         0.055       4.146 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.146         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1627
 CLMA_50_213/COUT                  td                    0.083       4.229 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.229         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1629
 CLMA_50_217/Y1                    td                    0.305       4.534 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[13]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.598       5.132         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2 [13]
 CLMA_54_192/Y0                    td                    0.171       5.303 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N3[13]/gateop_perm/Z
                                   net (fanout=1)        0.484       5.787         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wwptr [13]
 CLMA_54_208/Y2                    td                    0.326       6.113 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N183.eq_6/gateop_perm/Y
                                   net (fanout=1)        0.481       6.594         _N38             
 CLMA_46_200/A4                                                            r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   6.594         Logic Levels: 7  
                                                                                   Logic: 1.817ns(42.854%), Route: 2.423ns(57.146%)
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_138_240/Q0                                         0.000    1000.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.284    1000.284         ad_clk_1         
 CLMS_134_249/Y0                   td                    0.200    1000.484 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=73)       1.622    1002.106         _N2176           
 CLMA_46_200/CLK                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.248    1002.354                          
 clock uncertainty                                      -0.050    1002.304                          

 Setup time                                             -0.071    1002.233                          

 Data required time                                               1002.233                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.233                          
 Data arrival time                                                  -6.594                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.639                          
====================================================================================================

====================================================================================================

Startpoint  : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[9]/opit_0_inv_L5Q_perm/L3
Path Group  : divadf/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.374  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.832
  Launch Clock Delay      :  2.354
  Clock Pessimism Removal :  0.148

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_138_240/Q0                                         0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.349       0.349         ad_clk_1         
 CLMS_134_249/Y0                   td                    0.226       0.575 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=73)       1.779       2.354         _N2176           
 CLMA_46_200/CLK                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/CLK

 CLMA_46_200/Q0                    tco                   0.209       2.563 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/Q
                                   net (fanout=32)       0.502       3.065         fifo/wr_full     
 CLMS_46_205/Y0                    td                    0.226       3.291 r       fifo/N12_3/gateop_perm/Z
                                   net (fanout=2)        0.358       3.649         fifo/_N2756      
                                                         0.221       3.870 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       3.870         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1619
 CLMA_50_205/COUT                  td                    0.083       3.953 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       3.953         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1621
                                                         0.055       4.008 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.008         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1623
 CLMA_50_209/COUT                  td                    0.083       4.091 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.091         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1625
 CLMA_50_213/Y1                    td                    0.305       4.396 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.616       5.012         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2 [9]
 CLMA_50_240/A3                                                            r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[9]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   5.012         Logic Levels: 4  
                                                                                   Logic: 1.182ns(44.470%), Route: 1.476ns(55.530%)
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_138_240/Q0                                         0.000    1000.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.284    1000.284         ad_clk_1         
 CLMS_134_249/Y0                   td                    0.200    1000.484 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=73)       1.348    1001.832         _N2176           
 CLMA_50_240/CLK                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[9]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.148    1001.980                          
 clock uncertainty                                      -0.050    1001.930                          

 Setup time                                             -0.221    1001.709                          

 Data required time                                               1001.709                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.709                          
 Data arrival time                                                  -5.012                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.697                          
====================================================================================================

====================================================================================================

Startpoint  : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[7]/opit_0_inv_L5Q_perm/L1
Path Group  : divadf/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.374  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.832
  Launch Clock Delay      :  2.354
  Clock Pessimism Removal :  0.148

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_138_240/Q0                                         0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.349       0.349         ad_clk_1         
 CLMS_134_249/Y0                   td                    0.226       0.575 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=73)       1.779       2.354         _N2176           
 CLMA_46_200/CLK                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/CLK

 CLMA_46_200/Q0                    tco                   0.209       2.563 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/Q
                                   net (fanout=32)       0.502       3.065         fifo/wr_full     
 CLMS_46_205/Y0                    td                    0.226       3.291 r       fifo/N12_3/gateop_perm/Z
                                   net (fanout=2)        0.358       3.649         fifo/_N2756      
                                                         0.221       3.870 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       3.870         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1619
 CLMA_50_205/COUT                  td                    0.083       3.953 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       3.953         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1621
                                                         0.055       4.008 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.008         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1623
 CLMA_50_209/Y3                    td                    0.305       4.313 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.722       5.035         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2 [7]
 CLMA_50_240/C1                                                            r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[7]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   5.035         Logic Levels: 3  
                                                                                   Logic: 1.099ns(40.992%), Route: 1.582ns(59.008%)
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_138_240/Q0                                         0.000    1000.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.284    1000.284         ad_clk_1         
 CLMS_134_249/Y0                   td                    0.200    1000.484 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=73)       1.348    1001.832         _N2176           
 CLMA_50_240/CLK                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.148    1001.980                          
 clock uncertainty                                      -0.050    1001.930                          

 Setup time                                             -0.150    1001.780                          

 Data required time                                               1001.780                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.780                          
 Data arrival time                                                  -5.035                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.745                          
====================================================================================================

====================================================================================================

Startpoint  : adget/data_reg[3]/opit_0_inv/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/DA0[0]
Path Group  : divadf/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.373  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.512
  Launch Clock Delay      :  2.048
  Clock Pessimism Removal :  -0.091

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_138_240/Q0                                         0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.284       0.284         ad_clk_1         
 CLMS_134_249/Y0                   td                    0.200       0.484 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=73)       1.564       2.048         _N2176           
 CLMA_70_160/CLK                                                           r       adget/data_reg[3]/opit_0_inv/CLK

 CLMA_70_160/Q1                    tco                   0.197       2.245 f       adget/data_reg[3]/opit_0_inv/Q
                                   net (fanout=1)        0.311       2.556         data_reg[3]      
 DRM_62_164/DA0[0]                                                         f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/DA0[0]

 Data arrival time                                                   2.556         Logic Levels: 0  
                                                                                   Logic: 0.197ns(38.780%), Route: 0.311ns(61.220%)
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_138_240/Q0                                         0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.349       0.349         ad_clk_1         
 CLMS_134_249/Y0                   td                    0.226       0.575 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=73)       1.937       2.512         _N2176           
 DRM_62_164/CLKA[0]                                                        r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.091       2.421                          
 clock uncertainty                                       0.000       2.421                          

 Hold time                                               0.075       2.496                          

 Data required time                                                  2.496                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.496                          
 Data arrival time                                                  -2.556                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.060                          
====================================================================================================

====================================================================================================

Startpoint  : adget/cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : adget/wr_en/opit_0_inv_L5Q_perm/L4
Path Group  : divadf/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.472  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.355
  Launch Clock Delay      :  1.735
  Clock Pessimism Removal :  -0.148

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_138_240/Q0                                         0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.284       0.284         ad_clk_1         
 CLMS_134_249/Y0                   td                    0.200       0.484 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=73)       1.251       1.735         _N2176           
 CLMA_58_245/CLK                                                           r       adget/cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_245/Q3                    tco                   0.198       1.933 r       adget/cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.499       2.432         adget/cnt [0]    
 CLMA_50_208/A4                                                            r       adget/wr_en/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   2.432         Logic Levels: 0  
                                                                                   Logic: 0.198ns(28.407%), Route: 0.499ns(71.593%)
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_138_240/Q0                                         0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.349       0.349         ad_clk_1         
 CLMS_134_249/Y0                   td                    0.226       0.575 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=73)       1.780       2.355         _N2176           
 CLMA_50_208/CLK                                                           r       adget/wr_en/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.148       2.207                          
 clock uncertainty                                       0.000       2.207                          

 Hold time                                              -0.044       2.163                          

 Data required time                                                  2.163                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.163                          
 Data arrival time                                                  -2.432                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.269                          
====================================================================================================

====================================================================================================

Startpoint  : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[11]/opit_0_inv_A2Q21/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/ADA0[11]
Path Group  : divadf/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.404  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.512
  Launch Clock Delay      :  1.993
  Clock Pessimism Removal :  -0.115

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_138_240/Q0                                         0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.284       0.284         ad_clk_1         
 CLMS_134_249/Y0                   td                    0.200       0.484 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=73)       1.509       1.993         _N2176           
 CLMA_50_213/CLK                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[11]/opit_0_inv_A2Q21/CLK

 CLMA_50_213/Q3                    tco                   0.197       2.190 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[11]/opit_0_inv_A2Q21/Q1
                                   net (fanout=12)       0.605       2.795         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/wr_addr [11]
 DRM_62_164/ADA0[11]                                                       f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/ADA0[11]

 Data arrival time                                                   2.795         Logic Levels: 0  
                                                                                   Logic: 0.197ns(24.564%), Route: 0.605ns(75.436%)
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_138_240/Q0                                         0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.349       0.349         ad_clk_1         
 CLMS_134_249/Y0                   td                    0.226       0.575 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=73)       1.937       2.512         _N2176           
 DRM_62_164/CLKA[0]                                                        r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.115       2.397                          
 clock uncertainty                                       0.000       2.397                          

 Hold time                                               0.063       2.460                          

 Data required time                                                  2.460                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.460                          
 Data arrival time                                                  -2.795                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.335                          
====================================================================================================

====================================================================================================

Startpoint  : f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK
Endpoint    : f_measure/cnt_fx[30]/opit_0_inv_AQ/Cin
Path Group  : clk_fx_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.060  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.804
  Launch Clock Delay      :  3.255
  Clock Pessimism Removal :  0.391

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.898       0.961 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.047       1.008 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N40             
 USCM_74_106/CLK_USCM              td                    0.000       1.729 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.526       3.255         ntclkbufg_1      
 CLMA_22_264/CLK                                                           r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK

 CLMA_22_264/Q1                    tco                   0.209       3.464 r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.245       3.709         f_measure/cnt_fx [1]
                                                         0.310       4.019 r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.019         f_measure/_N1586 
 CLMA_22_264/COUT                  td                    0.083       4.102 r       f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.102         f_measure/_N1588 
                                                         0.055       4.157 f       f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.157         f_measure/_N1590 
 CLMA_22_268/COUT                  td                    0.083       4.240 r       f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.240         f_measure/_N1592 
                                                         0.055       4.295 f       f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.295         f_measure/_N1594 
 CLMA_22_272/COUT                  td                    0.083       4.378 r       f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.378         f_measure/_N1596 
                                                         0.055       4.433 f       f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.433         f_measure/_N1598 
 CLMA_22_276/COUT                  td                    0.083       4.516 r       f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.516         f_measure/_N1600 
                                                         0.055       4.571 f       f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.571         f_measure/_N1602 
 CLMA_22_280/COUT                  td                    0.083       4.654 r       f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.654         f_measure/_N1604 
                                                         0.055       4.709 f       f_measure/cnt_fx[21]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.709         f_measure/_N1606 
 CLMA_22_284/COUT                  td                    0.083       4.792 r       f_measure/cnt_fx[23]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.792         f_measure/_N1608 
                                                         0.055       4.847 f       f_measure/cnt_fx[25]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.847         f_measure/_N1610 
 CLMA_22_288/COUT                  td                    0.083       4.930 r       f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.930         f_measure/_N1612 
                                                         0.055       4.985 f       f_measure/cnt_fx[29]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.985         f_measure/_N1614 
                                                                           f       f_measure/cnt_fx[30]/opit_0_inv_AQ/Cin

 Data arrival time                                                   4.985         Logic Levels: 7  
                                                                                   Logic: 1.485ns(85.838%), Route: 0.245ns(14.162%)
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 J17                                                     0.000    1000.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063    1000.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.781    1000.844 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.844         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.041    1000.885 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626    1001.511         _N40             
 USCM_74_106/CLK_USCM              td                    0.000    1001.511 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.293    1002.804         ntclkbufg_1      
 CLMA_22_292/CLK                                                           r       f_measure/cnt_fx[30]/opit_0_inv_AQ/CLK
 clock pessimism                                         0.391    1003.195                          
 clock uncertainty                                      -0.050    1003.145                          

 Setup time                                             -0.110    1003.035                          

 Data required time                                               1003.035                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.035                          
 Data arrival time                                                  -4.985                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.050                          
====================================================================================================

====================================================================================================

Startpoint  : f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK
Endpoint    : f_measure/cnt_fx[29]/opit_0_inv_A2Q21/Cin
Path Group  : clk_fx_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.060  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.804
  Launch Clock Delay      :  3.255
  Clock Pessimism Removal :  0.391

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.898       0.961 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.047       1.008 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N40             
 USCM_74_106/CLK_USCM              td                    0.000       1.729 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.526       3.255         ntclkbufg_1      
 CLMA_22_264/CLK                                                           r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK

 CLMA_22_264/Q1                    tco                   0.209       3.464 r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.245       3.709         f_measure/cnt_fx [1]
                                                         0.310       4.019 r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.019         f_measure/_N1586 
 CLMA_22_264/COUT                  td                    0.083       4.102 r       f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.102         f_measure/_N1588 
                                                         0.055       4.157 f       f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.157         f_measure/_N1590 
 CLMA_22_268/COUT                  td                    0.083       4.240 r       f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.240         f_measure/_N1592 
                                                         0.055       4.295 f       f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.295         f_measure/_N1594 
 CLMA_22_272/COUT                  td                    0.083       4.378 r       f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.378         f_measure/_N1596 
                                                         0.055       4.433 f       f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.433         f_measure/_N1598 
 CLMA_22_276/COUT                  td                    0.083       4.516 r       f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.516         f_measure/_N1600 
                                                         0.055       4.571 f       f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.571         f_measure/_N1602 
 CLMA_22_280/COUT                  td                    0.083       4.654 r       f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.654         f_measure/_N1604 
                                                         0.055       4.709 f       f_measure/cnt_fx[21]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.709         f_measure/_N1606 
 CLMA_22_284/COUT                  td                    0.083       4.792 r       f_measure/cnt_fx[23]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.792         f_measure/_N1608 
                                                         0.055       4.847 f       f_measure/cnt_fx[25]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.847         f_measure/_N1610 
 CLMA_22_288/COUT                  td                    0.082       4.929 f       f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.929         f_measure/_N1612 
 CLMA_22_292/CIN                                                           f       f_measure/cnt_fx[29]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   4.929         Logic Levels: 7  
                                                                                   Logic: 1.429ns(85.364%), Route: 0.245ns(14.636%)
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 J17                                                     0.000    1000.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063    1000.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.781    1000.844 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.844         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.041    1000.885 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626    1001.511         _N40             
 USCM_74_106/CLK_USCM              td                    0.000    1001.511 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.293    1002.804         ntclkbufg_1      
 CLMA_22_292/CLK                                                           r       f_measure/cnt_fx[29]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.391    1003.195                          
 clock uncertainty                                      -0.050    1003.145                          

 Setup time                                             -0.110    1003.035                          

 Data required time                                               1003.035                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.035                          
 Data arrival time                                                  -4.929                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.106                          
====================================================================================================

====================================================================================================

Startpoint  : f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK
Endpoint    : f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Cin
Path Group  : clk_fx_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.809
  Launch Clock Delay      :  3.255
  Clock Pessimism Removal :  0.391

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.898       0.961 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.047       1.008 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N40             
 USCM_74_106/CLK_USCM              td                    0.000       1.729 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.526       3.255         ntclkbufg_1      
 CLMA_22_264/CLK                                                           r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK

 CLMA_22_264/Q1                    tco                   0.209       3.464 r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.245       3.709         f_measure/cnt_fx [1]
                                                         0.310       4.019 r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.019         f_measure/_N1586 
 CLMA_22_264/COUT                  td                    0.083       4.102 r       f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.102         f_measure/_N1588 
                                                         0.055       4.157 f       f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.157         f_measure/_N1590 
 CLMA_22_268/COUT                  td                    0.083       4.240 r       f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.240         f_measure/_N1592 
                                                         0.055       4.295 f       f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.295         f_measure/_N1594 
 CLMA_22_272/COUT                  td                    0.083       4.378 r       f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.378         f_measure/_N1596 
                                                         0.055       4.433 f       f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.433         f_measure/_N1598 
 CLMA_22_276/COUT                  td                    0.083       4.516 r       f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.516         f_measure/_N1600 
                                                         0.055       4.571 f       f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.571         f_measure/_N1602 
 CLMA_22_280/COUT                  td                    0.083       4.654 r       f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.654         f_measure/_N1604 
                                                         0.055       4.709 f       f_measure/cnt_fx[21]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.709         f_measure/_N1606 
 CLMA_22_284/COUT                  td                    0.083       4.792 r       f_measure/cnt_fx[23]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.792         f_measure/_N1608 
                                                         0.055       4.847 f       f_measure/cnt_fx[25]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.847         f_measure/_N1610 
                                                                           f       f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   4.847         Logic Levels: 6  
                                                                                   Logic: 1.347ns(84.611%), Route: 0.245ns(15.389%)
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 J17                                                     0.000    1000.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063    1000.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.781    1000.844 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.844         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.041    1000.885 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626    1001.511         _N40             
 USCM_74_106/CLK_USCM              td                    0.000    1001.511 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.298    1002.809         ntclkbufg_1      
 CLMA_22_288/CLK                                                           r       f_measure/cnt_fx[27]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.391    1003.200                          
 clock uncertainty                                      -0.050    1003.150                          

 Setup time                                             -0.110    1003.040                          

 Data required time                                               1003.040                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.040                          
 Data arrival time                                                  -4.847                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.193                          
====================================================================================================

====================================================================================================

Startpoint  : f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK
Endpoint    : f_measure/cnt_fx[1]/opit_0_inv_A2Q21/I00
Path Group  : clk_fx_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.255
  Launch Clock Delay      :  2.836
  Clock Pessimism Removal :  -0.419

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.781       0.844 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.844         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.041       0.885 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.511         _N40             
 USCM_74_106/CLK_USCM              td                    0.000       1.511 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.325       2.836         ntclkbufg_1      
 CLMA_22_264/CLK                                                           r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK

 CLMA_22_264/Q0                    tco                   0.197       3.033 f       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.139       3.172         f_measure/cnt_fx [0]
 CLMA_22_264/A0                                                            f       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/I00

 Data arrival time                                                   3.172         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.631%), Route: 0.139ns(41.369%)
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.898       0.961 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.047       1.008 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N40             
 USCM_74_106/CLK_USCM              td                    0.000       1.729 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.526       3.255         ntclkbufg_1      
 CLMA_22_264/CLK                                                           r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.419       2.836                          
 clock uncertainty                                       0.000       2.836                          

 Hold time                                              -0.082       2.754                          

 Data required time                                                  2.754                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.754                          
 Data arrival time                                                  -3.172                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.418                          
====================================================================================================

====================================================================================================

Startpoint  : f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK
Endpoint    : f_measure/cnt_fx[1]/opit_0_inv_A2Q21/I10
Path Group  : clk_fx_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.255
  Launch Clock Delay      :  2.836
  Clock Pessimism Removal :  -0.419

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.781       0.844 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.844         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.041       0.885 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.511         _N40             
 USCM_74_106/CLK_USCM              td                    0.000       1.511 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.325       2.836         ntclkbufg_1      
 CLMA_22_264/CLK                                                           r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK

 CLMA_22_264/Q0                    tco                   0.197       3.033 f       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.139       3.172         f_measure/cnt_fx [0]
 CLMA_22_264/B0                                                            f       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/I10

 Data arrival time                                                   3.172         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.631%), Route: 0.139ns(41.369%)
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.898       0.961 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.047       1.008 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N40             
 USCM_74_106/CLK_USCM              td                    0.000       1.729 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.526       3.255         ntclkbufg_1      
 CLMA_22_264/CLK                                                           r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.419       2.836                          
 clock uncertainty                                       0.000       2.836                          

 Hold time                                              -0.082       2.754                          

 Data required time                                                  2.754                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.754                          
 Data arrival time                                                  -3.172                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.418                          
====================================================================================================

====================================================================================================

Startpoint  : f_measure/cnt_fx[27]/opit_0_inv_A2Q21/CLK
Endpoint    : f_measure/cnt_fx[27]/opit_0_inv_A2Q21/I11
Path Group  : clk_fx_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.227
  Launch Clock Delay      :  2.809
  Clock Pessimism Removal :  -0.418

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.781       0.844 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.844         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.041       0.885 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.511         _N40             
 USCM_74_106/CLK_USCM              td                    0.000       1.511 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.298       2.809         ntclkbufg_1      
 CLMA_22_288/CLK                                                           r       f_measure/cnt_fx[27]/opit_0_inv_A2Q21/CLK

 CLMA_22_288/Q3                    tco                   0.197       3.006 f       f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.138       3.144         f_measure/cnt_fx [27]
 CLMA_22_288/D1                                                            f       f_measure/cnt_fx[27]/opit_0_inv_A2Q21/I11

 Data arrival time                                                   3.144         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.806%), Route: 0.138ns(41.194%)
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.898       0.961 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.047       1.008 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N40             
 USCM_74_106/CLK_USCM              td                    0.000       1.729 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.498       3.227         ntclkbufg_1      
 CLMA_22_288/CLK                                                           r       f_measure/cnt_fx[27]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.418       2.809                          
 clock uncertainty                                       0.000       2.809                          

 Hold time                                              -0.112       2.697                          

 Data required time                                                  2.697                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.697                          
 Data arrival time                                                  -3.144                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.447                          
====================================================================================================

====================================================================================================

Startpoint  : trans/flag[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : adc_clk (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.029       2.067         _N39             
 USCM_74_107/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.511       3.578         ntclkbufg_0      
 CLMS_102_241/CLK                                                          r       trans/flag[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_102_241/Q0                   tco                   0.206       3.784 f       trans/flag[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.695       4.479         trans/flag [1]   
 CLMS_134_249/Y0                   td                    0.297       4.776 f       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=73)       1.833       6.609         _N2176           
 IOL_151_89/DO                     td                    0.081       6.690 f       adc_clk_obuf/opit_1/O
                                   net (fanout=1)        0.000       6.690         adc_clk_obuf/ntO 
 IOBS_152_89/PAD                   td                    2.049       8.739 f       adc_clk_obuf/opit_0/O
                                   net (fanout=1)        0.157       8.896         adc_clk          
 T11                                                                       f       adc_clk (port)   

 Data arrival time                                                   8.896         Logic Levels: 3  
                                                                                   Logic: 2.633ns(49.511%), Route: 2.685ns(50.489%)
====================================================================================================

====================================================================================================

Startpoint  : trans/flag[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : adc_clk2 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.029       2.067         _N39             
 USCM_74_107/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.511       3.578         ntclkbufg_0      
 CLMS_102_241/CLK                                                          r       trans/flag[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_102_241/Q0                   tco                   0.206       3.784 f       trans/flag[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.695       4.479         trans/flag [1]   
 CLMS_134_249/Y0                   td                    0.297       4.776 f       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=73)       1.399       6.175         _N2176           
 IOL_151_134/DO                    td                    0.081       6.256 f       adc_clk2_obuf/opit_1/O
                                   net (fanout=1)        0.000       6.256         adc_clk2_obuf/ntO
 IOBD_152_134/PAD                  td                    2.049       8.305 f       adc_clk2_obuf/opit_0/O
                                   net (fanout=1)        0.071       8.376         adc_clk2         
 N15                                                                       f       adc_clk2 (port)  

 Data arrival time                                                   8.376         Logic Levels: 3  
                                                                                   Logic: 2.633ns(54.877%), Route: 2.165ns(45.123%)
====================================================================================================

====================================================================================================

Startpoint  : trans/flag[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : test (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.029       2.067         _N39             
 USCM_74_107/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.511       3.578         ntclkbufg_0      
 CLMS_102_241/CLK                                                          r       trans/flag[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_102_241/Q0                   tco                   0.206       3.784 f       trans/flag[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.695       4.479         trans/flag [1]   
 CLMS_134_249/Y0                   td                    0.297       4.776 f       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=73)       0.340       5.116         _N2176           
 IOL_151_253/DO                    td                    0.081       5.197 f       test_obuf/opit_1/O
                                   net (fanout=1)        0.000       5.197         test_obuf/ntO    
 IOBS_152_253/PAD                  td                    2.049       7.246 f       test_obuf/opit_0/O
                                   net (fanout=1)        0.069       7.315         test             
 E17                                                                       f       test (port)      

 Data arrival time                                                   7.315         Logic Levels: 3  
                                                                                   Logic: 2.633ns(70.458%), Route: 1.104ns(29.542%)
====================================================================================================

====================================================================================================

Startpoint  : adc_data1[10] (port)
Endpoint    : adget/data_reg[6]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L17                                                     0.000       0.000 r       adc_data1[10] (port)
                                   net (fanout=1)        0.072       0.072         adc_data1[10]    
 IOBS_152_165/DIN                  td                    0.781       0.853 r       adc_data1_ibuf[10]/opit_0/O
                                   net (fanout=1)        0.000       0.853         adc_data1_ibuf[10]/ntD
 IOL_151_165/RX_DATA_DD            td                    0.071       0.924 r       adc_data1_ibuf[10]/opit_1/OUT
                                   net (fanout=1)        0.969       1.893         nt_adc_data1[10] 
 CLMA_90_189/M1                                                            r       adget/data_reg[6]/opit_0_inv/D

 Data arrival time                                                   1.893         Logic Levels: 2  
                                                                                   Logic: 0.852ns(45.008%), Route: 1.041ns(54.992%)
====================================================================================================

====================================================================================================

Startpoint  : adc_data1[9] (port)
Endpoint    : adget/data_reg[5]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L18                                                     0.000       0.000 r       adc_data1[9] (port)
                                   net (fanout=1)        0.074       0.074         adc_data1[9]     
 IOBD_152_166/DIN                  td                    0.781       0.855 r       adc_data1_ibuf[9]/opit_0/O
                                   net (fanout=1)        0.000       0.855         adc_data1_ibuf[9]/ntD
 IOL_151_166/RX_DATA_DD            td                    0.071       0.926 r       adc_data1_ibuf[9]/opit_1/OUT
                                   net (fanout=1)        0.998       1.924         nt_adc_data1[9]  
 CLMA_90_189/M3                                                            r       adget/data_reg[5]/opit_0_inv/D

 Data arrival time                                                   1.924         Logic Levels: 2  
                                                                                   Logic: 0.852ns(44.283%), Route: 1.072ns(55.717%)
====================================================================================================

====================================================================================================

Startpoint  : adc_data1[8] (port)
Endpoint    : adget/data_reg[4]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 N18                                                     0.000       0.000 r       adc_data1[8] (port)
                                   net (fanout=1)        0.074       0.074         adc_data1[8]     
 IOBD_152_138/DIN                  td                    0.781       0.855 r       adc_data1_ibuf[8]/opit_0/O
                                   net (fanout=1)        0.000       0.855         adc_data1_ibuf[8]/ntD
 IOL_151_138/RX_DATA_DD            td                    0.071       0.926 r       adc_data1_ibuf[8]/opit_1/OUT
                                   net (fanout=1)        1.210       2.136         nt_adc_data1[8]  
 CLMA_90_189/M2                                                            r       adget/data_reg[4]/opit_0_inv/D

 Data arrival time                                                   2.136         Logic Levels: 2  
                                                                                   Logic: 0.852ns(39.888%), Route: 1.284ns(60.112%)
====================================================================================================

====================================================================================================
End dump timing report

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 7.000 sec
Action report_timing: CPU time elapsed is 5.391 sec
Current time: Fri Jul  5 01:41:34 2024
Action report_timing: Peak memory pool usage is 371,421,184 bytes
Report timing is finished successfully.
