<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value." projectName="yolo_max_pool_2019" solutionName="solution1" date="2019-06-23T16:52:52.421+0100"/>
        <logs message="@E Simulation failed: Function 'main' returns nonzero value '1'." projectName="yolo_max_pool_2019" solutionName="solution1" date="2019-06-23T16:52:52.411+0100"/>
      </csimLog>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('window_group[0].val[0][1]', yolo_max_pool_2019/src/yolo_max_pool.cpp:101->yolo_max_pool_2019/src/yolo_max_pool.cpp:58) on array 'line_buff_group.val[0]', yolo_max_pool_2019/src/yolo_max_pool.cpp:10 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'line_buff_group_val_s'." projectName="yolo_max_pool_2019" solutionName="solution1" date="2019-06-22T15:51:55.302+0100" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group.val[' (yolo_max_pool_2019/src/yolo_max_pool.cpp:10)." projectName="yolo_max_pool_2019" solutionName="solution1" date="2019-06-22T15:51:54.614+0100" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group.val[' (yolo_max_pool_2019/src/yolo_max_pool.cpp:10)." projectName="yolo_max_pool_2019" solutionName="solution1" date="2019-06-22T15:51:54.327+0100" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_8' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/yolo_max_pool_top_ap_fcmp_0_no_dsp_32.vhd:200]&#xA;Completed static elaboration&#xA;Starting simulation data flow analysis&#xA;Completed simulation data flow analysis&#xA;Time Resolution for simulation is 1ps&#xA;Compiling package std.standard&#xA;Compiling package std.textio&#xA;Compiling package ieee.std_logic_1164&#xA;Compiling package ieee.numeric_std&#xA;Compiling package floating_point_v7_1_8.floating_point_v7_1_8_viv_comp&#xA;Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg&#xA;Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg&#xA;Compiling package floating_point_v7_1_8.floating_point_v7_1_8_consts&#xA;Compiling package ieee.math_real&#xA;Compiling package floating_point_v7_1_8.floating_point_v7_1_8_exp_table_...&#xA;Compiling package mult_gen_v12_0_15.mult_gen_v12_0_15_pkg&#xA;Compiling package ieee.std_logic_arith&#xA;Compiling package ieee.std_logic_signed&#xA;Compiling package floating_point_v7_1_8.floating_point_v7_1_8_pkg&#xA;Compiling package floating_point_v7_1_8.flt_utils&#xA;Compiling package unisim.vcomponents&#xA;Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp&#xA;Compiling module xil_defaultlib.yolo_max_pool_top_AXILiteS_s_axi&#xA;Compiling module xil_defaultlib.yolo_max_pool_top_line_buff_grou...&#xA;Compiling module xil_defaultlib.yolo_max_pool_top_line_buff_grou...&#xA;Compiling module xil_defaultlib.write_output&#xA;Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=3,length=0)\]&#xA;Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity floating_point_v7_1_8.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=4,length=0)\]&#xA;Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity floating_point_v7_1_8.compare_ne_im [\compare_ne_im(c_xdevicefamily=&quot;...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=2,length=0)\]&#xA;Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity floating_point_v7_1_8.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=11,length=0)\]&#xA;Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity floating_point_v7_1_8.compare_eq [\compare_eq(c_xdevicefamily=&quot;zyn...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=16,length=0)\]&#xA;Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity floating_point_v7_1_8.compare_gt [\compare_gt(c_xdevicefamily=&quot;zyn...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(length=0)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.fp_cmp [\fp_cmp(c_xdevicefamily=&quot;zynq&quot;,c...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8_viv [\floating_point_v7_1_8_viv(c_xde...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8 [\floating_point_v7_1_8(c_xdevice...]&#xA;Compiling architecture yolo_max_pool_top_ap_fcmp_0_no_dsp_32_arch of entity xil_defaultlib.yolo_max_pool_top_ap_fcmp_0_no_dsp_32 [yolo_max_pool_top_ap_fcmp_0_no_d...]&#xA;Compiling module xil_defaultlib.yolo_max_pool_top_fcmp_32ns_32ns...&#xA;Compiling module xil_defaultlib.yolo_max_pool_top_mux_164_32_1_1...&#xA;Compiling module xil_defaultlib.yolo_max_pool_top&#xA;Compiling module xil_defaultlib.fifo(DEPTH=2768896,WIDTH=32)&#xA;Compiling module xil_defaultlib.fifo(DEPTH=2768896,WIDTH=4)&#xA;Compiling module xil_defaultlib.fifo(DEPTH=2768896,WIDTH=2)&#xA;Compiling module xil_defaultlib.fifo(DEPTH=2768896,WIDTH=1)&#xA;Compiling module xil_defaultlib.fifo(DEPTH=2768896,WIDTH=5)&#xA;Compiling module xil_defaultlib.fifo(DEPTH=2768896,WIDTH=6)&#xA;Compiling module xil_defaultlib.AESL_axi_s_inStream&#xA;Compiling module xil_defaultlib.fifo(DEPTH=692224,WIDTH=32)&#xA;Compiling module xil_defaultlib.fifo(DEPTH=692224,WIDTH=4)&#xA;Compiling module xil_defaultlib.fifo(DEPTH=692224,WIDTH=2)&#xA;Compiling module xil_defaultlib.fifo(DEPTH=692224,WIDTH=1)&#xA;Compiling module xil_defaultlib.fifo(DEPTH=692224,WIDTH=5)&#xA;Compiling module xil_defaultlib.fifo(DEPTH=692224,WIDTH=6)&#xA;Compiling module xil_defaultlib.AESL_axi_s_outStream&#xA;Compiling module xil_defaultlib.AESL_axi_slave_AXILiteS&#xA;Compiling module xil_defaultlib.apatb_yolo_max_pool_top_top&#xA;Compiling module work.glbl&#xA;Built simulation snapshot yolo_max_pool_top&#xA;&#xA;&#xA;****** Webtalk v2019.1 (64-bit)&#xA;  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019&#xA;  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019&#xA;    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.&#xA;&#xA;&#xA;source /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_max_pool_2019/solution1/sim/verilog/xsim.dir/yolo_max_pool_top/webtalk/xsim_webtalk.tcl -notrace" projectName="yolo_max_pool_2019" solutionName="solution1" date="2019-06-22T15:55:36.350+0100" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the &quot;-mt off -v 1&quot; switches to see more information from the C compiler. The following environment variables have been detected:&#xA;    LIBRARY_PATH" projectName="yolo_max_pool_2019" solutionName="solution1" date="2019-06-22T15:55:14.053+0100" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
