#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Mon Nov 13 07:49:55 2023
# Process ID: 32616
# Current directory: C:/Users/hafer/Desktop/VHDL/mc8051_basys3/hw/generate/artix7_xc7a35tcpg263_1/mc8051_rom/mc8051_rom
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent30784 C:\Users\hafer\Desktop\VHDL\mc8051_basys3\hw\generate\artix7_xc7a35tcpg263_1\mc8051_rom\mc8051_rom\mc8051_rom.dcp
# Log file: C:/Users/hafer/Desktop/VHDL/mc8051_basys3/hw/generate/artix7_xc7a35tcpg263_1/mc8051_rom/mc8051_rom/vivado.log
# Journal file: C:/Users/hafer/Desktop/VHDL/mc8051_basys3/hw/generate/artix7_xc7a35tcpg263_1/mc8051_rom/mc8051_rom\vivado.jou
#-----------------------------------------------------------
start_gui
open_checkpoint {C:\Users\hafer\Desktop\VHDL\mc8051_basys3\hw\generate\artix7_xc7a35tcpg263_1\mc8051_rom\mc8051_rom\mc8051_rom.dcp}
Command: open_checkpoint {C:\Users\hafer\Desktop\VHDL\mc8051_basys3\hw\generate\artix7_xc7a35tcpg263_1\mc8051_rom\mc8051_rom\mc8051_rom.dcp}

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 688.891 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.1/data/ip'.
INFO: [Project 1-479] Netlist was created with Vivado 2016.1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/hafer/Desktop/VHDL/mc8051_basys3/hw/generate/artix7_xc7a35tcpg263_1/mc8051_rom/mc8051_rom/.Xil/Vivado-32616-oager_laptop/dcp/mc8051_rom_early.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port clka. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [c:/Users/hafer/Desktop/VHDL/mc8051_basys3/hw/generate/artix7_xc7a35tcpg263_1/mc8051_rom/mc8051_rom/mc8051_rom_ooc.xdc:54]
Finished Parsing XDC File [C:/Users/hafer/Desktop/VHDL/mc8051_basys3/hw/generate/artix7_xc7a35tcpg263_1/mc8051_rom/mc8051_rom/.Xil/Vivado-32616-oager_laptop/dcp/mc8051_rom_early.xdc]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2016.1 (64-bit) build 1538259
open_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1126.742 ; gain = 447.762
exit
INFO: [Common 17-206] Exiting Vivado at Mon Nov 13 07:50:36 2023...
