Loading plugins phase: Elapsed time ==> 0s.217ms
Initializing data phase: Elapsed time ==> 2s.886ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\Mike\Documents\PulseSensor\Pulser1.cydsn\Pulser1.cyprj -d CY8C5568AXI-060 -s C:\Users\Mike\Documents\PulseSensor\Pulser1.cydsn\Generated_Source\PSoC5 -w 0 -- -yv2 -w 0 -v3 -ygs -q10 -o2 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 14s.679ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.353ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Pulser1.v
Program  :   C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -w 0 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Mike\Documents\PulseSensor\Pulser1.cydsn\Pulser1.cyprj -dcpsoc3 Pulser1.v -verilog
======================================================================

======================================================================
Compiling:  Pulser1.v
Program  :   C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -w 0 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Mike\Documents\PulseSensor\Pulser1.cydsn\Pulser1.cyprj -dcpsoc3 Pulser1.v -verilog
======================================================================

======================================================================
Compiling:  Pulser1.v
Program  :   vlogfe
Options  :    -yv2 -w 0 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Mike\Documents\PulseSensor\Pulser1.cydsn\Pulser1.cyprj -dcpsoc3 -verilog Pulser1.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Mon Jul 30 14:12:39 2012


======================================================================
Compiling:  Pulser1.v
Program  :   vpp
Options  :    -yv2 -q10 Pulser1.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Mon Jul 30 14:12:39 2012

Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMux_v1_50\AMux_v1_50.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_50\cy_vref_v1_50.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\CapSense_CSD_AMux_v3_10\CapSense_CSD_AMux_v3_10.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\CapSense_CSD_MeasureCh_v3_10\CapSense_CSD_MeasureCh_v3_10.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\CapSense_CSD_ClockGen_v3_10\CapSense_CSD_ClockGen_v3_10.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_10\B_UART_v2_10.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v2_10\B_PWM_v2_10.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\PrISM_v2_0\PrISM_v2_0.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BShiftReg_v2_0\BShiftReg_v2_0.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_60\CyStatusReg_v1_60.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Pulser1.ctl'.
C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_10\B_UART_v2_10.v (line 1086, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_10\B_UART_v2_10.v (line 1095, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_10\B_UART_v2_10.v (line 1352, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_10\B_UART_v2_10.v (line 1387, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_10\B_UART_v2_10.v (line 1499, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_10\B_UART_v2_10.v (line 1555, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_10\B_UART_v2_10.v (line 1556, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v2_10\B_PWM_v2_10.v (line 685, col 42):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v2_10\B_PWM_v2_10.v (line 705, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Pulser1.v
Program  :   tovif
Options  :    -yv2 -w 0 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Mike\Documents\PulseSensor\Pulser1.cydsn\Pulser1.cyprj -dcpsoc3 -verilog Pulser1.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Mon Jul 30 14:12:41 2012

Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Mike\Documents\PulseSensor\Pulser1.cydsn\codegentemp\Pulser1.ctl'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Users\Mike\Documents\PulseSensor\Pulser1.cydsn\codegentemp\Pulser1.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMux_v1_50\AMux_v1_50.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_50\cy_vref_v1_50.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\CapSense_CSD_AMux_v3_10\CapSense_CSD_AMux_v3_10.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\CapSense_CSD_MeasureCh_v3_10\CapSense_CSD_MeasureCh_v3_10.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\CapSense_CSD_ClockGen_v3_10\CapSense_CSD_ClockGen_v3_10.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_10\B_UART_v2_10.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v2_10\B_PWM_v2_10.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\PrISM_v2_0\PrISM_v2_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BShiftReg_v2_0\BShiftReg_v2_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_60\CyStatusReg_v1_60.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  Pulser1.v
Program  :   topld
Options  :    -yv2 -w 0 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Mike\Documents\PulseSensor\Pulser1.cydsn\Pulser1.cyprj -dcpsoc3 -verilog Pulser1.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Mon Jul 30 14:12:45 2012

Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Mike\Documents\PulseSensor\Pulser1.cydsn\codegentemp\Pulser1.ctl'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Users\Mike\Documents\PulseSensor\Pulser1.cydsn\codegentemp\Pulser1.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMux_v1_50\AMux_v1_50.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_50\cy_vref_v1_50.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\CapSense_CSD_AMux_v3_10\CapSense_CSD_AMux_v3_10.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\CapSense_CSD_MeasureCh_v3_10\CapSense_CSD_MeasureCh_v3_10.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\CapSense_CSD_ClockGen_v3_10\CapSense_CSD_ClockGen_v3_10.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_10\B_UART_v2_10.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v2_10\B_PWM_v2_10.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\PrISM_v2_0\PrISM_v2_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BShiftReg_v2_0\BShiftReg_v2_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_60\CyStatusReg_v1_60.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\ADC_PulseIn:Net_485\
	\ADC_PulseIn:Net_486\
	\IDAC8_PulseIR:Net_157\
	\CapSense_1:Net_414\
	\CapSense_1:Net_417\
	\CapSense_1:Net_415\
	\CapSense_1:Net_419\
	\CapSense_1:MeasureCH0:cmp_in_inv\
	\CapSense_1:ShieldSignal\
	\CapSense_1:Net_1358\
	\CapSense_1:ClockGen:ch1en\
	\CapSense_1:Net_374\
	\CapSense_1:Net_458\
	Net_38
	Net_36
	Net_70
	Net_71
	\UART_Debug:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\UART_Debug:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\UART_Debug:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	Net_66
	\UART_Debug:BUART:sRX:MODULE_3:g2:a0:gta_0\
	\UART_Debug:BUART:sRX:MODULE_4:g1:a0:gx:u0:albi_1\
	\UART_Debug:BUART:sRX:MODULE_4:g1:a0:gx:u0:agbi_1\
	\UART_Debug:BUART:sRX:MODULE_4:g1:a0:gx:u0:lt_0\
	\UART_Debug:BUART:sRX:MODULE_4:g1:a0:gx:u0:gt_0\
	\UART_Debug:BUART:sRX:MODULE_4:g1:a0:gx:u0:lti_0\
	\UART_Debug:BUART:sRX:MODULE_4:g1:a0:gx:u0:gti_0\
	\UART_Debug:BUART:sRX:MODULE_4:g1:a0:gx:u0:albi_0\
	\UART_Debug:BUART:sRX:MODULE_4:g1:a0:gx:u0:agbi_0\
	\UART_Debug:BUART:sRX:MODULE_4:g1:a0:xeq\
	\UART_Debug:BUART:sRX:MODULE_4:g1:a0:xlt\
	\UART_Debug:BUART:sRX:MODULE_4:g1:a0:xlte\
	\UART_Debug:BUART:sRX:MODULE_4:g1:a0:xgt\
	\UART_Debug:BUART:sRX:MODULE_4:g1:a0:xgte\
	\UART_Debug:BUART:sRX:MODULE_4:lt\
	\UART_Debug:BUART:sRX:MODULE_4:eq\
	\UART_Debug:BUART:sRX:MODULE_4:gt\
	\UART_Debug:BUART:sRX:MODULE_4:gte\
	\UART_Debug:BUART:sRX:MODULE_4:lte\
	Net_92
	Net_93
	\UART_Net:BUART:sRX:s23Poll:MODULE_5:g2:a0:b_1\
	\UART_Net:BUART:sRX:s23Poll:MODULE_5:g2:a0:b_0\
	\UART_Net:BUART:sRX:s23Poll:MODULE_6:g2:a0:gta_0\
	Net_88
	\UART_Net:BUART:sRX:MODULE_7:g2:a0:gta_0\
	\UART_Net:BUART:sRX:MODULE_8:g1:a0:gx:u0:albi_1\
	\UART_Net:BUART:sRX:MODULE_8:g1:a0:gx:u0:agbi_1\
	\UART_Net:BUART:sRX:MODULE_8:g1:a0:gx:u0:lt_0\
	\UART_Net:BUART:sRX:MODULE_8:g1:a0:gx:u0:gt_0\
	\UART_Net:BUART:sRX:MODULE_8:g1:a0:gx:u0:lti_0\
	\UART_Net:BUART:sRX:MODULE_8:g1:a0:gx:u0:gti_0\
	\UART_Net:BUART:sRX:MODULE_8:g1:a0:gx:u0:albi_0\
	\UART_Net:BUART:sRX:MODULE_8:g1:a0:gx:u0:agbi_0\
	\UART_Net:BUART:sRX:MODULE_8:g1:a0:xeq\
	\UART_Net:BUART:sRX:MODULE_8:g1:a0:xlt\
	\UART_Net:BUART:sRX:MODULE_8:g1:a0:xlte\
	\UART_Net:BUART:sRX:MODULE_8:g1:a0:xgt\
	\UART_Net:BUART:sRX:MODULE_8:g1:a0:xgte\
	\UART_Net:BUART:sRX:MODULE_8:lt\
	\UART_Net:BUART:sRX:MODULE_8:eq\
	\UART_Net:BUART:sRX:MODULE_8:gt\
	\UART_Net:BUART:sRX:MODULE_8:gte\
	\UART_Net:BUART:sRX:MODULE_8:lte\
	\IDAC8_PulseRed:Net_157\
	\PWM_PulseLEDs:Net_101\
	\PWM_PulseLEDs:PWMUDB:ctrl_cmpmode2_2\
	\PWM_PulseLEDs:PWMUDB:ctrl_cmpmode2_1\
	\PWM_PulseLEDs:PWMUDB:ctrl_cmpmode2_0\
	\PWM_PulseLEDs:PWMUDB:ctrl_cmpmode1_2\
	\PWM_PulseLEDs:PWMUDB:ctrl_cmpmode1_1\
	\PWM_PulseLEDs:PWMUDB:ctrl_cmpmode1_0\
	\PWM_PulseLEDs:PWMUDB:capt_rising\
	\PWM_PulseLEDs:PWMUDB:capt_falling\
	\PWM_PulseLEDs:PWMUDB:trig_rise\
	\PWM_PulseLEDs:PWMUDB:trig_fall\
	\PWM_PulseLEDs:PWMUDB:sc_kill\
	\PWM_PulseLEDs:PWMUDB:km_run\
	\PWM_PulseLEDs:PWMUDB:min_kill\
	\PWM_PulseLEDs:PWMUDB:km_tc\
	\PWM_PulseLEDs:PWMUDB:dith_sel\
	\PWM_PulseLEDs:Net_96\
	Net_523
	\PWM_PulseLEDs:PWMUDB:MODULE_9:b_31\
	\PWM_PulseLEDs:PWMUDB:MODULE_9:b_30\
	\PWM_PulseLEDs:PWMUDB:MODULE_9:b_29\
	\PWM_PulseLEDs:PWMUDB:MODULE_9:b_28\
	\PWM_PulseLEDs:PWMUDB:MODULE_9:b_27\
	\PWM_PulseLEDs:PWMUDB:MODULE_9:b_26\
	\PWM_PulseLEDs:PWMUDB:MODULE_9:b_25\
	\PWM_PulseLEDs:PWMUDB:MODULE_9:b_24\
	\PWM_PulseLEDs:PWMUDB:MODULE_9:b_23\
	\PWM_PulseLEDs:PWMUDB:MODULE_9:b_22\
	\PWM_PulseLEDs:PWMUDB:MODULE_9:b_21\
	\PWM_PulseLEDs:PWMUDB:MODULE_9:b_20\
	\PWM_PulseLEDs:PWMUDB:MODULE_9:b_19\
	\PWM_PulseLEDs:PWMUDB:MODULE_9:b_18\
	\PWM_PulseLEDs:PWMUDB:MODULE_9:b_17\
	\PWM_PulseLEDs:PWMUDB:MODULE_9:b_16\
	\PWM_PulseLEDs:PWMUDB:MODULE_9:b_15\
	\PWM_PulseLEDs:PWMUDB:MODULE_9:b_14\
	\PWM_PulseLEDs:PWMUDB:MODULE_9:b_13\
	\PWM_PulseLEDs:PWMUDB:MODULE_9:b_12\
	\PWM_PulseLEDs:PWMUDB:MODULE_9:b_11\
	\PWM_PulseLEDs:PWMUDB:MODULE_9:b_10\
	\PWM_PulseLEDs:PWMUDB:MODULE_9:b_9\
	\PWM_PulseLEDs:PWMUDB:MODULE_9:b_8\
	\PWM_PulseLEDs:PWMUDB:MODULE_9:b_7\
	\PWM_PulseLEDs:PWMUDB:MODULE_9:b_6\
	\PWM_PulseLEDs:PWMUDB:MODULE_9:b_5\
	\PWM_PulseLEDs:PWMUDB:MODULE_9:b_4\
	\PWM_PulseLEDs:PWMUDB:MODULE_9:b_3\
	\PWM_PulseLEDs:PWMUDB:MODULE_9:b_2\
	\PWM_PulseLEDs:PWMUDB:MODULE_9:b_1\
	\PWM_PulseLEDs:PWMUDB:MODULE_9:b_0\
	\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:a_31\
	\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:a_30\
	\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:a_29\
	\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:a_28\
	\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:a_27\
	\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:a_26\
	\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:a_25\
	\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:a_24\
	\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:b_31\
	\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:b_30\
	\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:b_29\
	\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:b_28\
	\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:b_27\
	\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:b_26\
	\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:b_25\
	\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:b_24\
	\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:b_23\
	\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:b_22\
	\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:b_21\
	\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:b_20\
	\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:b_19\
	\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:b_18\
	\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:b_17\
	\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:b_16\
	\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:b_15\
	\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:b_14\
	\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:b_13\
	\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:b_12\
	\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:b_11\
	\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:b_10\
	\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:b_9\
	\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:b_8\
	\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:b_7\
	\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:b_6\
	\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:b_5\
	\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:b_4\
	\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:b_3\
	\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:b_2\
	\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:b_1\
	\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:b_0\
	\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:s_31\
	\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:s_30\
	\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:s_29\
	\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:s_28\
	\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:s_27\
	\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:s_26\
	\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:s_25\
	\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:s_24\
	\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:s_23\
	\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:s_22\
	\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:s_21\
	\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:s_20\
	\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:s_19\
	\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:s_18\
	\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:s_17\
	\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:s_16\
	\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:s_15\
	\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:s_14\
	\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:s_13\
	\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:s_12\
	\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:s_11\
	\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:s_10\
	\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:s_9\
	\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:s_8\
	\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:s_7\
	\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:s_6\
	\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:s_5\
	\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:s_4\
	\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:s_3\
	\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:s_2\
	\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_530
	Net_524
	Net_522
	\PWM_PulseLEDs:Net_113\
	\PWM_PulseLEDs:Net_107\
	\PWM_PulseLEDs:Net_114\
	\ShiftReg_DelaySenseIR:Net_1\
	\ShiftReg_DelaySenseIR:Net_2\
	\ShiftReg_DelaySenseIR:bSR:ctrl_f0_full\

    Synthesized names
	\PWM_PulseLEDs:PWMUDB:add_vi_vv_MODGEN_9_31\
	\PWM_PulseLEDs:PWMUDB:add_vi_vv_MODGEN_9_30\
	\PWM_PulseLEDs:PWMUDB:add_vi_vv_MODGEN_9_29\
	\PWM_PulseLEDs:PWMUDB:add_vi_vv_MODGEN_9_28\
	\PWM_PulseLEDs:PWMUDB:add_vi_vv_MODGEN_9_27\
	\PWM_PulseLEDs:PWMUDB:add_vi_vv_MODGEN_9_26\
	\PWM_PulseLEDs:PWMUDB:add_vi_vv_MODGEN_9_25\
	\PWM_PulseLEDs:PWMUDB:add_vi_vv_MODGEN_9_24\
	\PWM_PulseLEDs:PWMUDB:add_vi_vv_MODGEN_9_23\
	\PWM_PulseLEDs:PWMUDB:add_vi_vv_MODGEN_9_22\
	\PWM_PulseLEDs:PWMUDB:add_vi_vv_MODGEN_9_21\
	\PWM_PulseLEDs:PWMUDB:add_vi_vv_MODGEN_9_20\
	\PWM_PulseLEDs:PWMUDB:add_vi_vv_MODGEN_9_19\
	\PWM_PulseLEDs:PWMUDB:add_vi_vv_MODGEN_9_18\
	\PWM_PulseLEDs:PWMUDB:add_vi_vv_MODGEN_9_17\
	\PWM_PulseLEDs:PWMUDB:add_vi_vv_MODGEN_9_16\
	\PWM_PulseLEDs:PWMUDB:add_vi_vv_MODGEN_9_15\
	\PWM_PulseLEDs:PWMUDB:add_vi_vv_MODGEN_9_14\
	\PWM_PulseLEDs:PWMUDB:add_vi_vv_MODGEN_9_13\
	\PWM_PulseLEDs:PWMUDB:add_vi_vv_MODGEN_9_12\
	\PWM_PulseLEDs:PWMUDB:add_vi_vv_MODGEN_9_11\
	\PWM_PulseLEDs:PWMUDB:add_vi_vv_MODGEN_9_10\
	\PWM_PulseLEDs:PWMUDB:add_vi_vv_MODGEN_9_9\
	\PWM_PulseLEDs:PWMUDB:add_vi_vv_MODGEN_9_8\
	\PWM_PulseLEDs:PWMUDB:add_vi_vv_MODGEN_9_7\
	\PWM_PulseLEDs:PWMUDB:add_vi_vv_MODGEN_9_6\
	\PWM_PulseLEDs:PWMUDB:add_vi_vv_MODGEN_9_5\
	\PWM_PulseLEDs:PWMUDB:add_vi_vv_MODGEN_9_4\
	\PWM_PulseLEDs:PWMUDB:add_vi_vv_MODGEN_9_3\
	\PWM_PulseLEDs:PWMUDB:add_vi_vv_MODGEN_9_2\

Deleted 202 User equations/components.
Deleted 30 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \VDAC_PulseRef:Net_81\ to \VDAC_PulseRef:Net_83\
Aliasing \VDAC_PulseRef:Net_82\ to \VDAC_PulseRef:Net_83\
Aliasing zero to \VDAC_PulseRef:Net_83\
Aliasing \ADC_PulseIn:Net_482\ to \VDAC_PulseRef:Net_83\
Aliasing \ADC_PulseIn:Net_481\ to \VDAC_PulseRef:Net_83\
Aliasing \LCD:tmpOE__LCDPort_net_6\ to \VDAC_PulseRef:Net_83\
Aliasing \LCD:tmpOE__LCDPort_net_5\ to \VDAC_PulseRef:Net_83\
Aliasing \LCD:tmpOE__LCDPort_net_4\ to \VDAC_PulseRef:Net_83\
Aliasing \LCD:tmpOE__LCDPort_net_3\ to \VDAC_PulseRef:Net_83\
Aliasing \LCD:tmpOE__LCDPort_net_2\ to \VDAC_PulseRef:Net_83\
Aliasing \LCD:tmpOE__LCDPort_net_1\ to \VDAC_PulseRef:Net_83\
Aliasing \LCD:tmpOE__LCDPort_net_0\ to \ADC_PulseIn:soc\
Aliasing \IDAC8_PulseIR:Net_125\ to \VDAC_PulseRef:Net_83\
Aliasing \IDAC8_PulseIR:Net_194\ to \VDAC_PulseRef:Net_83\
Aliasing \IDAC8_PulseIR:Net_195\ to \VDAC_PulseRef:Net_83\
Aliasing tmpOE__Led_test1_net_0 to \ADC_PulseIn:soc\
Aliasing \CapSense_1:Net_404\ to \VDAC_PulseRef:Net_83\
Aliasing \CapSense_1:Net_405\ to \VDAC_PulseRef:Net_83\
Aliasing \CapSense_1:Net_407\ to \VDAC_PulseRef:Net_83\
Aliasing \CapSense_1:Net_409\ to \VDAC_PulseRef:Net_83\
Aliasing \CapSense_1:CompCH0:clock\ to \VDAC_PulseRef:Net_83\
Aliasing \CapSense_1:tmpOE__CmodCH0_net_0\ to \ADC_PulseIn:soc\
Aliasing \CapSense_1:tmpOE__PortCH0_net_0\ to \VDAC_PulseRef:Net_83\
Aliasing \CapSense_1:Net_375\ to \VDAC_PulseRef:Net_83\
Aliasing \CapSense_1:Net_373\ to \ADC_PulseIn:soc\
Aliasing \CapSense_1:Net_371\ to \ADC_PulseIn:soc\
Aliasing one to \ADC_PulseIn:soc\
Aliasing \CapSense_1:ClockGen:cs_addr_2\ to \VDAC_PulseRef:Net_83\
Aliasing \CapSense_1:ClockGen:prs_cs_addr_2\ to \CapSense_1:ClockGen:cs_addr_0\
Aliasing \CapSense_1:ClockGen:prs_cs_addr_1\ to \VDAC_PulseRef:Net_83\
Aliasing \UART_Debug:BUART:reset_reg_dp\ to \VDAC_PulseRef:Net_83\
Aliasing \UART_Debug:BUART:tx_hd_send_break\ to \VDAC_PulseRef:Net_83\
Aliasing \UART_Debug:BUART:HalfDuplexSend\ to \VDAC_PulseRef:Net_83\
Aliasing \UART_Debug:BUART:FinalParityType_1\ to \VDAC_PulseRef:Net_83\
Aliasing \UART_Debug:BUART:FinalParityType_0\ to \VDAC_PulseRef:Net_83\
Aliasing \UART_Debug:BUART:FinalAddrMode_2\ to \VDAC_PulseRef:Net_83\
Aliasing \UART_Debug:BUART:FinalAddrMode_1\ to \VDAC_PulseRef:Net_83\
Aliasing \UART_Debug:BUART:FinalAddrMode_0\ to \VDAC_PulseRef:Net_83\
Aliasing \UART_Debug:BUART:tx_ctrl_mark\ to \VDAC_PulseRef:Net_83\
Aliasing \UART_Debug:BUART:tx_status_6\ to \VDAC_PulseRef:Net_83\
Aliasing \UART_Debug:BUART:tx_status_5\ to \VDAC_PulseRef:Net_83\
Aliasing \UART_Debug:BUART:tx_status_4\ to \VDAC_PulseRef:Net_83\
Aliasing \UART_Debug:BUART:rx_count7_bit8_wire\ to \VDAC_PulseRef:Net_83\
Aliasing \UART_Debug:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to \ADC_PulseIn:soc\
Aliasing MODIN2_1 to MODIN1_1
Aliasing MODIN2_0 to MODIN1_0
Aliasing \UART_Debug:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to \ADC_PulseIn:soc\
Aliasing \UART_Debug:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to \VDAC_PulseRef:Net_83\
Aliasing \UART_Debug:BUART:rx_status_1\ to \VDAC_PulseRef:Net_83\
Aliasing \UART_Debug:BUART:sRX:MODULE_3:g2:a0:newa_6\ to \VDAC_PulseRef:Net_83\
Aliasing \UART_Debug:BUART:sRX:MODULE_3:g2:a0:newa_5\ to \VDAC_PulseRef:Net_83\
Aliasing \UART_Debug:BUART:sRX:MODULE_3:g2:a0:newa_4\ to \VDAC_PulseRef:Net_83\
Aliasing \UART_Debug:BUART:sRX:MODULE_3:g2:a0:newb_6\ to \VDAC_PulseRef:Net_83\
Aliasing \UART_Debug:BUART:sRX:MODULE_3:g2:a0:newb_5\ to \VDAC_PulseRef:Net_83\
Aliasing \UART_Debug:BUART:sRX:MODULE_3:g2:a0:newb_4\ to \VDAC_PulseRef:Net_83\
Aliasing \UART_Debug:BUART:sRX:MODULE_3:g2:a0:newb_3\ to \VDAC_PulseRef:Net_83\
Aliasing \UART_Debug:BUART:sRX:MODULE_3:g2:a0:newb_2\ to \ADC_PulseIn:soc\
Aliasing \UART_Debug:BUART:sRX:MODULE_3:g2:a0:newb_1\ to \ADC_PulseIn:soc\
Aliasing \UART_Debug:BUART:sRX:MODULE_3:g2:a0:newb_0\ to \VDAC_PulseRef:Net_83\
Aliasing \UART_Debug:BUART:sRX:MODULE_4:g1:a0:gx:u0:aeqb_0\ to \ADC_PulseIn:soc\
Aliasing tmpOE__Pin_Rx_Debug_net_0 to \ADC_PulseIn:soc\
Aliasing tmpOE__Pin_Tx_Debug_net_0 to \ADC_PulseIn:soc\
Aliasing \UART_Net:BUART:reset_reg_dp\ to \VDAC_PulseRef:Net_83\
Aliasing \UART_Net:BUART:tx_hd_send_break\ to \VDAC_PulseRef:Net_83\
Aliasing \UART_Net:BUART:HalfDuplexSend\ to \VDAC_PulseRef:Net_83\
Aliasing \UART_Net:BUART:FinalParityType_1\ to \VDAC_PulseRef:Net_83\
Aliasing \UART_Net:BUART:FinalParityType_0\ to \VDAC_PulseRef:Net_83\
Aliasing \UART_Net:BUART:FinalAddrMode_2\ to \VDAC_PulseRef:Net_83\
Aliasing \UART_Net:BUART:FinalAddrMode_1\ to \VDAC_PulseRef:Net_83\
Aliasing \UART_Net:BUART:FinalAddrMode_0\ to \VDAC_PulseRef:Net_83\
Aliasing \UART_Net:BUART:tx_ctrl_mark\ to \VDAC_PulseRef:Net_83\
Aliasing \UART_Net:BUART:tx_status_6\ to \VDAC_PulseRef:Net_83\
Aliasing \UART_Net:BUART:tx_status_5\ to \VDAC_PulseRef:Net_83\
Aliasing \UART_Net:BUART:tx_status_4\ to \VDAC_PulseRef:Net_83\
Aliasing \UART_Net:BUART:rx_count7_bit8_wire\ to \VDAC_PulseRef:Net_83\
Aliasing \UART_Net:BUART:sRX:s23Poll:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\ to \ADC_PulseIn:soc\
Aliasing \UART_Net:BUART:sRX:s23Poll:MODIN5_1\ to \UART_Net:BUART:sRX:s23Poll:MODIN4_1\
Aliasing \UART_Net:BUART:sRX:s23Poll:MODIN5_0\ to \UART_Net:BUART:sRX:s23Poll:MODIN4_0\
Aliasing \UART_Net:BUART:sRX:s23Poll:MODULE_6:g2:a0:newb_1\ to \ADC_PulseIn:soc\
Aliasing \UART_Net:BUART:sRX:s23Poll:MODULE_6:g2:a0:newb_0\ to \VDAC_PulseRef:Net_83\
Aliasing \UART_Net:BUART:rx_status_1\ to \VDAC_PulseRef:Net_83\
Aliasing \UART_Net:BUART:sRX:MODULE_7:g2:a0:newa_6\ to \VDAC_PulseRef:Net_83\
Aliasing \UART_Net:BUART:sRX:MODULE_7:g2:a0:newa_5\ to \VDAC_PulseRef:Net_83\
Aliasing \UART_Net:BUART:sRX:MODULE_7:g2:a0:newa_4\ to \VDAC_PulseRef:Net_83\
Aliasing \UART_Net:BUART:sRX:MODULE_7:g2:a0:newb_6\ to \VDAC_PulseRef:Net_83\
Aliasing \UART_Net:BUART:sRX:MODULE_7:g2:a0:newb_5\ to \VDAC_PulseRef:Net_83\
Aliasing \UART_Net:BUART:sRX:MODULE_7:g2:a0:newb_4\ to \VDAC_PulseRef:Net_83\
Aliasing \UART_Net:BUART:sRX:MODULE_7:g2:a0:newb_3\ to \VDAC_PulseRef:Net_83\
Aliasing \UART_Net:BUART:sRX:MODULE_7:g2:a0:newb_2\ to \ADC_PulseIn:soc\
Aliasing \UART_Net:BUART:sRX:MODULE_7:g2:a0:newb_1\ to \ADC_PulseIn:soc\
Aliasing \UART_Net:BUART:sRX:MODULE_7:g2:a0:newb_0\ to \VDAC_PulseRef:Net_83\
Aliasing \UART_Net:BUART:sRX:MODULE_8:g1:a0:gx:u0:aeqb_0\ to \ADC_PulseIn:soc\
Aliasing tmpOE__Pin_Rx_Net_net_0 to \ADC_PulseIn:soc\
Aliasing tmpOE__Pin_Tx_Net_net_0 to \ADC_PulseIn:soc\
Aliasing tmpOE__Pin_ProxIR_1_net_0 to \ADC_PulseIn:soc\
Aliasing tmpOE__Pin_ProxIR_2_net_0 to \ADC_PulseIn:soc\
Aliasing tmpOE__Pin_ProxIR_3_net_0 to \ADC_PulseIn:soc\
Aliasing \ADC_SAR_ProxIR:vp_ctl_0\ to \VDAC_PulseRef:Net_83\
Aliasing \ADC_SAR_ProxIR:vp_ctl_2\ to \VDAC_PulseRef:Net_83\
Aliasing \ADC_SAR_ProxIR:vn_ctl_1\ to \VDAC_PulseRef:Net_83\
Aliasing \ADC_SAR_ProxIR:vn_ctl_3\ to \VDAC_PulseRef:Net_83\
Aliasing \ADC_SAR_ProxIR:vp_ctl_1\ to \VDAC_PulseRef:Net_83\
Aliasing \ADC_SAR_ProxIR:vp_ctl_3\ to \VDAC_PulseRef:Net_83\
Aliasing \ADC_SAR_ProxIR:vn_ctl_0\ to \VDAC_PulseRef:Net_83\
Aliasing \ADC_SAR_ProxIR:vn_ctl_2\ to \VDAC_PulseRef:Net_83\
Aliasing \ADC_SAR_ProxIR:soc\ to \ADC_PulseIn:soc\
Aliasing \TIA_PulseIn:Net_37\ to \VDAC_PulseRef:Net_83\
Aliasing \TIA_PulseIn:Net_38\ to \VDAC_PulseRef:Net_83\
Aliasing \TIA_PulseIn:Net_39\ to \VDAC_PulseRef:Net_83\
Aliasing \TIA_PulseIn:Net_50\ to \VDAC_PulseRef:Net_83\
Aliasing tmpOE__Pin_PulseIn_minus_net_0 to \ADC_PulseIn:soc\
Aliasing tmpOE__Pin_PulseRef_net_0 to \ADC_PulseIn:soc\
Aliasing \IDAC8_PulseRed:Net_125\ to \VDAC_PulseRef:Net_83\
Aliasing \IDAC8_PulseRed:Net_194\ to \VDAC_PulseRef:Net_83\
Aliasing \IDAC8_PulseRed:Net_195\ to \VDAC_PulseRef:Net_83\
Aliasing tmpOE__Pin_DevId_0_net_0 to \ADC_PulseIn:soc\
Aliasing tmpOE__Pin_PulseIR_Intensity_net_0 to \ADC_PulseIn:soc\
Aliasing tmpOE__Pin_PulseRed_Intensity_net_0 to \ADC_PulseIn:soc\
Aliasing tmpOE__Pin_PulseIn_plus_net_0 to \ADC_PulseIn:soc\
Aliasing \Filter_PulseInBand:Net_1\ to \VDAC_PulseRef:Net_83\
Aliasing \Filter_PulseInBand:Net_4\ to \VDAC_PulseRef:Net_83\
Aliasing \Filter_PulseInBand:Net_5\ to \VDAC_PulseRef:Net_83\
Aliasing tmpOE__Pin_PulseIR_on_net_0 to \ADC_PulseIn:soc\
Aliasing tmpOE__Pin_PulseRed_on_net_0 to \ADC_PulseIn:soc\
Aliasing \PWM_PulseLEDs:PWMUDB:hwCapture\ to \VDAC_PulseRef:Net_83\
Aliasing \PWM_PulseLEDs:PWMUDB:trig_out\ to \ADC_PulseIn:soc\
Aliasing \PWM_PulseLEDs:PWMUDB:runmode_enable\\R\ to \VDAC_PulseRef:Net_83\
Aliasing \PWM_PulseLEDs:PWMUDB:runmode_enable\\S\ to \VDAC_PulseRef:Net_83\
Aliasing \PWM_PulseLEDs:PWMUDB:ltch_kill_reg\\R\ to \VDAC_PulseRef:Net_83\
Aliasing \PWM_PulseLEDs:PWMUDB:ltch_kill_reg\\S\ to \VDAC_PulseRef:Net_83\
Aliasing \PWM_PulseLEDs:PWMUDB:min_kill_reg\\R\ to \VDAC_PulseRef:Net_83\
Aliasing \PWM_PulseLEDs:PWMUDB:min_kill_reg\\S\ to \VDAC_PulseRef:Net_83\
Aliasing \PWM_PulseLEDs:PWMUDB:final_kill\ to \ADC_PulseIn:soc\
Aliasing \PWM_PulseLEDs:PWMUDB:db_ph1_run_temp\\R\ to \VDAC_PulseRef:Net_83\
Aliasing \PWM_PulseLEDs:PWMUDB:db_ph1_run_temp\\S\ to \VDAC_PulseRef:Net_83\
Aliasing \PWM_PulseLEDs:PWMUDB:db_ph2_run_temp\\R\ to \VDAC_PulseRef:Net_83\
Aliasing \PWM_PulseLEDs:PWMUDB:db_ph2_run_temp\\S\ to \VDAC_PulseRef:Net_83\
Aliasing \PWM_PulseLEDs:PWMUDB:db_csaddr_2\ to \VDAC_PulseRef:Net_83\
Aliasing \PWM_PulseLEDs:PWMUDB:db_csaddr_1\ to \VDAC_PulseRef:Net_83\
Aliasing \PWM_PulseLEDs:PWMUDB:dith_count_1\\R\ to \VDAC_PulseRef:Net_83\
Aliasing \PWM_PulseLEDs:PWMUDB:dith_count_1\\S\ to \VDAC_PulseRef:Net_83\
Aliasing \PWM_PulseLEDs:PWMUDB:dith_count_0\\R\ to \VDAC_PulseRef:Net_83\
Aliasing \PWM_PulseLEDs:PWMUDB:dith_count_0\\S\ to \VDAC_PulseRef:Net_83\
Aliasing \PWM_PulseLEDs:PWMUDB:pwm_temp\ to \VDAC_PulseRef:Net_83\
Aliasing \PWM_PulseLEDs:PWMUDB:status_6\ to \VDAC_PulseRef:Net_83\
Aliasing \PWM_PulseLEDs:PWMUDB:status_4\ to \VDAC_PulseRef:Net_83\
Aliasing \PWM_PulseLEDs:PWMUDB:cmp1_status_reg\\R\ to \VDAC_PulseRef:Net_83\
Aliasing \PWM_PulseLEDs:PWMUDB:cmp1_status_reg\\S\ to \VDAC_PulseRef:Net_83\
Aliasing \PWM_PulseLEDs:PWMUDB:cmp2_status_reg\\R\ to \VDAC_PulseRef:Net_83\
Aliasing \PWM_PulseLEDs:PWMUDB:cmp2_status_reg\\S\ to \VDAC_PulseRef:Net_83\
Aliasing \PWM_PulseLEDs:PWMUDB:final_kill_reg\\R\ to \VDAC_PulseRef:Net_83\
Aliasing \PWM_PulseLEDs:PWMUDB:final_kill_reg\\S\ to \VDAC_PulseRef:Net_83\
Aliasing \PWM_PulseLEDs:PWMUDB:cs_addr_2\ to \PWM_PulseLEDs:PWMUDB:status_2\
Aliasing \PWM_PulseLEDs:PWMUDB:cs_addr_0\ to \VDAC_PulseRef:Net_83\
Aliasing \PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:a_23\ to \VDAC_PulseRef:Net_83\
Aliasing \PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:a_22\ to \VDAC_PulseRef:Net_83\
Aliasing \PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:a_21\ to \VDAC_PulseRef:Net_83\
Aliasing \PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:a_20\ to \VDAC_PulseRef:Net_83\
Aliasing \PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:a_19\ to \VDAC_PulseRef:Net_83\
Aliasing \PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:a_18\ to \VDAC_PulseRef:Net_83\
Aliasing \PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:a_17\ to \VDAC_PulseRef:Net_83\
Aliasing \PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:a_16\ to \VDAC_PulseRef:Net_83\
Aliasing \PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:a_15\ to \VDAC_PulseRef:Net_83\
Aliasing \PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:a_14\ to \VDAC_PulseRef:Net_83\
Aliasing \PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:a_13\ to \VDAC_PulseRef:Net_83\
Aliasing \PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:a_12\ to \VDAC_PulseRef:Net_83\
Aliasing \PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:a_11\ to \VDAC_PulseRef:Net_83\
Aliasing \PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:a_10\ to \VDAC_PulseRef:Net_83\
Aliasing \PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:a_9\ to \VDAC_PulseRef:Net_83\
Aliasing \PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:a_8\ to \VDAC_PulseRef:Net_83\
Aliasing \PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:a_7\ to \VDAC_PulseRef:Net_83\
Aliasing \PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:a_6\ to \VDAC_PulseRef:Net_83\
Aliasing \PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:a_5\ to \VDAC_PulseRef:Net_83\
Aliasing \PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:a_4\ to \VDAC_PulseRef:Net_83\
Aliasing \PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:a_3\ to \VDAC_PulseRef:Net_83\
Aliasing \PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:a_2\ to \VDAC_PulseRef:Net_83\
Aliasing \PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\ to \ADC_PulseIn:soc\
Aliasing tmpOE__Pin_PulseIndicator_net_0 to \ADC_PulseIn:soc\
Aliasing \PrISM_PulseIndicator:ctrl_enable\ to \ADC_PulseIn:soc\
Aliasing \PrISM_PulseIndicator:compare_type0\ to \VDAC_PulseRef:Net_83\
Aliasing \PrISM_PulseIndicator:compare_type1\ to \VDAC_PulseRef:Net_83\
Aliasing Net_589 to \ADC_PulseIn:soc\
Aliasing Net_590 to \VDAC_PulseRef:Net_83\
Aliasing \PrISM_PulseIndicator:cs_addr_2\ to \VDAC_PulseRef:Net_83\
Aliasing \PrISM_PulseIndicator:cs_addr_0\ to \ADC_PulseIn:soc\
Aliasing \ShiftReg_DelaySenseIR:bSR:status_2\ to \VDAC_PulseRef:Net_83\
Aliasing \ShiftReg_DelaySenseIR:bSR:final_load\ to \VDAC_PulseRef:Net_83\
Aliasing \ShiftReg_DelaySenseIR:bSR:status_1\ to \VDAC_PulseRef:Net_83\
Aliasing \ShiftReg_DelaySenseIR:bSR:reset\ to \VDAC_PulseRef:Net_83\
Aliasing \ShiftReg_DelaySenseIR:bSR:store\ to \VDAC_PulseRef:Net_83\
Aliasing tmpOE__Pin_PulseIndicator_1_net_0 to \ADC_PulseIn:soc\
Aliasing Net_643 to \ADC_PulseIn:soc\
Aliasing Net_644 to \VDAC_PulseRef:Net_83\
Aliasing \PrISM_PulseIndicator_1:ctrl_enable\ to \ADC_PulseIn:soc\
Aliasing \PrISM_PulseIndicator_1:compare_type0\ to \VDAC_PulseRef:Net_83\
Aliasing \PrISM_PulseIndicator_1:compare_type1\ to \VDAC_PulseRef:Net_83\
Aliasing \PrISM_PulseIndicator_1:cs_addr_2\ to \VDAC_PulseRef:Net_83\
Aliasing \PrISM_PulseIndicator_1:cs_addr_0\ to \ADC_PulseIn:soc\
Aliasing tmpOE__Pin_PulseIndicator_2_net_0 to \ADC_PulseIn:soc\
Aliasing \USBUART_1:tmpOE__Dm_net_0\ to \ADC_PulseIn:soc\
Aliasing \USBUART_1:tmpOE__Dp_net_0\ to \ADC_PulseIn:soc\
Aliasing Net_652 to \ADC_PulseIn:soc\
Aliasing Net_653 to \VDAC_PulseRef:Net_83\
Aliasing \PrISM_PulseIndicator_2:ctrl_enable\ to \ADC_PulseIn:soc\
Aliasing \PrISM_PulseIndicator_2:compare_type0\ to \VDAC_PulseRef:Net_83\
Aliasing \PrISM_PulseIndicator_2:compare_type1\ to \VDAC_PulseRef:Net_83\
Aliasing \PrISM_PulseIndicator_2:cs_addr_2\ to \VDAC_PulseRef:Net_83\
Aliasing \PrISM_PulseIndicator_2:cs_addr_0\ to \ADC_PulseIn:soc\
Aliasing Net_672 to \VDAC_PulseRef:Net_83\
Aliasing tmpOE__Pin_DevId_1_net_0 to \ADC_PulseIn:soc\
Aliasing tmpOE__Pin_DevId_2_net_0 to \ADC_PulseIn:soc\
Aliasing tmpOE__Pin_DevId_3_net_0 to \ADC_PulseIn:soc\
Aliasing tmpOE__Pin_DevId_4_net_0 to \ADC_PulseIn:soc\
Aliasing tmpOE__Pin_DevId_5_net_0 to \ADC_PulseIn:soc\
Aliasing tmpOE__Pin_DevId_6_net_0 to \ADC_PulseIn:soc\
Aliasing tmpOE__Pin_DevId_7_net_0 to \ADC_PulseIn:soc\
Aliasing \CapSense_1:ClockGen:tmp_ppulse_dly\\D\ to \CapSense_1:ClockGen:prescaler\
Aliasing \UART_Debug:BUART:reset_reg\\D\ to \VDAC_PulseRef:Net_83\
Aliasing \UART_Debug:BUART:rx_break_status\\D\ to \VDAC_PulseRef:Net_83\
Aliasing \UART_Net:BUART:reset_reg\\D\ to \VDAC_PulseRef:Net_83\
Aliasing \UART_Net:BUART:rx_break_status\\D\ to \VDAC_PulseRef:Net_83\
Aliasing \PWM_PulseLEDs:PWMUDB:tc_reg_i\\D\ to \PWM_PulseLEDs:PWMUDB:status_2\
Aliasing \PWM_PulseLEDs:PWMUDB:prevCapture\\D\ to \VDAC_PulseRef:Net_83\
Aliasing \PWM_PulseLEDs:PWMUDB:trig_last\\D\ to \VDAC_PulseRef:Net_83\
Aliasing \PWM_PulseLEDs:PWMUDB:ltch_kill_reg\\D\ to \ADC_PulseIn:soc\
Aliasing \PWM_PulseLEDs:PWMUDB:min_kill_reg\\D\ to \ADC_PulseIn:soc\
Aliasing \PWM_PulseLEDs:PWMUDB:pwm_db_reg\\D\ to \PWM_PulseLEDs:PWMUDB:pwm_db\
Aliasing \PWM_PulseLEDs:PWMUDB:pwm1_reg_i\\D\ to \PWM_PulseLEDs:PWMUDB:pwm_db\
Aliasing \ShiftReg_DelaySenseIR:bSR:load_reg\\D\ to \VDAC_PulseRef:Net_83\
Removing Lhs of wire \VDAC_PulseRef:Net_81\[2] = \VDAC_PulseRef:Net_83\[1]
Removing Lhs of wire \VDAC_PulseRef:Net_82\[3] = \VDAC_PulseRef:Net_83\[1]
Removing Rhs of wire zero[4] = \VDAC_PulseRef:Net_83\[1]
Removing Rhs of wire \ADC_PulseIn:Net_488\[23] = \ADC_PulseIn:Net_40\[24]
Removing Lhs of wire \ADC_PulseIn:Net_482\[26] = zero[4]
Removing Lhs of wire \ADC_PulseIn:Net_481\[27] = zero[4]
Removing Rhs of wire \ADC_PulseIn:aclock\[29] = \ADC_PulseIn:Net_438\[42]
Removing Rhs of wire \ADC_PulseIn:mod_dat_3\[30] = \ADC_PulseIn:Net_470_3\[43]
Removing Rhs of wire \ADC_PulseIn:mod_dat_2\[31] = \ADC_PulseIn:Net_470_2\[44]
Removing Rhs of wire \ADC_PulseIn:mod_dat_1\[32] = \ADC_PulseIn:Net_470_1\[45]
Removing Rhs of wire \ADC_PulseIn:mod_dat_0\[33] = \ADC_PulseIn:Net_470_0\[46]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_6\[67] = zero[4]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_5\[68] = zero[4]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_4\[69] = zero[4]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_3\[70] = zero[4]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_2\[71] = zero[4]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_1\[72] = zero[4]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_0\[73] = \ADC_PulseIn:soc\[34]
Removing Lhs of wire \IDAC8_PulseIR:Net_125\[91] = zero[4]
Removing Lhs of wire \IDAC8_PulseIR:Net_158\[92] = zero[4]
Removing Lhs of wire \IDAC8_PulseIR:Net_123\[93] = zero[4]
Removing Lhs of wire \IDAC8_PulseIR:Net_194\[98] = zero[4]
Removing Lhs of wire \IDAC8_PulseIR:Net_195\[99] = zero[4]
Removing Rhs of wire tmpOE__Led_test1_net_0[101] = \ADC_PulseIn:soc\[34]
Removing Lhs of wire \CapSense_1:Net_404\[111] = zero[4]
Removing Lhs of wire \CapSense_1:Net_405\[112] = zero[4]
Removing Rhs of wire \CapSense_1:Ioff_CH0\[113] = \CapSense_1:MeasureCH0:cmp_in_reg\[159]
Removing Lhs of wire \CapSense_1:Net_407\[114] = zero[4]
Removing Lhs of wire \CapSense_1:Net_409\[115] = zero[4]
Removing Lhs of wire \CapSense_1:CompCH0:clock\[125] = zero[4]
Removing Rhs of wire \CapSense_1:Cmp_CH0\[127] = \CapSense_1:CompCH0:Net_1\[126]
Removing Lhs of wire \CapSense_1:tmpOE__CmodCH0_net_0\[130] = tmpOE__Led_test1_net_0[101]
Removing Lhs of wire \CapSense_1:tmpOE__PortCH0_net_0\[137] = zero[4]
Removing Rhs of wire \CapSense_1:PreChargeClk\[139] = \CapSense_1:ClockGen:tmp_pclk\[397]
Removing Lhs of wire \CapSense_1:Net_375\[150] = zero[4]
Removing Rhs of wire \CapSense_1:clk\[152] = \CapSense_1:Net_1644\[406]
Removing Lhs of wire \CapSense_1:Net_373\[153] = tmpOE__Led_test1_net_0[101]
Removing Rhs of wire \CapSense_1:DigitalClk\[156] = \CapSense_1:ClockGen:tmp_dpulse\[264]
Removing Rhs of wire \CapSense_1:mrst\[233] = \CapSense_1:ClockGen:cstate_1\[391]
Removing Lhs of wire \CapSense_1:MeasureCH0:load_enable\[239] = \CapSense_1:MeasureCH0:wndState_0\[236]
Removing Rhs of wire \CapSense_1:Net_1603\[243] = \CapSense_1:MeasureCH0:wndState_3\[232]
Removing Lhs of wire \CapSense_1:Net_371\[245] = tmpOE__Led_test1_net_0[101]
Removing Lhs of wire one[248] = tmpOE__Led_test1_net_0[101]
Removing Rhs of wire \CapSense_1:ClockGen:inter_reset\[263] = \CapSense_1:ClockGen:cstate_0\[392]
Removing Lhs of wire \CapSense_1:ClockGen:cs_addr_2\[266] = zero[4]
Removing Rhs of wire \CapSense_1:ClockGen:cs_addr_1\[267] = \CapSense_1:ClockGen:z0\[271]
Removing Lhs of wire \CapSense_1:ClockGen:cs_addr_0\[268] = \CapSense_1:ClockGen:inter_reset\[263]
Removing Lhs of wire \CapSense_1:ClockGen:prs_cs_addr_2\[302] = \CapSense_1:ClockGen:inter_reset\[263]
Removing Lhs of wire \CapSense_1:ClockGen:prs_cs_addr_1\[303] = zero[4]
Removing Lhs of wire \CapSense_1:ClockGen:prs_cs_addr_0\[304] = \CapSense_1:ClockGen:clock_detect_reg\[251]
Removing Lhs of wire \CapSense_1:ClockGen:tmp_ppulse\[388] = \CapSense_1:ClockGen:tmp_ppulse_reg\[385]
Removing Lhs of wire \CapSense_1:ClockGen:mesen\[393] = \CapSense_1:ClockGen:control_1\[260]
Removing Lhs of wire \CapSense_1:ClockGen:syncen\[394] = \CapSense_1:ClockGen:control_0\[261]
Removing Lhs of wire \CapSense_1:ClockGen:prescaler\[395] = \CapSense_1:ClockGen:tmp_ppulse_reg\[385]
Removing Lhs of wire \CapSense_1:ClockGen:bitstream\[396] = \CapSense_1:ClockGen:cmsb_reg\[379]
Removing Lhs of wire \CapSense_1:ClockGen:work_en\[399] = \CapSense_1:ClockGen:cstate_2\[390]
Removing Lhs of wire \CapSense_1:ClockGen:ch0en\[400] = \CapSense_1:ClockGen:control_2\[259]
Removing Lhs of wire \UART_Debug:Net_61\[441] = \UART_Debug:Net_9\[440]
Removing Lhs of wire \UART_Debug:BUART:reset_reg_dp\[445] = zero[4]
Removing Lhs of wire \UART_Debug:BUART:tx_hd_send_break\[446] = zero[4]
Removing Lhs of wire \UART_Debug:BUART:HalfDuplexSend\[447] = zero[4]
Removing Lhs of wire \UART_Debug:BUART:FinalParityType_1\[448] = zero[4]
Removing Lhs of wire \UART_Debug:BUART:FinalParityType_0\[449] = zero[4]
Removing Lhs of wire \UART_Debug:BUART:FinalAddrMode_2\[450] = zero[4]
Removing Lhs of wire \UART_Debug:BUART:FinalAddrMode_1\[451] = zero[4]
Removing Lhs of wire \UART_Debug:BUART:FinalAddrMode_0\[452] = zero[4]
Removing Lhs of wire \UART_Debug:BUART:tx_ctrl_mark\[453] = zero[4]
Removing Lhs of wire \UART_Debug:BUART:tx_status_6\[512] = zero[4]
Removing Lhs of wire \UART_Debug:BUART:tx_status_5\[513] = zero[4]
Removing Lhs of wire \UART_Debug:BUART:tx_status_4\[514] = zero[4]
Removing Lhs of wire \UART_Debug:BUART:tx_status_1\[516] = \UART_Debug:BUART:tx_fifo_empty\[477]
Removing Lhs of wire \UART_Debug:BUART:tx_status_3\[518] = \UART_Debug:BUART:tx_fifo_notfull\[476]
Removing Lhs of wire \UART_Debug:BUART:rx_count7_bit8_wire\[577] = zero[4]
Removing Rhs of wire add_vv_vv_MODGEN_1_1[586] = \UART_Debug:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[596]
Removing Rhs of wire add_vv_vv_MODGEN_1_0[588] = \UART_Debug:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[597]
Removing Lhs of wire cmp_vv_vv_MODGEN_2[589] = \UART_Debug:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[613]
Removing Lhs of wire \UART_Debug:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[590] = MODIN1_1[591]
Removing Rhs of wire MODIN1_1[591] = \UART_Debug:BUART:pollcount_1\[584]
Removing Lhs of wire \UART_Debug:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[592] = MODIN1_0[593]
Removing Rhs of wire MODIN1_0[593] = \UART_Debug:BUART:pollcount_0\[587]
Removing Lhs of wire \UART_Debug:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[599] = tmpOE__Led_test1_net_0[101]
Removing Lhs of wire \UART_Debug:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[600] = tmpOE__Led_test1_net_0[101]
Removing Lhs of wire \UART_Debug:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[601] = MODIN1_1[591]
Removing Lhs of wire MODIN2_1[602] = MODIN1_1[591]
Removing Lhs of wire \UART_Debug:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[603] = MODIN1_0[593]
Removing Lhs of wire MODIN2_0[604] = MODIN1_0[593]
Removing Lhs of wire \UART_Debug:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[605] = tmpOE__Led_test1_net_0[101]
Removing Lhs of wire \UART_Debug:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[606] = zero[4]
Removing Lhs of wire \UART_Debug:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[607] = MODIN1_1[591]
Removing Lhs of wire \UART_Debug:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[608] = MODIN1_0[593]
Removing Lhs of wire \UART_Debug:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[609] = tmpOE__Led_test1_net_0[101]
Removing Lhs of wire \UART_Debug:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[610] = zero[4]
Removing Lhs of wire \UART_Debug:BUART:rx_status_1\[617] = zero[4]
Removing Rhs of wire \UART_Debug:BUART:rx_status_2\[618] = \UART_Debug:BUART:rx_parity_error_status\[619]
Removing Rhs of wire \UART_Debug:BUART:rx_status_3\[620] = \UART_Debug:BUART:rx_stop_bit_error\[621]
Removing Lhs of wire cmp_vv_vv_MODGEN_3[631] = \UART_Debug:BUART:sRX:MODULE_3:g2:a0:lta_0\[680]
Removing Lhs of wire cmp_vv_vv_MODGEN_4[635] = \UART_Debug:BUART:sRX:MODULE_4:g1:a0:xneq\[702]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_3:g2:a0:newa_6\[636] = zero[4]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_3:g2:a0:newa_5\[637] = zero[4]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_3:g2:a0:newa_4\[638] = zero[4]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_3:g2:a0:newa_3\[639] = MODIN3_6[640]
Removing Rhs of wire MODIN3_6[640] = \UART_Debug:BUART:rx_count_6\[572]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_3:g2:a0:newa_2\[641] = MODIN3_5[642]
Removing Rhs of wire MODIN3_5[642] = \UART_Debug:BUART:rx_count_5\[573]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_3:g2:a0:newa_1\[643] = MODIN3_4[644]
Removing Rhs of wire MODIN3_4[644] = \UART_Debug:BUART:rx_count_4\[574]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_3:g2:a0:newa_0\[645] = MODIN3_3[646]
Removing Rhs of wire MODIN3_3[646] = \UART_Debug:BUART:rx_count_3\[575]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_3:g2:a0:newb_6\[647] = zero[4]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_3:g2:a0:newb_5\[648] = zero[4]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_3:g2:a0:newb_4\[649] = zero[4]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_3:g2:a0:newb_3\[650] = zero[4]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_3:g2:a0:newb_2\[651] = tmpOE__Led_test1_net_0[101]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_3:g2:a0:newb_1\[652] = tmpOE__Led_test1_net_0[101]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_3:g2:a0:newb_0\[653] = zero[4]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_3:g2:a0:dataa_6\[654] = zero[4]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_3:g2:a0:dataa_5\[655] = zero[4]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_3:g2:a0:dataa_4\[656] = zero[4]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_3:g2:a0:dataa_3\[657] = MODIN3_6[640]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_3:g2:a0:dataa_2\[658] = MODIN3_5[642]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_3:g2:a0:dataa_1\[659] = MODIN3_4[644]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_3:g2:a0:dataa_0\[660] = MODIN3_3[646]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_3:g2:a0:datab_6\[661] = zero[4]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_3:g2:a0:datab_5\[662] = zero[4]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_3:g2:a0:datab_4\[663] = zero[4]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_3:g2:a0:datab_3\[664] = zero[4]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_3:g2:a0:datab_2\[665] = tmpOE__Led_test1_net_0[101]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_3:g2:a0:datab_1\[666] = tmpOE__Led_test1_net_0[101]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_3:g2:a0:datab_0\[667] = zero[4]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_4:g1:a0:newa_0\[682] = \UART_Debug:BUART:rx_postpoll\[531]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_4:g1:a0:newb_0\[683] = \UART_Debug:BUART:rx_parity_bit\[634]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_4:g1:a0:dataa_0\[684] = \UART_Debug:BUART:rx_postpoll\[531]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_4:g1:a0:datab_0\[685] = \UART_Debug:BUART:rx_parity_bit\[634]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_4:g1:a0:gx:u0:a_0\[686] = \UART_Debug:BUART:rx_postpoll\[531]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_4:g1:a0:gx:u0:b_0\[687] = \UART_Debug:BUART:rx_parity_bit\[634]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_4:g1:a0:gx:u0:aeqb_0\[689] = tmpOE__Led_test1_net_0[101]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_4:g1:a0:gx:u0:eq_0\[690] = \UART_Debug:BUART:sRX:MODULE_4:g1:a0:gx:u0:xnor_array_0\[688]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_4:g1:a0:gx:u0:eqi_0\[691] = \UART_Debug:BUART:sRX:MODULE_4:g1:a0:gx:u0:xnor_array_0\[688]
Removing Lhs of wire tmpOE__Pin_Rx_Debug_net_0[713] = tmpOE__Led_test1_net_0[101]
Removing Lhs of wire tmpOE__Pin_Tx_Debug_net_0[718] = tmpOE__Led_test1_net_0[101]
Removing Lhs of wire \UART_Net:Net_61\[725] = \UART_Net:Net_9\[724]
Removing Lhs of wire \UART_Net:BUART:reset_reg_dp\[729] = zero[4]
Removing Lhs of wire \UART_Net:BUART:tx_hd_send_break\[730] = zero[4]
Removing Lhs of wire \UART_Net:BUART:HalfDuplexSend\[731] = zero[4]
Removing Lhs of wire \UART_Net:BUART:FinalParityType_1\[732] = zero[4]
Removing Lhs of wire \UART_Net:BUART:FinalParityType_0\[733] = zero[4]
Removing Lhs of wire \UART_Net:BUART:FinalAddrMode_2\[734] = zero[4]
Removing Lhs of wire \UART_Net:BUART:FinalAddrMode_1\[735] = zero[4]
Removing Lhs of wire \UART_Net:BUART:FinalAddrMode_0\[736] = zero[4]
Removing Lhs of wire \UART_Net:BUART:tx_ctrl_mark\[737] = zero[4]
Removing Lhs of wire \UART_Net:BUART:tx_status_6\[796] = zero[4]
Removing Lhs of wire \UART_Net:BUART:tx_status_5\[797] = zero[4]
Removing Lhs of wire \UART_Net:BUART:tx_status_4\[798] = zero[4]
Removing Lhs of wire \UART_Net:BUART:tx_status_1\[800] = \UART_Net:BUART:tx_fifo_empty\[761]
Removing Lhs of wire \UART_Net:BUART:tx_status_3\[802] = \UART_Net:BUART:tx_fifo_notfull\[760]
Removing Lhs of wire \UART_Net:BUART:rx_count7_bit8_wire\[861] = zero[4]
Removing Lhs of wire \UART_Net:BUART:sRX:s23Poll:add_vv_vv_MODGEN_5_1\[870] = \UART_Net:BUART:sRX:s23Poll:MODULE_5:g2:a0:s_1\[880]
Removing Lhs of wire \UART_Net:BUART:sRX:s23Poll:add_vv_vv_MODGEN_5_0\[872] = \UART_Net:BUART:sRX:s23Poll:MODULE_5:g2:a0:s_0\[881]
Removing Lhs of wire \UART_Net:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_6\[873] = \UART_Net:BUART:sRX:s23Poll:MODULE_6:g2:a0:lta_0\[897]
Removing Lhs of wire \UART_Net:BUART:sRX:s23Poll:MODULE_5:g2:a0:a_1\[874] = \UART_Net:BUART:sRX:s23Poll:MODIN4_1\[875]
Removing Lhs of wire \UART_Net:BUART:sRX:s23Poll:MODIN4_1\[875] = \UART_Net:BUART:pollcount_1\[868]
Removing Lhs of wire \UART_Net:BUART:sRX:s23Poll:MODULE_5:g2:a0:a_0\[876] = \UART_Net:BUART:sRX:s23Poll:MODIN4_0\[877]
Removing Lhs of wire \UART_Net:BUART:sRX:s23Poll:MODIN4_0\[877] = \UART_Net:BUART:pollcount_0\[871]
Removing Lhs of wire \UART_Net:BUART:sRX:s23Poll:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_0\[883] = tmpOE__Led_test1_net_0[101]
Removing Lhs of wire \UART_Net:BUART:sRX:s23Poll:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\[884] = tmpOE__Led_test1_net_0[101]
Removing Lhs of wire \UART_Net:BUART:sRX:s23Poll:MODULE_6:g2:a0:newa_1\[885] = \UART_Net:BUART:pollcount_1\[868]
Removing Lhs of wire \UART_Net:BUART:sRX:s23Poll:MODIN5_1\[886] = \UART_Net:BUART:pollcount_1\[868]
Removing Lhs of wire \UART_Net:BUART:sRX:s23Poll:MODULE_6:g2:a0:newa_0\[887] = \UART_Net:BUART:pollcount_0\[871]
Removing Lhs of wire \UART_Net:BUART:sRX:s23Poll:MODIN5_0\[888] = \UART_Net:BUART:pollcount_0\[871]
Removing Lhs of wire \UART_Net:BUART:sRX:s23Poll:MODULE_6:g2:a0:newb_1\[889] = tmpOE__Led_test1_net_0[101]
Removing Lhs of wire \UART_Net:BUART:sRX:s23Poll:MODULE_6:g2:a0:newb_0\[890] = zero[4]
Removing Lhs of wire \UART_Net:BUART:sRX:s23Poll:MODULE_6:g2:a0:dataa_1\[891] = \UART_Net:BUART:pollcount_1\[868]
Removing Lhs of wire \UART_Net:BUART:sRX:s23Poll:MODULE_6:g2:a0:dataa_0\[892] = \UART_Net:BUART:pollcount_0\[871]
Removing Lhs of wire \UART_Net:BUART:sRX:s23Poll:MODULE_6:g2:a0:datab_1\[893] = tmpOE__Led_test1_net_0[101]
Removing Lhs of wire \UART_Net:BUART:sRX:s23Poll:MODULE_6:g2:a0:datab_0\[894] = zero[4]
Removing Lhs of wire \UART_Net:BUART:rx_status_1\[901] = zero[4]
Removing Rhs of wire \UART_Net:BUART:rx_status_2\[902] = \UART_Net:BUART:rx_parity_error_status\[903]
Removing Rhs of wire \UART_Net:BUART:rx_status_3\[904] = \UART_Net:BUART:rx_stop_bit_error\[905]
Removing Lhs of wire \UART_Net:BUART:sRX:cmp_vv_vv_MODGEN_7\[915] = \UART_Net:BUART:sRX:MODULE_7:g2:a0:lta_0\[964]
Removing Lhs of wire \UART_Net:BUART:sRX:cmp_vv_vv_MODGEN_8\[919] = \UART_Net:BUART:sRX:MODULE_8:g1:a0:xneq\[986]
Removing Lhs of wire \UART_Net:BUART:sRX:MODULE_7:g2:a0:newa_6\[920] = zero[4]
Removing Lhs of wire \UART_Net:BUART:sRX:MODULE_7:g2:a0:newa_5\[921] = zero[4]
Removing Lhs of wire \UART_Net:BUART:sRX:MODULE_7:g2:a0:newa_4\[922] = zero[4]
Removing Lhs of wire \UART_Net:BUART:sRX:MODULE_7:g2:a0:newa_3\[923] = \UART_Net:BUART:sRX:MODIN6_6\[924]
Removing Lhs of wire \UART_Net:BUART:sRX:MODIN6_6\[924] = \UART_Net:BUART:rx_count_6\[856]
Removing Lhs of wire \UART_Net:BUART:sRX:MODULE_7:g2:a0:newa_2\[925] = \UART_Net:BUART:sRX:MODIN6_5\[926]
Removing Lhs of wire \UART_Net:BUART:sRX:MODIN6_5\[926] = \UART_Net:BUART:rx_count_5\[857]
Removing Lhs of wire \UART_Net:BUART:sRX:MODULE_7:g2:a0:newa_1\[927] = \UART_Net:BUART:sRX:MODIN6_4\[928]
Removing Lhs of wire \UART_Net:BUART:sRX:MODIN6_4\[928] = \UART_Net:BUART:rx_count_4\[858]
Removing Lhs of wire \UART_Net:BUART:sRX:MODULE_7:g2:a0:newa_0\[929] = \UART_Net:BUART:sRX:MODIN6_3\[930]
Removing Lhs of wire \UART_Net:BUART:sRX:MODIN6_3\[930] = \UART_Net:BUART:rx_count_3\[859]
Removing Lhs of wire \UART_Net:BUART:sRX:MODULE_7:g2:a0:newb_6\[931] = zero[4]
Removing Lhs of wire \UART_Net:BUART:sRX:MODULE_7:g2:a0:newb_5\[932] = zero[4]
Removing Lhs of wire \UART_Net:BUART:sRX:MODULE_7:g2:a0:newb_4\[933] = zero[4]
Removing Lhs of wire \UART_Net:BUART:sRX:MODULE_7:g2:a0:newb_3\[934] = zero[4]
Removing Lhs of wire \UART_Net:BUART:sRX:MODULE_7:g2:a0:newb_2\[935] = tmpOE__Led_test1_net_0[101]
Removing Lhs of wire \UART_Net:BUART:sRX:MODULE_7:g2:a0:newb_1\[936] = tmpOE__Led_test1_net_0[101]
Removing Lhs of wire \UART_Net:BUART:sRX:MODULE_7:g2:a0:newb_0\[937] = zero[4]
Removing Lhs of wire \UART_Net:BUART:sRX:MODULE_7:g2:a0:dataa_6\[938] = zero[4]
Removing Lhs of wire \UART_Net:BUART:sRX:MODULE_7:g2:a0:dataa_5\[939] = zero[4]
Removing Lhs of wire \UART_Net:BUART:sRX:MODULE_7:g2:a0:dataa_4\[940] = zero[4]
Removing Lhs of wire \UART_Net:BUART:sRX:MODULE_7:g2:a0:dataa_3\[941] = \UART_Net:BUART:rx_count_6\[856]
Removing Lhs of wire \UART_Net:BUART:sRX:MODULE_7:g2:a0:dataa_2\[942] = \UART_Net:BUART:rx_count_5\[857]
Removing Lhs of wire \UART_Net:BUART:sRX:MODULE_7:g2:a0:dataa_1\[943] = \UART_Net:BUART:rx_count_4\[858]
Removing Lhs of wire \UART_Net:BUART:sRX:MODULE_7:g2:a0:dataa_0\[944] = \UART_Net:BUART:rx_count_3\[859]
Removing Lhs of wire \UART_Net:BUART:sRX:MODULE_7:g2:a0:datab_6\[945] = zero[4]
Removing Lhs of wire \UART_Net:BUART:sRX:MODULE_7:g2:a0:datab_5\[946] = zero[4]
Removing Lhs of wire \UART_Net:BUART:sRX:MODULE_7:g2:a0:datab_4\[947] = zero[4]
Removing Lhs of wire \UART_Net:BUART:sRX:MODULE_7:g2:a0:datab_3\[948] = zero[4]
Removing Lhs of wire \UART_Net:BUART:sRX:MODULE_7:g2:a0:datab_2\[949] = tmpOE__Led_test1_net_0[101]
Removing Lhs of wire \UART_Net:BUART:sRX:MODULE_7:g2:a0:datab_1\[950] = tmpOE__Led_test1_net_0[101]
Removing Lhs of wire \UART_Net:BUART:sRX:MODULE_7:g2:a0:datab_0\[951] = zero[4]
Removing Lhs of wire \UART_Net:BUART:sRX:MODULE_8:g1:a0:newa_0\[966] = \UART_Net:BUART:rx_postpoll\[815]
Removing Lhs of wire \UART_Net:BUART:sRX:MODULE_8:g1:a0:newb_0\[967] = \UART_Net:BUART:rx_parity_bit\[918]
Removing Lhs of wire \UART_Net:BUART:sRX:MODULE_8:g1:a0:dataa_0\[968] = \UART_Net:BUART:rx_postpoll\[815]
Removing Lhs of wire \UART_Net:BUART:sRX:MODULE_8:g1:a0:datab_0\[969] = \UART_Net:BUART:rx_parity_bit\[918]
Removing Lhs of wire \UART_Net:BUART:sRX:MODULE_8:g1:a0:gx:u0:a_0\[970] = \UART_Net:BUART:rx_postpoll\[815]
Removing Lhs of wire \UART_Net:BUART:sRX:MODULE_8:g1:a0:gx:u0:b_0\[971] = \UART_Net:BUART:rx_parity_bit\[918]
Removing Lhs of wire \UART_Net:BUART:sRX:MODULE_8:g1:a0:gx:u0:aeqb_0\[973] = tmpOE__Led_test1_net_0[101]
Removing Lhs of wire \UART_Net:BUART:sRX:MODULE_8:g1:a0:gx:u0:eq_0\[974] = \UART_Net:BUART:sRX:MODULE_8:g1:a0:gx:u0:xnor_array_0\[972]
Removing Lhs of wire \UART_Net:BUART:sRX:MODULE_8:g1:a0:gx:u0:eqi_0\[975] = \UART_Net:BUART:sRX:MODULE_8:g1:a0:gx:u0:xnor_array_0\[972]
Removing Lhs of wire tmpOE__Pin_Rx_Net_net_0[997] = tmpOE__Led_test1_net_0[101]
Removing Lhs of wire tmpOE__Pin_Tx_Net_net_0[1002] = tmpOE__Led_test1_net_0[101]
Removing Lhs of wire tmpOE__Pin_ProxIR_1_net_0[1008] = tmpOE__Led_test1_net_0[101]
Removing Lhs of wire tmpOE__Pin_ProxIR_2_net_0[1015] = tmpOE__Led_test1_net_0[101]
Removing Lhs of wire tmpOE__Pin_ProxIR_3_net_0[1022] = tmpOE__Led_test1_net_0[101]
Removing Lhs of wire \ADC_SAR_ProxIR:vp_ctl_0\[1035] = zero[4]
Removing Lhs of wire \ADC_SAR_ProxIR:vp_ctl_2\[1036] = zero[4]
Removing Lhs of wire \ADC_SAR_ProxIR:vn_ctl_1\[1037] = zero[4]
Removing Lhs of wire \ADC_SAR_ProxIR:vn_ctl_3\[1038] = zero[4]
Removing Lhs of wire \ADC_SAR_ProxIR:vp_ctl_1\[1039] = zero[4]
Removing Lhs of wire \ADC_SAR_ProxIR:vp_ctl_3\[1040] = zero[4]
Removing Lhs of wire \ADC_SAR_ProxIR:vn_ctl_0\[1041] = zero[4]
Removing Lhs of wire \ADC_SAR_ProxIR:vn_ctl_2\[1042] = zero[4]
Removing Lhs of wire \ADC_SAR_ProxIR:Net_188\[1045] = \ADC_SAR_ProxIR:Net_221\[1044]
Removing Lhs of wire \ADC_SAR_ProxIR:soc\[1050] = tmpOE__Led_test1_net_0[101]
Removing Lhs of wire \TIA_PulseIn:Net_37\[1076] = zero[4]
Removing Lhs of wire \TIA_PulseIn:Net_52\[1077] = zero[4]
Removing Lhs of wire \TIA_PulseIn:Net_38\[1078] = zero[4]
Removing Lhs of wire \TIA_PulseIn:Net_39\[1079] = zero[4]
Removing Lhs of wire \TIA_PulseIn:Net_50\[1081] = zero[4]
Removing Lhs of wire tmpOE__Pin_PulseIn_minus_net_0[1083] = tmpOE__Led_test1_net_0[101]
Removing Lhs of wire tmpOE__Pin_PulseRef_net_0[1089] = tmpOE__Led_test1_net_0[101]
Removing Lhs of wire \IDAC8_PulseRed:Net_125\[1096] = zero[4]
Removing Lhs of wire \IDAC8_PulseRed:Net_158\[1097] = zero[4]
Removing Lhs of wire \IDAC8_PulseRed:Net_123\[1098] = zero[4]
Removing Lhs of wire \IDAC8_PulseRed:Net_194\[1103] = zero[4]
Removing Lhs of wire \IDAC8_PulseRed:Net_195\[1104] = zero[4]
Removing Lhs of wire tmpOE__Pin_DevId_0_net_0[1106] = tmpOE__Led_test1_net_0[101]
Removing Lhs of wire tmpOE__Pin_PulseIR_Intensity_net_0[1112] = tmpOE__Led_test1_net_0[101]
Removing Lhs of wire tmpOE__Pin_PulseRed_Intensity_net_0[1118] = tmpOE__Led_test1_net_0[101]
Removing Lhs of wire tmpOE__Pin_PulseIn_plus_net_0[1127] = tmpOE__Led_test1_net_0[101]
Removing Lhs of wire \Filter_PulseInBand:Net_1\[1132] = zero[4]
Removing Lhs of wire \Filter_PulseInBand:Net_4\[1134] = zero[4]
Removing Lhs of wire \Filter_PulseInBand:Net_5\[1135] = zero[4]
Removing Lhs of wire tmpOE__Pin_PulseIR_on_net_0[1144] = tmpOE__Led_test1_net_0[101]
Removing Lhs of wire tmpOE__Pin_PulseRed_on_net_0[1151] = tmpOE__Led_test1_net_0[101]
Removing Rhs of wire \PWM_PulseLEDs:PWMUDB:ctrl_enable\[1168] = \PWM_PulseLEDs:PWMUDB:control_7\[1169]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:hwCapture\[1181] = zero[4]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:hwEnable\[1182] = \PWM_PulseLEDs:PWMUDB:ctrl_enable\[1168]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:trig_out\[1186] = tmpOE__Led_test1_net_0[101]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:runmode_enable\\R\[1188] = zero[4]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:runmode_enable\\S\[1189] = zero[4]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:final_enable\[1190] = \PWM_PulseLEDs:PWMUDB:runmode_enable\[1187]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:ltch_kill_reg\\R\[1194] = zero[4]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:ltch_kill_reg\\S\[1195] = zero[4]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:min_kill_reg\\R\[1197] = zero[4]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:min_kill_reg\\S\[1198] = zero[4]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:final_kill\[1201] = tmpOE__Led_test1_net_0[101]
Removing Rhs of wire \PWM_PulseLEDs:PWMUDB:pwm_db\[1203] = \PWM_PulseLEDs:PWMUDB:pwm1_i\[1204]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:db_ph1_run_temp\\R\[1210] = zero[4]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:db_ph1_run_temp\\S\[1211] = zero[4]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:db_ph2_run_temp\\R\[1213] = zero[4]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:db_ph2_run_temp\\S\[1214] = zero[4]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:ph1_reg_i\[1219] = \PWM_PulseLEDs:PWMUDB:ph1_i\[1217]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:ph2_reg_i\[1220] = \PWM_PulseLEDs:PWMUDB:ph2_i\[1218]
Removing Rhs of wire Net_601[1221] = \PWM_PulseLEDs:PWMUDB:ph1_i\[1217]
Removing Rhs of wire Net_520[1222] = \PWM_PulseLEDs:PWMUDB:ph2_i\[1218]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:db_csaddr_2\[1223] = zero[4]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:db_csaddr_1\[1224] = zero[4]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:add_vi_vv_MODGEN_9_1\[1259] = \PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:s_1\[1496]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:add_vi_vv_MODGEN_9_0\[1261] = \PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:s_0\[1497]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:dith_count_1\\R\[1262] = zero[4]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:dith_count_1\\S\[1263] = zero[4]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:dith_count_0\\R\[1264] = zero[4]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:dith_count_0\\S\[1265] = zero[4]
Removing Rhs of wire \PWM_PulseLEDs:PWMUDB:compare2\[1270] = \PWM_PulseLEDs:PWMUDB:cmp2_less\[1271]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:pwm_temp\[1274] = zero[4]
Removing Rhs of wire Net_485[1282] = \PWM_PulseLEDs:PWMUDB:pwm2_reg_i\[1280]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:status_6\[1283] = zero[4]
Removing Rhs of wire \PWM_PulseLEDs:PWMUDB:status_0\[1284] = \PWM_PulseLEDs:PWMUDB:cmp1_status_reg\[1285]
Removing Rhs of wire \PWM_PulseLEDs:PWMUDB:status_1\[1286] = \PWM_PulseLEDs:PWMUDB:cmp2_status_reg\[1287]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:status_2\[1288] = \PWM_PulseLEDs:PWMUDB:tc_i\[1160]
Removing Rhs of wire \PWM_PulseLEDs:PWMUDB:status_3\[1289] = \PWM_PulseLEDs:PWMUDB:fifo_full\[1290]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:status_4\[1291] = zero[4]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:cmp1_status_reg\\R\[1296] = zero[4]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:cmp1_status_reg\\S\[1297] = zero[4]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:cmp2_status_reg\\R\[1298] = zero[4]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:cmp2_status_reg\\S\[1299] = zero[4]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:final_kill_reg\\R\[1300] = zero[4]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:final_kill_reg\\S\[1301] = zero[4]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:cs_addr_2\[1306] = \PWM_PulseLEDs:PWMUDB:tc_i\[1160]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:cs_addr_1\[1307] = \PWM_PulseLEDs:PWMUDB:runmode_enable\[1187]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:cs_addr_0\[1308] = zero[4]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:a_23\[1378] = zero[4]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:a_22\[1379] = zero[4]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:a_21\[1380] = zero[4]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:a_20\[1381] = zero[4]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:a_19\[1382] = zero[4]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:a_18\[1383] = zero[4]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:a_17\[1384] = zero[4]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:a_16\[1385] = zero[4]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:a_15\[1386] = zero[4]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:a_14\[1387] = zero[4]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:a_13\[1388] = zero[4]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:a_12\[1389] = zero[4]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:a_11\[1390] = zero[4]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:a_10\[1391] = zero[4]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:a_9\[1392] = zero[4]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:a_8\[1393] = zero[4]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:a_7\[1394] = zero[4]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:a_6\[1395] = zero[4]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:a_5\[1396] = zero[4]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:a_4\[1397] = zero[4]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:a_3\[1398] = zero[4]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:a_2\[1399] = zero[4]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:a_1\[1400] = \PWM_PulseLEDs:PWMUDB:MODIN7_1\[1401]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:MODIN7_1\[1401] = \PWM_PulseLEDs:PWMUDB:dith_count_1\[1258]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:a_0\[1402] = \PWM_PulseLEDs:PWMUDB:MODIN7_0\[1403]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:MODIN7_0\[1403] = \PWM_PulseLEDs:PWMUDB:dith_count_0\[1260]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_0\[1535] = tmpOE__Led_test1_net_0[101]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\[1536] = tmpOE__Led_test1_net_0[101]
Removing Rhs of wire Net_619[1545] = \ShiftReg_DelaySenseIR:bSR:so_32_0\[1656]
Removing Lhs of wire tmpOE__Pin_PulseIndicator_net_0[1547] = tmpOE__Led_test1_net_0[101]
Removing Lhs of wire \PrISM_PulseIndicator:ctrl_enable\[1553] = tmpOE__Led_test1_net_0[101]
Removing Lhs of wire \PrISM_PulseIndicator:compare_type0\[1554] = zero[4]
Removing Lhs of wire \PrISM_PulseIndicator:compare_type1\[1555] = zero[4]
Removing Lhs of wire Net_589[1560] = tmpOE__Led_test1_net_0[101]
Removing Lhs of wire Net_590[1564] = zero[4]
Removing Lhs of wire \PrISM_PulseIndicator:cs_addr_2\[1565] = zero[4]
Removing Lhs of wire \PrISM_PulseIndicator:cs_addr_1\[1566] = \PrISM_PulseIndicator:reset_reg\[1563]
Removing Lhs of wire \PrISM_PulseIndicator:cs_addr_0\[1567] = tmpOE__Led_test1_net_0[101]
Removing Lhs of wire \ShiftReg_DelaySenseIR:Net_350\[1607] = Net_601[1221]
Removing Rhs of wire \ShiftReg_DelaySenseIR:bSR:ctrl_clk_enable\[1610] = \ShiftReg_DelaySenseIR:bSR:control_0\[1611]
Removing Lhs of wire \ShiftReg_DelaySenseIR:bSR:status_2\[1623] = zero[4]
Removing Lhs of wire \ShiftReg_DelaySenseIR:bSR:status_0\[1624] = zero[4]
Removing Lhs of wire \ShiftReg_DelaySenseIR:bSR:final_load\[1625] = zero[4]
Removing Lhs of wire \ShiftReg_DelaySenseIR:bSR:status_1\[1626] = zero[4]
Removing Rhs of wire \ShiftReg_DelaySenseIR:bSR:status_3\[1627] = \ShiftReg_DelaySenseIR:bSR:f0_blk_stat_final\[1628]
Removing Rhs of wire \ShiftReg_DelaySenseIR:bSR:status_3\[1627] = \ShiftReg_DelaySenseIR:bSR:f0_blk_stat_32_3\[1638]
Removing Rhs of wire \ShiftReg_DelaySenseIR:bSR:status_4\[1629] = \ShiftReg_DelaySenseIR:bSR:f0_bus_stat_final\[1630]
Removing Rhs of wire \ShiftReg_DelaySenseIR:bSR:status_4\[1629] = \ShiftReg_DelaySenseIR:bSR:f0_bus_stat_32_3\[1639]
Removing Rhs of wire \ShiftReg_DelaySenseIR:bSR:status_5\[1631] = \ShiftReg_DelaySenseIR:bSR:f1_blk_stat_final\[1632]
Removing Rhs of wire \ShiftReg_DelaySenseIR:bSR:status_5\[1631] = \ShiftReg_DelaySenseIR:bSR:f1_blk_stat_32_3\[1640]
Removing Rhs of wire \ShiftReg_DelaySenseIR:bSR:status_6\[1633] = \ShiftReg_DelaySenseIR:bSR:f1_bus_stat_final\[1634]
Removing Rhs of wire \ShiftReg_DelaySenseIR:bSR:status_6\[1633] = \ShiftReg_DelaySenseIR:bSR:f1_bus_stat_32_3\[1641]
Removing Lhs of wire \ShiftReg_DelaySenseIR:bSR:reset\[1643] = zero[4]
Removing Lhs of wire \ShiftReg_DelaySenseIR:bSR:store\[1644] = zero[4]
Removing Lhs of wire tmpOE__Pin_PulseIndicator_1_net_0[1818] = tmpOE__Led_test1_net_0[101]
Removing Lhs of wire Net_643[1824] = tmpOE__Led_test1_net_0[101]
Removing Lhs of wire Net_644[1825] = zero[4]
Removing Lhs of wire \PrISM_PulseIndicator_1:ctrl_enable\[1826] = tmpOE__Led_test1_net_0[101]
Removing Lhs of wire \PrISM_PulseIndicator_1:compare_type0\[1827] = zero[4]
Removing Lhs of wire \PrISM_PulseIndicator_1:compare_type1\[1828] = zero[4]
Removing Lhs of wire \PrISM_PulseIndicator_1:cs_addr_2\[1835] = zero[4]
Removing Lhs of wire \PrISM_PulseIndicator_1:cs_addr_1\[1836] = \PrISM_PulseIndicator_1:reset_reg\[1834]
Removing Lhs of wire \PrISM_PulseIndicator_1:cs_addr_0\[1837] = tmpOE__Led_test1_net_0[101]
Removing Lhs of wire tmpOE__Pin_PulseIndicator_2_net_0[1877] = tmpOE__Led_test1_net_0[101]
Removing Lhs of wire \USBUART_1:tmpOE__Dm_net_0\[1916] = tmpOE__Led_test1_net_0[101]
Removing Lhs of wire \USBUART_1:tmpOE__Dp_net_0\[1922] = tmpOE__Led_test1_net_0[101]
Removing Lhs of wire Net_652[1928] = tmpOE__Led_test1_net_0[101]
Removing Lhs of wire Net_653[1929] = zero[4]
Removing Lhs of wire \PrISM_PulseIndicator_2:ctrl_enable\[1930] = tmpOE__Led_test1_net_0[101]
Removing Lhs of wire \PrISM_PulseIndicator_2:compare_type0\[1931] = zero[4]
Removing Lhs of wire \PrISM_PulseIndicator_2:compare_type1\[1932] = zero[4]
Removing Lhs of wire \PrISM_PulseIndicator_2:cs_addr_2\[1939] = zero[4]
Removing Lhs of wire \PrISM_PulseIndicator_2:cs_addr_1\[1940] = \PrISM_PulseIndicator_2:reset_reg\[1938]
Removing Lhs of wire \PrISM_PulseIndicator_2:cs_addr_0\[1941] = tmpOE__Led_test1_net_0[101]
Removing Lhs of wire Net_672[1981] = zero[4]
Removing Lhs of wire tmpOE__Pin_DevId_1_net_0[1990] = tmpOE__Led_test1_net_0[101]
Removing Lhs of wire tmpOE__Pin_DevId_2_net_0[1995] = tmpOE__Led_test1_net_0[101]
Removing Lhs of wire tmpOE__Pin_DevId_3_net_0[2000] = tmpOE__Led_test1_net_0[101]
Removing Lhs of wire tmpOE__Pin_DevId_4_net_0[2005] = tmpOE__Led_test1_net_0[101]
Removing Lhs of wire tmpOE__Pin_DevId_5_net_0[2010] = tmpOE__Led_test1_net_0[101]
Removing Lhs of wire tmpOE__Pin_DevId_6_net_0[2015] = tmpOE__Led_test1_net_0[101]
Removing Lhs of wire tmpOE__Pin_DevId_7_net_0[2020] = tmpOE__Led_test1_net_0[101]
Removing Lhs of wire \CapSense_1:ClockGen:clock_detect_reg\\D\[2028] = \CapSense_1:ClockGen:clock_detect\[389]
Removing Lhs of wire \CapSense_1:ClockGen:tmp_ppulse_reg\\D\[2029] = \CapSense_1:ClockGen:tmp_ppulse_udb\[386]
Removing Lhs of wire \CapSense_1:ClockGen:tmp_ppulse_dly\\D\[2030] = \CapSense_1:ClockGen:tmp_ppulse_reg\[385]
Removing Lhs of wire \UART_Debug:BUART:reset_reg\\D\[2034] = zero[4]
Removing Lhs of wire \UART_Debug:BUART:tx_bitclk\\D\[2039] = \UART_Debug:BUART:tx_bitclk_enable_pre\[463]
Removing Lhs of wire \UART_Debug:BUART:rx_bitclk\\D\[2049] = \UART_Debug:BUART:rx_bitclk_pre\[566]
Removing Lhs of wire \UART_Debug:BUART:rx_parity_error_pre\\D\[2058] = \UART_Debug:BUART:rx_parity_error_pre\[629]
Removing Lhs of wire \UART_Debug:BUART:rx_break_status\\D\[2059] = zero[4]
Removing Lhs of wire \UART_Net:BUART:reset_reg\\D\[2063] = zero[4]
Removing Lhs of wire \UART_Net:BUART:tx_bitclk\\D\[2068] = \UART_Net:BUART:tx_bitclk_enable_pre\[747]
Removing Lhs of wire \UART_Net:BUART:rx_bitclk\\D\[2078] = \UART_Net:BUART:rx_bitclk_pre\[850]
Removing Lhs of wire \UART_Net:BUART:rx_parity_error_pre\\D\[2087] = \UART_Net:BUART:rx_parity_error_pre\[913]
Removing Lhs of wire \UART_Net:BUART:rx_break_status\\D\[2088] = zero[4]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:tc_reg_i\\D\[2092] = \PWM_PulseLEDs:PWMUDB:tc_i\[1160]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:prevCapture\\D\[2093] = zero[4]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:trig_last\\D\[2094] = zero[4]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:ltch_kill_reg\\D\[2097] = tmpOE__Led_test1_net_0[101]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:min_kill_reg\\D\[2098] = tmpOE__Led_test1_net_0[101]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:pwm_db_reg\\D\[2099] = \PWM_PulseLEDs:PWMUDB:pwm_db\[1203]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:pwm_reg_i\\D\[2104] = \PWM_PulseLEDs:PWMUDB:pwm_i\[1275]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:pwm1_reg_i\\D\[2105] = \PWM_PulseLEDs:PWMUDB:pwm_db\[1203]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:pwm2_reg_i\\D\[2106] = \PWM_PulseLEDs:PWMUDB:pwm2_i\[1278]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:cmp1_status_reg\\D\[2107] = \PWM_PulseLEDs:PWMUDB:cmp1_status\[1294]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:cmp2_status_reg\\D\[2108] = \PWM_PulseLEDs:PWMUDB:cmp2_status\[1295]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:final_kill_reg\\D\[2109] = tmpOE__Led_test1_net_0[101]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:prevCompare1\\D\[2110] = \PWM_PulseLEDs:PWMUDB:cmp1\[1272]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:prevCompare2\\D\[2111] = \PWM_PulseLEDs:PWMUDB:cmp2\[1273]
Removing Lhs of wire \PrISM_PulseIndicator:enable_final_reg\\D\[2113] = tmpOE__Led_test1_net_0[101]
Removing Lhs of wire \PrISM_PulseIndicator:reset_reg\\D\[2114] = zero[4]
Removing Lhs of wire \ShiftReg_DelaySenseIR:bSR:load_reg\\D\[2116] = zero[4]
Removing Lhs of wire \PrISM_PulseIndicator_1:enable_final_reg\\D\[2118] = tmpOE__Led_test1_net_0[101]
Removing Lhs of wire \PrISM_PulseIndicator_1:reset_reg\\D\[2119] = zero[4]
Removing Lhs of wire \PrISM_PulseIndicator_2:enable_final_reg\\D\[2122] = tmpOE__Led_test1_net_0[101]
Removing Lhs of wire \PrISM_PulseIndicator_2:reset_reg\\D\[2123] = zero[4]

------------------------------------------------------
Aliased 0 equations, 420 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'tmpOE__Led_test1_net_0' (cost = 0):
tmpOE__Led_test1_net_0 <=  ('1') ;

Note:  Expanding virtual equation for '\CapSense_1:MeasureCH0:int\' (cost = 5):
\CapSense_1:MeasureCH0:int\ <= ((\CapSense_1:MeasureCH0:zw0\ and \CapSense_1:MeasureCH0:zw1\));

Note:  Expanding virtual equation for '\CapSense_1:Net_1350\' (cost = 2):
\CapSense_1:Net_1350\ <= ((\CapSense_1:ClockGen:control_2\ and \CapSense_1:ClockGen:cstate_2\));

Note:  Expanding virtual equation for '\UART_Debug:BUART:counter_load\' (cost = 3):
\UART_Debug:BUART:counter_load\ <= ((not \UART_Debug:BUART:tx_state_1\ and not \UART_Debug:BUART:tx_state_0\ and \UART_Debug:BUART:tx_bitclk\)
	OR (not \UART_Debug:BUART:tx_state_1\ and not \UART_Debug:BUART:tx_state_0\ and not \UART_Debug:BUART:tx_state_2\));

Note:  Expanding virtual equation for '\UART_Debug:BUART:tx_counter_tc\' (cost = 0):
\UART_Debug:BUART:tx_counter_tc\ <= (not \UART_Debug:BUART:tx_counter_dp\);

Note:  Expanding virtual equation for '\UART_Debug:BUART:rx_addressmatch\' (cost = 0):
\UART_Debug:BUART:rx_addressmatch\ <= (\UART_Debug:BUART:rx_addressmatch2\
	OR \UART_Debug:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_Debug:BUART:rx_bitclk_pre\' (cost = 1):
\UART_Debug:BUART:rx_bitclk_pre\ <= ((not \UART_Debug:BUART:rx_count_2\ and not \UART_Debug:BUART:rx_count_1\ and not \UART_Debug:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_Debug:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_Debug:BUART:rx_bitclk_pre16x\ <= ((not \UART_Debug:BUART:rx_count_1\ and \UART_Debug:BUART:rx_count_2\ and \UART_Debug:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_Debug:BUART:rx_poll_bit0\' (cost = 1):
\UART_Debug:BUART:rx_poll_bit0\ <= ((not \UART_Debug:BUART:rx_count_2\ and not \UART_Debug:BUART:rx_count_0\ and \UART_Debug:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_Debug:BUART:rx_poll_bit1\' (cost = 1):
\UART_Debug:BUART:rx_poll_bit1\ <= ((not \UART_Debug:BUART:rx_count_2\ and not \UART_Debug:BUART:rx_count_1\ and \UART_Debug:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_Debug:BUART:rx_poll_bit2\' (cost = 1):
\UART_Debug:BUART:rx_poll_bit2\ <= ((not \UART_Debug:BUART:rx_count_2\ and not \UART_Debug:BUART:rx_count_1\ and not \UART_Debug:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_Debug:BUART:pollingrange\' (cost = 8):
\UART_Debug:BUART:pollingrange\ <= ((not \UART_Debug:BUART:rx_count_2\ and not \UART_Debug:BUART:rx_count_1\)
	OR (not \UART_Debug:BUART:rx_count_2\ and not \UART_Debug:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_Debug:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_Debug:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN1_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_1_0' (cost = 0):
add_vv_vv_MODGEN_1_0 <= (not MODIN1_0);

Note:  Expanding virtual equation for '\UART_Debug:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\UART_Debug:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <= (not MODIN1_1);

Note:  Expanding virtual equation for '\UART_Debug:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\UART_Debug:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Debug:BUART:sRX:MODULE_3:g2:a0:lta_6\' (cost = 0):
\UART_Debug:BUART:sRX:MODULE_3:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Debug:BUART:sRX:MODULE_3:g2:a0:gta_6\' (cost = 0):
\UART_Debug:BUART:sRX:MODULE_3:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Debug:BUART:sRX:MODULE_3:g2:a0:lta_5\' (cost = 0):
\UART_Debug:BUART:sRX:MODULE_3:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Debug:BUART:sRX:MODULE_3:g2:a0:gta_5\' (cost = 0):
\UART_Debug:BUART:sRX:MODULE_3:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Debug:BUART:sRX:MODULE_3:g2:a0:lta_4\' (cost = 0):
\UART_Debug:BUART:sRX:MODULE_3:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Debug:BUART:sRX:MODULE_3:g2:a0:gta_4\' (cost = 0):
\UART_Debug:BUART:sRX:MODULE_3:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Debug:BUART:sRX:MODULE_3:g2:a0:lta_3\' (cost = 0):
\UART_Debug:BUART:sRX:MODULE_3:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Debug:BUART:sRX:MODULE_3:g2:a0:gta_3\' (cost = 0):
\UART_Debug:BUART:sRX:MODULE_3:g2:a0:gta_3\ <= (MODIN3_6);

Note:  Expanding virtual equation for '\UART_Debug:BUART:sRX:MODULE_3:g2:a0:lta_2\' (cost = 1):
\UART_Debug:BUART:sRX:MODULE_3:g2:a0:lta_2\ <= ((not MODIN3_6 and not MODIN3_5));

Note:  Expanding virtual equation for '\UART_Debug:BUART:sRX:MODULE_3:g2:a0:gta_2\' (cost = 0):
\UART_Debug:BUART:sRX:MODULE_3:g2:a0:gta_2\ <= (MODIN3_6);

Note:  Expanding virtual equation for '\UART_Debug:BUART:sRX:MODULE_3:g2:a0:lta_1\' (cost = 2):
\UART_Debug:BUART:sRX:MODULE_3:g2:a0:lta_1\ <= ((not MODIN3_6 and not MODIN3_4)
	OR (not MODIN3_6 and not MODIN3_5));

Note:  Expanding virtual equation for '\UART_Debug:BUART:sRX:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART_Debug:BUART:sRX:MODULE_3:g2:a0:gta_1\ <= (MODIN3_6);

Note:  Expanding virtual equation for '\UART_Debug:BUART:sRX:MODULE_3:g2:a0:lta_0\' (cost = 8):
\UART_Debug:BUART:sRX:MODULE_3:g2:a0:lta_0\ <= ((not MODIN3_6 and not MODIN3_4)
	OR (not MODIN3_6 and not MODIN3_5));

Note:  Expanding virtual equation for '\UART_Net:BUART:counter_load\' (cost = 3):
\UART_Net:BUART:counter_load\ <= ((not \UART_Net:BUART:tx_state_1\ and not \UART_Net:BUART:tx_state_0\ and \UART_Net:BUART:tx_bitclk\)
	OR (not \UART_Net:BUART:tx_state_1\ and not \UART_Net:BUART:tx_state_0\ and not \UART_Net:BUART:tx_state_2\));

Note:  Expanding virtual equation for '\UART_Net:BUART:tx_counter_tc\' (cost = 0):
\UART_Net:BUART:tx_counter_tc\ <= (not \UART_Net:BUART:tx_counter_dp\);

Note:  Expanding virtual equation for '\UART_Net:BUART:rx_addressmatch\' (cost = 0):
\UART_Net:BUART:rx_addressmatch\ <= (\UART_Net:BUART:rx_addressmatch2\
	OR \UART_Net:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_Net:BUART:rx_bitclk_pre\' (cost = 1):
\UART_Net:BUART:rx_bitclk_pre\ <= ((not \UART_Net:BUART:rx_count_2\ and not \UART_Net:BUART:rx_count_1\ and not \UART_Net:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_Net:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_Net:BUART:rx_bitclk_pre16x\ <= ((not \UART_Net:BUART:rx_count_1\ and \UART_Net:BUART:rx_count_2\ and \UART_Net:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_Net:BUART:rx_poll_bit0\' (cost = 1):
\UART_Net:BUART:rx_poll_bit0\ <= ((not \UART_Net:BUART:rx_count_2\ and not \UART_Net:BUART:rx_count_0\ and \UART_Net:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_Net:BUART:rx_poll_bit1\' (cost = 1):
\UART_Net:BUART:rx_poll_bit1\ <= ((not \UART_Net:BUART:rx_count_2\ and not \UART_Net:BUART:rx_count_1\ and \UART_Net:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_Net:BUART:rx_poll_bit2\' (cost = 1):
\UART_Net:BUART:rx_poll_bit2\ <= ((not \UART_Net:BUART:rx_count_2\ and not \UART_Net:BUART:rx_count_1\ and not \UART_Net:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_Net:BUART:pollingrange\' (cost = 8):
\UART_Net:BUART:pollingrange\ <= ((not \UART_Net:BUART:rx_count_2\ and not \UART_Net:BUART:rx_count_1\)
	OR (not \UART_Net:BUART:rx_count_2\ and not \UART_Net:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_Net:BUART:sRX:s23Poll:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_Net:BUART:sRX:s23Poll:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART_Net:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_Net:BUART:sRX:s23Poll:MODULE_5:g2:a0:s_0\' (cost = 0):
\UART_Net:BUART:sRX:s23Poll:MODULE_5:g2:a0:s_0\ <= (not \UART_Net:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_Net:BUART:sRX:s23Poll:MODULE_6:g2:a0:lta_1\' (cost = 0):
\UART_Net:BUART:sRX:s23Poll:MODULE_6:g2:a0:lta_1\ <= (not \UART_Net:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_Net:BUART:sRX:s23Poll:MODULE_6:g2:a0:gta_1\' (cost = 0):
\UART_Net:BUART:sRX:s23Poll:MODULE_6:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Net:BUART:sRX:MODULE_7:g2:a0:lta_6\' (cost = 0):
\UART_Net:BUART:sRX:MODULE_7:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Net:BUART:sRX:MODULE_7:g2:a0:gta_6\' (cost = 0):
\UART_Net:BUART:sRX:MODULE_7:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Net:BUART:sRX:MODULE_7:g2:a0:lta_5\' (cost = 0):
\UART_Net:BUART:sRX:MODULE_7:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Net:BUART:sRX:MODULE_7:g2:a0:gta_5\' (cost = 0):
\UART_Net:BUART:sRX:MODULE_7:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Net:BUART:sRX:MODULE_7:g2:a0:lta_4\' (cost = 0):
\UART_Net:BUART:sRX:MODULE_7:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Net:BUART:sRX:MODULE_7:g2:a0:gta_4\' (cost = 0):
\UART_Net:BUART:sRX:MODULE_7:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Net:BUART:sRX:MODULE_7:g2:a0:lta_3\' (cost = 0):
\UART_Net:BUART:sRX:MODULE_7:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Net:BUART:sRX:MODULE_7:g2:a0:gta_3\' (cost = 0):
\UART_Net:BUART:sRX:MODULE_7:g2:a0:gta_3\ <= (\UART_Net:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_Net:BUART:sRX:MODULE_7:g2:a0:lta_2\' (cost = 1):
\UART_Net:BUART:sRX:MODULE_7:g2:a0:lta_2\ <= ((not \UART_Net:BUART:rx_count_6\ and not \UART_Net:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_Net:BUART:sRX:MODULE_7:g2:a0:gta_2\' (cost = 0):
\UART_Net:BUART:sRX:MODULE_7:g2:a0:gta_2\ <= (\UART_Net:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_Net:BUART:sRX:MODULE_7:g2:a0:lta_1\' (cost = 2):
\UART_Net:BUART:sRX:MODULE_7:g2:a0:lta_1\ <= ((not \UART_Net:BUART:rx_count_6\ and not \UART_Net:BUART:rx_count_4\)
	OR (not \UART_Net:BUART:rx_count_6\ and not \UART_Net:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_Net:BUART:sRX:MODULE_7:g2:a0:gta_1\' (cost = 0):
\UART_Net:BUART:sRX:MODULE_7:g2:a0:gta_1\ <= (\UART_Net:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_Net:BUART:sRX:MODULE_7:g2:a0:lta_0\' (cost = 8):
\UART_Net:BUART:sRX:MODULE_7:g2:a0:lta_0\ <= ((not \UART_Net:BUART:rx_count_6\ and not \UART_Net:BUART:rx_count_4\)
	OR (not \UART_Net:BUART:rx_count_6\ and not \UART_Net:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\PWM_PulseLEDs:PWMUDB:compare1\' (cost = 1):
\PWM_PulseLEDs:PWMUDB:compare1\ <= ((not \PWM_PulseLEDs:PWMUDB:cmp1_less\ and not \PWM_PulseLEDs:PWMUDB:cmp1_eq\));

Note:  Expanding virtual equation for '\PWM_PulseLEDs:PWMUDB:cmp2\' (cost = 0):
\PWM_PulseLEDs:PWMUDB:cmp2\ <= (\PWM_PulseLEDs:PWMUDB:compare2\);

Note:  Expanding virtual equation for '\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_PulseLEDs:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:s_0\' (cost = 0):
\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:s_0\ <= (not \PWM_PulseLEDs:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_PulseLEDs:PWMUDB:dith_count_1\ and \PWM_PulseLEDs:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PrISM_PulseIndicator:Pd0a\' (cost = 2):
\PrISM_PulseIndicator:Pd0a\ <= (\PrISM_PulseIndicator:cl0\
	OR \PrISM_PulseIndicator:ce0\);

Note:  Expanding virtual equation for '\PrISM_PulseIndicator:Pd0b\' (cost = 0):
\PrISM_PulseIndicator:Pd0b\ <=  ('0') ;

Note:  Expanding virtual equation for '\PrISM_PulseIndicator:Pd1a\' (cost = 2):
\PrISM_PulseIndicator:Pd1a\ <= (\PrISM_PulseIndicator:cl1\
	OR \PrISM_PulseIndicator:ce1\);

Note:  Expanding virtual equation for '\PrISM_PulseIndicator:Pd1b\' (cost = 0):
\PrISM_PulseIndicator:Pd1b\ <=  ('0') ;

Note:  Expanding virtual equation for '\PrISM_PulseIndicator_1:Pd0a\' (cost = 2):
\PrISM_PulseIndicator_1:Pd0a\ <= (\PrISM_PulseIndicator_1:cl0\
	OR \PrISM_PulseIndicator_1:ce0\);

Note:  Expanding virtual equation for '\PrISM_PulseIndicator_1:Pd0b\' (cost = 0):
\PrISM_PulseIndicator_1:Pd0b\ <=  ('0') ;

Note:  Expanding virtual equation for '\PrISM_PulseIndicator_1:Pd1a\' (cost = 2):
\PrISM_PulseIndicator_1:Pd1a\ <= (\PrISM_PulseIndicator_1:cl1\
	OR \PrISM_PulseIndicator_1:ce1\);

Note:  Expanding virtual equation for '\PrISM_PulseIndicator_1:Pd1b\' (cost = 0):
\PrISM_PulseIndicator_1:Pd1b\ <=  ('0') ;

Note:  Expanding virtual equation for '\PrISM_PulseIndicator_2:Pd0a\' (cost = 2):
\PrISM_PulseIndicator_2:Pd0a\ <= (\PrISM_PulseIndicator_2:cl0\
	OR \PrISM_PulseIndicator_2:ce0\);

Note:  Expanding virtual equation for '\PrISM_PulseIndicator_2:Pd0b\' (cost = 0):
\PrISM_PulseIndicator_2:Pd0b\ <=  ('0') ;

Note:  Expanding virtual equation for '\PrISM_PulseIndicator_2:Pd1a\' (cost = 2):
\PrISM_PulseIndicator_2:Pd1a\ <= (\PrISM_PulseIndicator_2:cl1\
	OR \PrISM_PulseIndicator_2:ce1\);

Note:  Expanding virtual equation for '\PrISM_PulseIndicator_2:Pd1b\' (cost = 0):
\PrISM_PulseIndicator_2:Pd1b\ <=  ('0') ;


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\CapSense_1:MeasureCH0:win_enable\' (cost = 8):
\CapSense_1:MeasureCH0:win_enable\ <= ((not \CapSense_1:MeasureCH0:zw0\ and \CapSense_1:MeasureCH0:wndState_2\)
	OR (not \CapSense_1:MeasureCH0:zw1\ and \CapSense_1:MeasureCH0:wndState_2\));

Note:  Expanding virtual equation for '\CapSense_1:MeasureCH0:cnt_enable\' (cost = 6):
\CapSense_1:MeasureCH0:cnt_enable\ <= ((not \CapSense_1:Ioff_CH0\ and not \CapSense_1:MeasureCH0:zw0\ and \CapSense_1:MeasureCH0:wndState_2\)
	OR (not \CapSense_1:Ioff_CH0\ and not \CapSense_1:MeasureCH0:zw1\ and \CapSense_1:MeasureCH0:wndState_2\));

Note:  Expanding virtual equation for '\UART_Debug:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 0):
\UART_Debug:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= (not MODIN1_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_1_1' (cost = 4):
add_vv_vv_MODGEN_1_1 <= ((not MODIN1_0 and MODIN1_1)
	OR (not MODIN1_1 and MODIN1_0));

Note:  Expanding virtual equation for '\UART_Net:BUART:sRX:s23Poll:MODULE_6:g2:a0:lta_0\' (cost = 0):
\UART_Net:BUART:sRX:s23Poll:MODULE_6:g2:a0:lta_0\ <= (not \UART_Net:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_Net:BUART:sRX:s23Poll:MODULE_5:g2:a0:s_1\' (cost = 4):
\UART_Net:BUART:sRX:s23Poll:MODULE_5:g2:a0:s_1\ <= ((not \UART_Net:BUART:pollcount_0\ and \UART_Net:BUART:pollcount_1\)
	OR (not \UART_Net:BUART:pollcount_1\ and \UART_Net:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\PWM_PulseLEDs:PWMUDB:cmp1\' (cost = 2):
\PWM_PulseLEDs:PWMUDB:cmp1\ <= ((not \PWM_PulseLEDs:PWMUDB:cmp1_less\ and not \PWM_PulseLEDs:PWMUDB:cmp1_eq\));

Note:  Expanding virtual equation for '\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:s_1\' (cost = 2):
\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:s_1\ <= ((not \PWM_PulseLEDs:PWMUDB:dith_count_0\ and \PWM_PulseLEDs:PWMUDB:dith_count_1\)
	OR (not \PWM_PulseLEDs:PWMUDB:dith_count_1\ and \PWM_PulseLEDs:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\UART_Debug:BUART:rx_postpoll\' (cost = 0):
\UART_Debug:BUART:rx_postpoll\ <= (MODIN1_1);

Note:  Expanding virtual equation for '\UART_Debug:BUART:sRX:MODULE_4:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\UART_Debug:BUART:sRX:MODULE_4:g1:a0:gx:u0:xnor_array_0\ <= ((not MODIN1_1 and not \UART_Debug:BUART:rx_parity_bit\)
	OR (MODIN1_1 and \UART_Debug:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_Debug:BUART:sRX:MODULE_4:g1:a0:gx:u0:aeqb_1\' (cost = 2):
\UART_Debug:BUART:sRX:MODULE_4:g1:a0:gx:u0:aeqb_1\ <= ((not MODIN1_1 and not \UART_Debug:BUART:rx_parity_bit\)
	OR (MODIN1_1 and \UART_Debug:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_Net:BUART:rx_postpoll\' (cost = 0):
\UART_Net:BUART:rx_postpoll\ <= (\UART_Net:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_Net:BUART:sRX:MODULE_8:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\UART_Net:BUART:sRX:MODULE_8:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART_Net:BUART:pollcount_1\ and not \UART_Net:BUART:rx_parity_bit\)
	OR (\UART_Net:BUART:pollcount_1\ and \UART_Net:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_Net:BUART:sRX:MODULE_8:g1:a0:gx:u0:aeqb_1\' (cost = 2):
\UART_Net:BUART:sRX:MODULE_8:g1:a0:gx:u0:aeqb_1\ <= ((not \UART_Net:BUART:pollcount_1\ and not \UART_Net:BUART:rx_parity_bit\)
	OR (\UART_Net:BUART:pollcount_1\ and \UART_Net:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\PWM_PulseLEDs:PWMUDB:pwm_db\' (cost = 8):
\PWM_PulseLEDs:PWMUDB:pwm_db\ <= ((not \PWM_PulseLEDs:PWMUDB:cmp1_less\ and not \PWM_PulseLEDs:PWMUDB:cmp1_eq\ and \PWM_PulseLEDs:PWMUDB:ctrl_enable\));

Note:  Expanding virtual equation for '\PWM_PulseLEDs:PWMUDB:db_edge_rise\' (cost = 2):
\PWM_PulseLEDs:PWMUDB:db_edge_rise\ <= ((not \PWM_PulseLEDs:PWMUDB:pwm_db_reg\ and not \PWM_PulseLEDs:PWMUDB:cmp1_less\ and not \PWM_PulseLEDs:PWMUDB:cmp1_eq\ and \PWM_PulseLEDs:PWMUDB:ctrl_enable\));

Note:  Expanding virtual equation for '\PWM_PulseLEDs:PWMUDB:db_edge_fall\' (cost = 6):
\PWM_PulseLEDs:PWMUDB:db_edge_fall\ <= ((not \PWM_PulseLEDs:PWMUDB:ctrl_enable\ and \PWM_PulseLEDs:PWMUDB:pwm_db_reg\)
	OR (\PWM_PulseLEDs:PWMUDB:pwm_db_reg\ and \PWM_PulseLEDs:PWMUDB:cmp1_less\)
	OR (\PWM_PulseLEDs:PWMUDB:pwm_db_reg\ and \PWM_PulseLEDs:PWMUDB:cmp1_eq\));

Note:  Expanding virtual equation for '\PWM_PulseLEDs:PWMUDB:db_ph1_run\' (cost = 6):
\PWM_PulseLEDs:PWMUDB:db_ph1_run\ <= (\PWM_PulseLEDs:PWMUDB:db_ph1_run_temp\
	OR (not \PWM_PulseLEDs:PWMUDB:pwm_db_reg\ and not \PWM_PulseLEDs:PWMUDB:cmp1_less\ and not \PWM_PulseLEDs:PWMUDB:cmp1_eq\ and \PWM_PulseLEDs:PWMUDB:ctrl_enable\));

Note:  Expanding virtual equation for '\PWM_PulseLEDs:PWMUDB:db_ph2_run\' (cost = 10):
\PWM_PulseLEDs:PWMUDB:db_ph2_run\ <= (\PWM_PulseLEDs:PWMUDB:db_ph2_run_temp\
	OR (not \PWM_PulseLEDs:PWMUDB:ctrl_enable\ and \PWM_PulseLEDs:PWMUDB:pwm_db_reg\)
	OR (\PWM_PulseLEDs:PWMUDB:pwm_db_reg\ and \PWM_PulseLEDs:PWMUDB:cmp1_less\)
	OR (\PWM_PulseLEDs:PWMUDB:pwm_db_reg\ and \PWM_PulseLEDs:PWMUDB:cmp1_eq\));

Note:  Expanding virtual equation for '\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for 'Net_601' (cost = 5):
Net_601 <= ((not \PWM_PulseLEDs:PWMUDB:db_ph1_run_temp\ and not \PWM_PulseLEDs:PWMUDB:cmp1_less\ and not \PWM_PulseLEDs:PWMUDB:cmp1_eq\ and \PWM_PulseLEDs:PWMUDB:ctrl_enable\ and \PWM_PulseLEDs:PWMUDB:pwm_db_reg\));

Note:  Expanding virtual equation for '\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 112 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART_Debug:BUART:rx_status_0\ to zero
Aliasing \UART_Debug:BUART:rx_status_6\ to zero
Aliasing \UART_Net:BUART:rx_status_0\ to zero
Aliasing \UART_Net:BUART:rx_status_6\ to zero
Aliasing \PWM_PulseLEDs:PWMUDB:pwm_i\ to zero
Aliasing \PWM_PulseLEDs:PWMUDB:final_capture\ to zero
Aliasing \PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \UART_Debug:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_Debug:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_Debug:BUART:rx_addr_match_status\\D\ to zero
Aliasing \UART_Net:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_Net:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_Net:BUART:rx_addr_match_status\\D\ to zero
Removing Rhs of wire \UART_Debug:BUART:rx_bitclk_enable\[530] = \UART_Debug:BUART:rx_bitclk\[578]
Removing Lhs of wire \UART_Debug:BUART:rx_status_0\[615] = zero[4]
Removing Lhs of wire \UART_Debug:BUART:rx_status_6\[624] = zero[4]
Removing Rhs of wire \UART_Net:BUART:rx_bitclk_enable\[814] = \UART_Net:BUART:rx_bitclk\[862]
Removing Lhs of wire \UART_Net:BUART:rx_status_0\[899] = zero[4]
Removing Lhs of wire \UART_Net:BUART:rx_status_6\[908] = zero[4]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:pwm_i\[1275] = zero[4]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:final_capture\[1309] = zero[4]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_24\[1506] = zero[4]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_16\[1516] = zero[4]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\[1526] = zero[4]
Removing Lhs of wire \UART_Debug:BUART:tx_ctrl_mark_last\\D\[2041] = \UART_Debug:BUART:tx_ctrl_mark_last\[521]
Removing Lhs of wire \UART_Debug:BUART:rx_markspace_status\\D\[2053] = zero[4]
Removing Lhs of wire \UART_Debug:BUART:rx_parity_error_status\\D\[2054] = zero[4]
Removing Lhs of wire \UART_Debug:BUART:rx_addr_match_status\\D\[2056] = zero[4]
Removing Lhs of wire \UART_Debug:BUART:rx_markspace_pre\\D\[2057] = \UART_Debug:BUART:rx_markspace_pre\[628]
Removing Lhs of wire \UART_Debug:BUART:rx_parity_bit\\D\[2062] = \UART_Debug:BUART:rx_parity_bit\[634]
Removing Lhs of wire \UART_Net:BUART:tx_ctrl_mark_last\\D\[2070] = \UART_Net:BUART:tx_ctrl_mark_last\[805]
Removing Lhs of wire \UART_Net:BUART:rx_markspace_status\\D\[2082] = zero[4]
Removing Lhs of wire \UART_Net:BUART:rx_parity_error_status\\D\[2083] = zero[4]
Removing Lhs of wire \UART_Net:BUART:rx_addr_match_status\\D\[2085] = zero[4]
Removing Lhs of wire \UART_Net:BUART:rx_markspace_pre\\D\[2086] = \UART_Net:BUART:rx_markspace_pre\[912]
Removing Lhs of wire \UART_Net:BUART:rx_parity_bit\\D\[2091] = \UART_Net:BUART:rx_parity_bit\[918]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:runmode_enable\\D\[2095] = \PWM_PulseLEDs:PWMUDB:ctrl_enable\[1168]

------------------------------------------------------
Aliased 0 equations, 24 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_Debug:BUART:sRX:MODULE_4:g1:a0:xneq\ <= ((not \UART_Debug:BUART:rx_parity_bit\ and MODIN1_1)
	OR (not MODIN1_1 and \UART_Debug:BUART:rx_parity_bit\));

Note:  Deleted unused equation:
\UART_Net:BUART:sRX:MODULE_8:g1:a0:xneq\ <= ((not \UART_Net:BUART:rx_parity_bit\ and \UART_Net:BUART:pollcount_1\)
	OR (not \UART_Net:BUART:pollcount_1\ and \UART_Net:BUART:rx_parity_bit\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp
Warp Program   : C:\Program Files\Cypress\PSoC Creator\2.0\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -w 0 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Mike\Documents\PulseSensor\Pulser1.cydsn\Pulser1.cyprj -dcpsoc3 Pulser1.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 8s.963ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V2.0.0.828, Family: PSoC3, Started at: Monday, 30 July 2012 14:12:48
Options: -yv2 -w 0 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Mike\Documents\PulseSensor\Pulser1.cydsn\Pulser1.cyprj -d CY8C5568AXI-060 Pulser1.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.090ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_PulseLEDs:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \PWM_PulseLEDs:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_PulseLEDs:PWMUDB:pwm_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \PWM_PulseLEDs:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PrISM_PulseIndicator:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \PrISM_PulseIndicator_1:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \PrISM_PulseIndicator_2:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \ShiftReg_DelaySenseIR:bSR:load_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_Debug:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_Debug:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_Debug:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_Debug:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_Debug:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_Net:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_Net:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_Net:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_Net:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_Net:BUART:rx_status_2\ from registered to combinatorial

Removing unused cells resulting from optimization
    Removed unused cell/equation 'Net_637:macrocell'
    Removed unused cell/equation 'Net_645:macrocell'
    Removed unused cell/equation 'Net_654:macrocell'
    Removed unused cell/equation 'Net_67:macrocell'
    Removed unused cell/equation 'Net_89:macrocell'
    Removed unused cell/equation '\PWM_PulseLEDs:PWMUDB:ltch_kill_reg\:macrocell'
    Removed unused cell/equation '\PWM_PulseLEDs:PWMUDB:min_kill_reg\:macrocell'
    Removed unused cell/equation '\PWM_PulseLEDs:PWMUDB:prevCapture\:macrocell'
    Removed unused cell/equation '\PWM_PulseLEDs:PWMUDB:pwm1_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_PulseLEDs:PWMUDB:pwm_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_PulseLEDs:PWMUDB:sc_kill_tmp\:macrocell'
    Removed unused cell/equation '\PWM_PulseLEDs:PWMUDB:tc_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_PulseLEDs:PWMUDB:trig_last\:macrocell'
    Removed unused cell/equation '\ShiftReg_DelaySenseIR:bSR:load_reg\:macrocell'
    Removed unused cell/equation '\UART_Debug:BUART:rx_addr_match_status\:macrocell'
    Removed unused cell/equation '\UART_Debug:BUART:rx_break_status\:macrocell'
    Removed unused cell/equation '\UART_Debug:BUART:rx_markspace_status\:macrocell'
    Removed unused cell/equation '\UART_Net:BUART:rx_addr_match_status\:macrocell'
    Removed unused cell/equation '\UART_Net:BUART:rx_break_status\:macrocell'
    Removed unused cell/equation '\UART_Net:BUART:rx_markspace_status\:macrocell'
    Removed unused cell/equation 'Net_637D:macrocell'
    Removed unused cell/equation 'Net_645D:macrocell'
    Removed unused cell/equation 'Net_654D:macrocell'
    Removed unused cell/equation 'Net_67D:macrocell'
    Removed unused cell/equation 'Net_89D:macrocell'
    Removed unused cell/equation '\PWM_PulseLEDs:PWMUDB:sc_kill_tmp\\D\:macrocell'
Done removing unused cells.
Assigning clock CapSense_1_Clock_tmp to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_1'. Fanout=6, Signal=Net_577
    Digital Clock 1: Automatic-assigning  clock 'ADC_PulseIn_Ext_CP_Clk'. Fanout=1, Signal=\ADC_PulseIn:Net_487\
    Digital Clock 2: Automatic-assigning  clock 'CapSense_1_IntClock'. Fanout=5, Signal=\CapSense_1:clk\
    Analog  Clock 0: Automatic-assigning  clock 'ADC_PulseIn_theACLK'. Fanout=1, Signal=\ADC_PulseIn:Net_488\
    Digital Clock 3: Automatic-assigning  clock 'Clock'. Fanout=1, Signal=Net_24
    Analog  Clock 1: Automatic-assigning  clock 'ADC_SAR_ProxIR_theACLK'. Fanout=2, Signal=\ADC_SAR_ProxIR:Net_221\
    Digital Clock 4: Automatic-assigning  clock 'UART_Debug_IntClock'. Fanout=1, Signal=\UART_Debug:Net_9\
    Digital Clock 5: Automatic-assigning  clock 'UART_Net_IntClock'. Fanout=1, Signal=\UART_Net:Net_9\
    Digital Clock 6: Automatic-assigning  clock 'Clock_PWM_PulseLEDs'. Fanout=2, Signal=Net_266
</CYPRESSTAG>
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \CapSense_1:ClockGen:ClkPrs_TDM\: with output requested to be synchronous
        ClockIn: CapSense_1_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: \CapSense_1:ClockGen:clock_detect_reg\:macrocell.q was determined to be synchronous to ClockIn
        ClockOut: CapSense_1_IntClock, EnableOut: \CapSense_1:ClockGen:clock_detect_reg\:macrocell.q
    UDB Clk/Enable \CapSense_1:ClockGen:ClkSync1\: with output requested to be synchronous
        ClockIn: CapSense_1_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CapSense_1_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \CapSense_1:ClockGen:ClkSync2\: with output requested to be synchronous
        ClockIn: CapSense_1_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CapSense_1_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \CapSense_1:MeasureCH0:ClkSync2\: with output requested to be synchronous
        ClockIn: CapSense_1_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: \CapSense_1:ClockGen:ScanSpeed\:count7cell.tc was determined to be synchronous to ClockIn
        ClockOut: CapSense_1_IntClock, EnableOut: \CapSense_1:ClockGen:ScanSpeed\:count7cell.tc
    UDB Clk/Enable \CapSense_1:MeasureCH0:ClkSync\: with output requested to be synchronous
        ClockIn: CapSense_1_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CapSense_1_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \PWM_PulseLEDs:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_PWM_PulseLEDs was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_PWM_PulseLEDs, EnableOut: Constant 1
    UDB Clk/Enable \PrISM_PulseIndicator:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: \PrISM_PulseIndicator:enable_final_reg\:macrocell.q was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: \PrISM_PulseIndicator:enable_final_reg\:macrocell.q
    UDB Clk/Enable \PrISM_PulseIndicator:CtlClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \PrISM_PulseIndicator_1:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: \PrISM_PulseIndicator_1:enable_final_reg\:macrocell.q was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: \PrISM_PulseIndicator_1:enable_final_reg\:macrocell.q
    UDB Clk/Enable \PrISM_PulseIndicator_1:CtlClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \PrISM_PulseIndicator_2:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: \PrISM_PulseIndicator_2:enable_final_reg\:macrocell.q was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: \PrISM_PulseIndicator_2:enable_final_reg\:macrocell.q
    UDB Clk/Enable \PrISM_PulseIndicator_2:CtlClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \ShiftReg_DelaySenseIR:bSR:ClkEn\: with output requested to be synchronous
        ClockIn: Clock_PWM_PulseLEDs was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_PWM_PulseLEDs, EnableOut: Constant 1
    UDB Clk/Enable \UART_Debug:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_Debug_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_Debug_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \UART_Net:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_Net_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_Net_IntClock, EnableOut: Constant 1
</CYPRESSTAG>
ADD: pft.M0040: information: The following 2 pin(s) will be assigned a location by the fitter: \USBUART_1:Dm(0)\, \USBUART_1:Dp(0)\


Removing unused cells resulting from optimization
    Removed unused cell/equation 'Net_585D:macrocell'
    Removed unused cell/equation 'Net_640D:macrocell'
    Removed unused cell/equation 'Net_649D:macrocell'
    Removed unused cell/equation '\CapSense_1:ClockGen:clock_detect\:macrocell'
    Removed unused cell/equation '\CapSense_1:ClockGen:cstate_0\\D\:macrocell'
    Removed unused cell/equation '\CapSense_1:ClockGen:cstate_1\\D\:macrocell'
    Removed unused cell/equation '\CapSense_1:ClockGen:cstate_2\\D\:macrocell'
    Removed unused cell/equation '\CapSense_1:ClockGen:tmp_ppulse_udb\:macrocell'
    Removed unused cell/equation '\CapSense_1:MeasureCH0:wndState_0\\D\:macrocell'
    Removed unused cell/equation '\CapSense_1:MeasureCH0:wndState_1\\D\:macrocell'
    Removed unused cell/equation '\CapSense_1:MeasureCH0:wndState_2\\D\:macrocell'
    Removed unused cell/equation '\CapSense_1:MeasureCH0:wndState_3\\D\:macrocell'
    Removed unused cell/equation '\PWM_PulseLEDs:PWMUDB:cmp1\:macrocell'
    Removed unused cell/equation '\PWM_PulseLEDs:PWMUDB:cmp1_status\:macrocell'
    Removed unused cell/equation '\PWM_PulseLEDs:PWMUDB:cmp2_status\:macrocell'
    Removed unused cell/equation '\PWM_PulseLEDs:PWMUDB:db_ph1_run_temp\\D\:macrocell'
    Removed unused cell/equation '\PWM_PulseLEDs:PWMUDB:db_ph2_run_temp\\D\:macrocell'
    Removed unused cell/equation '\PWM_PulseLEDs:PWMUDB:dith_count_0\\D\:macrocell'
    Removed unused cell/equation '\PWM_PulseLEDs:PWMUDB:dith_count_1\\D\:macrocell'
    Removed unused cell/equation '\PWM_PulseLEDs:PWMUDB:pwm2_i\:macrocell'
    Removed unused cell/equation '\PWM_PulseLEDs:PWMUDB:pwm_db\:macrocell'
    Removed unused cell/equation '\PrISM_PulseIndicator:reset_reg\:macrocell'
    Removed unused cell/equation '\PrISM_PulseIndicator_1:reset_reg\:macrocell'
    Removed unused cell/equation '\PrISM_PulseIndicator_2:reset_reg\:macrocell'
    Removed unused cell/equation '\UART_Debug:BUART:pollcount_0\\D\:macrocell'
    Removed unused cell/equation '\UART_Debug:BUART:pollcount_1\\D\:macrocell'
    Removed unused cell/equation '\UART_Debug:BUART:reset_reg\:macrocell'
    Removed unused cell/equation '\UART_Debug:BUART:rx_address_detected\\D\:macrocell'
    Removed unused cell/equation '\UART_Debug:BUART:rx_bitclk_pre\:macrocell'
    Removed unused cell/equation '\UART_Debug:BUART:rx_last\\D\:macrocell'
    Removed unused cell/equation '\UART_Debug:BUART:rx_load_fifo\\D\:macrocell'
    Removed unused cell/equation '\UART_Debug:BUART:rx_state_0\\D\:macrocell'
    Removed unused cell/equation '\UART_Debug:BUART:rx_state_1\\D\:macrocell'
    Removed unused cell/equation '\UART_Debug:BUART:rx_state_2\\D\:macrocell'
    Removed unused cell/equation '\UART_Debug:BUART:rx_state_3\\D\:macrocell'
    Removed unused cell/equation '\UART_Debug:BUART:rx_state_stop1_reg\\D\:macrocell'
    Removed unused cell/equation '\UART_Debug:BUART:rx_status_2\:macrocell'
    Removed unused cell/equation '\UART_Debug:BUART:rx_stop_bit_error\\D\:macrocell'
    Removed unused cell/equation '\UART_Debug:BUART:tx_mark\\D\:macrocell'
    Removed unused cell/equation '\UART_Debug:BUART:tx_parity_bit\\D\:macrocell'
    Removed unused cell/equation '\UART_Debug:BUART:tx_state_0\\D\:macrocell'
    Removed unused cell/equation '\UART_Debug:BUART:tx_state_1\\D\:macrocell'
    Removed unused cell/equation '\UART_Debug:BUART:tx_state_2\\D\:macrocell'
    Removed unused cell/equation '\UART_Debug:BUART:txn\\D\:macrocell'
    Removed unused cell/equation '\UART_Net:BUART:pollcount_0\\D\:macrocell'
    Removed unused cell/equation '\UART_Net:BUART:pollcount_1\\D\:macrocell'
    Removed unused cell/equation '\UART_Net:BUART:reset_reg\:macrocell'
    Removed unused cell/equation '\UART_Net:BUART:rx_address_detected\\D\:macrocell'
    Removed unused cell/equation '\UART_Net:BUART:rx_bitclk_pre\:macrocell'
    Removed unused cell/equation '\UART_Net:BUART:rx_last\\D\:macrocell'
    Removed unused cell/equation '\UART_Net:BUART:rx_load_fifo\\D\:macrocell'
    Removed unused cell/equation '\UART_Net:BUART:rx_state_0\\D\:macrocell'
    Removed unused cell/equation '\UART_Net:BUART:rx_state_1\\D\:macrocell'
    Removed unused cell/equation '\UART_Net:BUART:rx_state_2\\D\:macrocell'
    Removed unused cell/equation '\UART_Net:BUART:rx_state_3\\D\:macrocell'
    Removed unused cell/equation '\UART_Net:BUART:rx_state_stop1_reg\\D\:macrocell'
    Removed unused cell/equation '\UART_Net:BUART:rx_status_2\:macrocell'
    Removed unused cell/equation '\UART_Net:BUART:rx_stop_bit_error\\D\:macrocell'
    Removed unused cell/equation '\UART_Net:BUART:tx_mark\\D\:macrocell'
    Removed unused cell/equation '\UART_Net:BUART:tx_parity_bit\\D\:macrocell'
    Removed unused cell/equation '\UART_Net:BUART:tx_state_0\\D\:macrocell'
    Removed unused cell/equation '\UART_Net:BUART:tx_state_1\\D\:macrocell'
    Removed unused cell/equation '\UART_Net:BUART:tx_state_2\\D\:macrocell'
    Removed unused cell/equation '\UART_Net:BUART:txn\\D\:macrocell'
    Removed unused cell/equation '__ZERO__:macrocell'
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \PrISM_PulseIndicator_2:enable_final_reg\, Duplicate of \PrISM_PulseIndicator:enable_final_reg\ 
    MacroCell: Name=\PrISM_PulseIndicator_2:enable_final_reg\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_577) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
            1
        );
        Output = \PrISM_PulseIndicator_2:enable_final_reg\ (fanout=2)

    Removing \PrISM_PulseIndicator_1:enable_final_reg\, Duplicate of \PrISM_PulseIndicator:enable_final_reg\ 
    MacroCell: Name=\PrISM_PulseIndicator_1:enable_final_reg\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_577) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
            1
        );
        Output = \PrISM_PulseIndicator_1:enable_final_reg\ (fanout=2)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_Net:BUART:tx_parity_bit\, Duplicate of \UART_Net:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_Net:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Net:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Net:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_Net:BUART:tx_mark\, Duplicate of \UART_Net:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_Net:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Net:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Net:BUART:tx_mark\ (fanout=0)

    Removing \UART_Net:BUART:tx_ctrl_mark_last\, Duplicate of \UART_Net:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_Net:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Net:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Net:BUART:tx_ctrl_mark_last\ (fanout=0)

    Removing \UART_Net:BUART:rx_state_1\, Duplicate of \UART_Net:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_Net:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Net:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Net:BUART:rx_state_1\ (fanout=8)

    Removing \UART_Net:BUART:rx_parity_error_pre\, Duplicate of \UART_Net:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_Net:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Net:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Net:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_Net:BUART:rx_parity_bit\, Duplicate of \UART_Net:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_Net:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Net:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Net:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_Net:BUART:rx_markspace_pre\, Duplicate of \UART_Net:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_Net:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Net:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Net:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_Debug:BUART:tx_parity_bit\, Duplicate of \UART_Debug:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_Debug:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Debug:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_Debug:BUART:tx_mark\, Duplicate of \UART_Debug:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_Debug:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Debug:BUART:tx_mark\ (fanout=0)

    Removing \UART_Debug:BUART:tx_ctrl_mark_last\, Duplicate of \UART_Debug:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_Debug:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Debug:BUART:tx_ctrl_mark_last\ (fanout=0)

    Removing \UART_Debug:BUART:rx_state_1\, Duplicate of \UART_Debug:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_Debug:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Debug:BUART:rx_state_1\ (fanout=8)

    Removing \UART_Debug:BUART:rx_parity_error_pre\, Duplicate of \UART_Debug:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_Debug:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Debug:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_Debug:BUART:rx_parity_bit\, Duplicate of \UART_Debug:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_Debug:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Debug:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_Debug:BUART:rx_markspace_pre\, Duplicate of \UART_Debug:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_Debug:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Debug:BUART:rx_markspace_pre\ (fanout=0)


Removing unused cells resulting from optimization
    Removed unused cell/equation '\PWM_PulseLEDs:PWMUDB:dith_count_1\:macrocell'
    Removed unused cell/equation '\PWM_PulseLEDs:PWMUDB:dith_count_0\:macrocell'
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Led_test1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => Led_test1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_DevId_0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            fb => Net_538 ,
            pad => Pin_DevId_0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_DevId_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            fb => Net_678 ,
            pad => Pin_DevId_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_DevId_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            fb => Net_679 ,
            pad => Pin_DevId_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_DevId_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            fb => Net_680 ,
            pad => Pin_DevId_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_DevId_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            fb => Net_681 ,
            pad => Pin_DevId_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_DevId_5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            fb => Net_682 ,
            pad => Pin_DevId_5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_DevId_6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            fb => Net_683 ,
            pad => Pin_DevId_6(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_DevId_7(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            fb => Net_684 ,
            pad => Pin_DevId_7(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_ProxIR_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            analog_term => Net_101 ,
            pad => Pin_ProxIR_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_ProxIR_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            analog_term => Net_535 ,
            pad => Pin_ProxIR_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_ProxIR_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            analog_term => Net_103 ,
            pad => Pin_ProxIR_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_PulseIR_Intensity(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            analog_term => Net_139 ,
            pad => Pin_PulseIR_Intensity(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_PulseIR_on(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            input => Net_603 ,
            pad => Pin_PulseIR_on(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_PulseIn_minus(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            analog_term => Net_184 ,
            pad => Pin_PulseIn_minus(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_PulseIn_plus(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            analog_term => Net_148 ,
            pad => Pin_PulseIn_plus(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_PulseIndicator(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_585 ,
            pad => Pin_PulseIndicator(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_PulseIndicator_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_640 ,
            pad => Pin_PulseIndicator_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_PulseIndicator_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_649 ,
            pad => Pin_PulseIndicator_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_PulseRed_Intensity(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            analog_term => Net_140 ,
            pad => Pin_PulseRed_Intensity(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_PulseRed_on(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            input => Net_604 ,
            pad => Pin_PulseRed_on(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_PulseRef(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            analog_term => \Opamp_PulseRef:Net_29\ ,
            pad => Pin_PulseRef(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Rx_Debug(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            fb => Net_45 ,
            pad => Pin_Rx_Debug(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Rx_Net(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            fb => Net_58 ,
            pad => Pin_Rx_Net(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Tx_Debug(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            input => Net_40 ,
            pad => Pin_Tx_Debug(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Tx_Net(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            input => Net_53 ,
            pad => Pin_Tx_Net(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \CapSense_1:CmodCH0(0)\
        Attributes:
            Alias: Cmod_CH0
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            analog_term => \CapSense_1:Net_2149\ ,
            pad => \CapSense_1:CmodCH0(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CapSense_1:PortCH0(0)\
        Attributes:
            Alias: ProximitySensor0_0__PROX
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: PULLDOWN
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => \CapSense_1:PortCH0(0)_PAD\ ,
            analog_term => \CapSense_1:Net_1410\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => \LCD:LCDPort(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => \LCD:LCDPort(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => \LCD:LCDPort(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(3)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => \LCD:LCDPort(3)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(4)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => \LCD:LCDPort(4)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(5)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => \LCD:LCDPort(5)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(6)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => \LCD:LCDPort(6)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \USBUART_1:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_MINUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            analog_term => \USBUART_1:Net_597\ ,
            pad => \USBUART_1:Dm(0)_PAD\ );

    Pin : Name = \USBUART_1:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_PLUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            analog_term => \USBUART_1:Net_990\ ,
            pad => \USBUART_1:Dp(0)_PAD\ );
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=MODIN1_0, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_Debug:BUART:rx_count_2\ * !\UART_Debug:BUART:rx_count_1\ * 
              !MODIN1_0 * Net_45_SYNCOUT
            + !\UART_Debug:BUART:rx_count_2\ * !\UART_Debug:BUART:rx_count_1\ * 
              MODIN1_0 * !Net_45_SYNCOUT
            + !\UART_Debug:BUART:rx_count_2\ * !\UART_Debug:BUART:rx_count_0\ * 
              !MODIN1_0 * Net_45_SYNCOUT
            + !\UART_Debug:BUART:rx_count_2\ * !\UART_Debug:BUART:rx_count_0\ * 
              MODIN1_0 * !Net_45_SYNCOUT
        );
        Output = MODIN1_0 (fanout=2)

    MacroCell: Name=MODIN1_1, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_Debug:BUART:rx_count_2\ * !\UART_Debug:BUART:rx_count_1\ * 
              MODIN1_0 * Net_45_SYNCOUT
            + !\UART_Debug:BUART:rx_count_2\ * !\UART_Debug:BUART:rx_count_0\ * 
              MODIN1_0 * Net_45_SYNCOUT
            + \UART_Debug:BUART:rx_count_2\ * MODIN1_1
            + \UART_Debug:BUART:rx_count_1\ * \UART_Debug:BUART:rx_count_0\ * 
              MODIN1_1
        );
        Output = MODIN1_1 (fanout=4)

    MacroCell: Name=Net_40, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Debug:BUART:txn\
        );
        Output = Net_40 (fanout=1)

    MacroCell: Name=Net_485, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_266) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_PulseLEDs:PWMUDB:ctrl_enable\ * 
              \PWM_PulseLEDs:PWMUDB:compare2\
        );
        Output = Net_485 (fanout=1)

    MacroCell: Name=Net_520, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\PWM_PulseLEDs:PWMUDB:ctrl_enable\ * 
              !\PWM_PulseLEDs:PWMUDB:pwm_db_reg\ * 
              !\PWM_PulseLEDs:PWMUDB:db_ph2_run_temp\
            + !\PWM_PulseLEDs:PWMUDB:pwm_db_reg\ * 
              !\PWM_PulseLEDs:PWMUDB:db_ph2_run_temp\ * 
              \PWM_PulseLEDs:PWMUDB:cmp1_less\
            + !\PWM_PulseLEDs:PWMUDB:pwm_db_reg\ * 
              !\PWM_PulseLEDs:PWMUDB:db_ph2_run_temp\ * 
              \PWM_PulseLEDs:PWMUDB:cmp1_eq\
        );
        Output = Net_520 (fanout=1)

    MacroCell: Name=Net_53, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Net:BUART:txn\
        );
        Output = Net_53 (fanout=1)

    MacroCell: Name=Net_585, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_577) => Global
            Clock Enable: PosEdge(\PrISM_PulseIndicator:enable_final_reg\)
        Main Equation            : 1 pterm
        !(
              !\PrISM_PulseIndicator:ce0\ * !\PrISM_PulseIndicator:cl0\
        );
        Output = Net_585 (fanout=1)

    MacroCell: Name=Net_601, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_PulseLEDs:PWMUDB:ctrl_enable\ * 
              \PWM_PulseLEDs:PWMUDB:pwm_db_reg\ * 
              !\PWM_PulseLEDs:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_PulseLEDs:PWMUDB:cmp1_less\ * 
              !\PWM_PulseLEDs:PWMUDB:cmp1_eq\
        );
        Output = Net_601 (fanout=4)

    MacroCell: Name=Net_603, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              \PWM_PulseLEDs:PWMUDB:ctrl_enable\ * 
              \PWM_PulseLEDs:PWMUDB:pwm_db_reg\ * 
              !\PWM_PulseLEDs:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_PulseLEDs:PWMUDB:cmp1_less\ * 
              !\PWM_PulseLEDs:PWMUDB:cmp1_eq\
        );
        Output = Net_603 (fanout=1)

    MacroCell: Name=Net_604, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_485
        );
        Output = Net_604 (fanout=1)

    MacroCell: Name=Net_640, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_577) => Global
            Clock Enable: PosEdge(\PrISM_PulseIndicator:enable_final_reg\)
        Main Equation            : 1 pterm
        !(
              !\PrISM_PulseIndicator_1:ce0\ * !\PrISM_PulseIndicator_1:cl0\
        );
        Output = Net_640 (fanout=1)

    MacroCell: Name=Net_649, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_577) => Global
            Clock Enable: PosEdge(\PrISM_PulseIndicator:enable_final_reg\)
        Main Equation            : 1 pterm
        !(
              !\PrISM_PulseIndicator_2:ce0\ * !\PrISM_PulseIndicator_2:cl0\
        );
        Output = Net_649 (fanout=1)

    MacroCell: Name=\CapSense_1:ClockGen:clock_detect_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense_1:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CapSense_1:ClockGen:tmp_ppulse_reg\ * 
              !\CapSense_1:ClockGen:tmp_ppulse_dly\
        );
        Output = \CapSense_1:ClockGen:clock_detect_reg\ (fanout=2)

    MacroCell: Name=\CapSense_1:ClockGen:cstate_2\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\CapSense_1:clk\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense_1:mrst\ * \CapSense_1:ClockGen:control_0\ * 
              !\CapSense_1:ClockGen:inter_reset\ * 
              \CapSense_1:ClockGen:cstate_2\
            + \CapSense_1:mrst\ * \CapSense_1:ClockGen:control_1\ * 
              !\CapSense_1:ClockGen:inter_reset\ * 
              !\CapSense_1:ClockGen:cstate_2\
        );
        Output = \CapSense_1:ClockGen:cstate_2\ (fanout=5)

    MacroCell: Name=\CapSense_1:ClockGen:inter_reset\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense_1:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\CapSense_1:mrst\ * \CapSense_1:ClockGen:control_0\ * 
              !\CapSense_1:ClockGen:inter_reset\ * 
              !\CapSense_1:ClockGen:cstate_2\
        );
        Output = \CapSense_1:ClockGen:inter_reset\ (fanout=7)

    MacroCell: Name=\CapSense_1:ClockGen:tmp_ppulse_dly\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense_1:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CapSense_1:ClockGen:tmp_ppulse_reg\
        );
        Output = \CapSense_1:ClockGen:tmp_ppulse_dly\ (fanout=1)

    MacroCell: Name=\CapSense_1:ClockGen:tmp_ppulse_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense_1:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\CapSense_1:ClockGen:ppulse_equal\ * 
              !\CapSense_1:ClockGen:ppulse_less\
        );
        Output = \CapSense_1:ClockGen:tmp_ppulse_reg\ (fanout=3)

    MacroCell: Name=\CapSense_1:MeasureCH0:cs_addr_cnt_0\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\CapSense_1:Ioff_CH0\ * !\CapSense_1:MeasureCH0:zw0\ * 
              \CapSense_1:MeasureCH0:zc1\ * 
              \CapSense_1:MeasureCH0:wndState_2\
            + !\CapSense_1:Ioff_CH0\ * !\CapSense_1:MeasureCH0:zw1\ * 
              \CapSense_1:MeasureCH0:zc1\ * 
              \CapSense_1:MeasureCH0:wndState_2\
            + \CapSense_1:MeasureCH0:wndState_0\
        );
        Output = \CapSense_1:MeasureCH0:cs_addr_cnt_0\ (fanout=1)

    MacroCell: Name=\CapSense_1:MeasureCH0:cs_addr_cnt_1\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense_1:Ioff_CH0\ * !\CapSense_1:MeasureCH0:zw0\ * 
              \CapSense_1:MeasureCH0:zc0\ * 
              \CapSense_1:MeasureCH0:wndState_2\ * 
              !\CapSense_1:MeasureCH0:wndState_0\
            + !\CapSense_1:Ioff_CH0\ * !\CapSense_1:MeasureCH0:zw1\ * 
              \CapSense_1:MeasureCH0:zc0\ * 
              \CapSense_1:MeasureCH0:wndState_2\ * 
              !\CapSense_1:MeasureCH0:wndState_0\
        );
        Output = \CapSense_1:MeasureCH0:cs_addr_cnt_1\ (fanout=1)

    MacroCell: Name=\CapSense_1:MeasureCH0:cs_addr_cnt_2\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense_1:Ioff_CH0\ * !\CapSense_1:MeasureCH0:zw0\ * 
              \CapSense_1:MeasureCH0:wndState_2\ * 
              !\CapSense_1:MeasureCH0:wndState_0\
            + !\CapSense_1:Ioff_CH0\ * !\CapSense_1:MeasureCH0:zw1\ * 
              \CapSense_1:MeasureCH0:wndState_2\ * 
              !\CapSense_1:MeasureCH0:wndState_0\
        );
        Output = \CapSense_1:MeasureCH0:cs_addr_cnt_2\ (fanout=1)

    MacroCell: Name=\CapSense_1:MeasureCH0:cs_addr_win_0\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense_1:MeasureCH0:zw0\ * \CapSense_1:MeasureCH0:zw1\ * 
              \CapSense_1:MeasureCH0:wndState_2\
            + \CapSense_1:MeasureCH0:wndState_0\
        );
        Output = \CapSense_1:MeasureCH0:cs_addr_win_0\ (fanout=1)

    MacroCell: Name=\CapSense_1:MeasureCH0:cs_addr_win_1\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CapSense_1:MeasureCH0:zw0\ * !\CapSense_1:MeasureCH0:zw1\ * 
              \CapSense_1:MeasureCH0:wndState_2\ * 
              !\CapSense_1:MeasureCH0:wndState_0\
        );
        Output = \CapSense_1:MeasureCH0:cs_addr_win_1\ (fanout=1)

    MacroCell: Name=\CapSense_1:MeasureCH0:cs_addr_win_2\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense_1:MeasureCH0:zw0\ * 
              \CapSense_1:MeasureCH0:wndState_2\ * 
              !\CapSense_1:MeasureCH0:wndState_0\
            + !\CapSense_1:MeasureCH0:zw1\ * 
              \CapSense_1:MeasureCH0:wndState_2\ * 
              !\CapSense_1:MeasureCH0:wndState_0\
        );
        Output = \CapSense_1:MeasureCH0:cs_addr_win_2\ (fanout=1)

    MacroCell: Name=\CapSense_1:MeasureCH0:wndState_0\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense_1:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\CapSense_1:mrst\ * !\CapSense_1:MeasureCH0:wndState_2\ * 
              !\CapSense_1:MeasureCH0:wndState_1\ * 
              !\CapSense_1:MeasureCH0:wndState_0\ * !\CapSense_1:Net_1603\ * 
              \CapSense_1:ClockGen:control_2\ * 
              \CapSense_1:ClockGen:cstate_2\
        );
        Output = \CapSense_1:MeasureCH0:wndState_0\ (fanout=10)

    MacroCell: Name=\CapSense_1:MeasureCH0:wndState_1\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\CapSense_1:clk\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\CapSense_1:DigitalClk\ * !\CapSense_1:mrst\ * 
              !\CapSense_1:MeasureCH0:wndState_2\ * 
              \CapSense_1:MeasureCH0:wndState_1\ * 
              !\CapSense_1:MeasureCH0:wndState_0\ * !\CapSense_1:Net_1603\
            + !\CapSense_1:MeasureCH0:zw0\ * !\CapSense_1:mrst\ * 
              \CapSense_1:MeasureCH0:wndState_2\ * 
              !\CapSense_1:MeasureCH0:wndState_1\ * 
              !\CapSense_1:MeasureCH0:wndState_0\ * !\CapSense_1:Net_1603\
            + !\CapSense_1:MeasureCH0:zw1\ * !\CapSense_1:mrst\ * 
              \CapSense_1:MeasureCH0:wndState_2\ * 
              !\CapSense_1:MeasureCH0:wndState_1\ * 
              !\CapSense_1:MeasureCH0:wndState_0\ * !\CapSense_1:Net_1603\
            + !\CapSense_1:mrst\ * !\CapSense_1:MeasureCH0:wndState_2\ * 
              !\CapSense_1:MeasureCH0:wndState_1\ * 
              \CapSense_1:MeasureCH0:wndState_0\ * !\CapSense_1:Net_1603\
        );
        Output = \CapSense_1:MeasureCH0:wndState_1\ (fanout=4)

    MacroCell: Name=\CapSense_1:MeasureCH0:wndState_2\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense_1:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CapSense_1:DigitalClk\ * !\CapSense_1:mrst\ * 
              !\CapSense_1:MeasureCH0:wndState_2\ * 
              \CapSense_1:MeasureCH0:wndState_1\ * 
              !\CapSense_1:MeasureCH0:wndState_0\ * !\CapSense_1:Net_1603\
        );
        Output = \CapSense_1:MeasureCH0:wndState_2\ (fanout=10)

    MacroCell: Name=\CapSense_1:Net_1603\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\CapSense_1:clk\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \CapSense_1:MeasureCH0:zw0\ * \CapSense_1:MeasureCH0:zw1\ * 
              !\CapSense_1:mrst\ * \CapSense_1:MeasureCH0:wndState_2\ * 
              !\CapSense_1:MeasureCH0:wndState_1\ * 
              !\CapSense_1:MeasureCH0:wndState_0\ * !\CapSense_1:Net_1603\
            + !\CapSense_1:mrst\ * !\CapSense_1:MeasureCH0:wndState_2\ * 
              !\CapSense_1:MeasureCH0:wndState_1\ * 
              !\CapSense_1:MeasureCH0:wndState_0\ * \CapSense_1:Net_1603\ * 
              \CapSense_1:ClockGen:control_2\ * 
              \CapSense_1:ClockGen:cstate_2\
        );
        Output = \CapSense_1:Net_1603\ (fanout=5)

    MacroCell: Name=\CapSense_1:PreChargeClk\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense_1:ClockGen:control_4\ * 
              \CapSense_1:ClockGen:tmp_ppulse_reg\
            + \CapSense_1:ClockGen:control_4\ * 
              \CapSense_1:ClockGen:cmsb_reg\
        );
        Output = \CapSense_1:PreChargeClk\ (fanout=1)

    MacroCell: Name=\CapSense_1:mrst\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\CapSense_1:clk\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense_1:mrst\ * \CapSense_1:ClockGen:inter_reset\ * 
              !\CapSense_1:ClockGen:cstate_2\
            + \CapSense_1:mrst\ * !\CapSense_1:ClockGen:control_1\ * 
              !\CapSense_1:ClockGen:inter_reset\ * 
              !\CapSense_1:ClockGen:cstate_2\
        );
        Output = \CapSense_1:mrst\ (fanout=7)

    MacroCell: Name=\PWM_PulseLEDs:PWMUDB:db_csaddr_0\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\PWM_PulseLEDs:PWMUDB:ctrl_enable\ * 
              !\PWM_PulseLEDs:PWMUDB:pwm_db_reg\ * 
              !\PWM_PulseLEDs:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_PulseLEDs:PWMUDB:db_ph2_run_temp\
            + \PWM_PulseLEDs:PWMUDB:ctrl_enable\ * 
              \PWM_PulseLEDs:PWMUDB:pwm_db_reg\ * 
              !\PWM_PulseLEDs:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_PulseLEDs:PWMUDB:db_ph2_run_temp\ * 
              !\PWM_PulseLEDs:PWMUDB:cmp1_less\ * 
              !\PWM_PulseLEDs:PWMUDB:cmp1_eq\
            + !\PWM_PulseLEDs:PWMUDB:pwm_db_reg\ * 
              !\PWM_PulseLEDs:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_PulseLEDs:PWMUDB:db_ph2_run_temp\ * 
              \PWM_PulseLEDs:PWMUDB:cmp1_less\
            + !\PWM_PulseLEDs:PWMUDB:pwm_db_reg\ * 
              !\PWM_PulseLEDs:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_PulseLEDs:PWMUDB:db_ph2_run_temp\ * 
              \PWM_PulseLEDs:PWMUDB:cmp1_eq\
            + \PWM_PulseLEDs:PWMUDB:db_tc\
        );
        Output = \PWM_PulseLEDs:PWMUDB:db_csaddr_0\ (fanout=1)

    MacroCell: Name=\PWM_PulseLEDs:PWMUDB:db_ph1_run_temp\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_266) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM_PulseLEDs:PWMUDB:ctrl_enable\ * 
              !\PWM_PulseLEDs:PWMUDB:pwm_db_reg\ * 
              !\PWM_PulseLEDs:PWMUDB:cmp1_less\ * 
              !\PWM_PulseLEDs:PWMUDB:cmp1_eq\
            + \PWM_PulseLEDs:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_PulseLEDs:PWMUDB:db_tc\
        );
        Output = \PWM_PulseLEDs:PWMUDB:db_ph1_run_temp\ (fanout=4)

    MacroCell: Name=\PWM_PulseLEDs:PWMUDB:db_ph2_run_temp\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_266) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\PWM_PulseLEDs:PWMUDB:ctrl_enable\ * 
              \PWM_PulseLEDs:PWMUDB:pwm_db_reg\
            + \PWM_PulseLEDs:PWMUDB:pwm_db_reg\ * 
              \PWM_PulseLEDs:PWMUDB:cmp1_less\
            + \PWM_PulseLEDs:PWMUDB:pwm_db_reg\ * 
              \PWM_PulseLEDs:PWMUDB:cmp1_eq\
            + !\PWM_PulseLEDs:PWMUDB:db_tc\ * 
              \PWM_PulseLEDs:PWMUDB:db_ph2_run_temp\
        );
        Output = \PWM_PulseLEDs:PWMUDB:db_ph2_run_temp\ (fanout=3)

    MacroCell: Name=\PWM_PulseLEDs:PWMUDB:final_kill_reg\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_266) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \PWM_PulseLEDs:PWMUDB:final_kill_reg\ (fanout=1)

    MacroCell: Name=\PWM_PulseLEDs:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_266) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_PulseLEDs:PWMUDB:cmp1_less\ * 
              !\PWM_PulseLEDs:PWMUDB:cmp1_eq\
        );
        Output = \PWM_PulseLEDs:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_PulseLEDs:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_266) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_PulseLEDs:PWMUDB:compare2\
        );
        Output = \PWM_PulseLEDs:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\PWM_PulseLEDs:PWMUDB:pwm_db_reg\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_266) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_PulseLEDs:PWMUDB:ctrl_enable\ * 
              !\PWM_PulseLEDs:PWMUDB:cmp1_less\ * 
              !\PWM_PulseLEDs:PWMUDB:cmp1_eq\
        );
        Output = \PWM_PulseLEDs:PWMUDB:pwm_db_reg\ (fanout=6)

    MacroCell: Name=\PWM_PulseLEDs:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_266) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_PulseLEDs:PWMUDB:ctrl_enable\
        );
        Output = \PWM_PulseLEDs:PWMUDB:runmode_enable\ (fanout=1)

    MacroCell: Name=\PWM_PulseLEDs:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_266) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_PulseLEDs:PWMUDB:cmp1_less\ * 
              !\PWM_PulseLEDs:PWMUDB:cmp1_eq\ * 
              !\PWM_PulseLEDs:PWMUDB:prevCompare1\
        );
        Output = \PWM_PulseLEDs:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\PWM_PulseLEDs:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_266) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_PulseLEDs:PWMUDB:compare2\ * 
              !\PWM_PulseLEDs:PWMUDB:prevCompare2\
        );
        Output = \PWM_PulseLEDs:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=\PWM_PulseLEDs:PWMUDB:status_5\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_PulseLEDs:PWMUDB:final_kill_reg\
        );
        Output = \PWM_PulseLEDs:PWMUDB:status_5\ (fanout=1)

    MacroCell: Name=\PrISM_PulseIndicator:enable_final_reg\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_577) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \PrISM_PulseIndicator:enable_final_reg\ (fanout=6)

    MacroCell: Name=\UART_Debug:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_Debug:BUART:tx_state_1\ * !\UART_Debug:BUART:tx_state_0\ * 
              !\UART_Debug:BUART:tx_state_2\
            + !\UART_Debug:BUART:tx_state_1\ * !\UART_Debug:BUART:tx_state_0\ * 
              \UART_Debug:BUART:tx_bitclk\
        );
        Output = \UART_Debug:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_Debug:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Debug:BUART:rx_address_detected\ (fanout=8)

    MacroCell: Name=\UART_Debug:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Debug:BUART:rx_count_2\ * !\UART_Debug:BUART:rx_count_1\ * 
              !\UART_Debug:BUART:rx_count_0\
        );
        Output = \UART_Debug:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_Debug:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Debug:BUART:rx_state_0\ * !\UART_Debug:BUART:rx_state_3\ * 
              !\UART_Debug:BUART:rx_state_2\ * 
              !\UART_Debug:BUART:rx_address_detected\
        );
        Output = \UART_Debug:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_Debug:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_45_SYNCOUT
        );
        Output = \UART_Debug:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\UART_Debug:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Debug:BUART:rx_state_0\ * 
              \UART_Debug:BUART:rx_bitclk_enable\ * 
              \UART_Debug:BUART:rx_state_3\ * !\UART_Debug:BUART:rx_state_2\ * 
              !\UART_Debug:BUART:rx_address_detected\
            + \UART_Debug:BUART:rx_state_0\ * !\UART_Debug:BUART:rx_state_3\ * 
              !\UART_Debug:BUART:rx_state_2\ * 
              !\UART_Debug:BUART:rx_address_detected\ * !MODIN3_6 * !MODIN3_5
            + \UART_Debug:BUART:rx_state_0\ * !\UART_Debug:BUART:rx_state_3\ * 
              !\UART_Debug:BUART:rx_state_2\ * 
              !\UART_Debug:BUART:rx_address_detected\ * !MODIN3_6 * !MODIN3_4
        );
        Output = \UART_Debug:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_Debug:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Debug:BUART:rx_state_0\ * 
              \UART_Debug:BUART:rx_bitclk_enable\ * 
              !\UART_Debug:BUART:rx_state_3\ * \UART_Debug:BUART:rx_state_2\ * 
              !MODIN1_1 * !\UART_Debug:BUART:rx_address_detected\
            + \UART_Debug:BUART:rx_state_0\ * !\UART_Debug:BUART:rx_state_3\ * 
              !\UART_Debug:BUART:rx_state_2\ * 
              !\UART_Debug:BUART:rx_address_detected\ * !MODIN3_6 * !MODIN3_5
            + \UART_Debug:BUART:rx_state_0\ * !\UART_Debug:BUART:rx_state_3\ * 
              !\UART_Debug:BUART:rx_state_2\ * 
              !\UART_Debug:BUART:rx_address_detected\ * !MODIN3_6 * !MODIN3_4
        );
        Output = \UART_Debug:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_Debug:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_Debug:BUART:rx_state_0\ * 
              \UART_Debug:BUART:rx_bitclk_enable\ * 
              \UART_Debug:BUART:rx_state_3\ * 
              !\UART_Debug:BUART:rx_address_detected\
            + !\UART_Debug:BUART:rx_state_0\ * 
              \UART_Debug:BUART:rx_bitclk_enable\ * 
              \UART_Debug:BUART:rx_state_2\ * 
              !\UART_Debug:BUART:rx_address_detected\
            + !\UART_Debug:BUART:rx_state_0\ * !\UART_Debug:BUART:rx_state_3\ * 
              !\UART_Debug:BUART:rx_state_2\ * 
              !\UART_Debug:BUART:rx_address_detected\ * 
              \UART_Debug:BUART:rx_last\ * !Net_45_SYNCOUT
            + \UART_Debug:BUART:rx_state_0\ * !\UART_Debug:BUART:rx_state_3\ * 
              !\UART_Debug:BUART:rx_state_2\ * 
              !\UART_Debug:BUART:rx_address_detected\ * !MODIN3_6 * !MODIN3_5
            + \UART_Debug:BUART:rx_state_0\ * !\UART_Debug:BUART:rx_state_3\ * 
              !\UART_Debug:BUART:rx_state_2\ * 
              !\UART_Debug:BUART:rx_address_detected\ * !MODIN3_6 * !MODIN3_4
        );
        Output = \UART_Debug:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_Debug:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Debug:BUART:rx_state_0\ * 
              \UART_Debug:BUART:rx_bitclk_enable\ * 
              \UART_Debug:BUART:rx_state_3\ * \UART_Debug:BUART:rx_state_2\ * 
              !\UART_Debug:BUART:rx_address_detected\
            + \UART_Debug:BUART:rx_state_0\ * !\UART_Debug:BUART:rx_state_3\ * 
              !\UART_Debug:BUART:rx_state_2\ * 
              !\UART_Debug:BUART:rx_address_detected\ * !MODIN3_6 * !MODIN3_5
            + \UART_Debug:BUART:rx_state_0\ * !\UART_Debug:BUART:rx_state_3\ * 
              !\UART_Debug:BUART:rx_state_2\ * 
              !\UART_Debug:BUART:rx_address_detected\ * !MODIN3_6 * !MODIN3_4
        );
        Output = \UART_Debug:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_Debug:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_Debug:BUART:rx_state_0\ * \UART_Debug:BUART:rx_state_3\ * 
              \UART_Debug:BUART:rx_state_2\ * 
              !\UART_Debug:BUART:rx_address_detected\
        );
        Output = \UART_Debug:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_Debug:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Debug:BUART:rx_state_0\ * 
              \UART_Debug:BUART:rx_bitclk_enable\ * 
              \UART_Debug:BUART:rx_state_3\ * \UART_Debug:BUART:rx_state_2\ * 
              !MODIN1_1 * !\UART_Debug:BUART:rx_address_detected\
        );
        Output = \UART_Debug:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_Debug:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_Debug:BUART:rx_load_fifo\ * 
              \UART_Debug:BUART:rx_fifofull\
        );
        Output = \UART_Debug:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_Debug:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_Debug:BUART:rx_fifonotempty\ * 
              \UART_Debug:BUART:rx_state_stop1_reg\
        );
        Output = \UART_Debug:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\UART_Debug:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Debug:BUART:tx_bitclk_dp\
        );
        Output = \UART_Debug:BUART:tx_bitclk\ (fanout=6)

    MacroCell: Name=\UART_Debug:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Debug:BUART:tx_bitclk_dp\
        );
        Output = \UART_Debug:BUART:tx_bitclk_enable_pre\ (fanout=1)

    MacroCell: Name=\UART_Debug:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_Debug:BUART:tx_state_1\ * !\UART_Debug:BUART:tx_state_0\ * 
              !\UART_Debug:BUART:tx_fifo_empty\ * 
              !\UART_Debug:BUART:tx_state_2\
            + !\UART_Debug:BUART:tx_state_1\ * !\UART_Debug:BUART:tx_state_0\ * 
              !\UART_Debug:BUART:tx_fifo_empty\ * 
              \UART_Debug:BUART:tx_bitclk\
            + \UART_Debug:BUART:tx_state_1\ * \UART_Debug:BUART:tx_state_0\ * 
              \UART_Debug:BUART:tx_fifo_empty\ * \UART_Debug:BUART:tx_bitclk\
            + \UART_Debug:BUART:tx_state_0\ * !\UART_Debug:BUART:tx_state_2\ * 
              \UART_Debug:BUART:tx_bitclk\
        );
        Output = \UART_Debug:BUART:tx_state_0\ (fanout=7)

    MacroCell: Name=\UART_Debug:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_Debug:BUART:tx_state_1\ * \UART_Debug:BUART:tx_state_0\ * 
              \UART_Debug:BUART:tx_bitclk\
            + \UART_Debug:BUART:tx_state_1\ * !\UART_Debug:BUART:tx_state_2\ * 
              \UART_Debug:BUART:tx_bitclk\ * 
              !\UART_Debug:BUART:tx_counter_dp\
            + \UART_Debug:BUART:tx_state_0\ * !\UART_Debug:BUART:tx_state_2\ * 
              \UART_Debug:BUART:tx_bitclk\
        );
        Output = \UART_Debug:BUART:tx_state_1\ (fanout=7)

    MacroCell: Name=\UART_Debug:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Debug:BUART:tx_state_1\ * !\UART_Debug:BUART:tx_state_0\ * 
              \UART_Debug:BUART:tx_state_2\ * \UART_Debug:BUART:tx_bitclk\
            + \UART_Debug:BUART:tx_state_1\ * \UART_Debug:BUART:tx_state_0\ * 
              \UART_Debug:BUART:tx_bitclk\
            + \UART_Debug:BUART:tx_state_1\ * !\UART_Debug:BUART:tx_state_2\ * 
              \UART_Debug:BUART:tx_bitclk\ * 
              !\UART_Debug:BUART:tx_counter_dp\
        );
        Output = \UART_Debug:BUART:tx_state_2\ (fanout=6)

    MacroCell: Name=\UART_Debug:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Debug:BUART:tx_state_1\ * !\UART_Debug:BUART:tx_state_0\ * 
              \UART_Debug:BUART:tx_fifo_empty\ * 
              \UART_Debug:BUART:tx_state_2\ * \UART_Debug:BUART:tx_bitclk\
        );
        Output = \UART_Debug:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_Debug:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Debug:BUART:tx_fifo_notfull\
        );
        Output = \UART_Debug:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_Debug:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_Debug:BUART:txn\ * \UART_Debug:BUART:tx_state_1\ * 
              !\UART_Debug:BUART:tx_bitclk\
            + \UART_Debug:BUART:txn\ * \UART_Debug:BUART:tx_state_2\
            + !\UART_Debug:BUART:tx_state_1\ * \UART_Debug:BUART:tx_state_0\ * 
              !\UART_Debug:BUART:tx_shift_out\ * 
              !\UART_Debug:BUART:tx_state_2\
            + !\UART_Debug:BUART:tx_state_1\ * \UART_Debug:BUART:tx_state_0\ * 
              !\UART_Debug:BUART:tx_state_2\ * !\UART_Debug:BUART:tx_bitclk\
            + \UART_Debug:BUART:tx_state_1\ * !\UART_Debug:BUART:tx_state_0\ * 
              !\UART_Debug:BUART:tx_shift_out\ * 
              !\UART_Debug:BUART:tx_state_2\ * \UART_Debug:BUART:tx_bitclk\ * 
              \UART_Debug:BUART:tx_counter_dp\
        );
        Output = \UART_Debug:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_Net:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_Net:BUART:tx_state_1\ * !\UART_Net:BUART:tx_state_0\ * 
              !\UART_Net:BUART:tx_state_2\
            + !\UART_Net:BUART:tx_state_1\ * !\UART_Net:BUART:tx_state_0\ * 
              \UART_Net:BUART:tx_bitclk\
        );
        Output = \UART_Net:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_Net:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_Net:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_Net:BUART:rx_count_2\ * !\UART_Net:BUART:rx_count_1\ * 
              !\UART_Net:BUART:pollcount_0\ * Net_58_SYNCOUT
            + !\UART_Net:BUART:rx_count_2\ * !\UART_Net:BUART:rx_count_1\ * 
              \UART_Net:BUART:pollcount_0\ * !Net_58_SYNCOUT
            + !\UART_Net:BUART:rx_count_2\ * !\UART_Net:BUART:rx_count_0\ * 
              !\UART_Net:BUART:pollcount_0\ * Net_58_SYNCOUT
            + !\UART_Net:BUART:rx_count_2\ * !\UART_Net:BUART:rx_count_0\ * 
              \UART_Net:BUART:pollcount_0\ * !Net_58_SYNCOUT
        );
        Output = \UART_Net:BUART:pollcount_0\ (fanout=2)

    MacroCell: Name=\UART_Net:BUART:pollcount_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_Net:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_Net:BUART:rx_count_2\ * !\UART_Net:BUART:rx_count_1\ * 
              \UART_Net:BUART:pollcount_0\ * Net_58_SYNCOUT
            + !\UART_Net:BUART:rx_count_2\ * !\UART_Net:BUART:rx_count_0\ * 
              \UART_Net:BUART:pollcount_0\ * Net_58_SYNCOUT
            + \UART_Net:BUART:rx_count_2\ * \UART_Net:BUART:pollcount_1\
            + \UART_Net:BUART:rx_count_1\ * \UART_Net:BUART:rx_count_0\ * 
              \UART_Net:BUART:pollcount_1\
        );
        Output = \UART_Net:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART_Net:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Net:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Net:BUART:rx_address_detected\ (fanout=8)

    MacroCell: Name=\UART_Net:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Net:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Net:BUART:rx_count_2\ * !\UART_Net:BUART:rx_count_1\ * 
              !\UART_Net:BUART:rx_count_0\
        );
        Output = \UART_Net:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_Net:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Net:BUART:rx_state_0\ * !\UART_Net:BUART:rx_state_3\ * 
              !\UART_Net:BUART:rx_state_2\ * 
              !\UART_Net:BUART:rx_address_detected\
        );
        Output = \UART_Net:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_Net:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Net:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_58_SYNCOUT
        );
        Output = \UART_Net:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\UART_Net:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Net:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Net:BUART:rx_state_0\ * 
              \UART_Net:BUART:rx_bitclk_enable\ * \UART_Net:BUART:rx_state_3\ * 
              !\UART_Net:BUART:rx_state_2\ * 
              !\UART_Net:BUART:rx_address_detected\
            + \UART_Net:BUART:rx_state_0\ * !\UART_Net:BUART:rx_state_3\ * 
              !\UART_Net:BUART:rx_state_2\ * !\UART_Net:BUART:rx_count_6\ * 
              !\UART_Net:BUART:rx_count_5\ * 
              !\UART_Net:BUART:rx_address_detected\
            + \UART_Net:BUART:rx_state_0\ * !\UART_Net:BUART:rx_state_3\ * 
              !\UART_Net:BUART:rx_state_2\ * !\UART_Net:BUART:rx_count_6\ * 
              !\UART_Net:BUART:rx_count_4\ * 
              !\UART_Net:BUART:rx_address_detected\
        );
        Output = \UART_Net:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_Net:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Net:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Net:BUART:rx_state_0\ * 
              \UART_Net:BUART:rx_bitclk_enable\ * 
              !\UART_Net:BUART:rx_state_3\ * \UART_Net:BUART:rx_state_2\ * 
              !\UART_Net:BUART:pollcount_1\ * 
              !\UART_Net:BUART:rx_address_detected\
            + \UART_Net:BUART:rx_state_0\ * !\UART_Net:BUART:rx_state_3\ * 
              !\UART_Net:BUART:rx_state_2\ * !\UART_Net:BUART:rx_count_6\ * 
              !\UART_Net:BUART:rx_count_5\ * 
              !\UART_Net:BUART:rx_address_detected\
            + \UART_Net:BUART:rx_state_0\ * !\UART_Net:BUART:rx_state_3\ * 
              !\UART_Net:BUART:rx_state_2\ * !\UART_Net:BUART:rx_count_6\ * 
              !\UART_Net:BUART:rx_count_4\ * 
              !\UART_Net:BUART:rx_address_detected\
        );
        Output = \UART_Net:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_Net:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_Net:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_Net:BUART:rx_state_0\ * 
              \UART_Net:BUART:rx_bitclk_enable\ * \UART_Net:BUART:rx_state_3\ * 
              !\UART_Net:BUART:rx_address_detected\
            + !\UART_Net:BUART:rx_state_0\ * 
              \UART_Net:BUART:rx_bitclk_enable\ * \UART_Net:BUART:rx_state_2\ * 
              !\UART_Net:BUART:rx_address_detected\
            + !\UART_Net:BUART:rx_state_0\ * !\UART_Net:BUART:rx_state_3\ * 
              !\UART_Net:BUART:rx_state_2\ * 
              !\UART_Net:BUART:rx_address_detected\ * 
              \UART_Net:BUART:rx_last\ * !Net_58_SYNCOUT
            + \UART_Net:BUART:rx_state_0\ * !\UART_Net:BUART:rx_state_3\ * 
              !\UART_Net:BUART:rx_state_2\ * !\UART_Net:BUART:rx_count_6\ * 
              !\UART_Net:BUART:rx_count_5\ * 
              !\UART_Net:BUART:rx_address_detected\
            + \UART_Net:BUART:rx_state_0\ * !\UART_Net:BUART:rx_state_3\ * 
              !\UART_Net:BUART:rx_state_2\ * !\UART_Net:BUART:rx_count_6\ * 
              !\UART_Net:BUART:rx_count_4\ * 
              !\UART_Net:BUART:rx_address_detected\
        );
        Output = \UART_Net:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_Net:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Net:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Net:BUART:rx_state_0\ * 
              \UART_Net:BUART:rx_bitclk_enable\ * \UART_Net:BUART:rx_state_3\ * 
              \UART_Net:BUART:rx_state_2\ * 
              !\UART_Net:BUART:rx_address_detected\
            + \UART_Net:BUART:rx_state_0\ * !\UART_Net:BUART:rx_state_3\ * 
              !\UART_Net:BUART:rx_state_2\ * !\UART_Net:BUART:rx_count_6\ * 
              !\UART_Net:BUART:rx_count_5\ * 
              !\UART_Net:BUART:rx_address_detected\
            + \UART_Net:BUART:rx_state_0\ * !\UART_Net:BUART:rx_state_3\ * 
              !\UART_Net:BUART:rx_state_2\ * !\UART_Net:BUART:rx_count_6\ * 
              !\UART_Net:BUART:rx_count_4\ * 
              !\UART_Net:BUART:rx_address_detected\
        );
        Output = \UART_Net:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_Net:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Net:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_Net:BUART:rx_state_0\ * \UART_Net:BUART:rx_state_3\ * 
              \UART_Net:BUART:rx_state_2\ * 
              !\UART_Net:BUART:rx_address_detected\
        );
        Output = \UART_Net:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_Net:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Net:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Net:BUART:rx_state_0\ * 
              \UART_Net:BUART:rx_bitclk_enable\ * \UART_Net:BUART:rx_state_3\ * 
              \UART_Net:BUART:rx_state_2\ * !\UART_Net:BUART:pollcount_1\ * 
              !\UART_Net:BUART:rx_address_detected\
        );
        Output = \UART_Net:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_Net:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_Net:BUART:rx_load_fifo\ * \UART_Net:BUART:rx_fifofull\
        );
        Output = \UART_Net:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_Net:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_Net:BUART:rx_fifonotempty\ * 
              \UART_Net:BUART:rx_state_stop1_reg\
        );
        Output = \UART_Net:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\UART_Net:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Net:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Net:BUART:tx_bitclk_dp\
        );
        Output = \UART_Net:BUART:tx_bitclk\ (fanout=6)

    MacroCell: Name=\UART_Net:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Net:BUART:tx_bitclk_dp\
        );
        Output = \UART_Net:BUART:tx_bitclk_enable_pre\ (fanout=1)

    MacroCell: Name=\UART_Net:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_Net:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_Net:BUART:tx_state_1\ * !\UART_Net:BUART:tx_state_0\ * 
              !\UART_Net:BUART:tx_fifo_empty\ * !\UART_Net:BUART:tx_state_2\
            + !\UART_Net:BUART:tx_state_1\ * !\UART_Net:BUART:tx_state_0\ * 
              !\UART_Net:BUART:tx_fifo_empty\ * \UART_Net:BUART:tx_bitclk\
            + \UART_Net:BUART:tx_state_1\ * \UART_Net:BUART:tx_state_0\ * 
              \UART_Net:BUART:tx_fifo_empty\ * \UART_Net:BUART:tx_bitclk\
            + \UART_Net:BUART:tx_state_0\ * !\UART_Net:BUART:tx_state_2\ * 
              \UART_Net:BUART:tx_bitclk\
        );
        Output = \UART_Net:BUART:tx_state_0\ (fanout=7)

    MacroCell: Name=\UART_Net:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Net:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_Net:BUART:tx_state_1\ * \UART_Net:BUART:tx_state_0\ * 
              \UART_Net:BUART:tx_bitclk\
            + \UART_Net:BUART:tx_state_1\ * !\UART_Net:BUART:tx_state_2\ * 
              \UART_Net:BUART:tx_bitclk\ * !\UART_Net:BUART:tx_counter_dp\
            + \UART_Net:BUART:tx_state_0\ * !\UART_Net:BUART:tx_state_2\ * 
              \UART_Net:BUART:tx_bitclk\
        );
        Output = \UART_Net:BUART:tx_state_1\ (fanout=7)

    MacroCell: Name=\UART_Net:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Net:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Net:BUART:tx_state_1\ * !\UART_Net:BUART:tx_state_0\ * 
              \UART_Net:BUART:tx_state_2\ * \UART_Net:BUART:tx_bitclk\
            + \UART_Net:BUART:tx_state_1\ * \UART_Net:BUART:tx_state_0\ * 
              \UART_Net:BUART:tx_bitclk\
            + \UART_Net:BUART:tx_state_1\ * !\UART_Net:BUART:tx_state_2\ * 
              \UART_Net:BUART:tx_bitclk\ * !\UART_Net:BUART:tx_counter_dp\
        );
        Output = \UART_Net:BUART:tx_state_2\ (fanout=6)

    MacroCell: Name=\UART_Net:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Net:BUART:tx_state_1\ * !\UART_Net:BUART:tx_state_0\ * 
              \UART_Net:BUART:tx_fifo_empty\ * \UART_Net:BUART:tx_state_2\ * 
              \UART_Net:BUART:tx_bitclk\
        );
        Output = \UART_Net:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_Net:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Net:BUART:tx_fifo_notfull\
        );
        Output = \UART_Net:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_Net:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_Net:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_Net:BUART:txn\ * \UART_Net:BUART:tx_state_1\ * 
              !\UART_Net:BUART:tx_bitclk\
            + \UART_Net:BUART:txn\ * \UART_Net:BUART:tx_state_2\
            + !\UART_Net:BUART:tx_state_1\ * \UART_Net:BUART:tx_state_0\ * 
              !\UART_Net:BUART:tx_shift_out\ * !\UART_Net:BUART:tx_state_2\
            + !\UART_Net:BUART:tx_state_1\ * \UART_Net:BUART:tx_state_0\ * 
              !\UART_Net:BUART:tx_state_2\ * !\UART_Net:BUART:tx_bitclk\
            + \UART_Net:BUART:tx_state_1\ * !\UART_Net:BUART:tx_state_0\ * 
              !\UART_Net:BUART:tx_shift_out\ * !\UART_Net:BUART:tx_state_2\ * 
              \UART_Net:BUART:tx_bitclk\ * \UART_Net:BUART:tx_counter_dp\
        );
        Output = \UART_Net:BUART:txn\ (fanout=2)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=5)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\CapSense_1:ClockGen:UDB:PrescalerDp:u0\
        PORT MAP (
            clock => \CapSense_1:clk\ ,
            cs_addr_1 => \CapSense_1:ClockGen:cs_addr_1\ ,
            cs_addr_0 => \CapSense_1:ClockGen:inter_reset\ ,
            z0_comb => \CapSense_1:ClockGen:cs_addr_1\ ,
            ce1_comb => \CapSense_1:ClockGen:ppulse_equal\ ,
            cl1_comb => \CapSense_1:ClockGen:ppulse_less\ );
        Properties:
        {
            a0_init = "11111111"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0100000001000000000000001000000000000000100000000000000010000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000001000000101000000000001000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\CapSense_1:ClockGen:sC16:PRSdp:u0\
        PORT MAP (
            clock => \CapSense_1:clk\ ,
            cs_addr_2 => \CapSense_1:ClockGen:inter_reset\ ,
            cs_addr_0 => \CapSense_1:ClockGen:clock_detect_reg\ ,
            chain_out => \CapSense_1:ClockGen:sC16:PRSdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000101000010100100000000000000000000000000000000000000000001111000000000000111100000000000011110000000000001111000011111111000000001111111111111111000011000000001000000000111110000000000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \CapSense_1:ClockGen:sC16:PRSdp:u1\

    datapathcell: Name =\CapSense_1:ClockGen:sC16:PRSdp:u1\
        PORT MAP (
            clock => \CapSense_1:clk\ ,
            cs_addr_2 => \CapSense_1:ClockGen:inter_reset\ ,
            cs_addr_0 => \CapSense_1:ClockGen:clock_detect_reg\ ,
            cmsb_reg => \CapSense_1:ClockGen:cmsb_reg\ ,
            chain_in => \CapSense_1:ClockGen:sC16:PRSdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000101000010100100000000000000000000000000000000000000000001111000000000000111100000000000011110000000000001111000011111111000000001111111111111111000011000000001100000000111101000000000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \CapSense_1:ClockGen:sC16:PRSdp:u0\

    datapathcell: Name =\CapSense_1:MeasureCH0:UDB:Counter:u0\
        PORT MAP (
            clock => \CapSense_1:clk\ ,
            cs_addr_2 => \CapSense_1:MeasureCH0:cs_addr_cnt_2\ ,
            cs_addr_1 => \CapSense_1:MeasureCH0:cs_addr_cnt_1\ ,
            cs_addr_0 => \CapSense_1:MeasureCH0:cs_addr_cnt_0\ ,
            z0_comb => \CapSense_1:MeasureCH0:zc0\ ,
            z1_comb => \CapSense_1:MeasureCH0:zc1\ );
        Properties:
        {
            a0_init = "11111111"
            a1_init = "11111111"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000110000000000000011001111000000001100000000000000110000000000010011000100000001001100010000000101100010010000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
            d0_init = "11111111"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\CapSense_1:MeasureCH0:UDB:Window:u0\
        PORT MAP (
            clock => \CapSense_1:clk\ ,
            cs_addr_2 => \CapSense_1:MeasureCH0:cs_addr_win_2\ ,
            cs_addr_1 => \CapSense_1:MeasureCH0:cs_addr_win_1\ ,
            cs_addr_0 => \CapSense_1:MeasureCH0:cs_addr_win_0\ ,
            z0_comb => \CapSense_1:MeasureCH0:zw0\ ,
            z1_comb => \CapSense_1:MeasureCH0:zw1\ );
        Properties:
        {
            a0_init = "11111111"
            a1_init = "11111111"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000110000000000000011001111000000001100000000000000110000000000010011000100000001001100010000000101100010010000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
            d0_init = "11111111"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_PulseLEDs:PWMUDB:sDB255:deadbandcounterdp:u0\
        PORT MAP (
            clock => Net_266 ,
            cs_addr_0 => \PWM_PulseLEDs:PWMUDB:db_csaddr_0\ ,
            z0_comb => \PWM_PulseLEDs:PWMUDB:db_tc\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000010000000010000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000011111111000000001111111111111111101000000000000000000000000000000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_PulseLEDs:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_266 ,
            cs_addr_2 => \PWM_PulseLEDs:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_PulseLEDs:PWMUDB:runmode_enable\ ,
            ce0_comb => \PWM_PulseLEDs:PWMUDB:cmp1_eq\ ,
            cl0_comb => \PWM_PulseLEDs:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_PulseLEDs:PWMUDB:tc_i\ ,
            cl1_comb => \PWM_PulseLEDs:PWMUDB:compare2\ ,
            f1_blk_stat_comb => \PWM_PulseLEDs:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PrISM_PulseIndicator:sC8:PrISMdp:u0\
        PORT MAP (
            clock => Net_577 ,
            cs_addr_0 => __ONE__ ,
            ce0_comb => \PrISM_PulseIndicator:ce0\ ,
            cl0_comb => \PrISM_PulseIndicator:cl0\ ,
            ce1_comb => \PrISM_PulseIndicator:ce1\ ,
            cl1_comb => \PrISM_PulseIndicator:cl1\ ,
            clk_en => \PrISM_PulseIndicator:enable_final_reg\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000101011010100100000000000110000000000000011000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000001000000000111100000000000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\PrISM_PulseIndicator:enable_final_reg\)

    datapathcell: Name =\PrISM_PulseIndicator_1:sC8:PrISMdp:u0\
        PORT MAP (
            clock => Net_577 ,
            cs_addr_0 => __ONE__ ,
            ce0_comb => \PrISM_PulseIndicator_1:ce0\ ,
            cl0_comb => \PrISM_PulseIndicator_1:cl0\ ,
            ce1_comb => \PrISM_PulseIndicator_1:ce1\ ,
            cl1_comb => \PrISM_PulseIndicator_1:cl1\ ,
            clk_en => \PrISM_PulseIndicator:enable_final_reg\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000101011010100100000000000110000000000000011000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000001000000000111100000000000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\PrISM_PulseIndicator:enable_final_reg\)

    datapathcell: Name =\PrISM_PulseIndicator_2:sC8:PrISMdp:u0\
        PORT MAP (
            clock => Net_577 ,
            cs_addr_0 => __ONE__ ,
            ce0_comb => \PrISM_PulseIndicator_2:ce0\ ,
            cl0_comb => \PrISM_PulseIndicator_2:cl0\ ,
            ce1_comb => \PrISM_PulseIndicator_2:ce1\ ,
            cl1_comb => \PrISM_PulseIndicator_2:cl1\ ,
            clk_en => \PrISM_PulseIndicator:enable_final_reg\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000101011010100100000000000110000000000000011000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000001000000000111100000000000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\PrISM_PulseIndicator:enable_final_reg\)

    datapathcell: Name =\ShiftReg_DelaySenseIR:bSR:sC32:BShiftRegDp:u0\
        PORT MAP (
            clock => Net_266 ,
            cs_addr_2 => \ShiftReg_DelaySenseIR:bSR:ctrl_clk_enable\ ,
            route_si => Net_601 ,
            so_comb => Net_619 ,
            chain_out => \ShiftReg_DelaySenseIR:bSR:sC32:BShiftRegDp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000000100000000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \ShiftReg_DelaySenseIR:bSR:sC32:BShiftRegDp:u1\

    datapathcell: Name =\ShiftReg_DelaySenseIR:bSR:sC32:BShiftRegDp:u1\
        PORT MAP (
            clock => Net_266 ,
            cs_addr_2 => \ShiftReg_DelaySenseIR:bSR:ctrl_clk_enable\ ,
            route_si => Net_601 ,
            chain_in => \ShiftReg_DelaySenseIR:bSR:sC32:BShiftRegDp:carry0\ ,
            chain_out => \ShiftReg_DelaySenseIR:bSR:sC32:BShiftRegDp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000000100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \ShiftReg_DelaySenseIR:bSR:sC32:BShiftRegDp:u0\
        Next in chain : \ShiftReg_DelaySenseIR:bSR:sC32:BShiftRegDp:u2\

    datapathcell: Name =\ShiftReg_DelaySenseIR:bSR:sC32:BShiftRegDp:u2\
        PORT MAP (
            clock => Net_266 ,
            cs_addr_2 => \ShiftReg_DelaySenseIR:bSR:ctrl_clk_enable\ ,
            route_si => Net_601 ,
            chain_in => \ShiftReg_DelaySenseIR:bSR:sC32:BShiftRegDp:carry1\ ,
            chain_out => \ShiftReg_DelaySenseIR:bSR:sC32:BShiftRegDp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000000100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \ShiftReg_DelaySenseIR:bSR:sC32:BShiftRegDp:u1\
        Next in chain : \ShiftReg_DelaySenseIR:bSR:sC32:BShiftRegDp:u3\

    datapathcell: Name =\ShiftReg_DelaySenseIR:bSR:sC32:BShiftRegDp:u3\
        PORT MAP (
            clock => Net_266 ,
            cs_addr_2 => \ShiftReg_DelaySenseIR:bSR:ctrl_clk_enable\ ,
            route_si => Net_601 ,
            f0_bus_stat_comb => \ShiftReg_DelaySenseIR:bSR:status_4\ ,
            f0_blk_stat_comb => \ShiftReg_DelaySenseIR:bSR:status_3\ ,
            f1_bus_stat_comb => \ShiftReg_DelaySenseIR:bSR:status_6\ ,
            f1_blk_stat_comb => \ShiftReg_DelaySenseIR:bSR:status_5\ ,
            chain_in => \ShiftReg_DelaySenseIR:bSR:sC32:BShiftRegDp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000100100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \ShiftReg_DelaySenseIR:bSR:sC32:BShiftRegDp:u2\

    datapathcell: Name =\UART_Debug:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_Debug:Net_9\ ,
            cs_addr_2 => \UART_Debug:BUART:rx_address_detected\ ,
            cs_addr_1 => \UART_Debug:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_Debug:BUART:rx_bitclk_enable\ ,
            route_si => MODIN1_1 ,
            f0_load => \UART_Debug:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_Debug:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_Debug:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_Debug:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_Debug:Net_9\ ,
            cs_addr_2 => \UART_Debug:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_Debug:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_Debug:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_Debug:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_Debug:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_Debug:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_Debug:Net_9\ ,
            cs_addr_0 => \UART_Debug:BUART:counter_load_not\ ,
            cl0_comb => \UART_Debug:BUART:tx_bitclk_dp\ ,
            cl1_comb => \UART_Debug:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_Net:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_Net:Net_9\ ,
            cs_addr_2 => \UART_Net:BUART:rx_address_detected\ ,
            cs_addr_1 => \UART_Net:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_Net:BUART:rx_bitclk_enable\ ,
            route_si => \UART_Net:BUART:pollcount_1\ ,
            f0_load => \UART_Net:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_Net:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_Net:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_Net:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_Net:Net_9\ ,
            cs_addr_2 => \UART_Net:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_Net:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_Net:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_Net:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_Net:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_Net:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_Net:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_Net:Net_9\ ,
            cs_addr_0 => \UART_Net:BUART:counter_load_not\ ,
            cl0_comb => \UART_Net:BUART:tx_bitclk_dp\ ,
            cl1_comb => \UART_Net:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\Status_Reg_DevID:sts_reg\
        PORT MAP (
            status_7 => Net_684_SYNCOUT ,
            status_6 => Net_683_SYNCOUT ,
            status_5 => Net_682_SYNCOUT ,
            status_4 => Net_681_SYNCOUT ,
            status_3 => Net_680_SYNCOUT ,
            status_2 => Net_679_SYNCOUT ,
            status_1 => Net_678_SYNCOUT ,
            status_0 => Net_538_SYNCOUT );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\PWM_PulseLEDs:PWMUDB:sSTSReg:nrstSts:stsreg\
        PORT MAP (
            clock => Net_266 ,
            status_5 => \PWM_PulseLEDs:PWMUDB:status_5\ ,
            status_3 => \PWM_PulseLEDs:PWMUDB:status_3\ ,
            status_2 => \PWM_PulseLEDs:PWMUDB:tc_i\ ,
            status_1 => \PWM_PulseLEDs:PWMUDB:status_1\ ,
            status_0 => \PWM_PulseLEDs:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\ShiftReg_DelaySenseIR:bSR:StsReg\
        PORT MAP (
            clock => Net_266 ,
            status_6 => \ShiftReg_DelaySenseIR:bSR:status_6\ ,
            status_5 => \ShiftReg_DelaySenseIR:bSR:status_5\ ,
            status_4 => \ShiftReg_DelaySenseIR:bSR:status_4\ ,
            status_3 => \ShiftReg_DelaySenseIR:bSR:status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000111"
            cy_md_select = "0000111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_Debug:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_Debug:Net_9\ ,
            status_5 => \UART_Debug:BUART:rx_status_5\ ,
            status_4 => \UART_Debug:BUART:rx_status_4\ ,
            status_3 => \UART_Debug:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_Debug:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_Debug:Net_9\ ,
            status_3 => \UART_Debug:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_Debug:BUART:tx_status_2\ ,
            status_1 => \UART_Debug:BUART:tx_fifo_empty\ ,
            status_0 => \UART_Debug:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_Net:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_Net:Net_9\ ,
            status_5 => \UART_Net:BUART:rx_status_5\ ,
            status_4 => \UART_Net:BUART:rx_status_4\ ,
            status_3 => \UART_Net:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_Net:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_Net:Net_9\ ,
            status_3 => \UART_Net:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_Net:BUART:tx_status_2\ ,
            status_1 => \UART_Net:BUART:tx_fifo_empty\ ,
            status_0 => \UART_Net:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =Pin_DevId_0(0)_SYNC
        PORT MAP (
            in => Net_538 ,
            out => Net_538_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =Pin_DevId_1(0)_SYNC
        PORT MAP (
            in => Net_678 ,
            out => Net_678_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =Pin_DevId_2(0)_SYNC
        PORT MAP (
            in => Net_679 ,
            out => Net_679_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =Pin_DevId_3(0)_SYNC
        PORT MAP (
            in => Net_680 ,
            out => Net_680_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =Pin_DevId_4(0)_SYNC
        PORT MAP (
            in => Net_681 ,
            out => Net_681_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =Pin_DevId_5(0)_SYNC
        PORT MAP (
            in => Net_682 ,
            out => Net_682_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =Pin_DevId_6(0)_SYNC
        PORT MAP (
            in => Net_683 ,
            out => Net_683_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =Pin_DevId_7(0)_SYNC
        PORT MAP (
            in => Net_684 ,
            out => Net_684_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =Pin_Rx_Debug(0)_SYNC
        PORT MAP (
            in => Net_45 ,
            out => Net_45_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =Pin_Rx_Net(0)_SYNC
        PORT MAP (
            in => Net_58 ,
            out => Net_58_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\CapSense_1:MeasureCH0:genblk1:SyncCMPR\
        PORT MAP (
            clock => \CapSense_1:clk\ ,
            in => \CapSense_1:Cmp_CH0\ ,
            out => \CapSense_1:Ioff_CH0\ ,
            clk_en => \CapSense_1:DigitalClk\ );
        Clock Polarity: Active High
        Clock Enable: PosEdge(\CapSense_1:DigitalClk\)
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\CapSense_1:ClockGen:AsyncCtrl:CtrlReg\
        PORT MAP (
            control_7 => \CapSense_1:ClockGen:control_7\ ,
            control_6 => \CapSense_1:ClockGen:control_6\ ,
            control_5 => \CapSense_1:ClockGen:control_5\ ,
            control_4 => \CapSense_1:ClockGen:control_4\ ,
            control_3 => \CapSense_1:ClockGen:control_3\ ,
            control_2 => \CapSense_1:ClockGen:control_2\ ,
            control_1 => \CapSense_1:ClockGen:control_1\ ,
            control_0 => \CapSense_1:ClockGen:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\PWM_PulseLEDs:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\
        PORT MAP (
            control_7 => \PWM_PulseLEDs:PWMUDB:ctrl_enable\ ,
            control_6 => \PWM_PulseLEDs:PWMUDB:control_6\ ,
            control_5 => \PWM_PulseLEDs:PWMUDB:control_5\ ,
            control_4 => \PWM_PulseLEDs:PWMUDB:control_4\ ,
            control_3 => \PWM_PulseLEDs:PWMUDB:control_3\ ,
            control_2 => \PWM_PulseLEDs:PWMUDB:control_2\ ,
            control_1 => \PWM_PulseLEDs:PWMUDB:control_1\ ,
            control_0 => \PWM_PulseLEDs:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\ShiftReg_DelaySenseIR:bSR:AsyncCtl:CtrlReg\
        PORT MAP (
            control_7 => \ShiftReg_DelaySenseIR:bSR:control_7\ ,
            control_6 => \ShiftReg_DelaySenseIR:bSR:control_6\ ,
            control_5 => \ShiftReg_DelaySenseIR:bSR:control_5\ ,
            control_4 => \ShiftReg_DelaySenseIR:bSR:control_4\ ,
            control_3 => \ShiftReg_DelaySenseIR:bSR:control_3\ ,
            control_2 => \ShiftReg_DelaySenseIR:bSR:control_2\ ,
            control_1 => \ShiftReg_DelaySenseIR:bSR:control_1\ ,
            control_0 => \ShiftReg_DelaySenseIR:bSR:ctrl_clk_enable\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\CapSense_1:ClockGen:ScanSpeed\
        PORT MAP (
            clock => \CapSense_1:clk\ ,
            reset => \CapSense_1:ClockGen:inter_reset\ ,
            tc => \CapSense_1:DigitalClk\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0011111"
            cy_route_en = 0
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\UART_Debug:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_Debug:Net_9\ ,
            load => \UART_Debug:BUART:rx_counter_load\ ,
            count_6 => MODIN3_6 ,
            count_5 => MODIN3_5 ,
            count_4 => MODIN3_4 ,
            count_3 => MODIN3_3 ,
            count_2 => \UART_Debug:BUART:rx_count_2\ ,
            count_1 => \UART_Debug:BUART:rx_count_1\ ,
            count_0 => \UART_Debug:BUART:rx_count_0\ ,
            tc => \UART_Debug:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110100"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\UART_Net:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_Net:Net_9\ ,
            load => \UART_Net:BUART:rx_counter_load\ ,
            count_6 => \UART_Net:BUART:rx_count_6\ ,
            count_5 => \UART_Net:BUART:rx_count_5\ ,
            count_4 => \UART_Net:BUART:rx_count_4\ ,
            count_3 => \UART_Net:BUART:rx_count_3\ ,
            count_2 => \UART_Net:BUART:rx_count_2\ ,
            count_1 => \UART_Net:BUART:rx_count_1\ ,
            count_0 => \UART_Net:BUART:rx_count_0\ ,
            tc => \UART_Net:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110100"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =DMA
        PORT MAP (
            dmareq => Net_24_local ,
            termin => zero ,
            termout => Net_26 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\ADC_PulseIn:IRQ\
        PORT MAP (
            interrupt => Net_420 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\ADC_SAR_ProxIR:IRQ\
        PORT MAP (
            interrupt => Net_552 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\CapSense_1:IsrCH0\
        PORT MAP (
            interrupt => \CapSense_1:Net_1603\ );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =\USBUART_1:arb_int\
        PORT MAP (
            interrupt => \USBUART_1:Net_79\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART_1:bus_reset\
        PORT MAP (
            interrupt => \USBUART_1:Net_81\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART_1:dp_int\
        PORT MAP (
            interrupt => \USBUART_1:Net_623\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART_1:ep_0\
        PORT MAP (
            interrupt => \USBUART_1:ept_int_0\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART_1:ep_1\
        PORT MAP (
            interrupt => \USBUART_1:ept_int_1\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART_1:ep_2\
        PORT MAP (
            interrupt => \USBUART_1:ept_int_2\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART_1:ep_3\
        PORT MAP (
            interrupt => \USBUART_1:ept_int_3\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART_1:sof_int\
        PORT MAP (
            interrupt => Net_688 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =isr_PulseReadAmbient
        PORT MAP (
            interrupt => Net_520 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =isr_PulseReadIR
        PORT MAP (
            interrupt => Net_619 );
        Properties:
        {
            int_type = "00"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

                Resource Type : Used : Free :  Max :  % Used
============================================================
Digital domain clock dividers :    7 :    1 :    8 :  87.50%
 Analog domain clock dividers :    2 :    2 :    4 :  50.00%
                         Pins :   40 :   30 :   70 :  57.14%
                   Macrocells :   86 :  106 :  192 :  44.79%
                Unique Pterms :  138 :  246 :  384 :  35.94%
                 Total Pterms :  160 :      :      : 
               Datapath Cells :   20 :    4 :   24 :  83.33%
                 Status Cells :    7 :   17 :   24 :  29.17%
         Control/Count7 Cells :    6 :   18 :   24 :  25.00%
                   Sync Cells :   11 :   57 :   68 :  16.18%
                         Drqs :    1 :   23 :   24 :   4.17%
                   Interrupts :   13 :   19 :   32 :  40.63%
             DSM Fixed Blocks :    1 :    0 :    1 : 100.00%
           VIDAC Fixed Blocks :    4 :    0 :    4 : 100.00%
              SC Fixed Blocks :    1 :    3 :    4 :  25.00%
      Comparator Fixed Blocks :    1 :    3 :    4 :  25.00%
           Opamp Fixed Blocks :    1 :    3 :    4 :  25.00%
             CapSense Buffers :    1 :    1 :    2 :  50.00%
             CAN Fixed Blocks :    0 :    1 :    1 :   0.00%
       Decimator Fixed Blocks :    1 :    0 :    1 : 100.00%
             I2C Fixed Blocks :    0 :    1 :    1 :   0.00%
           Timer Fixed Blocks :    0 :    4 :    4 :   0.00%
             DFB Fixed Blocks :    1 :    0 :    1 : 100.00%
             USB Fixed Blocks :    1 :    0 :    1 : 100.00%
             LCD Fixed Blocks :    0 :    1 :    1 :   0.00%
            EMIF Fixed Blocks :    0 :    1 :    1 :   0.00%
             LPF Fixed Blocks :    0 :    2 :    2 :   0.00%
             SAR Fixed Blocks :    1 :    1 :    2 :  50.00%
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.196ms
Info: mpr.M0037: Unused pieces of the design have been optimized out. See the Tech mapping section of the report file for details. (App=cydsfit)
Tech mapping phase: Elapsed time ==> 0s.450ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_3@[IOP=(6)][IoId=(3)]: Led_test1(0) (fixed)
IO_0@[IOP=(5)][IoId=(0)]: Pin_DevId_0(0) (fixed)
IO_1@[IOP=(5)][IoId=(1)]: Pin_DevId_1(0) (fixed)
IO_2@[IOP=(5)][IoId=(2)]: Pin_DevId_2(0) (fixed)
IO_3@[IOP=(5)][IoId=(3)]: Pin_DevId_3(0) (fixed)
IO_4@[IOP=(5)][IoId=(4)]: Pin_DevId_4(0) (fixed)
IO_5@[IOP=(5)][IoId=(5)]: Pin_DevId_5(0) (fixed)
IO_6@[IOP=(5)][IoId=(6)]: Pin_DevId_6(0) (fixed)
IO_7@[IOP=(5)][IoId=(7)]: Pin_DevId_7(0) (fixed)
IO_0@[IOP=(4)][IoId=(0)]: Pin_ProxIR_1(0) (fixed)
IO_1@[IOP=(4)][IoId=(1)]: Pin_ProxIR_2(0) (fixed)
IO_2@[IOP=(4)][IoId=(2)]: Pin_ProxIR_3(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)]: Pin_PulseIR_Intensity(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)]: Pin_PulseIR_on(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)]: Pin_PulseIn_minus(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)]: Pin_PulseIn_plus(0) (fixed)
IO_2@[IOP=(6)][IoId=(2)]: Pin_PulseIndicator(0) (fixed)
IO_1@[IOP=(6)][IoId=(1)]: Pin_PulseIndicator_1(0) (fixed)
IO_0@[IOP=(6)][IoId=(0)]: Pin_PulseIndicator_2(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)]: Pin_PulseRed_Intensity(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)]: Pin_PulseRed_on(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)]: Pin_PulseRef(0) (fixed)
IO_4@[IOP=(6)][IoId=(4)]: Pin_Rx_Debug(0) (fixed)
IO_6@[IOP=(6)][IoId=(6)]: Pin_Rx_Net(0) (fixed)
IO_5@[IOP=(6)][IoId=(5)]: Pin_Tx_Debug(0) (fixed)
IO_7@[IOP=(6)][IoId=(7)]: Pin_Tx_Net(0) (fixed)
IO_7@[IOP=(4)][IoId=(7)]: \CapSense_1:CmodCH0(0)\ (fixed)
IO_6@[IOP=(4)][IoId=(6)]: \CapSense_1:PortCH0(0)\ (fixed)
IO_0@[IOP=(2)][IoId=(0)]: \LCD:LCDPort(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)]: \LCD:LCDPort(1)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)]: \LCD:LCDPort(2)\ (fixed)
IO_3@[IOP=(2)][IoId=(3)]: \LCD:LCDPort(3)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)]: \LCD:LCDPort(4)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)]: \LCD:LCDPort(5)\ (fixed)
IO_6@[IOP=(2)][IoId=(6)]: \LCD:LCDPort(6)\ (fixed)
Vref[6]@[FFB(Vref,6)]: \ADC_PulseIn:ADC_Vssa_1:vRef_1\
DSM[0]@[FFB(DSM,0)]: \ADC_PulseIn:DSM2\
SAR[0]@[FFB(SAR,0)]: \ADC_SAR_ProxIR:ADC_SAR\
Vref[1]@[FFB(Vref,1)]: \ADC_SAR_ProxIR:vRef_Vdda\
CsAbuf[0]@[FFB(CsAbuf,0)]: \CapSense_1:BufCH0\
Comparator[0]@[FFB(Comparator,0)]: \CapSense_1:CompCH0:ctComp\
VIDAC[0]@[FFB(VIDAC,0)]: \CapSense_1:IdacCH0\
Vref[3]@[FFB(Vref,3)]: \CapSense_1:VrefRefCH0\
VIDAC[3]@[FFB(VIDAC,3)]: \IDAC8_PulseIR:viDAC8\
VIDAC[2]@[FFB(VIDAC,2)]: \IDAC8_PulseRed:viDAC8\
Abuf[0]@[FFB(Abuf,0)]: \Opamp_PulseRef:ABuf\
SC[0]@[FFB(SC,0)]: \TIA_PulseIn:SC\
IO_7@[IOP=(15)][IoId=(7)]: \USBUART_1:Dm(0)\
IO_6@[IOP=(15)][IoId=(6)]: \USBUART_1:Dp(0)\
USB[0]@[FFB(USB,0)]: \USBUART_1:USB\
VIDAC[1]@[FFB(VIDAC,1)]: \VDAC_PulseRef:viDAC8\
Log: apr.M0058: The analog placement iterative improvement is 32% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 71% done. (App=cydsfit)
Analog Placement Results:
IO_3@[IOP=(6)][IoId=(3)]: Led_test1(0) (fixed)
IO_0@[IOP=(5)][IoId=(0)]: Pin_DevId_0(0) (fixed)
IO_1@[IOP=(5)][IoId=(1)]: Pin_DevId_1(0) (fixed)
IO_2@[IOP=(5)][IoId=(2)]: Pin_DevId_2(0) (fixed)
IO_3@[IOP=(5)][IoId=(3)]: Pin_DevId_3(0) (fixed)
IO_4@[IOP=(5)][IoId=(4)]: Pin_DevId_4(0) (fixed)
IO_5@[IOP=(5)][IoId=(5)]: Pin_DevId_5(0) (fixed)
IO_6@[IOP=(5)][IoId=(6)]: Pin_DevId_6(0) (fixed)
IO_7@[IOP=(5)][IoId=(7)]: Pin_DevId_7(0) (fixed)
IO_0@[IOP=(4)][IoId=(0)]: Pin_ProxIR_1(0) (fixed)
IO_1@[IOP=(4)][IoId=(1)]: Pin_ProxIR_2(0) (fixed)
IO_2@[IOP=(4)][IoId=(2)]: Pin_ProxIR_3(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)]: Pin_PulseIR_Intensity(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)]: Pin_PulseIR_on(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)]: Pin_PulseIn_minus(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)]: Pin_PulseIn_plus(0) (fixed)
IO_2@[IOP=(6)][IoId=(2)]: Pin_PulseIndicator(0) (fixed)
IO_1@[IOP=(6)][IoId=(1)]: Pin_PulseIndicator_1(0) (fixed)
IO_0@[IOP=(6)][IoId=(0)]: Pin_PulseIndicator_2(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)]: Pin_PulseRed_Intensity(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)]: Pin_PulseRed_on(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)]: Pin_PulseRef(0) (fixed)
IO_4@[IOP=(6)][IoId=(4)]: Pin_Rx_Debug(0) (fixed)
IO_6@[IOP=(6)][IoId=(6)]: Pin_Rx_Net(0) (fixed)
IO_5@[IOP=(6)][IoId=(5)]: Pin_Tx_Debug(0) (fixed)
IO_7@[IOP=(6)][IoId=(7)]: Pin_Tx_Net(0) (fixed)
IO_7@[IOP=(4)][IoId=(7)]: \CapSense_1:CmodCH0(0)\ (fixed)
IO_6@[IOP=(4)][IoId=(6)]: \CapSense_1:PortCH0(0)\ (fixed)
IO_0@[IOP=(2)][IoId=(0)]: \LCD:LCDPort(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)]: \LCD:LCDPort(1)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)]: \LCD:LCDPort(2)\ (fixed)
IO_3@[IOP=(2)][IoId=(3)]: \LCD:LCDPort(3)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)]: \LCD:LCDPort(4)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)]: \LCD:LCDPort(5)\ (fixed)
IO_6@[IOP=(2)][IoId=(6)]: \LCD:LCDPort(6)\ (fixed)
Vref[6]@[FFB(Vref,6)]: \ADC_PulseIn:ADC_Vssa_1:vRef_1\
DSM[0]@[FFB(DSM,0)]: \ADC_PulseIn:DSM2\
SAR[0]@[FFB(SAR,0)]: \ADC_SAR_ProxIR:ADC_SAR\
Vref[1]@[FFB(Vref,1)]: \ADC_SAR_ProxIR:vRef_Vdda\
CsAbuf[0]@[FFB(CsAbuf,0)]: \CapSense_1:BufCH0\
Comparator[3]@[FFB(Comparator,3)]: \CapSense_1:CompCH0:ctComp\
VIDAC[3]@[FFB(VIDAC,3)]: \CapSense_1:IdacCH0\
Vref[3]@[FFB(Vref,3)]: \CapSense_1:VrefRefCH0\
VIDAC[2]@[FFB(VIDAC,2)]: \IDAC8_PulseIR:viDAC8\
VIDAC[0]@[FFB(VIDAC,0)]: \IDAC8_PulseRed:viDAC8\
Abuf[0]@[FFB(Abuf,0)]: \Opamp_PulseRef:ABuf\
SC[1]@[FFB(SC,1)]: \TIA_PulseIn:SC\
IO_7@[IOP=(15)][IoId=(7)]: \USBUART_1:Dm(0)\
IO_6@[IOP=(15)][IoId=(6)]: \USBUART_1:Dp(0)\
USB[0]@[FFB(USB,0)]: \USBUART_1:USB\
VIDAC[1]@[FFB(VIDAC,1)]: \VDAC_PulseRef:viDAC8\

Analog Placement phase: Elapsed time ==> 4s.356ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Log: apr.M0017: ============ VeraRouter Improve 1 OverUse=3 ============ (App=cydsfit)
Net "\CapSense_1:Net_2149\" overuses wire "SAR vplus wire L"
Net "Net_177" overuses wire "AGL[5]"
Net "AmuxEye::AMux_ProxIR" overuses wire "SAR vplus wire L"
Net "AmuxEye::AMux_ProxIR" overuses wire "AGL[5]"
Net "AmuxEye::AMux_ProxIR" overuses wire "SAR vplus wire L"
Net "AmuxEye::AMux_ProxIR" overuses wire "SAR vplus wire L"
Log: apr.M0017: ============ VeraRouter Improve 2 OverUse=2 ============ (App=cydsfit)
Net "\CapSense_1:Net_2149\" overuses wire "dsm0+ Wire"
Net "Net_177" overuses wire "dsm0+ Wire"
Log: apr.M0017: ============ VeraRouter Improve 3 OverUse=1 ============ (App=cydsfit)
Net "\CapSense_1:Net_2149\" overuses wire "dsm0+ Wire"
Net "Net_177" overuses wire "dsm0+ Wire"
Log: apr.M0017: ============ VeraRouter Improve 4 OverUse=1 ============ (App=cydsfit)
Net "\CapSense_1:Net_2149\" overuses wire "AGL[7]"
Net "\CapSense_1:Net_2149\" overuses wire "SAR vplus wire L"
Net "Net_148" overuses wire "AGR[7]"
Net "Net_177" overuses wire "AGR[7]"
Net "Net_177" overuses wire "AGL[7]"
Net "AmuxEye::AMux_ProxIR" overuses wire "SAR vplus wire L"
Net "AmuxEye::AMux_ProxIR" overuses wire "SAR vplus wire L"
Net "AmuxEye::AMux_ProxIR" overuses wire "SAR vplus wire L"
Log: apr.M0017: ============ VeraRouter Improve 5 OverUse=3 ============ (App=cydsfit)
============ VeraRouter Final Answer Routes ============
Connect Signal: Net_542 => (SAR0 Vp (669)) 
Route#3434: 
  (SAR0 Vp (669)) 
Connect Signal: Net_101 => (GPIO P4[0] (252)) 
Route#3435: 
  (GPIO P4[0] (252)) 
Connect Signal: Net_535 => (GPIO P4[1] (257)) 
Route#3436: 
  (GPIO P4[1] (257)) 
Connect Signal: Net_103 => (GPIO P4[2] (262)) 
Route#3437: 
  (GPIO P4[2] (262)) 
Connect Signal: \ADC_PulseIn:Net_520\ => (dsm0- (549)) 
Route#3440: 
  (dsm0- (549)) 
Connect Signal: \ADC_PulseIn:Net_690\ => (VRef Block Vssa (1187)) 
Route#3441: 
  (VRef Block Vssa (1187)) 
Connect Signal: \CapSense_1:Net_2072\ => (CapSenseBuf0 Out (1255)) 
Route#3444: 
  (CapSenseBuf0 Out (1255)) 
Connect Signal: \CapSense_1:Net_1410\ => (GPIO P4[6] (282)) 
Route#3445: 
  (GPIO P4[6] (282)) 
Connect Signal: \CapSense_1:Net_2149\ => (CapSenseBuf0 Vchan (1258)) (GPIO P4[7] (287)) 
Route#3489: 
  (GPIO P4[7] (287)) [GPIO P4[7] Wire [648]] 
    (GPIO P4[7] Sw__1a (290)) [GPIO P4[7] Sw__1b [099]] (GPIO P4[7] Sw__1c (291)##) [AGL[7] [554]] 
    (sc2 Vref Sw__4c (1024)##) [sc2 Vref Sw__4b [413]] (sc2 Vref Sw__4a (1023)) [sc2 Vref Wire [750]] 
    (sc2 Vref Sw__8a (1031)) [sc2 Vref Sw__8b [417]] (sc2 Vref Sw__8c (1032)##) [AGL[0] [650]] 
    (CapSenseBuf0 VChan Buf Mux AGL[0] Sw (1265)) [CapSenseBuf0 VChan Buf Mux AGL[0] [800]] 
    (CapSenseBuf0 VChan Buf Mux__0c (1264)!!) [CapSenseBuf0 VChan Buf Mux__0b [506]] (CapSenseBuf0 VChan Buf Mux__0a (1263)) [CapSenseBuf0 VChan Buf [796]] 
    (CapSenseBuf0 Vchan (1258)) 
Connect Signal: \CapSense_1:Net_282\ => (Comparator 3+ (786)) 
Route#3447: 
  (Comparator 3+ (786)) 
Connect Signal: \CapSense_1:Net_1425\ => (VIDAC Iout 3 (596)) 
Route#3448: 
  (VIDAC Iout 3 (596)) 
Connect Signal: Net_139 => (GPIO P0[7] (121)) (VIDAC Iout 2 (594)) 
Route#3451: 
  (VIDAC Iout 2 (594)) [i2 Wire [710]] 
    (i2 hi Sw__0a (631)) [i2 hi Sw__0b [236]] (i2 hi Sw__0c (632)##) [GPIO P0[7] Wire Alt [586]] 
    (GPIO P0[7] Wire Alt Sw (122)) [GPIO P0[7] Wire [585]] 
    (GPIO P0[7] (121)) 
Connect Signal: Net_184 => (GPIO P3[4] (189)) (SC/CT 1vin (945)) 
Route#3452: 
  (SC/CT 1vin (945)) [sc1 Vin Wire [747]] 
    (sc1 Vin Sw__0a (1053)) [sc1 Vin Sw__0b [428]] (sc1 Vin Sw__0c (1054)##) [AGR[4] [590]] 
    (GPIO P3[4] Sw__1c (194)##) [GPIO P3[4] Sw__1b [064]] (GPIO P3[4] Sw__1a (193)) [GPIO P3[4] Wire [618]] 
    (GPIO P3[4] (189)) 
Connect Signal: Net_148 => (GPIO P3[3] (154)) (SC/CT 1vref (949)) 
Route#3492: 
  (SC/CT 1vref (949)) [sc1 Vref Wire [751]] 
    (sc1 Vref Sw__4a (1071)) [sc1 Vref Sw__4b [437]] (sc1 Vref Sw__4c (1072)##) [AGR[7] [601]] 
    (GPIO P3[3] Sw__1c (159)##) [GPIO P3[3] Sw__1b [052]] (GPIO P3[3] Sw__1a (158)) [GPIO P3[3] Wire [602]] 
    (GPIO P3[3] (154)) 
Connect Signal: Net_140 => (GPIO P0[6] (115)) (VIDAC Iout 0 (593)) 
Route#3454: 
  (VIDAC Iout 0 (593)) [i0 Wire [709]] 
    (i0 hi Sw__0a (613)) [i0 hi Sw__0b [227]] (i0 hi Sw__0c (614)##) [GPIO P0[6] Wire Alt [584]] 
    (GPIO P0[6] Wire Alt Sw (116)) [GPIO P0[6] Wire [583]] 
    (GPIO P0[6] (115)) 
Connect Signal: \Opamp_PulseRef:Net_29\ => (GPIO P0[1] (007)) (abuf0- (507)) (abuf0out (508)) 
Route#3455: 
  (abuf0out (508)) [GPIO P0[1] Wire Alt1 [536]] 
    (GPIO P0[1] Wire Alt1 Sw (008)) [GPIO P0[1] Wire [535]] 
    (GPIO P0[1] Wire Alt2 Sw (009)) [GPIO P0[1] Wire Alt2 [537]] 
    (abuf02abuf0- Sw__0c (519)##) [abuf02abuf0- Sw__0b [189]] (abuf02abuf0- Sw__0a (518)) [abuf0- Wire [562]] 
    (abuf0- (507)) 
  (GPIO P0[1] Wire Alt1 Sw (008)) [GPIO P0[1] Wire [535]] 
    (GPIO P0[1] (007)) 
Connect Signal: Net_177 => (dsm0+ (548)) (SC/CT 1out (953)) 
Route#3493: 
  (SC/CT 1out (953)) [sc1 out Wire [755]] 
    (sc1 out Sw__4a (1095)) [sc1 out Sw__4b [449]] (sc1 out Sw__4c (1096)##) [AGR[1] [672]] 
    (AGL2AGR[1] Sw__0c (483)##) [AGL2AGR[1] Sw__0b [177]] (AGL2AGR[1] Sw__0a (482)) [AGL[1] [652]] 
    (DSM+ Sw__7c (541)##) [DSM+ Sw__7b [200]] (DSM+ Sw__7a (540)) [dsm0+ Wire [695]] 
    (dsm0+ (548)) 
Connect Signal: \ADC_PulseIn:Net_580\ => (dsm0expin1 (568)) 
Route#3457: 
  (dsm0expin1 (568)) 
Connect Signal: \ADC_PulseIn:Net_573\ => (dsm0expin2 (569)) 
Route#3458: 
  (dsm0expin2 (569)) 
Connect Signal: \ADC_SAR_ProxIR:Net_126\ => (SAR0 Vn (670)) (SAR0 vrefhi_out (671)) 
Route#3459: 
  (SAR0 vrefhi_out (671)) [SAR vrefhi_out wire L [715]] 
    (SAR vminus sw L__7c (711)##) [SAR vminus sw L__7b [273]] (SAR vminus sw L__7a (710)) [SAR vminus wire L [714]] 
    (SAR0 Vn (670)) 
Connect Signal: \ADC_SAR_ProxIR:Net_215\ => (SAR0 extvref (672)) 
Route#3460: 
  (SAR0 extvref (672)) 
Connect Signal: \ADC_SAR_ProxIR:Net_248\ => (SAR0 vref (673)) (VRef Block Vdda/2 (1183)) 
Route#3461: 
  (VRef Block Vdda/2 (1183)) [Vdda/2 [773]] 
    (Vdda v Vdda/2 Mux__1c (1234)!!) [Vdda v Vdda/2 Mux__1b [495]] (Vdda v Vdda/2 Mux__1a (1233)) [vref6 [724]] 
    (vref6 sar0 Sw (725)) [vref6 sar0 [722]] 
    (SAR vref sw L__3c (721)!!) [SAR vref sw L__3b [278]] (SAR vref sw L__3a (720)) [SAR vref wire L [716]] 
    (SAR0 vref (673)) 
Connect Signal: \CapSense_1:Net_2129\ => (CapSenseBuf0 Vref (1257)) (Comparator 3- (790)) (VRef Block 1.024v (1184)) 
Route#3462: 
  (VRef Block 1.024v (1184)) [1.024v_vref Wire [553]] 
    (CapSenseBuf0 Vref Buf Mux 1.024v_vref Sw (1278)) [CapSenseBuf0 Vref Buf Mux 1.024v_vref Wire [803]] 
    (CapSenseBuf0 Vref Buf Mux__1c (1274)!!) [CapSenseBuf0 Vref Buf Mux__1b [510]] (CapSenseBuf0 Vref Buf Mux__1a (1273)) [CapSenseBuf0 Vref Buf [795]] 
    (CapSenseBuf0 Vref (1257)) 
  (VRef Block 1.024v (1184)) [1.024v_vref Wire [553]] 
    (1.024v_vref Wire comp3 Sw (1202)) [1.024v_vref Wire comp3 [783]] 
    (CMP3 Vref Mux__0c (1252)##) [CMP3 Vref Mux__0b [504]] (CMP3 Vref Mux__0a (1251)) [comp3- Wire [742]] 
    (Comparator 3- (790)) 
Connect Signal: \CapSense_1:Net_408\ => (VIDAC Vout 3 (592)) 
Route#3463: 
  (VIDAC Vout 3 (592)) 
Connect Signal: \IDAC8_PulseIR:Net_124\ => (VIDAC Vout 2 (590)) 
Route#3464: 
  (VIDAC Vout 2 (590)) 
Connect Signal: \IDAC8_PulseRed:Net_124\ => (VIDAC Vout 0 (589)) 
Route#3465: 
  (VIDAC Vout 0 (589)) 
Connect Signal: Net_158 => (abuf0+ (506)) (VIDAC Vout 1 (591)) 
Route#3466: 
  (VIDAC Vout 1 (591)) [v1 Wire [707]] 
    (v1 Sw__2a (637)) [v1 Sw__2b [239]] (v1 Sw__2c (638)##) [abusR3 [617]] 
    (abusL2abusR[3]__0c (505)##) [abusL2abusR[3]__0b [188]] (abusL2abusR[3]__0a (504)) [abusL3 [558]] 
    (GPIO P0[2] Mux abusL3 Sw (049)) [GPIO P0[2] Mux abusL3 [552]] 
    (GPIO P0[2] Mux__8c (040)!!) [GPIO P0[2] Mux__8b [015]] (GPIO P0[2] Mux__8a (039)) [abuf0+ Wire [543]] 
    (abuf0+ (506)) 
Connect Signal: \VDAC_PulseRef:Net_77\ => (VIDAC Iout 1 (595)) 
Route#3467: 
  (VIDAC Iout 1 (595)) 
Connect Mux: Amux::AMux_ProxIR => { 
  (SAR0 Vp (669)) } -->> {{  { 
  (GPIO P4[0] (252)) } || { 
  (GPIO P4[1] (257)) } || { 
  (GPIO P4[2] (262)) } }}
Route#3494: 
  (SAR0 Vp (669)) [SAR vplus wire L [713]] 
    (SAR vplus sw L__1a (676)) [SAR vplus sw L__1b [256]] (SAR vplus sw L__1c (677)##) [AGL[5] [538]] 
    (GPIO P4[1] Sw__1c (261)##) 
  (SAR0 Vp (669)) [SAR vplus wire L [713]] 
    (SAR vplus sw L__2a (678)) [SAR vplus sw L__2b [257]] (SAR vplus sw L__2c (679)##) [AGL[6] [542]] 
    (GPIO P4[2] Sw__1c (266)##) 
  (SAR0 Vp (669)) [SAR vplus wire L [713]] 
    (SAR vplus sw L__0a (674)) [SAR vplus sw L__0b [255]] (SAR vplus sw L__0c (675)##) [AGL[4] [534]] 
    (GPIO P4[0] Sw__1c (256)##) 
Route#3495: 
  (GPIO P4[1] Sw__1c (261)##) [GPIO P4[1] Sw__1b [087]] (GPIO P4[1] Sw__1a (260)) [GPIO P4[1] Wire [642]] 
    (GPIO P4[1] (257)) 
  (GPIO P4[2] Sw__1c (266)##) [GPIO P4[2] Sw__1b [089]] (GPIO P4[2] Sw__1a (265)) [GPIO P4[2] Wire [643]] 
    (GPIO P4[2] (262)) 
  (GPIO P4[0] Sw__1c (256)##) [GPIO P4[0] Sw__1b [085]] (GPIO P4[0] Sw__1a (255)) [GPIO P4[0] Wire [641]] 
    (GPIO P4[0] (252)) 
Connect Mux: Amux::\ADC_PulseIn:AMux\ => { 
  (dsm0- (549)) } -->> {{  { 
  (VRef Block Vssa (1187)) } || { 
  (VRef Block Vssa (1187)) } }}
Route#3442: 
  (dsm0- (549)) [dsm0- Wire [697]] 
    (DSM- Sw__7a (564)) [DSM- Sw__7b [211]] (DSM- Sw__7c (565)##) 
Route#3443: 
  (DSM- Sw__7c (565)##) [Vssa Wire Alt2 [698]] 
    (Vssa Wire Alt2 Sw (1189)) [Vssa Wire [775]] 
    (VRef Block Vssa (1187)) 
Connect Mux: Amux::\CapSense_1:AMuxCH0\ => { 
  (CapSenseBuf0 Out (1255)) } -->> {{  { 
  (GPIO P4[6] (282)) } || { 
  (GPIO P4[7] (287)) [GPIO P4[7] Wire [648]] 
    (GPIO P4[7] Sw__1a (290)) [GPIO P4[7] Sw__1b [099]] (GPIO P4[7] Sw__1c (291)##) [AGL[7] [554]] 
    (sc2 Vref Sw__4c (1024)##) [sc2 Vref Sw__4b [413]] (sc2 Vref Sw__4a (1023)) [sc2 Vref Wire [750]] 
    (sc2 Vref Sw__8a (1031)) [sc2 Vref Sw__8b [417]] (sc2 Vref Sw__8c (1032)##) [AGL[0] [650]] 
    (CapSenseBuf0 VChan Buf Mux AGL[0] Sw (1265)) [CapSenseBuf0 VChan Buf Mux AGL[0] [800]] 
    (CapSenseBuf0 VChan Buf Mux__0c (1264)!!) [CapSenseBuf0 VChan Buf Mux__0b [506]] (CapSenseBuf0 VChan Buf Mux__0a (1263)) [CapSenseBuf0 VChan Buf [796]] 
    (CapSenseBuf0 Vchan (1258)) } || { 
  (Comparator 3+ (786)) } || { 
  (VIDAC Iout 3 (596)) } }}
Route#3490: 
  (CapSenseBuf0 Out (1255)) [CapSenseBuf0 Out Wire [794]] 
    (CapSenseBuf0 Out Wire Sw (1256)) [amuxbusL [533]] 
    (amuxbusL2amuxbusR__0a (496)) [amuxbusL2amuxbusR__0b [184]] (amuxbusL2amuxbusR__0c (497)##) [amuxbusR [589]] 
    (comp3+ Sw__0c (906)##) 
  (CapSenseBuf0 Out Wire Sw (1256)) [amuxbusL [533]] 
    (GPIO P4[6] Sw__0c (284)##) 
  (amuxbusL2amuxbusR__0c (497)##) [amuxbusR [589]] 
    (i3 Sw__0c (662)##) 
  (CapSenseBuf0 Out Wire Sw (1256)) [amuxbusL [533]] 
    (GPIO P4[7] Sw__0c (289)##) 
Route#3491: 
  (comp3+ Sw__0c (906)##) [comp3+ Sw__0b [360]] (comp3+ Sw__0a (905)) [comp3+ Wire [738]] 
    (Comparator 3+ (786)) 
  (GPIO P4[6] Sw__0c (284)##) [GPIO P4[6] Sw__0b [096]] (GPIO P4[6] Sw__0a (283)) [GPIO P4[6] Wire [647]] 
    (GPIO P4[6] (282)) 
  (i3 Sw__0c (662)##) [i3 Sw__0b [251]] (i3 Sw__0a (661)) [i3 Wire [712]] 
    (VIDAC Iout 3 (596)) 
  (GPIO P4[7] Sw__0c (289)##) [GPIO P4[7] Sw__0b [098]] (GPIO P4[7] Sw__0a (288)) 
Analog Routing phase: Elapsed time ==> 1s.207ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   25 :   23 :   48 :  52.08%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.92
                   Pterms :            5.84
               Macrocells :            3.44
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.026ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 2s.162ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.586ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 1647, final cost is 775 (52.94% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         22 :       7.23 :       3.91
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=4, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\PWM_PulseLEDs:PWMUDB:db_ph2_run_temp\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_266) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\PWM_PulseLEDs:PWMUDB:ctrl_enable\ * 
              \PWM_PulseLEDs:PWMUDB:pwm_db_reg\
            + \PWM_PulseLEDs:PWMUDB:pwm_db_reg\ * 
              \PWM_PulseLEDs:PWMUDB:cmp1_less\
            + \PWM_PulseLEDs:PWMUDB:pwm_db_reg\ * 
              \PWM_PulseLEDs:PWMUDB:cmp1_eq\
            + !\PWM_PulseLEDs:PWMUDB:db_tc\ * 
              \PWM_PulseLEDs:PWMUDB:db_ph2_run_temp\
        );
        Output = \PWM_PulseLEDs:PWMUDB:db_ph2_run_temp\ (fanout=3)

    [McSlotId=1]:     MacroCell: Name=Net_520, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\PWM_PulseLEDs:PWMUDB:ctrl_enable\ * 
              !\PWM_PulseLEDs:PWMUDB:pwm_db_reg\ * 
              !\PWM_PulseLEDs:PWMUDB:db_ph2_run_temp\
            + !\PWM_PulseLEDs:PWMUDB:pwm_db_reg\ * 
              !\PWM_PulseLEDs:PWMUDB:db_ph2_run_temp\ * 
              \PWM_PulseLEDs:PWMUDB:cmp1_less\
            + !\PWM_PulseLEDs:PWMUDB:pwm_db_reg\ * 
              !\PWM_PulseLEDs:PWMUDB:db_ph2_run_temp\ * 
              \PWM_PulseLEDs:PWMUDB:cmp1_eq\
        );
        Output = Net_520 (fanout=1)

    [McSlotId=2]:     MacroCell: Name=Net_601, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_PulseLEDs:PWMUDB:ctrl_enable\ * 
              \PWM_PulseLEDs:PWMUDB:pwm_db_reg\ * 
              !\PWM_PulseLEDs:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_PulseLEDs:PWMUDB:cmp1_less\ * 
              !\PWM_PulseLEDs:PWMUDB:cmp1_eq\
        );
        Output = Net_601 (fanout=4)

    [McSlotId=3]:     MacroCell: Name=Net_603, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              \PWM_PulseLEDs:PWMUDB:ctrl_enable\ * 
              \PWM_PulseLEDs:PWMUDB:pwm_db_reg\ * 
              !\PWM_PulseLEDs:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_PulseLEDs:PWMUDB:cmp1_less\ * 
              !\PWM_PulseLEDs:PWMUDB:cmp1_eq\
        );
        Output = Net_603 (fanout=1)
}

datapathcell: Name =\PWM_PulseLEDs:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_266 ,
        cs_addr_2 => \PWM_PulseLEDs:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_PulseLEDs:PWMUDB:runmode_enable\ ,
        ce0_comb => \PWM_PulseLEDs:PWMUDB:cmp1_eq\ ,
        cl0_comb => \PWM_PulseLEDs:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_PulseLEDs:PWMUDB:tc_i\ ,
        cl1_comb => \PWM_PulseLEDs:PWMUDB:compare2\ ,
        f1_blk_stat_comb => \PWM_PulseLEDs:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\PWM_PulseLEDs:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_266) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_PulseLEDs:PWMUDB:compare2\ * 
              !\PWM_PulseLEDs:PWMUDB:prevCompare2\
        );
        Output = \PWM_PulseLEDs:PWMUDB:status_1\ (fanout=1)

    [McSlotId=1]:     MacroCell: Name=\PWM_PulseLEDs:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_266) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_PulseLEDs:PWMUDB:ctrl_enable\
        );
        Output = \PWM_PulseLEDs:PWMUDB:runmode_enable\ (fanout=1)

    [McSlotId=2]:     MacroCell: Name=\UART_Net:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Net:BUART:tx_fifo_notfull\
        );
        Output = \UART_Net:BUART:tx_status_2\ (fanout=1)

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_PulseLEDs:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_266) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_PulseLEDs:PWMUDB:cmp1_less\ * 
              !\PWM_PulseLEDs:PWMUDB:cmp1_eq\ * 
              !\PWM_PulseLEDs:PWMUDB:prevCompare1\
        );
        Output = \PWM_PulseLEDs:PWMUDB:status_0\ (fanout=1)

    [McSlotId=1]:     MacroCell: Name=\PWM_PulseLEDs:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_266) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_PulseLEDs:PWMUDB:cmp1_less\ * 
              !\PWM_PulseLEDs:PWMUDB:cmp1_eq\
        );
        Output = \PWM_PulseLEDs:PWMUDB:prevCompare1\ (fanout=1)

    [McSlotId=2]:     MacroCell: Name=Net_485, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_266) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_PulseLEDs:PWMUDB:ctrl_enable\ * 
              \PWM_PulseLEDs:PWMUDB:compare2\
        );
        Output = Net_485 (fanout=1)

    [McSlotId=3]:     MacroCell: Name=\PWM_PulseLEDs:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_266) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_PulseLEDs:PWMUDB:compare2\
        );
        Output = \PWM_PulseLEDs:PWMUDB:prevCompare2\ (fanout=1)
}

datapathcell: Name =\PrISM_PulseIndicator:sC8:PrISMdp:u0\
    PORT MAP (
        clock => Net_577 ,
        cs_addr_0 => __ONE__ ,
        ce0_comb => \PrISM_PulseIndicator:ce0\ ,
        cl0_comb => \PrISM_PulseIndicator:cl0\ ,
        ce1_comb => \PrISM_PulseIndicator:ce1\ ,
        cl1_comb => \PrISM_PulseIndicator:cl1\ ,
        clk_en => \PrISM_PulseIndicator:enable_final_reg\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000101011010100100000000000110000000000000011000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000001000000000111100000000000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\PrISM_PulseIndicator:enable_final_reg\)

statusicell: Name =\PWM_PulseLEDs:PWMUDB:sSTSReg:nrstSts:stsreg\
    PORT MAP (
        clock => Net_266 ,
        status_5 => \PWM_PulseLEDs:PWMUDB:status_5\ ,
        status_3 => \PWM_PulseLEDs:PWMUDB:status_3\ ,
        status_2 => \PWM_PulseLEDs:PWMUDB:tc_i\ ,
        status_1 => \PWM_PulseLEDs:PWMUDB:status_1\ ,
        status_0 => \PWM_PulseLEDs:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=4, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\CapSense_1:ClockGen:cstate_2\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\CapSense_1:clk\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense_1:mrst\ * \CapSense_1:ClockGen:control_0\ * 
              !\CapSense_1:ClockGen:inter_reset\ * 
              \CapSense_1:ClockGen:cstate_2\
            + \CapSense_1:mrst\ * \CapSense_1:ClockGen:control_1\ * 
              !\CapSense_1:ClockGen:inter_reset\ * 
              !\CapSense_1:ClockGen:cstate_2\
        );
        Output = \CapSense_1:ClockGen:cstate_2\ (fanout=5)

    [McSlotId=1]:     MacroCell: Name=\CapSense_1:ClockGen:inter_reset\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense_1:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\CapSense_1:mrst\ * \CapSense_1:ClockGen:control_0\ * 
              !\CapSense_1:ClockGen:inter_reset\ * 
              !\CapSense_1:ClockGen:cstate_2\
        );
        Output = \CapSense_1:ClockGen:inter_reset\ (fanout=7)

    [McSlotId=2]:     MacroCell: Name=\CapSense_1:mrst\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\CapSense_1:clk\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense_1:mrst\ * \CapSense_1:ClockGen:inter_reset\ * 
              !\CapSense_1:ClockGen:cstate_2\
            + \CapSense_1:mrst\ * !\CapSense_1:ClockGen:control_1\ * 
              !\CapSense_1:ClockGen:inter_reset\ * 
              !\CapSense_1:ClockGen:cstate_2\
        );
        Output = \CapSense_1:mrst\ (fanout=7)

    [McSlotId=3]:     MacroCell: Name=\CapSense_1:ClockGen:clock_detect_reg\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense_1:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CapSense_1:ClockGen:tmp_ppulse_reg\ * 
              !\CapSense_1:ClockGen:tmp_ppulse_dly\
        );
        Output = \CapSense_1:ClockGen:clock_detect_reg\ (fanout=2)
}

datapathcell: Name =\PrISM_PulseIndicator_1:sC8:PrISMdp:u0\
    PORT MAP (
        clock => Net_577 ,
        cs_addr_0 => __ONE__ ,
        ce0_comb => \PrISM_PulseIndicator_1:ce0\ ,
        cl0_comb => \PrISM_PulseIndicator_1:cl0\ ,
        ce1_comb => \PrISM_PulseIndicator_1:ce1\ ,
        cl1_comb => \PrISM_PulseIndicator_1:cl1\ ,
        clk_en => \PrISM_PulseIndicator:enable_final_reg\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000101011010100100000000000110000000000000011000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000001000000000111100000000000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\PrISM_PulseIndicator:enable_final_reg\)

count7cell: Name =\CapSense_1:ClockGen:ScanSpeed\
    PORT MAP (
        clock => \CapSense_1:clk\ ,
        reset => \CapSense_1:ClockGen:inter_reset\ ,
        tc => \CapSense_1:DigitalClk\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0011111"
        cy_route_en = 0
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=1] #macrocells=4, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\CapSense_1:ClockGen:tmp_ppulse_reg\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense_1:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\CapSense_1:ClockGen:ppulse_equal\ * 
              !\CapSense_1:ClockGen:ppulse_less\
        );
        Output = \CapSense_1:ClockGen:tmp_ppulse_reg\ (fanout=3)

    [McSlotId=1]:     MacroCell: Name=\CapSense_1:ClockGen:tmp_ppulse_dly\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense_1:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CapSense_1:ClockGen:tmp_ppulse_reg\
        );
        Output = \CapSense_1:ClockGen:tmp_ppulse_dly\ (fanout=1)

    [McSlotId=2]:     MacroCell: Name=\UART_Net:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_Net:BUART:rx_fifonotempty\ * 
              \UART_Net:BUART:rx_state_stop1_reg\
        );
        Output = \UART_Net:BUART:rx_status_5\ (fanout=1)

    [McSlotId=3]:     MacroCell: Name=\UART_Net:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Net:BUART:tx_bitclk_dp\
        );
        Output = \UART_Net:BUART:tx_bitclk_enable_pre\ (fanout=1)
}

datapathcell: Name =\CapSense_1:ClockGen:UDB:PrescalerDp:u0\
    PORT MAP (
        clock => \CapSense_1:clk\ ,
        cs_addr_1 => \CapSense_1:ClockGen:cs_addr_1\ ,
        cs_addr_0 => \CapSense_1:ClockGen:inter_reset\ ,
        z0_comb => \CapSense_1:ClockGen:cs_addr_1\ ,
        ce1_comb => \CapSense_1:ClockGen:ppulse_equal\ ,
        cl1_comb => \CapSense_1:ClockGen:ppulse_less\ );
    Properties:
    {
        a0_init = "11111111"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0100000001000000000000001000000000000000100000000000000010000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000001000000101000000000001000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_Net:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_Net:Net_9\ ,
        status_3 => \UART_Net:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_Net:BUART:tx_status_2\ ,
        status_1 => \UART_Net:BUART:tx_fifo_empty\ ,
        status_0 => \UART_Net:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=4, #inputs=9, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_Net:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Net:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Net:BUART:rx_state_0\ * 
              \UART_Net:BUART:rx_bitclk_enable\ * \UART_Net:BUART:rx_state_3\ * 
              \UART_Net:BUART:rx_state_2\ * !\UART_Net:BUART:pollcount_1\ * 
              !\UART_Net:BUART:rx_address_detected\
        );
        Output = \UART_Net:BUART:rx_status_3\ (fanout=1)

    [McSlotId=1]:     MacroCell: Name=\UART_Net:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Net:BUART:rx_state_0\ * !\UART_Net:BUART:rx_state_3\ * 
              !\UART_Net:BUART:rx_state_2\ * 
              !\UART_Net:BUART:rx_address_detected\
        );
        Output = \UART_Net:BUART:rx_counter_load\ (fanout=2)

    [McSlotId=2]:     MacroCell: Name=\UART_Net:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Net:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_Net:BUART:rx_state_0\ * \UART_Net:BUART:rx_state_3\ * 
              \UART_Net:BUART:rx_state_2\ * 
              !\UART_Net:BUART:rx_address_detected\
        );
        Output = \UART_Net:BUART:rx_state_stop1_reg\ (fanout=1)

    [McSlotId=3]:     MacroCell: Name=\CapSense_1:PreChargeClk\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense_1:ClockGen:control_4\ * 
              \CapSense_1:ClockGen:tmp_ppulse_reg\
            + \CapSense_1:ClockGen:control_4\ * 
              \CapSense_1:ClockGen:cmsb_reg\
        );
        Output = \CapSense_1:PreChargeClk\ (fanout=2)
}

datapathcell: Name =\CapSense_1:ClockGen:sC16:PRSdp:u0\
    PORT MAP (
        clock => \CapSense_1:clk\ ,
        cs_addr_2 => \CapSense_1:ClockGen:inter_reset\ ,
        cs_addr_0 => \CapSense_1:ClockGen:clock_detect_reg\ ,
        chain_out => \CapSense_1:ClockGen:sC16:PRSdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000101000010100100000000000000000000000000000000000000000001111000000000000111100000000000011110000000000001111000011111111000000001111111111111111000011000000001000000000111110000000000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \CapSense_1:ClockGen:sC16:PRSdp:u1\

UDB [UDB=(0,5)] contents:
datapathcell: Name =\CapSense_1:ClockGen:sC16:PRSdp:u1\
    PORT MAP (
        clock => \CapSense_1:clk\ ,
        cs_addr_2 => \CapSense_1:ClockGen:inter_reset\ ,
        cs_addr_0 => \CapSense_1:ClockGen:clock_detect_reg\ ,
        cmsb_reg => \CapSense_1:ClockGen:cmsb_reg\ ,
        chain_in => \CapSense_1:ClockGen:sC16:PRSdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000101000010100100000000000000000000000000000000000000000001111000000000000111100000000000011110000000000001111000011111111000000001111111111111111000011000000001100000000111101000000000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \CapSense_1:ClockGen:sC16:PRSdp:u0\

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=1] #macrocells=4, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\PWM_PulseLEDs:PWMUDB:db_ph1_run_temp\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_266) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM_PulseLEDs:PWMUDB:ctrl_enable\ * 
              !\PWM_PulseLEDs:PWMUDB:pwm_db_reg\ * 
              !\PWM_PulseLEDs:PWMUDB:cmp1_less\ * 
              !\PWM_PulseLEDs:PWMUDB:cmp1_eq\
            + \PWM_PulseLEDs:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_PulseLEDs:PWMUDB:db_tc\
        );
        Output = \PWM_PulseLEDs:PWMUDB:db_ph1_run_temp\ (fanout=4)

    [McSlotId=1]:     MacroCell: Name=\PWM_PulseLEDs:PWMUDB:db_csaddr_0\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\PWM_PulseLEDs:PWMUDB:ctrl_enable\ * 
              !\PWM_PulseLEDs:PWMUDB:pwm_db_reg\ * 
              !\PWM_PulseLEDs:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_PulseLEDs:PWMUDB:db_ph2_run_temp\
            + \PWM_PulseLEDs:PWMUDB:ctrl_enable\ * 
              \PWM_PulseLEDs:PWMUDB:pwm_db_reg\ * 
              !\PWM_PulseLEDs:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_PulseLEDs:PWMUDB:db_ph2_run_temp\ * 
              !\PWM_PulseLEDs:PWMUDB:cmp1_less\ * 
              !\PWM_PulseLEDs:PWMUDB:cmp1_eq\
            + !\PWM_PulseLEDs:PWMUDB:pwm_db_reg\ * 
              !\PWM_PulseLEDs:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_PulseLEDs:PWMUDB:db_ph2_run_temp\ * 
              \PWM_PulseLEDs:PWMUDB:cmp1_less\
            + !\PWM_PulseLEDs:PWMUDB:pwm_db_reg\ * 
              !\PWM_PulseLEDs:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_PulseLEDs:PWMUDB:db_ph2_run_temp\ * 
              \PWM_PulseLEDs:PWMUDB:cmp1_eq\
            + \PWM_PulseLEDs:PWMUDB:db_tc\
        );
        Output = \PWM_PulseLEDs:PWMUDB:db_csaddr_0\ (fanout=1)

    [McSlotId=2]:     MacroCell: Name=\PWM_PulseLEDs:PWMUDB:pwm_db_reg\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_266) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_PulseLEDs:PWMUDB:ctrl_enable\ * 
              !\PWM_PulseLEDs:PWMUDB:cmp1_less\ * 
              !\PWM_PulseLEDs:PWMUDB:cmp1_eq\
        );
        Output = \PWM_PulseLEDs:PWMUDB:pwm_db_reg\ (fanout=6)

    [McSlotId=3]:     MacroCell: Name=\PWM_PulseLEDs:PWMUDB:final_kill_reg\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_266) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \PWM_PulseLEDs:PWMUDB:final_kill_reg\ (fanout=1)
}

datapathcell: Name =\PWM_PulseLEDs:PWMUDB:sDB255:deadbandcounterdp:u0\
    PORT MAP (
        clock => Net_266 ,
        cs_addr_0 => \PWM_PulseLEDs:PWMUDB:db_csaddr_0\ ,
        z0_comb => \PWM_PulseLEDs:PWMUDB:db_tc\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000010000000010000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000011111111000000001111111111111111101000000000000000000000000000000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_PulseLEDs:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\
    PORT MAP (
        control_7 => \PWM_PulseLEDs:PWMUDB:ctrl_enable\ ,
        control_6 => \PWM_PulseLEDs:PWMUDB:control_6\ ,
        control_5 => \PWM_PulseLEDs:PWMUDB:control_5\ ,
        control_4 => \PWM_PulseLEDs:PWMUDB:control_4\ ,
        control_3 => \PWM_PulseLEDs:PWMUDB:control_3\ ,
        control_2 => \PWM_PulseLEDs:PWMUDB:control_2\ ,
        control_1 => \PWM_PulseLEDs:PWMUDB:control_1\ ,
        control_0 => \PWM_PulseLEDs:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=8, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_585, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_577) => Global
            Clock Enable: PosEdge(\PrISM_PulseIndicator:enable_final_reg\)
        Main Equation            : 1 pterm
        !(
              !\PrISM_PulseIndicator:ce0\ * !\PrISM_PulseIndicator:cl0\
        );
        Output = Net_585 (fanout=1)

    [McSlotId=1]:     MacroCell: Name=Net_640, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_577) => Global
            Clock Enable: PosEdge(\PrISM_PulseIndicator:enable_final_reg\)
        Main Equation            : 1 pterm
        !(
              !\PrISM_PulseIndicator_1:ce0\ * !\PrISM_PulseIndicator_1:cl0\
        );
        Output = Net_640 (fanout=1)

    [McSlotId=2]:     MacroCell: Name=Net_649, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_577) => Global
            Clock Enable: PosEdge(\PrISM_PulseIndicator:enable_final_reg\)
        Main Equation            : 1 pterm
        !(
              !\PrISM_PulseIndicator_2:ce0\ * !\PrISM_PulseIndicator_2:cl0\
        );
        Output = Net_649 (fanout=1)

    [McSlotId=3]:     MacroCell: Name=\UART_Net:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_Net:BUART:rx_load_fifo\ * \UART_Net:BUART:rx_fifofull\
        );
        Output = \UART_Net:BUART:rx_status_4\ (fanout=1)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]:     MacroCell: Name=\PrISM_PulseIndicator:enable_final_reg\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_577) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \PrISM_PulseIndicator:enable_final_reg\ (fanout=6)

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PrISM_PulseIndicator_2:sC8:PrISMdp:u0\
    PORT MAP (
        clock => Net_577 ,
        cs_addr_0 => __ONE__ ,
        ce0_comb => \PrISM_PulseIndicator_2:ce0\ ,
        cl0_comb => \PrISM_PulseIndicator_2:cl0\ ,
        ce1_comb => \PrISM_PulseIndicator_2:ce1\ ,
        cl1_comb => \PrISM_PulseIndicator_2:cl1\ ,
        clk_en => \PrISM_PulseIndicator:enable_final_reg\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000101011010100100000000000110000000000000011000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000001000000000111100000000000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\PrISM_PulseIndicator:enable_final_reg\)

synccell: Name =Pin_Rx_Debug(0)_SYNC
    PORT MAP (
        in => Net_45 ,
        out => Net_45_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =Pin_Rx_Net(0)_SYNC
    PORT MAP (
        in => Net_58 ,
        out => Net_58_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_Net:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Net:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Net:BUART:tx_state_1\ * !\UART_Net:BUART:tx_state_0\ * 
              \UART_Net:BUART:tx_state_2\ * \UART_Net:BUART:tx_bitclk\
            + \UART_Net:BUART:tx_state_1\ * \UART_Net:BUART:tx_state_0\ * 
              \UART_Net:BUART:tx_bitclk\
            + \UART_Net:BUART:tx_state_1\ * !\UART_Net:BUART:tx_state_2\ * 
              \UART_Net:BUART:tx_bitclk\ * !\UART_Net:BUART:tx_counter_dp\
        );
        Output = \UART_Net:BUART:tx_state_2\ (fanout=6)

    [McSlotId=1]:     MacroCell: Name=\CapSense_1:MeasureCH0:cs_addr_cnt_1\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense_1:Ioff_CH0\ * !\CapSense_1:MeasureCH0:zw0\ * 
              \CapSense_1:MeasureCH0:zc0\ * 
              \CapSense_1:MeasureCH0:wndState_2\ * 
              !\CapSense_1:MeasureCH0:wndState_0\
            + !\CapSense_1:Ioff_CH0\ * !\CapSense_1:MeasureCH0:zw1\ * 
              \CapSense_1:MeasureCH0:zc0\ * 
              \CapSense_1:MeasureCH0:wndState_2\ * 
              !\CapSense_1:MeasureCH0:wndState_0\
        );
        Output = \CapSense_1:MeasureCH0:cs_addr_cnt_1\ (fanout=1)

    [McSlotId=2]:     MacroCell: Name=\CapSense_1:MeasureCH0:cs_addr_cnt_2\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense_1:Ioff_CH0\ * !\CapSense_1:MeasureCH0:zw0\ * 
              \CapSense_1:MeasureCH0:wndState_2\ * 
              !\CapSense_1:MeasureCH0:wndState_0\
            + !\CapSense_1:Ioff_CH0\ * !\CapSense_1:MeasureCH0:zw1\ * 
              \CapSense_1:MeasureCH0:wndState_2\ * 
              !\CapSense_1:MeasureCH0:wndState_0\
        );
        Output = \CapSense_1:MeasureCH0:cs_addr_cnt_2\ (fanout=1)

    [McSlotId=3]:     MacroCell: Name=\CapSense_1:MeasureCH0:cs_addr_win_1\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CapSense_1:MeasureCH0:zw0\ * !\CapSense_1:MeasureCH0:zw1\ * 
              \CapSense_1:MeasureCH0:wndState_2\ * 
              !\CapSense_1:MeasureCH0:wndState_0\
        );
        Output = \CapSense_1:MeasureCH0:cs_addr_win_1\ (fanout=1)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\CapSense_1:MeasureCH0:wndState_1\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\CapSense_1:clk\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\CapSense_1:DigitalClk\ * !\CapSense_1:mrst\ * 
              !\CapSense_1:MeasureCH0:wndState_2\ * 
              \CapSense_1:MeasureCH0:wndState_1\ * 
              !\CapSense_1:MeasureCH0:wndState_0\ * !\CapSense_1:Net_1603\
            + !\CapSense_1:MeasureCH0:zw0\ * !\CapSense_1:mrst\ * 
              \CapSense_1:MeasureCH0:wndState_2\ * 
              !\CapSense_1:MeasureCH0:wndState_1\ * 
              !\CapSense_1:MeasureCH0:wndState_0\ * !\CapSense_1:Net_1603\
            + !\CapSense_1:MeasureCH0:zw1\ * !\CapSense_1:mrst\ * 
              \CapSense_1:MeasureCH0:wndState_2\ * 
              !\CapSense_1:MeasureCH0:wndState_1\ * 
              !\CapSense_1:MeasureCH0:wndState_0\ * !\CapSense_1:Net_1603\
            + !\CapSense_1:mrst\ * !\CapSense_1:MeasureCH0:wndState_2\ * 
              !\CapSense_1:MeasureCH0:wndState_1\ * 
              \CapSense_1:MeasureCH0:wndState_0\ * !\CapSense_1:Net_1603\
        );
        Output = \CapSense_1:MeasureCH0:wndState_1\ (fanout=4)

    [McSlotId=1]:     MacroCell: Name=\CapSense_1:Net_1603\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\CapSense_1:clk\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \CapSense_1:MeasureCH0:zw0\ * \CapSense_1:MeasureCH0:zw1\ * 
              !\CapSense_1:mrst\ * \CapSense_1:MeasureCH0:wndState_2\ * 
              !\CapSense_1:MeasureCH0:wndState_1\ * 
              !\CapSense_1:MeasureCH0:wndState_0\ * !\CapSense_1:Net_1603\
            + !\CapSense_1:mrst\ * !\CapSense_1:MeasureCH0:wndState_2\ * 
              !\CapSense_1:MeasureCH0:wndState_1\ * 
              !\CapSense_1:MeasureCH0:wndState_0\ * \CapSense_1:Net_1603\ * 
              \CapSense_1:ClockGen:control_2\ * 
              \CapSense_1:ClockGen:cstate_2\
        );
        Output = \CapSense_1:Net_1603\ (fanout=5)

    [McSlotId=2]:     MacroCell: Name=\CapSense_1:MeasureCH0:wndState_0\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense_1:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\CapSense_1:mrst\ * !\CapSense_1:MeasureCH0:wndState_2\ * 
              !\CapSense_1:MeasureCH0:wndState_1\ * 
              !\CapSense_1:MeasureCH0:wndState_0\ * !\CapSense_1:Net_1603\ * 
              \CapSense_1:ClockGen:control_2\ * 
              \CapSense_1:ClockGen:cstate_2\
        );
        Output = \CapSense_1:MeasureCH0:wndState_0\ (fanout=10)

    [McSlotId=3]:     MacroCell: Name=\CapSense_1:MeasureCH0:wndState_2\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense_1:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CapSense_1:DigitalClk\ * !\CapSense_1:mrst\ * 
              !\CapSense_1:MeasureCH0:wndState_2\ * 
              \CapSense_1:MeasureCH0:wndState_1\ * 
              !\CapSense_1:MeasureCH0:wndState_0\ * !\CapSense_1:Net_1603\
        );
        Output = \CapSense_1:MeasureCH0:wndState_2\ (fanout=10)
}

datapathcell: Name =\CapSense_1:MeasureCH0:UDB:Counter:u0\
    PORT MAP (
        clock => \CapSense_1:clk\ ,
        cs_addr_2 => \CapSense_1:MeasureCH0:cs_addr_cnt_2\ ,
        cs_addr_1 => \CapSense_1:MeasureCH0:cs_addr_cnt_1\ ,
        cs_addr_0 => \CapSense_1:MeasureCH0:cs_addr_cnt_0\ ,
        z0_comb => \CapSense_1:MeasureCH0:zc0\ ,
        z1_comb => \CapSense_1:MeasureCH0:zc1\ );
    Properties:
    {
        a0_init = "11111111"
        a1_init = "11111111"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000110000000000000011001111000000001100000000000000110000000000010011000100000001001100010000000101100010010000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        d0_init = "11111111"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\CapSense_1:ClockGen:AsyncCtrl:CtrlReg\
    PORT MAP (
        control_7 => \CapSense_1:ClockGen:control_7\ ,
        control_6 => \CapSense_1:ClockGen:control_6\ ,
        control_5 => \CapSense_1:ClockGen:control_5\ ,
        control_4 => \CapSense_1:ClockGen:control_4\ ,
        control_3 => \CapSense_1:ClockGen:control_3\ ,
        control_2 => \CapSense_1:ClockGen:control_2\ ,
        control_1 => \CapSense_1:ClockGen:control_1\ ,
        control_0 => \CapSense_1:ClockGen:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

synccell: Name =\CapSense_1:MeasureCH0:genblk1:SyncCMPR\
    PORT MAP (
        clock => \CapSense_1:clk\ ,
        in => \CapSense_1:Cmp_CH0\ ,
        out => \CapSense_1:Ioff_CH0\ ,
        clk_en => \CapSense_1:DigitalClk\ );
    Clock Polarity: Active High
    Clock Enable: PosEdge(\CapSense_1:DigitalClk\)

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_Net:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_Net:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_Net:BUART:tx_state_1\ * !\UART_Net:BUART:tx_state_0\ * 
              !\UART_Net:BUART:tx_fifo_empty\ * !\UART_Net:BUART:tx_state_2\
            + !\UART_Net:BUART:tx_state_1\ * !\UART_Net:BUART:tx_state_0\ * 
              !\UART_Net:BUART:tx_fifo_empty\ * \UART_Net:BUART:tx_bitclk\
            + \UART_Net:BUART:tx_state_1\ * \UART_Net:BUART:tx_state_0\ * 
              \UART_Net:BUART:tx_fifo_empty\ * \UART_Net:BUART:tx_bitclk\
            + \UART_Net:BUART:tx_state_0\ * !\UART_Net:BUART:tx_state_2\ * 
              \UART_Net:BUART:tx_bitclk\
        );
        Output = \UART_Net:BUART:tx_state_0\ (fanout=7)

    [McSlotId=1]:     MacroCell: Name=\UART_Net:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Net:BUART:tx_state_1\ * !\UART_Net:BUART:tx_state_0\ * 
              \UART_Net:BUART:tx_fifo_empty\ * \UART_Net:BUART:tx_state_2\ * 
              \UART_Net:BUART:tx_bitclk\
        );
        Output = \UART_Net:BUART:tx_status_0\ (fanout=1)

    [McSlotId=2]:     MacroCell: Name=\UART_Net:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_Net:BUART:tx_state_1\ * !\UART_Net:BUART:tx_state_0\ * 
              !\UART_Net:BUART:tx_state_2\
            + !\UART_Net:BUART:tx_state_1\ * !\UART_Net:BUART:tx_state_0\ * 
              \UART_Net:BUART:tx_bitclk\
        );
        Output = \UART_Net:BUART:counter_load_not\ (fanout=1)

    [McSlotId=3]:     MacroCell: Name=Net_53, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Net:BUART:txn\
        );
        Output = Net_53 (fanout=1)
}

LAB@[UDB=(1,3)][LB=1] #macrocells=3, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_Net:BUART:txn\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_Net:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_Net:BUART:txn\ * \UART_Net:BUART:tx_state_1\ * 
              !\UART_Net:BUART:tx_bitclk\
            + \UART_Net:BUART:txn\ * \UART_Net:BUART:tx_state_2\
            + !\UART_Net:BUART:tx_state_1\ * \UART_Net:BUART:tx_state_0\ * 
              !\UART_Net:BUART:tx_shift_out\ * !\UART_Net:BUART:tx_state_2\
            + !\UART_Net:BUART:tx_state_1\ * \UART_Net:BUART:tx_state_0\ * 
              !\UART_Net:BUART:tx_state_2\ * !\UART_Net:BUART:tx_bitclk\
            + \UART_Net:BUART:tx_state_1\ * !\UART_Net:BUART:tx_state_0\ * 
              !\UART_Net:BUART:tx_shift_out\ * !\UART_Net:BUART:tx_state_2\ * 
              \UART_Net:BUART:tx_bitclk\ * \UART_Net:BUART:tx_counter_dp\
        );
        Output = \UART_Net:BUART:txn\ (fanout=2)

    [McSlotId=1]:     MacroCell: Name=\UART_Net:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Net:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_Net:BUART:tx_state_1\ * \UART_Net:BUART:tx_state_0\ * 
              \UART_Net:BUART:tx_bitclk\
            + \UART_Net:BUART:tx_state_1\ * !\UART_Net:BUART:tx_state_2\ * 
              \UART_Net:BUART:tx_bitclk\ * !\UART_Net:BUART:tx_counter_dp\
            + \UART_Net:BUART:tx_state_0\ * !\UART_Net:BUART:tx_state_2\ * 
              \UART_Net:BUART:tx_bitclk\
        );
        Output = \UART_Net:BUART:tx_state_1\ (fanout=7)

    [McSlotId=2]:     MacroCell: Name=\UART_Net:BUART:rx_address_detected\, Mode=(T-Register) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Net:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Net:BUART:rx_address_detected\ (fanout=8)

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_Net:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_Net:Net_9\ ,
        cs_addr_2 => \UART_Net:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_Net:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_Net:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_Net:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_Net:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_Net:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_Net:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_Net:Net_9\ ,
        status_5 => \UART_Net:BUART:rx_status_5\ ,
        status_4 => \UART_Net:BUART:rx_status_4\ ,
        status_3 => \UART_Net:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=2, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_Net:BUART:pollcount_1\, Mode=(T-Register) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_Net:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_Net:BUART:rx_count_2\ * !\UART_Net:BUART:rx_count_1\ * 
              \UART_Net:BUART:pollcount_0\ * Net_58_SYNCOUT
            + !\UART_Net:BUART:rx_count_2\ * !\UART_Net:BUART:rx_count_0\ * 
              \UART_Net:BUART:pollcount_0\ * Net_58_SYNCOUT
            + \UART_Net:BUART:rx_count_2\ * \UART_Net:BUART:pollcount_1\
            + \UART_Net:BUART:rx_count_1\ * \UART_Net:BUART:rx_count_0\ * 
              \UART_Net:BUART:pollcount_1\
        );
        Output = \UART_Net:BUART:pollcount_1\ (fanout=4)

    [McSlotId=1]:     MacroCell: Name=\UART_Net:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_Net:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_Net:BUART:rx_count_2\ * !\UART_Net:BUART:rx_count_1\ * 
              !\UART_Net:BUART:pollcount_0\ * Net_58_SYNCOUT
            + !\UART_Net:BUART:rx_count_2\ * !\UART_Net:BUART:rx_count_1\ * 
              \UART_Net:BUART:pollcount_0\ * !Net_58_SYNCOUT
            + !\UART_Net:BUART:rx_count_2\ * !\UART_Net:BUART:rx_count_0\ * 
              !\UART_Net:BUART:pollcount_0\ * Net_58_SYNCOUT
            + !\UART_Net:BUART:rx_count_2\ * !\UART_Net:BUART:rx_count_0\ * 
              \UART_Net:BUART:pollcount_0\ * !Net_58_SYNCOUT
        );
        Output = \UART_Net:BUART:pollcount_0\ (fanout=2)

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,4)][LB=1] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_Net:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_Net:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_Net:BUART:rx_state_0\ * 
              \UART_Net:BUART:rx_bitclk_enable\ * \UART_Net:BUART:rx_state_3\ * 
              !\UART_Net:BUART:rx_address_detected\
            + !\UART_Net:BUART:rx_state_0\ * 
              \UART_Net:BUART:rx_bitclk_enable\ * \UART_Net:BUART:rx_state_2\ * 
              !\UART_Net:BUART:rx_address_detected\
            + !\UART_Net:BUART:rx_state_0\ * !\UART_Net:BUART:rx_state_3\ * 
              !\UART_Net:BUART:rx_state_2\ * 
              !\UART_Net:BUART:rx_address_detected\ * 
              \UART_Net:BUART:rx_last\ * !Net_58_SYNCOUT
            + \UART_Net:BUART:rx_state_0\ * !\UART_Net:BUART:rx_state_3\ * 
              !\UART_Net:BUART:rx_state_2\ * !\UART_Net:BUART:rx_count_6\ * 
              !\UART_Net:BUART:rx_count_5\ * 
              !\UART_Net:BUART:rx_address_detected\
            + \UART_Net:BUART:rx_state_0\ * !\UART_Net:BUART:rx_state_3\ * 
              !\UART_Net:BUART:rx_state_2\ * !\UART_Net:BUART:rx_count_6\ * 
              !\UART_Net:BUART:rx_count_4\ * 
              !\UART_Net:BUART:rx_address_detected\
        );
        Output = \UART_Net:BUART:rx_state_2\ (fanout=7)

    [McSlotId=1]:     MacroCell: Name=\UART_Net:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Net:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Net:BUART:rx_state_0\ * 
              \UART_Net:BUART:rx_bitclk_enable\ * \UART_Net:BUART:rx_state_3\ * 
              !\UART_Net:BUART:rx_state_2\ * 
              !\UART_Net:BUART:rx_address_detected\
            + \UART_Net:BUART:rx_state_0\ * !\UART_Net:BUART:rx_state_3\ * 
              !\UART_Net:BUART:rx_state_2\ * !\UART_Net:BUART:rx_count_6\ * 
              !\UART_Net:BUART:rx_count_5\ * 
              !\UART_Net:BUART:rx_address_detected\
            + \UART_Net:BUART:rx_state_0\ * !\UART_Net:BUART:rx_state_3\ * 
              !\UART_Net:BUART:rx_state_2\ * !\UART_Net:BUART:rx_count_6\ * 
              !\UART_Net:BUART:rx_count_4\ * 
              !\UART_Net:BUART:rx_address_detected\
        );
        Output = \UART_Net:BUART:rx_load_fifo\ (fanout=2)

    [McSlotId=2]:     MacroCell: Name=\UART_Net:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(1,4)][LB=1][MC=2]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Net:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Net:BUART:rx_state_0\ * 
              \UART_Net:BUART:rx_bitclk_enable\ * 
              !\UART_Net:BUART:rx_state_3\ * \UART_Net:BUART:rx_state_2\ * 
              !\UART_Net:BUART:pollcount_1\ * 
              !\UART_Net:BUART:rx_address_detected\
            + \UART_Net:BUART:rx_state_0\ * !\UART_Net:BUART:rx_state_3\ * 
              !\UART_Net:BUART:rx_state_2\ * !\UART_Net:BUART:rx_count_6\ * 
              !\UART_Net:BUART:rx_count_5\ * 
              !\UART_Net:BUART:rx_address_detected\
            + \UART_Net:BUART:rx_state_0\ * !\UART_Net:BUART:rx_state_3\ * 
              !\UART_Net:BUART:rx_state_2\ * !\UART_Net:BUART:rx_count_6\ * 
              !\UART_Net:BUART:rx_count_4\ * 
              !\UART_Net:BUART:rx_address_detected\
        );
        Output = \UART_Net:BUART:rx_state_0\ (fanout=8)

    [McSlotId=3]:     MacroCell: Name=\UART_Net:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(1,4)][LB=1][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Net:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Net:BUART:rx_state_0\ * 
              \UART_Net:BUART:rx_bitclk_enable\ * \UART_Net:BUART:rx_state_3\ * 
              \UART_Net:BUART:rx_state_2\ * 
              !\UART_Net:BUART:rx_address_detected\
            + \UART_Net:BUART:rx_state_0\ * !\UART_Net:BUART:rx_state_3\ * 
              !\UART_Net:BUART:rx_state_2\ * !\UART_Net:BUART:rx_count_6\ * 
              !\UART_Net:BUART:rx_count_5\ * 
              !\UART_Net:BUART:rx_address_detected\
            + \UART_Net:BUART:rx_state_0\ * !\UART_Net:BUART:rx_state_3\ * 
              !\UART_Net:BUART:rx_state_2\ * !\UART_Net:BUART:rx_count_6\ * 
              !\UART_Net:BUART:rx_count_4\ * 
              !\UART_Net:BUART:rx_address_detected\
        );
        Output = \UART_Net:BUART:rx_state_3\ (fanout=7)
}

datapathcell: Name =\UART_Net:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_Net:Net_9\ ,
        cs_addr_2 => \UART_Net:BUART:rx_address_detected\ ,
        cs_addr_1 => \UART_Net:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_Net:BUART:rx_bitclk_enable\ ,
        route_si => \UART_Net:BUART:pollcount_1\ ,
        f0_load => \UART_Net:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_Net:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_Net:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\UART_Net:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_Net:Net_9\ ,
        load => \UART_Net:BUART:rx_counter_load\ ,
        count_6 => \UART_Net:BUART:rx_count_6\ ,
        count_5 => \UART_Net:BUART:rx_count_5\ ,
        count_4 => \UART_Net:BUART:rx_count_4\ ,
        count_3 => \UART_Net:BUART:rx_count_3\ ,
        count_2 => \UART_Net:BUART:rx_count_2\ ,
        count_1 => \UART_Net:BUART:rx_count_1\ ,
        count_0 => \UART_Net:BUART:rx_count_0\ ,
        tc => \UART_Net:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110100"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\UART_Net:BUART:rx_last\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Net:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_58_SYNCOUT
        );
        Output = \UART_Net:BUART:rx_last\ (fanout=1)

    [McSlotId=1]:     MacroCell: Name=\UART_Net:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Net:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Net:BUART:tx_bitclk_dp\
        );
        Output = \UART_Net:BUART:tx_bitclk\ (fanout=6)

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_Net:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_Net:Net_9\ ,
        cs_addr_0 => \UART_Net:BUART:counter_load_not\ ,
        cl0_comb => \UART_Net:BUART:tx_bitclk_dp\ ,
        cl1_comb => \UART_Net:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] contents:
datapathcell: Name =\ShiftReg_DelaySenseIR:bSR:sC32:BShiftRegDp:u0\
    PORT MAP (
        clock => Net_266 ,
        cs_addr_2 => \ShiftReg_DelaySenseIR:bSR:ctrl_clk_enable\ ,
        route_si => Net_601 ,
        so_comb => Net_619 ,
        chain_out => \ShiftReg_DelaySenseIR:bSR:sC32:BShiftRegDp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000000100000000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \ShiftReg_DelaySenseIR:bSR:sC32:BShiftRegDp:u1\

UDB [UDB=(2,1)] contents:
datapathcell: Name =\ShiftReg_DelaySenseIR:bSR:sC32:BShiftRegDp:u3\
    PORT MAP (
        clock => Net_266 ,
        cs_addr_2 => \ShiftReg_DelaySenseIR:bSR:ctrl_clk_enable\ ,
        route_si => Net_601 ,
        f0_bus_stat_comb => \ShiftReg_DelaySenseIR:bSR:status_4\ ,
        f0_blk_stat_comb => \ShiftReg_DelaySenseIR:bSR:status_3\ ,
        f1_bus_stat_comb => \ShiftReg_DelaySenseIR:bSR:status_6\ ,
        f1_blk_stat_comb => \ShiftReg_DelaySenseIR:bSR:status_5\ ,
        chain_in => \ShiftReg_DelaySenseIR:bSR:sC32:BShiftRegDp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000100100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \ShiftReg_DelaySenseIR:bSR:sC32:BShiftRegDp:u2\

controlcell: Name =\ShiftReg_DelaySenseIR:bSR:AsyncCtl:CtrlReg\
    PORT MAP (
        control_7 => \ShiftReg_DelaySenseIR:bSR:control_7\ ,
        control_6 => \ShiftReg_DelaySenseIR:bSR:control_6\ ,
        control_5 => \ShiftReg_DelaySenseIR:bSR:control_5\ ,
        control_4 => \ShiftReg_DelaySenseIR:bSR:control_4\ ,
        control_3 => \ShiftReg_DelaySenseIR:bSR:control_3\ ,
        control_2 => \ShiftReg_DelaySenseIR:bSR:control_2\ ,
        control_1 => \ShiftReg_DelaySenseIR:bSR:control_1\ ,
        control_0 => \ShiftReg_DelaySenseIR:bSR:ctrl_clk_enable\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

synccell: Name =Pin_DevId_2(0)_SYNC
    PORT MAP (
        in => Net_679 ,
        out => Net_679_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =Pin_DevId_3(0)_SYNC
    PORT MAP (
        in => Net_680 ,
        out => Net_680_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =Pin_DevId_5(0)_SYNC
    PORT MAP (
        in => Net_682 ,
        out => Net_682_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =Pin_DevId_1(0)_SYNC
    PORT MAP (
        in => Net_678 ,
        out => Net_678_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=4, #inputs=10, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_Debug:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Debug:BUART:rx_state_0\ * 
              \UART_Debug:BUART:rx_bitclk_enable\ * 
              \UART_Debug:BUART:rx_state_3\ * \UART_Debug:BUART:rx_state_2\ * 
              !MODIN1_1 * !\UART_Debug:BUART:rx_address_detected\
        );
        Output = \UART_Debug:BUART:rx_status_3\ (fanout=1)

    [McSlotId=1]:     MacroCell: Name=\UART_Debug:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Debug:BUART:rx_state_0\ * !\UART_Debug:BUART:rx_state_3\ * 
              !\UART_Debug:BUART:rx_state_2\ * 
              !\UART_Debug:BUART:rx_address_detected\
        );
        Output = \UART_Debug:BUART:rx_counter_load\ (fanout=2)

    [McSlotId=2]:     MacroCell: Name=\UART_Debug:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_Debug:BUART:rx_state_0\ * \UART_Debug:BUART:rx_state_3\ * 
              \UART_Debug:BUART:rx_state_2\ * 
              !\UART_Debug:BUART:rx_address_detected\
        );
        Output = \UART_Debug:BUART:rx_state_stop1_reg\ (fanout=1)

    [McSlotId=3]:     MacroCell: Name=\CapSense_1:MeasureCH0:cs_addr_win_2\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense_1:MeasureCH0:zw0\ * 
              \CapSense_1:MeasureCH0:wndState_2\ * 
              !\CapSense_1:MeasureCH0:wndState_0\
            + !\CapSense_1:MeasureCH0:zw1\ * 
              \CapSense_1:MeasureCH0:wndState_2\ * 
              !\CapSense_1:MeasureCH0:wndState_0\
        );
        Output = \CapSense_1:MeasureCH0:cs_addr_win_2\ (fanout=1)
}

statuscell: Name =\Status_Reg_DevID:sts_reg\
    PORT MAP (
        status_7 => Net_684_SYNCOUT ,
        status_6 => Net_683_SYNCOUT ,
        status_5 => Net_682_SYNCOUT ,
        status_4 => Net_681_SYNCOUT ,
        status_3 => Net_680_SYNCOUT ,
        status_2 => Net_679_SYNCOUT ,
        status_1 => Net_678_SYNCOUT ,
        status_0 => Net_538_SYNCOUT );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_Debug:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_Debug:BUART:rx_state_0\ * 
              \UART_Debug:BUART:rx_bitclk_enable\ * 
              \UART_Debug:BUART:rx_state_3\ * 
              !\UART_Debug:BUART:rx_address_detected\
            + !\UART_Debug:BUART:rx_state_0\ * 
              \UART_Debug:BUART:rx_bitclk_enable\ * 
              \UART_Debug:BUART:rx_state_2\ * 
              !\UART_Debug:BUART:rx_address_detected\
            + !\UART_Debug:BUART:rx_state_0\ * !\UART_Debug:BUART:rx_state_3\ * 
              !\UART_Debug:BUART:rx_state_2\ * 
              !\UART_Debug:BUART:rx_address_detected\ * 
              \UART_Debug:BUART:rx_last\ * !Net_45_SYNCOUT
            + \UART_Debug:BUART:rx_state_0\ * !\UART_Debug:BUART:rx_state_3\ * 
              !\UART_Debug:BUART:rx_state_2\ * 
              !\UART_Debug:BUART:rx_address_detected\ * !MODIN3_6 * !MODIN3_5
            + \UART_Debug:BUART:rx_state_0\ * !\UART_Debug:BUART:rx_state_3\ * 
              !\UART_Debug:BUART:rx_state_2\ * 
              !\UART_Debug:BUART:rx_address_detected\ * !MODIN3_6 * !MODIN3_4
        );
        Output = \UART_Debug:BUART:rx_state_2\ (fanout=7)

    [McSlotId=1]:     MacroCell: Name=\UART_Debug:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Debug:BUART:rx_state_0\ * 
              \UART_Debug:BUART:rx_bitclk_enable\ * 
              \UART_Debug:BUART:rx_state_3\ * !\UART_Debug:BUART:rx_state_2\ * 
              !\UART_Debug:BUART:rx_address_detected\
            + \UART_Debug:BUART:rx_state_0\ * !\UART_Debug:BUART:rx_state_3\ * 
              !\UART_Debug:BUART:rx_state_2\ * 
              !\UART_Debug:BUART:rx_address_detected\ * !MODIN3_6 * !MODIN3_5
            + \UART_Debug:BUART:rx_state_0\ * !\UART_Debug:BUART:rx_state_3\ * 
              !\UART_Debug:BUART:rx_state_2\ * 
              !\UART_Debug:BUART:rx_address_detected\ * !MODIN3_6 * !MODIN3_4
        );
        Output = \UART_Debug:BUART:rx_load_fifo\ (fanout=2)

    [McSlotId=2]:     MacroCell: Name=\UART_Debug:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Debug:BUART:rx_state_0\ * 
              \UART_Debug:BUART:rx_bitclk_enable\ * 
              !\UART_Debug:BUART:rx_state_3\ * \UART_Debug:BUART:rx_state_2\ * 
              !MODIN1_1 * !\UART_Debug:BUART:rx_address_detected\
            + \UART_Debug:BUART:rx_state_0\ * !\UART_Debug:BUART:rx_state_3\ * 
              !\UART_Debug:BUART:rx_state_2\ * 
              !\UART_Debug:BUART:rx_address_detected\ * !MODIN3_6 * !MODIN3_5
            + \UART_Debug:BUART:rx_state_0\ * !\UART_Debug:BUART:rx_state_3\ * 
              !\UART_Debug:BUART:rx_state_2\ * 
              !\UART_Debug:BUART:rx_address_detected\ * !MODIN3_6 * !MODIN3_4
        );
        Output = \UART_Debug:BUART:rx_state_0\ (fanout=8)

    [McSlotId=3]:     MacroCell: Name=\UART_Debug:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Debug:BUART:rx_state_0\ * 
              \UART_Debug:BUART:rx_bitclk_enable\ * 
              \UART_Debug:BUART:rx_state_3\ * \UART_Debug:BUART:rx_state_2\ * 
              !\UART_Debug:BUART:rx_address_detected\
            + \UART_Debug:BUART:rx_state_0\ * !\UART_Debug:BUART:rx_state_3\ * 
              !\UART_Debug:BUART:rx_state_2\ * 
              !\UART_Debug:BUART:rx_address_detected\ * !MODIN3_6 * !MODIN3_5
            + \UART_Debug:BUART:rx_state_0\ * !\UART_Debug:BUART:rx_state_3\ * 
              !\UART_Debug:BUART:rx_state_2\ * 
              !\UART_Debug:BUART:rx_address_detected\ * !MODIN3_6 * !MODIN3_4
        );
        Output = \UART_Debug:BUART:rx_state_3\ (fanout=7)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART_Debug:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Debug:BUART:rx_count_2\ * !\UART_Debug:BUART:rx_count_1\ * 
              !\UART_Debug:BUART:rx_count_0\
        );
        Output = \UART_Debug:BUART:rx_bitclk_enable\ (fanout=6)

    [McSlotId=1]:     MacroCell: Name=\PWM_PulseLEDs:PWMUDB:status_5\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_PulseLEDs:PWMUDB:final_kill_reg\
        );
        Output = \PWM_PulseLEDs:PWMUDB:status_5\ (fanout=1)

    [McSlotId=2]:     MacroCell: Name=\UART_Debug:BUART:rx_last\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_45_SYNCOUT
        );
        Output = \UART_Debug:BUART:rx_last\ (fanout=1)

    [McSlotId=3]:     MacroCell: Name=\UART_Debug:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_Debug:BUART:rx_load_fifo\ * 
              \UART_Debug:BUART:rx_fifofull\
        );
        Output = \UART_Debug:BUART:rx_status_4\ (fanout=1)
}

datapathcell: Name =\UART_Debug:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_Debug:Net_9\ ,
        cs_addr_2 => \UART_Debug:BUART:rx_address_detected\ ,
        cs_addr_1 => \UART_Debug:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_Debug:BUART:rx_bitclk_enable\ ,
        route_si => MODIN1_1 ,
        f0_load => \UART_Debug:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_Debug:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_Debug:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\UART_Debug:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_Debug:Net_9\ ,
        load => \UART_Debug:BUART:rx_counter_load\ ,
        count_6 => MODIN3_6 ,
        count_5 => MODIN3_5 ,
        count_4 => MODIN3_4 ,
        count_3 => MODIN3_3 ,
        count_2 => \UART_Debug:BUART:rx_count_2\ ,
        count_1 => \UART_Debug:BUART:rx_count_1\ ,
        count_0 => \UART_Debug:BUART:rx_count_0\ ,
        tc => \UART_Debug:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110100"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART_Net:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Net:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Net:BUART:rx_count_2\ * !\UART_Net:BUART:rx_count_1\ * 
              !\UART_Net:BUART:rx_count_0\
        );
        Output = \UART_Net:BUART:rx_bitclk_enable\ (fanout=6)

    [McSlotId=1]:     MacroCell: Name=\UART_Debug:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_Debug:BUART:rx_fifonotempty\ * 
              \UART_Debug:BUART:rx_state_stop1_reg\
        );
        Output = \UART_Debug:BUART:rx_status_5\ (fanout=1)

    [McSlotId=2]:     MacroCell: Name=\UART_Debug:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Debug:BUART:tx_bitclk_dp\
        );
        Output = \UART_Debug:BUART:tx_bitclk_enable_pre\ (fanout=1)

    [McSlotId=3]:     MacroCell: Name=\UART_Debug:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Debug:BUART:tx_fifo_notfull\
        );
        Output = \UART_Debug:BUART:tx_status_2\ (fanout=1)
}

LAB@[UDB=(2,4)][LB=1] #macrocells=2, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=MODIN1_1, Mode=(T-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_Debug:BUART:rx_count_2\ * !\UART_Debug:BUART:rx_count_1\ * 
              MODIN1_0 * Net_45_SYNCOUT
            + !\UART_Debug:BUART:rx_count_2\ * !\UART_Debug:BUART:rx_count_0\ * 
              MODIN1_0 * Net_45_SYNCOUT
            + \UART_Debug:BUART:rx_count_2\ * MODIN1_1
            + \UART_Debug:BUART:rx_count_1\ * \UART_Debug:BUART:rx_count_0\ * 
              MODIN1_1
        );
        Output = MODIN1_1 (fanout=4)

    [McSlotId=1]:     MacroCell: Name=MODIN1_0, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_Debug:BUART:rx_count_2\ * !\UART_Debug:BUART:rx_count_1\ * 
              !MODIN1_0 * Net_45_SYNCOUT
            + !\UART_Debug:BUART:rx_count_2\ * !\UART_Debug:BUART:rx_count_1\ * 
              MODIN1_0 * !Net_45_SYNCOUT
            + !\UART_Debug:BUART:rx_count_2\ * !\UART_Debug:BUART:rx_count_0\ * 
              !MODIN1_0 * Net_45_SYNCOUT
            + !\UART_Debug:BUART:rx_count_2\ * !\UART_Debug:BUART:rx_count_0\ * 
              MODIN1_0 * !Net_45_SYNCOUT
        );
        Output = MODIN1_0 (fanout=2)

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\UART_Debug:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_Debug:Net_9\ ,
        status_5 => \UART_Debug:BUART:rx_status_5\ ,
        status_4 => \UART_Debug:BUART:rx_status_4\ ,
        status_3 => \UART_Debug:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
datapathcell: Name =\ShiftReg_DelaySenseIR:bSR:sC32:BShiftRegDp:u1\
    PORT MAP (
        clock => Net_266 ,
        cs_addr_2 => \ShiftReg_DelaySenseIR:bSR:ctrl_clk_enable\ ,
        route_si => Net_601 ,
        chain_in => \ShiftReg_DelaySenseIR:bSR:sC32:BShiftRegDp:carry0\ ,
        chain_out => \ShiftReg_DelaySenseIR:bSR:sC32:BShiftRegDp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000000100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \ShiftReg_DelaySenseIR:bSR:sC32:BShiftRegDp:u0\
    Next in chain : \ShiftReg_DelaySenseIR:bSR:sC32:BShiftRegDp:u2\

UDB [UDB=(3,1)] contents:
datapathcell: Name =\ShiftReg_DelaySenseIR:bSR:sC32:BShiftRegDp:u2\
    PORT MAP (
        clock => Net_266 ,
        cs_addr_2 => \ShiftReg_DelaySenseIR:bSR:ctrl_clk_enable\ ,
        route_si => Net_601 ,
        chain_in => \ShiftReg_DelaySenseIR:bSR:sC32:BShiftRegDp:carry1\ ,
        chain_out => \ShiftReg_DelaySenseIR:bSR:sC32:BShiftRegDp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000000100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \ShiftReg_DelaySenseIR:bSR:sC32:BShiftRegDp:u1\
    Next in chain : \ShiftReg_DelaySenseIR:bSR:sC32:BShiftRegDp:u3\

statusicell: Name =\ShiftReg_DelaySenseIR:bSR:StsReg\
    PORT MAP (
        clock => Net_266 ,
        status_6 => \ShiftReg_DelaySenseIR:bSR:status_6\ ,
        status_5 => \ShiftReg_DelaySenseIR:bSR:status_5\ ,
        status_4 => \ShiftReg_DelaySenseIR:bSR:status_4\ ,
        status_3 => \ShiftReg_DelaySenseIR:bSR:status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000111"
        cy_md_select = "0000111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_Debug:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Debug:BUART:tx_state_1\ * !\UART_Debug:BUART:tx_state_0\ * 
              \UART_Debug:BUART:tx_state_2\ * \UART_Debug:BUART:tx_bitclk\
            + \UART_Debug:BUART:tx_state_1\ * \UART_Debug:BUART:tx_state_0\ * 
              \UART_Debug:BUART:tx_bitclk\
            + \UART_Debug:BUART:tx_state_1\ * !\UART_Debug:BUART:tx_state_2\ * 
              \UART_Debug:BUART:tx_bitclk\ * 
              !\UART_Debug:BUART:tx_counter_dp\
        );
        Output = \UART_Debug:BUART:tx_state_2\ (fanout=6)

    [McSlotId=1]:     MacroCell: Name=Net_604, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_485
        );
        Output = Net_604 (fanout=1)

    [McSlotId=2]:     MacroCell: Name=\CapSense_1:MeasureCH0:cs_addr_cnt_0\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\CapSense_1:Ioff_CH0\ * !\CapSense_1:MeasureCH0:zw0\ * 
              \CapSense_1:MeasureCH0:zc1\ * 
              \CapSense_1:MeasureCH0:wndState_2\
            + !\CapSense_1:Ioff_CH0\ * !\CapSense_1:MeasureCH0:zw1\ * 
              \CapSense_1:MeasureCH0:zc1\ * 
              \CapSense_1:MeasureCH0:wndState_2\
            + \CapSense_1:MeasureCH0:wndState_0\
        );
        Output = \CapSense_1:MeasureCH0:cs_addr_cnt_0\ (fanout=1)

    [McSlotId=3]:     MacroCell: Name=\CapSense_1:MeasureCH0:cs_addr_win_0\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense_1:MeasureCH0:zw0\ * \CapSense_1:MeasureCH0:zw1\ * 
              \CapSense_1:MeasureCH0:wndState_2\
            + \CapSense_1:MeasureCH0:wndState_0\
        );
        Output = \CapSense_1:MeasureCH0:cs_addr_win_0\ (fanout=1)
}

datapathcell: Name =\CapSense_1:MeasureCH0:UDB:Window:u0\
    PORT MAP (
        clock => \CapSense_1:clk\ ,
        cs_addr_2 => \CapSense_1:MeasureCH0:cs_addr_win_2\ ,
        cs_addr_1 => \CapSense_1:MeasureCH0:cs_addr_win_1\ ,
        cs_addr_0 => \CapSense_1:MeasureCH0:cs_addr_win_0\ ,
        z0_comb => \CapSense_1:MeasureCH0:zw0\ ,
        z1_comb => \CapSense_1:MeasureCH0:zw1\ );
    Properties:
    {
        a0_init = "11111111"
        a1_init = "11111111"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000110000000000000011001111000000001100000000000000110000000000010011000100000001001100010000000101100010010000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        d0_init = "11111111"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =Pin_DevId_0(0)_SYNC
    PORT MAP (
        in => Net_538 ,
        out => Net_538_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =Pin_DevId_6(0)_SYNC
    PORT MAP (
        in => Net_683 ,
        out => Net_683_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =Pin_DevId_7(0)_SYNC
    PORT MAP (
        in => Net_684 ,
        out => Net_684_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =Pin_DevId_4(0)_SYNC
    PORT MAP (
        in => Net_681 ,
        out => Net_681_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\UART_Debug:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Debug:BUART:tx_bitclk_dp\
        );
        Output = \UART_Debug:BUART:tx_bitclk\ (fanout=6)

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=4, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_Debug:BUART:txn\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_Debug:BUART:txn\ * \UART_Debug:BUART:tx_state_1\ * 
              !\UART_Debug:BUART:tx_bitclk\
            + \UART_Debug:BUART:txn\ * \UART_Debug:BUART:tx_state_2\
            + !\UART_Debug:BUART:tx_state_1\ * \UART_Debug:BUART:tx_state_0\ * 
              !\UART_Debug:BUART:tx_shift_out\ * 
              !\UART_Debug:BUART:tx_state_2\
            + !\UART_Debug:BUART:tx_state_1\ * \UART_Debug:BUART:tx_state_0\ * 
              !\UART_Debug:BUART:tx_state_2\ * !\UART_Debug:BUART:tx_bitclk\
            + \UART_Debug:BUART:tx_state_1\ * !\UART_Debug:BUART:tx_state_0\ * 
              !\UART_Debug:BUART:tx_shift_out\ * 
              !\UART_Debug:BUART:tx_state_2\ * \UART_Debug:BUART:tx_bitclk\ * 
              \UART_Debug:BUART:tx_counter_dp\
        );
        Output = \UART_Debug:BUART:txn\ (fanout=2)

    [McSlotId=1]:     MacroCell: Name=\UART_Debug:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_Debug:BUART:tx_state_1\ * \UART_Debug:BUART:tx_state_0\ * 
              \UART_Debug:BUART:tx_bitclk\
            + \UART_Debug:BUART:tx_state_1\ * !\UART_Debug:BUART:tx_state_2\ * 
              \UART_Debug:BUART:tx_bitclk\ * 
              !\UART_Debug:BUART:tx_counter_dp\
            + \UART_Debug:BUART:tx_state_0\ * !\UART_Debug:BUART:tx_state_2\ * 
              \UART_Debug:BUART:tx_bitclk\
        );
        Output = \UART_Debug:BUART:tx_state_1\ (fanout=7)

    [McSlotId=2]:     MacroCell: Name=\UART_Debug:BUART:rx_address_detected\, Mode=(T-Register) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Debug:BUART:rx_address_detected\ (fanout=8)

    [McSlotId=3]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=5)
}

datapathcell: Name =\UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_Debug:Net_9\ ,
        cs_addr_0 => \UART_Debug:BUART:counter_load_not\ ,
        cl0_comb => \UART_Debug:BUART:tx_bitclk_dp\ ,
        cl1_comb => \UART_Debug:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=1] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_Debug:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_Debug:BUART:tx_state_1\ * !\UART_Debug:BUART:tx_state_0\ * 
              !\UART_Debug:BUART:tx_fifo_empty\ * 
              !\UART_Debug:BUART:tx_state_2\
            + !\UART_Debug:BUART:tx_state_1\ * !\UART_Debug:BUART:tx_state_0\ * 
              !\UART_Debug:BUART:tx_fifo_empty\ * 
              \UART_Debug:BUART:tx_bitclk\
            + \UART_Debug:BUART:tx_state_1\ * \UART_Debug:BUART:tx_state_0\ * 
              \UART_Debug:BUART:tx_fifo_empty\ * \UART_Debug:BUART:tx_bitclk\
            + \UART_Debug:BUART:tx_state_0\ * !\UART_Debug:BUART:tx_state_2\ * 
              \UART_Debug:BUART:tx_bitclk\
        );
        Output = \UART_Debug:BUART:tx_state_0\ (fanout=7)

    [McSlotId=1]:     MacroCell: Name=\UART_Debug:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Debug:BUART:tx_state_1\ * !\UART_Debug:BUART:tx_state_0\ * 
              \UART_Debug:BUART:tx_fifo_empty\ * 
              \UART_Debug:BUART:tx_state_2\ * \UART_Debug:BUART:tx_bitclk\
        );
        Output = \UART_Debug:BUART:tx_status_0\ (fanout=1)

    [McSlotId=2]:     MacroCell: Name=\UART_Debug:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_Debug:BUART:tx_state_1\ * !\UART_Debug:BUART:tx_state_0\ * 
              !\UART_Debug:BUART:tx_state_2\
            + !\UART_Debug:BUART:tx_state_1\ * !\UART_Debug:BUART:tx_state_0\ * 
              \UART_Debug:BUART:tx_bitclk\
        );
        Output = \UART_Debug:BUART:counter_load_not\ (fanout=1)

    [McSlotId=3]:     MacroCell: Name=Net_40, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Debug:BUART:txn\
        );
        Output = Net_40 (fanout=1)
}

datapathcell: Name =\UART_Debug:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_Debug:Net_9\ ,
        cs_addr_2 => \UART_Debug:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_Debug:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_Debug:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_Debug:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_Debug:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_Debug:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_Debug:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_Debug:Net_9\ ,
        status_3 => \UART_Debug:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_Debug:BUART:tx_status_2\ ,
        status_1 => \UART_Debug:BUART:tx_fifo_empty\ ,
        status_0 => \UART_Debug:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] is empty.
Intr hod @ [IntrHod=(0)]: 
  Intr@ [IntrHod=(0)][IntrId=(0)] 
    interrupt: Name =isr_PulseReadAmbient
        PORT MAP (
            interrupt => Net_520 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(10)] 
    interrupt: Name =\ADC_SAR_ProxIR:IRQ\
        PORT MAP (
            interrupt => Net_552 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(12)] 
    interrupt: Name =\USBUART_1:dp_int\
        PORT MAP (
            interrupt => \USBUART_1:Net_623\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(16)] 
    interrupt: Name =\CapSense_1:IsrCH0\
        PORT MAP (
            interrupt => \CapSense_1:Net_1603\ );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrHod=(0)][IntrId=(22)] 
    interrupt: Name =\USBUART_1:arb_int\
        PORT MAP (
            interrupt => \USBUART_1:Net_79\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(23)] 
    interrupt: Name =\USBUART_1:sof_int\
        PORT MAP (
            interrupt => Net_688 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(24)] 
    interrupt: Name =\USBUART_1:ep_1\
        PORT MAP (
            interrupt => \USBUART_1:ept_int_1\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(26)] 
    interrupt: Name =isr_PulseReadIR
        PORT MAP (
            interrupt => Net_619 );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrHod=(0)][IntrId=(27)] 
    interrupt: Name =\USBUART_1:ep_3\
        PORT MAP (
            interrupt => \USBUART_1:ept_int_3\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(28)] 
    interrupt: Name =\USBUART_1:ep_0\
        PORT MAP (
            interrupt => \USBUART_1:ept_int_0\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(29)] 
    interrupt: Name =\ADC_PulseIn:IRQ\
        PORT MAP (
            interrupt => Net_420 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(30)] 
    interrupt: Name =\USBUART_1:ep_2\
        PORT MAP (
            interrupt => \USBUART_1:ept_int_2\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(31)] 
    interrupt: Name =\USBUART_1:bus_reset\
        PORT MAP (
            interrupt => \USBUART_1:Net_81\ );
        Properties:
        {
            int_type = "10"
        }
Drq hod @ [DrqHod=(0)]: 
  Dma@ [DrqHod=(0)][DrqId=(4)] 
    drqcell: Name =DMA
        PORT MAP (
            dmareq => Net_24_local ,
            termin => zero ,
            termout => Net_26 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
Port 0 contains the following IO cells:
[IoId=1]: 
Pin : Name = Pin_PulseRef(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        analog_term => \Opamp_PulseRef:Net_29\ ,
        pad => Pin_PulseRef(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Pin_PulseRed_Intensity(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        analog_term => Net_140 ,
        pad => Pin_PulseRed_Intensity(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Pin_PulseIR_Intensity(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        analog_term => Net_139 ,
        pad => Pin_PulseIR_Intensity(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=2]: 
Pin : Name = Pin_PulseIR_on(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        input => Net_603 ,
        pad => Pin_PulseIR_on(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Pin_PulseRed_on(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        input => Net_604 ,
        pad => Pin_PulseRed_on(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = \LCD:LCDPort(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => \LCD:LCDPort(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \LCD:LCDPort(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => \LCD:LCDPort(1)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \LCD:LCDPort(2)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => \LCD:LCDPort(2)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \LCD:LCDPort(3)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => \LCD:LCDPort(3)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \LCD:LCDPort(4)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => \LCD:LCDPort(4)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \LCD:LCDPort(5)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => \LCD:LCDPort(5)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \LCD:LCDPort(6)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => \LCD:LCDPort(6)_PAD\ );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=3]: 
Pin : Name = Pin_PulseIn_plus(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        analog_term => Net_148 ,
        pad => Pin_PulseIn_plus(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Pin_PulseIn_minus(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        analog_term => Net_184 ,
        pad => Pin_PulseIn_minus(0)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin_ProxIR_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        analog_term => Net_101 ,
        pad => Pin_ProxIR_1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Pin_ProxIR_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        analog_term => Net_535 ,
        pad => Pin_ProxIR_2(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Pin_ProxIR_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        analog_term => Net_103 ,
        pad => Pin_ProxIR_3(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \CapSense_1:PortCH0(0)\
    Attributes:
        Alias: ProximitySensor0_0__PROX
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: PULLDOWN
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => \CapSense_1:PortCH0(0)_PAD\ ,
        analog_term => \CapSense_1:Net_1410\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \CapSense_1:CmodCH0(0)\
    Attributes:
        Alias: Cmod_CH0
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        analog_term => \CapSense_1:Net_2149\ ,
        pad => \CapSense_1:CmodCH0(0)_PAD\ );
    Properties:
    {
    }

Port 5 contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin_DevId_0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        fb => Net_538 ,
        pad => Pin_DevId_0(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Pin_DevId_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        fb => Net_678 ,
        pad => Pin_DevId_1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Pin_DevId_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        fb => Net_679 ,
        pad => Pin_DevId_2(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Pin_DevId_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        fb => Net_680 ,
        pad => Pin_DevId_3(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Pin_DevId_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        fb => Net_681 ,
        pad => Pin_DevId_4(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Pin_DevId_5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        fb => Net_682 ,
        pad => Pin_DevId_5(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Pin_DevId_6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        fb => Net_683 ,
        pad => Pin_DevId_6(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Pin_DevId_7(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        fb => Net_684 ,
        pad => Pin_DevId_7(0)_PAD );
    Properties:
    {
    }

Port 6 contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin_PulseIndicator_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_649 ,
        pad => Pin_PulseIndicator_2(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Pin_PulseIndicator_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_640 ,
        pad => Pin_PulseIndicator_1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Pin_PulseIndicator(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_585 ,
        pad => Pin_PulseIndicator(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Led_test1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => Led_test1(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Pin_Rx_Debug(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        fb => Net_45 ,
        pad => Pin_Rx_Debug(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Pin_Tx_Debug(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        input => Net_40 ,
        pad => Pin_Tx_Debug(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Pin_Rx_Net(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        fb => Net_58 ,
        pad => Pin_Rx_Net(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Pin_Tx_Net(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        input => Net_53 ,
        pad => Pin_Tx_Net(0)_PAD );
    Properties:
    {
    }

Port 12 is empty
Port 15 generates interrupt for logical port:
    logicalport: Name =\USBUART_1:Dp\
        PORT MAP (
            interrupt => \USBUART_1:Net_623\ );
        Properties:
        {
            drive_mode = "000"
            ibuf_enabled = "0"
            id = "2b269b96-47a4-4e9a-937e-76d4080bb211/618a72fc-5ddd-4df5-958f-a3d55102db42"
            init_dr_st = "0"
            input_sync = "1"
            intr_mode = "10"
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            output_conn = "0"
            output_sync = "0"
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = ""
            sio_hyst = "0"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=6]: 
Pin : Name = \USBUART_1:Dp(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_PLUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        analog_term => \USBUART_1:Net_990\ ,
        pad => \USBUART_1:Dp(0)_PAD\ );

[IoId=7]: 
Pin : Name = \USBUART_1:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_MINUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        analog_term => \USBUART_1:Net_597\ ,
        pad => \USBUART_1:Dm(0)_PAD\ );

Fixed Function block hod @ [FFB(CAN,0)]: empty
Fixed Function block hod @ [FFB(Cache,0)]: empty
Fixed Function block hod @ [FFB(CapSense,0)]: 
    CapSense Block @ [FFB(CapSense,0)]: 
    capsensecell: Name =CapSense
        PORT MAP (
            lft => \CapSense_1:PreChargeClk\ );
Fixed Function block hod @ [FFB(Clock,0)]: 
    Clock Block @ [FFB(Clock,0)]: 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_32k_xtal => ClockBlock_XTAL 32kHz ,
            xtal => ClockBlock_XTAL ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            pllout => ClockBlock_PLL_OUT ,
            imo => ClockBlock_IMO ,
            dclk_glb_0 => Net_577 ,
            dclk_0 => Net_577_local ,
            dclk_glb_1 => \ADC_PulseIn:Net_487\ ,
            dclk_1 => \ADC_PulseIn:Net_487_local\ ,
            dclk_glb_2 => \CapSense_1:clk\ ,
            dclk_2 => \CapSense_1:clk_local\ ,
            aclk_glb_0 => \ADC_PulseIn:Net_488\ ,
            aclk_0 => \ADC_PulseIn:Net_488_local\ ,
            clk_a_dig_glb_0 => \ADC_PulseIn:Net_488_adig\ ,
            clk_a_dig_0 => \ADC_PulseIn:Net_488_adig_local\ ,
            dclk_glb_3 => Net_24 ,
            dclk_3 => Net_24_local ,
            aclk_glb_1 => \ADC_SAR_ProxIR:Net_221\ ,
            aclk_1 => \ADC_SAR_ProxIR:Net_221_local\ ,
            clk_a_dig_glb_1 => \ADC_SAR_ProxIR:Net_221_adig\ ,
            clk_a_dig_1 => \ADC_SAR_ProxIR:Net_221_adig_local\ ,
            dclk_glb_4 => \UART_Debug:Net_9\ ,
            dclk_4 => \UART_Debug:Net_9_local\ ,
            dclk_glb_5 => \UART_Net:Net_9\ ,
            dclk_5 => \UART_Net:Net_9_local\ ,
            dclk_glb_6 => Net_266 ,
            dclk_6 => Net_266_local );
Fixed Function block hod @ [FFB(Comparator,0)]: 
    Comparator Block @ [FFB(Comparator,3)]: 
    comparatorcell: Name =\CapSense_1:CompCH0:ctComp\
        PORT MAP (
            vplus => \CapSense_1:Net_282\ ,
            vminus => \CapSense_1:Net_2129\ ,
            out => \CapSense_1:Cmp_CH0\ );
        Properties:
        {
            cy_registers = ""
        }
Fixed Function block hod @ [FFB(DFB,0)]: 
    DFB Block @ [FFB(DFB,0)]: 
    dfbcell: Name =\Filter_PulseInBand:DFB\
        PORT MAP (
            out_1 => \Filter_PulseInBand:Net_8\ ,
            out_2 => \Filter_PulseInBand:Net_9\ ,
            dmareq_1 => Net_566 ,
            dmareq_2 => Net_567 ,
            interrupt => Net_568 );
        Properties:
        {
            cy_registers = ""
        }
Fixed Function block hod @ [FFB(DSM,0)]: 
    DS Modulator @ [FFB(DSM,0)]: 
    dsmodcell: Name =\ADC_PulseIn:DSM2\
        PORT MAP (
            aclock => \ADC_PulseIn:Net_488\ ,
            vplus => Net_177 ,
            vminus => \ADC_PulseIn:Net_520\ ,
            reset_dec => \ADC_PulseIn:mod_reset\ ,
            extclk_cp_udb => \ADC_PulseIn:Net_487_local\ ,
            ext_pin_1 => \ADC_PulseIn:Net_580\ ,
            ext_pin_2 => \ADC_PulseIn:Net_573\ ,
            dec_clock => \ADC_PulseIn:aclock\ ,
            mod_dat_3 => \ADC_PulseIn:mod_dat_3\ ,
            mod_dat_2 => \ADC_PulseIn:mod_dat_2\ ,
            mod_dat_1 => \ADC_PulseIn:mod_dat_1\ ,
            mod_dat_0 => \ADC_PulseIn:mod_dat_0\ ,
            dout_udb_7 => \ADC_PulseIn:Net_436_7\ ,
            dout_udb_6 => \ADC_PulseIn:Net_436_6\ ,
            dout_udb_5 => \ADC_PulseIn:Net_436_5\ ,
            dout_udb_4 => \ADC_PulseIn:Net_436_4\ ,
            dout_udb_3 => \ADC_PulseIn:Net_436_3\ ,
            dout_udb_2 => \ADC_PulseIn:Net_436_2\ ,
            dout_udb_1 => \ADC_PulseIn:Net_436_1\ ,
            dout_udb_0 => \ADC_PulseIn:Net_436_0\ );
        Properties:
        {
            cy_registers = ""
            resolution = 18
        }
Fixed Function block hod @ [FFB(Decimator,0)]: 
    Decimator Block @ [FFB(Decimator,0)]: 
    decimatorcell: Name =\ADC_PulseIn:DEC\
        PORT MAP (
            aclock => \ADC_PulseIn:aclock\ ,
            mod_dat_3 => \ADC_PulseIn:mod_dat_3\ ,
            mod_dat_2 => \ADC_PulseIn:mod_dat_2\ ,
            mod_dat_1 => \ADC_PulseIn:mod_dat_1\ ,
            mod_dat_0 => \ADC_PulseIn:mod_dat_0\ ,
            ext_start => __ONE__ ,
            modrst => \ADC_PulseIn:mod_reset\ ,
            interrupt => Net_420 );
        Properties:
        {
            cy_registers = ""
        }
Fixed Function block hod @ [FFB(EMIF,0)]: empty
Fixed Function block hod @ [FFB(I2C,0)]: empty
Fixed Function block hod @ [FFB(LCD,0)]: empty
Fixed Function block hod @ [FFB(LVD,0)]: empty
Fixed Function block hod @ [FFB(PM,0)]: empty
Fixed Function block hod @ [FFB(SC,0)]: 
    SC Block @ [FFB(SC,1)]: 
    sccell: Name =\TIA_PulseIn:SC\
        PORT MAP (
            vref => Net_148 ,
            vin => Net_184 ,
            modout => \TIA_PulseIn:Net_60\ ,
            vout => Net_177 );
        Properties:
        {
            cy_registers = ""
        }
Fixed Function block hod @ [FFB(SPC,0)]: empty
Fixed Function block hod @ [FFB(Timer,0)]: empty
Fixed Function block hod @ [FFB(USB,0)]: 
    USB Block @ [FFB(USB,0)]: 
    usbcell: Name =\USBUART_1:USB\
        PORT MAP (
            dp => \USBUART_1:Net_990\ ,
            dm => \USBUART_1:Net_597\ ,
            sof_int => Net_688 ,
            arb_int => \USBUART_1:Net_79\ ,
            usb_int => \USBUART_1:Net_81\ ,
            ept_int_8 => \USBUART_1:ept_int_8\ ,
            ept_int_7 => \USBUART_1:ept_int_7\ ,
            ept_int_6 => \USBUART_1:ept_int_6\ ,
            ept_int_5 => \USBUART_1:ept_int_5\ ,
            ept_int_4 => \USBUART_1:ept_int_4\ ,
            ept_int_3 => \USBUART_1:ept_int_3\ ,
            ept_int_2 => \USBUART_1:ept_int_2\ ,
            ept_int_1 => \USBUART_1:ept_int_1\ ,
            ept_int_0 => \USBUART_1:ept_int_0\ ,
            ord_int => \USBUART_1:Net_95\ ,
            dma_req_7 => \USBUART_1:dma_req_7\ ,
            dma_req_6 => \USBUART_1:dma_req_6\ ,
            dma_req_5 => \USBUART_1:dma_req_5\ ,
            dma_req_4 => \USBUART_1:dma_req_4\ ,
            dma_req_3 => \USBUART_1:dma_req_3\ ,
            dma_req_2 => \USBUART_1:dma_req_2\ ,
            dma_req_1 => \USBUART_1:dma_req_1\ ,
            dma_req_0 => \USBUART_1:dma_req_0\ ,
            dma_termin => \USBUART_1:Net_824\ );
        Properties:
        {
            cy_registers = ""
        }
Fixed Function block hod @ [FFB(VIDAC,0)]: 
    VIDAC Block @ [FFB(VIDAC,0)]: 
    vidaccell: Name =\IDAC8_PulseRed:viDAC8\
        PORT MAP (
            vout => \IDAC8_PulseRed:Net_124\ ,
            iout => Net_140 );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
    VIDAC Block @ [FFB(VIDAC,1)]: 
    vidaccell: Name =\VDAC_PulseRef:viDAC8\
        PORT MAP (
            vout => Net_158 ,
            iout => \VDAC_PulseRef:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
    VIDAC Block @ [FFB(VIDAC,2)]: 
    vidaccell: Name =\IDAC8_PulseIR:viDAC8\
        PORT MAP (
            vout => \IDAC8_PulseIR:Net_124\ ,
            iout => Net_139 );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
    VIDAC Block @ [FFB(VIDAC,3)]: 
    vidaccell: Name =\CapSense_1:IdacCH0\
        PORT MAP (
            ioff => \CapSense_1:Ioff_CH0\ ,
            vout => \CapSense_1:Net_408\ ,
            iout => \CapSense_1:Net_1425\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 1
        }
Fixed Function block hod @ [FFB(Abuf,0)]: 
    Opamp Block @ [FFB(Abuf,0)]: 
    abufcell: Name =\Opamp_PulseRef:ABuf\
        PORT MAP (
            vplus => Net_158 ,
            vminus => \Opamp_PulseRef:Net_29\ ,
            vout => \Opamp_PulseRef:Net_29\ );
        Properties:
        {
            cy_registers = ""
        }
Fixed Function block hod @ [FFB(CsAbuf,0)]: 
    CapSense Buffer @ [FFB(CsAbuf,0)]: 
    csabufcell: Name =\CapSense_1:BufCH0\
        PORT MAP (
            vchan => \CapSense_1:Net_2149\ ,
            vref => \CapSense_1:Net_2129\ ,
            vout => \CapSense_1:Net_2072\ );
        Properties:
        {
            cy_registers = ""
        }
Fixed Function block hod @ [FFB(Vref,0)]: 
    Vref Block @ [FFB(Vref,1)]: 
    vrefcell: Name =\ADC_SAR_ProxIR:vRef_Vdda\
        PORT MAP (
            vout => \ADC_SAR_ProxIR:Net_248\ );
        Properties:
        {
            autoenable = 1
            guid = "4720866E-BC14-478d-B8A0-3E44F38CADAC"
            ignoresleep = 0
            name = "Vdda/2"
        }
    Vref Block @ [FFB(Vref,3)]: 
    vrefcell: Name =\CapSense_1:VrefRefCH0\
        PORT MAP (
            vout => \CapSense_1:Net_2129\ );
        Properties:
        {
            autoenable = 1
            guid = "89B398AD-36A8-4627-9212-707F2986319E"
            ignoresleep = 0
            name = "1.024V"
        }
    Vref Block @ [FFB(Vref,6)]: 
    vrefcell: Name =\ADC_PulseIn:ADC_Vssa_1:vRef_1\
        PORT MAP (
            vout => \ADC_PulseIn:Net_690\ );
        Properties:
        {
            autoenable = 1
            guid = "15B3DB15-B7B3-4d62-A2DF-25EA392A7161"
            ignoresleep = 0
            name = "Vssa (GND)"
        }
Fixed Function block hod @ [FFB(LPF,0)]: empty
Fixed Function block hod @ [FFB(SAR,0)]: 
    SAR @ [FFB(SAR,0)]: 
    sarcell: Name =\ADC_SAR_ProxIR:ADC_SAR\
        PORT MAP (
            vplus => Net_542 ,
            vminus => \ADC_SAR_ProxIR:Net_126\ ,
            ext_pin => \ADC_SAR_ProxIR:Net_215\ ,
            vrefhi_out => \ADC_SAR_ProxIR:Net_126\ ,
            vref => \ADC_SAR_ProxIR:Net_248\ ,
            clock => \ADC_SAR_ProxIR:Net_221\ ,
            pump_clock => \ADC_SAR_ProxIR:Net_221\ ,
            sof_udb => __ONE__ ,
            irq => \ADC_SAR_ProxIR:Net_252\ ,
            data_out_udb_11 => \ADC_SAR_ProxIR:Net_207_11\ ,
            data_out_udb_10 => \ADC_SAR_ProxIR:Net_207_10\ ,
            data_out_udb_9 => \ADC_SAR_ProxIR:Net_207_9\ ,
            data_out_udb_8 => \ADC_SAR_ProxIR:Net_207_8\ ,
            data_out_udb_7 => \ADC_SAR_ProxIR:Net_207_7\ ,
            data_out_udb_6 => \ADC_SAR_ProxIR:Net_207_6\ ,
            data_out_udb_5 => \ADC_SAR_ProxIR:Net_207_5\ ,
            data_out_udb_4 => \ADC_SAR_ProxIR:Net_207_4\ ,
            data_out_udb_3 => \ADC_SAR_ProxIR:Net_207_3\ ,
            data_out_udb_2 => \ADC_SAR_ProxIR:Net_207_2\ ,
            data_out_udb_1 => \ADC_SAR_ProxIR:Net_207_1\ ,
            data_out_udb_0 => \ADC_SAR_ProxIR:Net_207_0\ ,
            eof_udb => Net_552 );
        Properties:
        {
            cy_registers = ""
        }
Fixed Function block hod @ [FFB(TimingFault,0)]: empty

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =AMux_ProxIR
        PORT MAP (
            muxin_2 => Net_103 ,
            muxin_1 => Net_535 ,
            muxin_0 => Net_101 ,
            vout => Net_542 );
        Properties:
        {
            api_type = 0
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "000"
            muxin_width = 3
            one_active = 0
        }
    Amux Block @ <No Location>: 
    amuxcell: Name =\ADC_PulseIn:AMux\
        PORT MAP (
            muxin_1 => \ADC_PulseIn:Net_690\ ,
            muxin_0 => \ADC_PulseIn:Net_690\ ,
            vout => \ADC_PulseIn:Net_520\ );
        Properties:
        {
            api_type = 0
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "00"
            muxin_width = 2
            one_active = 0
        }
    Amux Block @ <No Location>: 
    amuxcell: Name =\CapSense_1:AMuxCH0\
        PORT MAP (
            muxin_3 => \CapSense_1:Net_1425\ ,
            muxin_2 => \CapSense_1:Net_282\ ,
            muxin_1 => \CapSense_1:Net_2149\ ,
            muxin_0 => \CapSense_1:Net_1410\ ,
            vout => \CapSense_1:Net_2072\ );
        Properties:
        {
            api_type = 0
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "0000"
            muxin_width = 4
            one_active = 0
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                           | 
Port | Pin | Fixed |      Type |       Drive Mode |                      Name | Connections
-----+-----+-------+-----------+------------------+---------------------------+--------------------------------
   0 |   1 |     * |      NONE |      HI_Z_ANALOG |           Pin_PulseRef(0) | Analog(\Opamp_PulseRef:Net_29\)
     |   6 |     * |      NONE |      HI_Z_ANALOG | Pin_PulseRed_Intensity(0) | Analog(Net_140)
     |   7 |     * |      NONE |      HI_Z_ANALOG |  Pin_PulseIR_Intensity(0) | Analog(Net_139)
-----+-----+-------+-----------+------------------+---------------------------+--------------------------------
   1 |   2 |     * |      NONE |    OPEN_DRAIN_LO |         Pin_PulseIR_on(0) | In(Net_603)
     |   4 |     * |      NONE |    OPEN_DRAIN_LO |        Pin_PulseRed_on(0) | In(Net_604)
-----+-----+-------+-----------+------------------+---------------------------+--------------------------------
   2 |   0 |     * |      NONE |         CMOS_OUT |          \LCD:LCDPort(0)\ | 
     |   1 |     * |      NONE |         CMOS_OUT |          \LCD:LCDPort(1)\ | 
     |   2 |     * |      NONE |         CMOS_OUT |          \LCD:LCDPort(2)\ | 
     |   3 |     * |      NONE |         CMOS_OUT |          \LCD:LCDPort(3)\ | 
     |   4 |     * |      NONE |         CMOS_OUT |          \LCD:LCDPort(4)\ | 
     |   5 |     * |      NONE |         CMOS_OUT |          \LCD:LCDPort(5)\ | 
     |   6 |     * |      NONE |         CMOS_OUT |          \LCD:LCDPort(6)\ | 
-----+-----+-------+-----------+------------------+---------------------------+--------------------------------
   3 |   3 |     * |      NONE |      HI_Z_ANALOG |       Pin_PulseIn_plus(0) | Analog(Net_148)
     |   4 |     * |      NONE |      HI_Z_ANALOG |      Pin_PulseIn_minus(0) | Analog(Net_184)
-----+-----+-------+-----------+------------------+---------------------------+--------------------------------
   4 |   0 |     * |      NONE |      HI_Z_ANALOG |           Pin_ProxIR_1(0) | Analog(Net_101)
     |   1 |     * |      NONE |      HI_Z_ANALOG |           Pin_ProxIR_2(0) | Analog(Net_535)
     |   2 |     * |      NONE |      HI_Z_ANALOG |           Pin_ProxIR_3(0) | Analog(Net_103)
     |   6 |     * |      NONE |    OPEN_DRAIN_LO |   \CapSense_1:PortCH0(0)\ | Analog(\CapSense_1:Net_1410\)
     |   7 |     * |      NONE |      HI_Z_ANALOG |   \CapSense_1:CmodCH0(0)\ | Analog(\CapSense_1:Net_2149\)
-----+-----+-------+-----------+------------------+---------------------------+--------------------------------
   5 |   0 |     * |      NONE |      RES_PULL_UP |            Pin_DevId_0(0) | FB(Net_538)
     |   1 |     * |      NONE |      RES_PULL_UP |            Pin_DevId_1(0) | FB(Net_678)
     |   2 |     * |      NONE |      RES_PULL_UP |            Pin_DevId_2(0) | FB(Net_679)
     |   3 |     * |      NONE |      RES_PULL_UP |            Pin_DevId_3(0) | FB(Net_680)
     |   4 |     * |      NONE |      RES_PULL_UP |            Pin_DevId_4(0) | FB(Net_681)
     |   5 |     * |      NONE |      RES_PULL_UP |            Pin_DevId_5(0) | FB(Net_682)
     |   6 |     * |      NONE |      RES_PULL_UP |            Pin_DevId_6(0) | FB(Net_683)
     |   7 |     * |      NONE |      RES_PULL_UP |            Pin_DevId_7(0) | FB(Net_684)
-----+-----+-------+-----------+------------------+---------------------------+--------------------------------
   6 |   0 |     * |      NONE |         CMOS_OUT |   Pin_PulseIndicator_2(0) | In(Net_649)
     |   1 |     * |      NONE |         CMOS_OUT |   Pin_PulseIndicator_1(0) | In(Net_640)
     |   2 |     * |      NONE |         CMOS_OUT |     Pin_PulseIndicator(0) | In(Net_585)
     |   3 |     * |      NONE |         CMOS_OUT |              Led_test1(0) | 
     |   4 |     * |      NONE |     HI_Z_DIGITAL |           Pin_Rx_Debug(0) | FB(Net_45)
     |   5 |     * |      NONE |         CMOS_OUT |           Pin_Tx_Debug(0) | In(Net_40)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |             Pin_Rx_Net(0) | FB(Net_58)
     |   7 |     * |      NONE |         CMOS_OUT |             Pin_Tx_Net(0) | In(Net_53)
-----+-----+-------+-----------+------------------+---------------------------+--------------------------------
  15 |   6 |       |   FALLING |      HI_Z_ANALOG |         \USBUART_1:Dp(0)\ | Analog(\USBUART_1:Net_990\)
     |   7 |       |      NONE |      HI_Z_ANALOG |         \USBUART_1:Dm(0)\ | Analog(\USBUART_1:Net_597\)
---------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
Log: plm.M0040: The pin named Pin_PulseIn_plus(0) at location P3[3] prevents a direct input connection to an Opamp. (App=cydsfit)
Log: plm.M0040: The pin named Pin_PulseIn_minus(0) at location P3[4] prevents a direct input connection to an Opamp. (App=cydsfit)
Log: plm.M0038: The pin named \USBUART_1:Dp(0)\ at location P15[6] prevents usage of special purposes: SWD:IO. (App=cydsfit)
Log: plm.M0038: The pin named \USBUART_1:Dm(0)\ at location P15[7] prevents usage of special purposes: SWD:CK. (App=cydsfit)
Info: plm.M0037: 
      Certain internal analog resources use the following pins for preferred routing: P3[3], P3[4], P15[6], P15[7].
      Please check the "Final Placement Details" section of the report file (Pulser1.rpt) to see what resources are impacted by your pin selections.
     (App=cydsfit)
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.015ms
Digital Placement phase: Elapsed time ==> 2s.887ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 5s.784ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.359ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.126ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Pulser1_timing.html
Static timing analysis phase: Elapsed time ==> 1s.987ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.674ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 17s.948ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 18s.030ms
API generation phase: Elapsed time ==> 4s.207ms
Dependency generation phase: Elapsed time ==> 0s.012ms
Cleanup phase: Elapsed time ==> 0s.002ms
