/* Generated by Yosys 0.50+56 (git sha1 176131b50, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3) */

(* top =  1  *)
(* src = "../../../fxp_sqrt_top_wrapper.v:6.1-96.10" *)
module fxp_sqrt_top_wrapper(\Din_emu[0] , \Din_emu[1] , \Din_emu[2] , \Din_emu[3] , \Din_emu[4] , \Din_emu[5] , \Din_emu[6] , \Din_emu[7] , \Dout_emu[0] , \Dout_emu[1] , \Dout_emu[2] , \Dout_emu[3] , \Dout_emu[4] , \Dout_emu[5] , \Dout_emu[6] , \Dout_emu[7] , \Addr_emu[0] , \Addr_emu[1] , \Addr_emu[2] , load_emu, get_emu
, clk_emu, clk_dut);
  (* src = "../../../fxp_sqrt_top_wrapper.v:12.21-12.29" *)
  input \Addr_emu[0] ;
  wire \Addr_emu[0] ;
  wire \Addr_emu[0]_IBUF_I_O ;
  (* src = "../../../fxp_sqrt_top_wrapper.v:12.21-12.29" *)
  input \Addr_emu[1] ;
  wire \Addr_emu[1] ;
  wire \Addr_emu[1]_IBUF_I_O ;
  (* src = "../../../fxp_sqrt_top_wrapper.v:12.21-12.29" *)
  input \Addr_emu[2] ;
  wire \Addr_emu[2] ;
  (* unused_bits = "0" *)
  wire \Addr_emu[2]_IBUF_I_O ;
  (* src = "../../../fxp_sqrt_top_wrapper.v:10.21-10.28" *)
  input \Din_emu[0] ;
  wire \Din_emu[0] ;
  wire \Din_emu[0]_IBUF_I_O ;
  (* src = "../../../fxp_sqrt_top_wrapper.v:10.21-10.28" *)
  input \Din_emu[1] ;
  wire \Din_emu[1] ;
  wire \Din_emu[1]_IBUF_I_O ;
  (* src = "../../../fxp_sqrt_top_wrapper.v:10.21-10.28" *)
  input \Din_emu[2] ;
  wire \Din_emu[2] ;
  wire \Din_emu[2]_IBUF_I_O ;
  (* src = "../../../fxp_sqrt_top_wrapper.v:10.21-10.28" *)
  input \Din_emu[3] ;
  wire \Din_emu[3] ;
  wire \Din_emu[3]_IBUF_I_O ;
  (* src = "../../../fxp_sqrt_top_wrapper.v:10.21-10.28" *)
  input \Din_emu[4] ;
  wire \Din_emu[4] ;
  wire \Din_emu[4]_IBUF_I_O ;
  (* src = "../../../fxp_sqrt_top_wrapper.v:10.21-10.28" *)
  input \Din_emu[5] ;
  wire \Din_emu[5] ;
  wire \Din_emu[5]_IBUF_I_O ;
  (* src = "../../../fxp_sqrt_top_wrapper.v:10.21-10.28" *)
  input \Din_emu[6] ;
  wire \Din_emu[6] ;
  wire \Din_emu[6]_IBUF_I_O ;
  (* src = "../../../fxp_sqrt_top_wrapper.v:10.21-10.28" *)
  input \Din_emu[7] ;
  wire \Din_emu[7] ;
  wire \Din_emu[7]_IBUF_I_O ;
  (* src = "../../../fxp_sqrt_top_wrapper.v:11.21-11.29" *)
  output \Dout_emu[0] ;
  wire \Dout_emu[0] ;
  wire \Dout_emu[0]_OBUF_O_I ;
  (* src = "../../../fxp_sqrt_top_wrapper.v:11.21-11.29" *)
  output \Dout_emu[1] ;
  wire \Dout_emu[1] ;
  wire \Dout_emu[1]_OBUF_O_I ;
  (* src = "../../../fxp_sqrt_top_wrapper.v:11.21-11.29" *)
  output \Dout_emu[2] ;
  wire \Dout_emu[2] ;
  wire \Dout_emu[2]_OBUF_O_I ;
  (* src = "../../../fxp_sqrt_top_wrapper.v:11.21-11.29" *)
  output \Dout_emu[3] ;
  wire \Dout_emu[3] ;
  wire \Dout_emu[3]_OBUF_O_I ;
  (* src = "../../../fxp_sqrt_top_wrapper.v:11.21-11.29" *)
  output \Dout_emu[4] ;
  wire \Dout_emu[4] ;
  wire \Dout_emu[4]_OBUF_O_I ;
  (* src = "../../../fxp_sqrt_top_wrapper.v:11.21-11.29" *)
  output \Dout_emu[5] ;
  wire \Dout_emu[5] ;
  wire \Dout_emu[5]_OBUF_O_I ;
  (* src = "../../../fxp_sqrt_top_wrapper.v:11.21-11.29" *)
  output \Dout_emu[6] ;
  wire \Dout_emu[6] ;
  wire \Dout_emu[6]_OBUF_O_I ;
  (* src = "../../../fxp_sqrt_top_wrapper.v:11.21-11.29" *)
  output \Dout_emu[7] ;
  wire \Dout_emu[7] ;
  wire \Dout_emu[7]_OBUF_O_I ;
  (* src = "../../../fxp_sqrt_top_wrapper.v:28.17-28.24" *)
  wire ap_done;
  wire ap_done_DFFR_Q_D;
  wire ap_done_DFFR_Q_D_LUT4_F_I3;
  wire ap_done_DFFR_Q_RESET;
  (* src = "../../../fxp_sqrt_top_wrapper.v:30.17-30.25" *)
  wire ap_ready;
  (* src = "../../../fxp_sqrt_top_wrapper.v:24.17-24.23" *)
  wire ap_rst;
  (* src = "../../../fxp_sqrt_top_wrapper.v:25.17-25.25" *)
  wire ap_start;
  wire ap_start_LUT2_I0_F;
  (* src = "../../../fxp_sqrt_top_wrapper.v:14.21-14.28" *)
  input clk_dut;
  wire clk_dut;
  (* src = "../../../fxp_sqrt_top_wrapper.v:13.40-13.47" *)
  input clk_emu;
  wire clk_emu;
  wire clk_emu_IBUF_I_O;
  (* src = "../../../fxp_sqrt_top_wrapper.v:13.31-13.38" *)
  input get_emu;
  wire get_emu;
  wire get_emu_IBUF_I_O;
  wire get_emu_IBUF_I_O_LUT2_I1_1_F;
  wire get_emu_IBUF_I_O_LUT2_I1_F;
  (* src = "../../../fxp_sqrt_top_wrapper.v:26.17-26.23" *)
  wire \in_val[0] ;
  (* src = "../../../fxp_sqrt_top_wrapper.v:26.17-26.23" *)
  wire \in_val[10] ;
  (* src = "../../../fxp_sqrt_top_wrapper.v:26.17-26.23" *)
  wire \in_val[11] ;
  (* src = "../../../fxp_sqrt_top_wrapper.v:26.17-26.23" *)
  wire \in_val[12] ;
  (* src = "../../../fxp_sqrt_top_wrapper.v:26.17-26.23" *)
  wire \in_val[13] ;
  (* src = "../../../fxp_sqrt_top_wrapper.v:26.17-26.23" *)
  wire \in_val[14] ;
  (* src = "../../../fxp_sqrt_top_wrapper.v:26.17-26.23" *)
  wire \in_val[15] ;
  (* src = "../../../fxp_sqrt_top_wrapper.v:26.17-26.23" *)
  wire \in_val[16] ;
  (* src = "../../../fxp_sqrt_top_wrapper.v:26.17-26.23" *)
  wire \in_val[17] ;
  (* src = "../../../fxp_sqrt_top_wrapper.v:26.17-26.23" *)
  wire \in_val[18] ;
  (* src = "../../../fxp_sqrt_top_wrapper.v:26.17-26.23" *)
  wire \in_val[19] ;
  (* src = "../../../fxp_sqrt_top_wrapper.v:26.17-26.23" *)
  wire \in_val[1] ;
  (* src = "../../../fxp_sqrt_top_wrapper.v:26.17-26.23" *)
  wire \in_val[20] ;
  (* src = "../../../fxp_sqrt_top_wrapper.v:26.17-26.23" *)
  wire \in_val[21] ;
  (* src = "../../../fxp_sqrt_top_wrapper.v:26.17-26.23" *)
  wire \in_val[22] ;
  (* src = "../../../fxp_sqrt_top_wrapper.v:26.17-26.23" *)
  wire \in_val[23] ;
  (* src = "../../../fxp_sqrt_top_wrapper.v:26.17-26.23" *)
  wire \in_val[2] ;
  (* src = "../../../fxp_sqrt_top_wrapper.v:26.17-26.23" *)
  wire \in_val[3] ;
  (* src = "../../../fxp_sqrt_top_wrapper.v:26.17-26.23" *)
  wire \in_val[4] ;
  (* src = "../../../fxp_sqrt_top_wrapper.v:26.17-26.23" *)
  wire \in_val[5] ;
  (* src = "../../../fxp_sqrt_top_wrapper.v:26.17-26.23" *)
  wire \in_val[6] ;
  (* src = "../../../fxp_sqrt_top_wrapper.v:26.17-26.23" *)
  wire \in_val[7] ;
  (* src = "../../../fxp_sqrt_top_wrapper.v:26.17-26.23" *)
  wire \in_val[8] ;
  (* src = "../../../fxp_sqrt_top_wrapper.v:26.17-26.23" *)
  wire \in_val[9] ;
  (* src = "../../../fxp_sqrt_top_wrapper.v:13.21-13.29" *)
  input load_emu;
  wire load_emu;
  wire load_emu_IBUF_I_O;
  wire \stimIn[0][0] ;
  wire \stimIn[0][1] ;
  wire \stimIn[0][1]_DFFE_Q_CE ;
  wire \stimIn[0][2] ;
  wire \stimIn[0][3] ;
  wire \stimIn[0][4] ;
  wire \stimIn[0][5] ;
  wire \stimIn[0][6] ;
  wire \stimIn[0][7] ;
  wire \stimIn[1][0] ;
  wire \stimIn[1][0]_DFFE_Q_CE ;
  wire \stimIn[1][1] ;
  wire \stimIn[1][2] ;
  wire \stimIn[1][3] ;
  wire \stimIn[1][4] ;
  wire \stimIn[1][5] ;
  wire \stimIn[1][6] ;
  wire \stimIn[1][7] ;
  wire \stimIn[2][0] ;
  wire \stimIn[2][0]_DFFE_Q_CE ;
  wire \stimIn[2][1] ;
  wire \stimIn[2][2] ;
  wire \stimIn[2][3] ;
  wire \stimIn[2][4] ;
  wire \stimIn[2][5] ;
  wire \stimIn[2][6] ;
  wire \stimIn[2][7] ;
  wire \stimIn[3][0] ;
  wire \stimIn[3][0]_DFFE_Q_CE ;
  wire \stimIn[3][1] ;
  wire \stimIn[3][2] ;
  wire \stimIn[3][3] ;
  wire \stimIn[3][4] ;
  wire \stimIn[3][5] ;
  wire \stimIn[3][6] ;
  wire \stimIn[3][7] ;
  (* hdlname = "u_fxp_sqrt_top add_ln118_fu_90_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:59.15-59.33" *)
  wire \u_fxp_sqrt_top.add_ln118_fu_90_p2[0] ;
  (* hdlname = "u_fxp_sqrt_top add_ln118_fu_90_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:59.15-59.33" *)
  wire \u_fxp_sqrt_top.add_ln118_fu_90_p2[10] ;
  (* hdlname = "u_fxp_sqrt_top add_ln118_fu_90_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:59.15-59.33" *)
  wire \u_fxp_sqrt_top.add_ln118_fu_90_p2[11] ;
  (* hdlname = "u_fxp_sqrt_top add_ln118_fu_90_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:59.15-59.33" *)
  wire \u_fxp_sqrt_top.add_ln118_fu_90_p2[12] ;
  (* hdlname = "u_fxp_sqrt_top add_ln118_fu_90_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:59.15-59.33" *)
  wire \u_fxp_sqrt_top.add_ln118_fu_90_p2[13] ;
  (* hdlname = "u_fxp_sqrt_top add_ln118_fu_90_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:59.15-59.33" *)
  wire \u_fxp_sqrt_top.add_ln118_fu_90_p2[14] ;
  (* hdlname = "u_fxp_sqrt_top add_ln118_fu_90_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:59.15-59.33" *)
  wire \u_fxp_sqrt_top.add_ln118_fu_90_p2[15] ;
  (* hdlname = "u_fxp_sqrt_top add_ln118_fu_90_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:59.15-59.33" *)
  wire \u_fxp_sqrt_top.add_ln118_fu_90_p2[16] ;
  (* hdlname = "u_fxp_sqrt_top add_ln118_fu_90_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:59.15-59.33" *)
  wire \u_fxp_sqrt_top.add_ln118_fu_90_p2[17] ;
  (* hdlname = "u_fxp_sqrt_top add_ln118_fu_90_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:59.15-59.33" *)
  wire \u_fxp_sqrt_top.add_ln118_fu_90_p2[18] ;
  (* hdlname = "u_fxp_sqrt_top add_ln118_fu_90_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:59.15-59.33" *)
  wire \u_fxp_sqrt_top.add_ln118_fu_90_p2[19] ;
  (* hdlname = "u_fxp_sqrt_top add_ln118_fu_90_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:59.15-59.33" *)
  wire \u_fxp_sqrt_top.add_ln118_fu_90_p2[1] ;
  (* hdlname = "u_fxp_sqrt_top add_ln118_fu_90_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:59.15-59.33" *)
  wire \u_fxp_sqrt_top.add_ln118_fu_90_p2[20] ;
  (* hdlname = "u_fxp_sqrt_top add_ln118_fu_90_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:59.15-59.33" *)
  wire \u_fxp_sqrt_top.add_ln118_fu_90_p2[21] ;
  (* hdlname = "u_fxp_sqrt_top add_ln118_fu_90_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:59.15-59.33" *)
  wire \u_fxp_sqrt_top.add_ln118_fu_90_p2[22] ;
  (* hdlname = "u_fxp_sqrt_top add_ln118_fu_90_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:59.15-59.33" *)
  wire \u_fxp_sqrt_top.add_ln118_fu_90_p2[23] ;
  (* hdlname = "u_fxp_sqrt_top add_ln118_fu_90_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:59.15-59.33" *)
  wire \u_fxp_sqrt_top.add_ln118_fu_90_p2[24] ;
  (* hdlname = "u_fxp_sqrt_top add_ln118_fu_90_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:59.15-59.33" *)
  wire \u_fxp_sqrt_top.add_ln118_fu_90_p2[25] ;
  (* hdlname = "u_fxp_sqrt_top add_ln118_fu_90_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:59.15-59.33" *)
  wire \u_fxp_sqrt_top.add_ln118_fu_90_p2[26] ;
  (* hdlname = "u_fxp_sqrt_top add_ln118_fu_90_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:59.15-59.33" *)
  wire \u_fxp_sqrt_top.add_ln118_fu_90_p2[27] ;
  (* hdlname = "u_fxp_sqrt_top add_ln118_fu_90_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:59.15-59.33" *)
  wire \u_fxp_sqrt_top.add_ln118_fu_90_p2[28] ;
  (* hdlname = "u_fxp_sqrt_top add_ln118_fu_90_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:59.15-59.33" *)
  wire \u_fxp_sqrt_top.add_ln118_fu_90_p2[2] ;
  (* hdlname = "u_fxp_sqrt_top add_ln118_fu_90_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:59.15-59.33" *)
  wire \u_fxp_sqrt_top.add_ln118_fu_90_p2[3] ;
  (* hdlname = "u_fxp_sqrt_top add_ln118_fu_90_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:59.15-59.33" *)
  wire \u_fxp_sqrt_top.add_ln118_fu_90_p2[4] ;
  (* hdlname = "u_fxp_sqrt_top add_ln118_fu_90_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:59.15-59.33" *)
  wire \u_fxp_sqrt_top.add_ln118_fu_90_p2[5] ;
  (* hdlname = "u_fxp_sqrt_top add_ln118_fu_90_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:59.15-59.33" *)
  wire \u_fxp_sqrt_top.add_ln118_fu_90_p2[6] ;
  (* hdlname = "u_fxp_sqrt_top add_ln118_fu_90_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:59.15-59.33" *)
  wire \u_fxp_sqrt_top.add_ln118_fu_90_p2[7] ;
  (* hdlname = "u_fxp_sqrt_top add_ln118_fu_90_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:59.15-59.33" *)
  wire \u_fxp_sqrt_top.add_ln118_fu_90_p2[8] ;
  (* hdlname = "u_fxp_sqrt_top add_ln118_fu_90_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:59.15-59.33" *)
  wire \u_fxp_sqrt_top.add_ln118_fu_90_p2[9] ;
  (* hdlname = "u_fxp_sqrt_top ap_CS_fsm" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:39.41-39.50" *)
  wire \u_fxp_sqrt_top.ap_CS_fsm[0] ;
  (* hdlname = "u_fxp_sqrt_top ap_CS_fsm" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:39.41-39.50" *)
  wire \u_fxp_sqrt_top.ap_CS_fsm[1] ;
  (* hdlname = "u_fxp_sqrt_top ap_CS_fsm" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:39.41-39.50" *)
  wire \u_fxp_sqrt_top.ap_CS_fsm[2] ;
  (* hdlname = "u_fxp_sqrt_top ap_CS_fsm_state1" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:40.9-40.25" *)
  wire \u_fxp_sqrt_top.ap_CS_fsm_state1 ;
  wire \u_fxp_sqrt_top.ap_CS_fsm_state1_DFFS_Q_D ;
  (* hdlname = "u_fxp_sqrt_top ap_CS_fsm_state2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:54.9-54.25" *)
  wire \u_fxp_sqrt_top.ap_CS_fsm_state2 ;
  wire \u_fxp_sqrt_top.ap_CS_fsm_state2_DFFR_Q_D ;
  (* hdlname = "u_fxp_sqrt_top ap_CS_fsm_state3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:58.9-58.25" *)
  wire \u_fxp_sqrt_top.ap_CS_fsm_state3 ;
  (* hdlname = "u_fxp_sqrt_top ap_ST_fsm_state3_blk" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:65.9-65.29" *)
  wire \u_fxp_sqrt_top.ap_ST_fsm_state3_blk ;
  (* hdlname = "u_fxp_sqrt_top ap_clk" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:26.9-26.15" *)
  wire \u_fxp_sqrt_top.ap_clk ;
  (* hdlname = "u_fxp_sqrt_top ap_done" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:29.10-29.17" *)
  wire \u_fxp_sqrt_top.ap_done ;
  (* hdlname = "u_fxp_sqrt_top ap_ready" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:31.10-31.18" *)
  wire \u_fxp_sqrt_top.ap_ready ;
  (* hdlname = "u_fxp_sqrt_top ap_rst" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:27.9-27.15" *)
  wire \u_fxp_sqrt_top.ap_rst ;
  (* hdlname = "u_fxp_sqrt_top ap_start" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:28.9-28.17" *)
  wire \u_fxp_sqrt_top.ap_start ;
  (* fsm_encoding = "none" *)
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 ap_CS_fsm" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:46.41-46.50" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_CS_fsm ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 ap_CS_fsm_pp0_stage0" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:47.9-47.29" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_CS_fsm_pp0_stage0 ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 ap_block_pp0_stage0" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:70.9-70.28" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_block_pp0_stage0 ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 ap_block_pp0_stage0_01001" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:81.9-81.34" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_block_pp0_stage0_01001 ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 ap_block_pp0_stage0_11001" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:57.9-57.34" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_block_pp0_stage0_11001 ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 ap_block_pp0_stage0_subdone" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:52.9-52.36" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_block_pp0_stage0_subdone ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 ap_clk" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:27.9-27.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_clk ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 ap_continue_int" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:92.9-92.24" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_continue_int ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 ap_done_int" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:93.8-93.19" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_done_int ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 ap_done_reg" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:91.8-91.19" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_done_reg ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 ap_enable_reg_pp0_iter0" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:48.9-48.32" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter0 ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 ap_enable_reg_pp0_iter1" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:49.8-49.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter1 ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter1_DFFR_Q_RESET ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter1_LUT2_I0_F ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 ap_enable_reg_pp0_iter2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:50.8-50.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter2 ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 ap_loop_exit_ready_pp0_iter2_reg" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:80.8-80.40" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_loop_exit_ready_pp0_iter2_reg ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 ap_ready_int" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:56.8-56.20" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_ready_int ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 ap_rst" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:28.9-28.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_rst ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 ap_sig_allocacmp_q_star4_load" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:76.14-76.43" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_sig_allocacmp_q_star4_load[0] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 ap_sig_allocacmp_q_star4_load" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:76.14-76.43" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_sig_allocacmp_q_star4_load[10] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 ap_sig_allocacmp_q_star4_load" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:76.14-76.43" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_sig_allocacmp_q_star4_load[11] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 ap_sig_allocacmp_q_star4_load" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:76.14-76.43" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_sig_allocacmp_q_star4_load[12] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 ap_sig_allocacmp_q_star4_load" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:76.14-76.43" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_sig_allocacmp_q_star4_load[13] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 ap_sig_allocacmp_q_star4_load" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:76.14-76.43" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_sig_allocacmp_q_star4_load[14] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 ap_sig_allocacmp_q_star4_load" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:76.14-76.43" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_sig_allocacmp_q_star4_load[15] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 ap_sig_allocacmp_q_star4_load" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:76.14-76.43" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_sig_allocacmp_q_star4_load[16] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 ap_sig_allocacmp_q_star4_load" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:76.14-76.43" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_sig_allocacmp_q_star4_load[17] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 ap_sig_allocacmp_q_star4_load" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:76.14-76.43" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_sig_allocacmp_q_star4_load[18] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 ap_sig_allocacmp_q_star4_load" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:76.14-76.43" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_sig_allocacmp_q_star4_load[19] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 ap_sig_allocacmp_q_star4_load" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:76.14-76.43" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_sig_allocacmp_q_star4_load[1] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 ap_sig_allocacmp_q_star4_load" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:76.14-76.43" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_sig_allocacmp_q_star4_load[20] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 ap_sig_allocacmp_q_star4_load" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:76.14-76.43" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_sig_allocacmp_q_star4_load[21] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 ap_sig_allocacmp_q_star4_load" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:76.14-76.43" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_sig_allocacmp_q_star4_load[22] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 ap_sig_allocacmp_q_star4_load" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:76.14-76.43" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_sig_allocacmp_q_star4_load[23] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 ap_sig_allocacmp_q_star4_load" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:76.14-76.43" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_sig_allocacmp_q_star4_load[24] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 ap_sig_allocacmp_q_star4_load" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:76.14-76.43" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_sig_allocacmp_q_star4_load[25] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 ap_sig_allocacmp_q_star4_load" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:76.14-76.43" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_sig_allocacmp_q_star4_load[26] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 ap_sig_allocacmp_q_star4_load" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:76.14-76.43" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_sig_allocacmp_q_star4_load[27] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 ap_sig_allocacmp_q_star4_load" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:76.14-76.43" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_sig_allocacmp_q_star4_load[28] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 ap_sig_allocacmp_q_star4_load" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:76.14-76.43" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_sig_allocacmp_q_star4_load[2] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 ap_sig_allocacmp_q_star4_load" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:76.14-76.43" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_sig_allocacmp_q_star4_load[3] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 ap_sig_allocacmp_q_star4_load" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:76.14-76.43" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_sig_allocacmp_q_star4_load[4] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 ap_sig_allocacmp_q_star4_load" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:76.14-76.43" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_sig_allocacmp_q_star4_load[5] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 ap_sig_allocacmp_q_star4_load" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:76.14-76.43" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_sig_allocacmp_q_star4_load[6] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 ap_sig_allocacmp_q_star4_load" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:76.14-76.43" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_sig_allocacmp_q_star4_load[7] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 ap_sig_allocacmp_q_star4_load" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:76.14-76.43" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_sig_allocacmp_q_star4_load[8] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 ap_sig_allocacmp_q_star4_load" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:76.14-76.43" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_sig_allocacmp_q_star4_load[9] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 ap_start" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:29.9-29.17" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_start ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 ap_start_int" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:96.9-96.21" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_start_int ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 empty_7_reg_317" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:65.14-65.29" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[0] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[0]_LUT2_I1_F ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 empty_7_reg_317" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:65.14-65.29" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[10] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 empty_7_reg_317" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:65.14-65.29" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[11] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 empty_7_reg_317" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:65.14-65.29" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[12] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 empty_7_reg_317" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:65.14-65.29" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[13] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 empty_7_reg_317" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:65.14-65.29" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[14] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 empty_7_reg_317" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:65.14-65.29" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[15] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 empty_7_reg_317" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:65.14-65.29" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[16] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 empty_7_reg_317" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:65.14-65.29" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[17] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 empty_7_reg_317" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:65.14-65.29" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[18] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 empty_7_reg_317" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:65.14-65.29" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[19] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 empty_7_reg_317" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:65.14-65.29" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[1] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 empty_7_reg_317" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:65.14-65.29" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[20] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 empty_7_reg_317" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:65.14-65.29" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[21] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 empty_7_reg_317" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:65.14-65.29" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[22] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 empty_7_reg_317" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:65.14-65.29" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[23] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 empty_7_reg_317" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:65.14-65.29" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[24] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 empty_7_reg_317" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:65.14-65.29" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[25] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 empty_7_reg_317" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:65.14-65.29" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[26] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 empty_7_reg_317" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:65.14-65.29" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[27] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 empty_7_reg_317" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:65.14-65.29" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[2] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 empty_7_reg_317" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:65.14-65.29" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[3] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 empty_7_reg_317" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:65.14-65.29" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[4] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 empty_7_reg_317" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:65.14-65.29" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[5] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 empty_7_reg_317" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:65.14-65.29" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[6] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 empty_7_reg_317" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:65.14-65.29" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[7] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 empty_7_reg_317" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:65.14-65.29" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[8] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 empty_7_reg_317" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:65.14-65.29" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[9] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 empty_fu_174_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:62.15-62.30" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_fu_174_p1[0] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 empty_fu_174_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:62.15-62.30" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_fu_174_p1[10] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 empty_fu_174_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:62.15-62.30" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_fu_174_p1[11] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 empty_fu_174_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:62.15-62.30" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_fu_174_p1[12] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 empty_fu_174_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:62.15-62.30" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_fu_174_p1[13] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 empty_fu_174_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:62.15-62.30" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_fu_174_p1[14] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 empty_fu_174_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:62.15-62.30" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_fu_174_p1[15] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 empty_fu_174_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:62.15-62.30" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_fu_174_p1[16] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 empty_fu_174_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:62.15-62.30" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_fu_174_p1[17] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 empty_fu_174_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:62.15-62.30" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_fu_174_p1[18] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 empty_fu_174_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:62.15-62.30" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_fu_174_p1[19] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 empty_fu_174_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:62.15-62.30" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_fu_174_p1[1] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 empty_fu_174_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:62.15-62.30" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_fu_174_p1[20] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 empty_fu_174_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:62.15-62.30" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_fu_174_p1[21] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 empty_fu_174_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:62.15-62.30" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_fu_174_p1[22] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 empty_fu_174_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:62.15-62.30" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_fu_174_p1[23] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 empty_fu_174_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:62.15-62.30" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_fu_174_p1[24] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 empty_fu_174_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:62.15-62.30" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_fu_174_p1[25] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 empty_fu_174_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:62.15-62.30" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_fu_174_p1[26] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 empty_fu_174_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:62.15-62.30" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_fu_174_p1[27] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 empty_fu_174_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:62.15-62.30" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_fu_174_p1[2] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 empty_fu_174_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:62.15-62.30" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_fu_174_p1[3] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 empty_fu_174_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:62.15-62.30" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_fu_174_p1[4] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 empty_fu_174_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:62.15-62.30" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_fu_174_p1[5] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 empty_fu_174_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:62.15-62.30" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_fu_174_p1[6] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 empty_fu_174_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:62.15-62.30" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_fu_174_p1[7] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 empty_fu_174_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:62.15-62.30" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_fu_174_p1[8] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 empty_fu_174_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:62.15-62.30" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_fu_174_p1[9] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 empty_reg_312" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:63.14-63.27" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[0] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 empty_reg_312" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:63.14-63.27" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[10] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[10]_LUT3_I1_F ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 empty_reg_312" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:63.14-63.27" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[11] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[11]_LUT3_I1_F ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 empty_reg_312" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:63.14-63.27" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[12] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[12]_LUT3_I1_F ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 empty_reg_312" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:63.14-63.27" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[13] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[13]_LUT3_I2_F ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 empty_reg_312" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:63.14-63.27" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[14] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[14]_LUT3_I2_F ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 empty_reg_312" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:63.14-63.27" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[15] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[15]_LUT3_I2_F ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 empty_reg_312" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:63.14-63.27" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[16] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[16]_LUT3_I2_F ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 empty_reg_312" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:63.14-63.27" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[17] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[17]_LUT3_I2_F ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 empty_reg_312" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:63.14-63.27" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[18] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[18]_LUT3_I1_F ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 empty_reg_312" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:63.14-63.27" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[19] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[19]_LUT3_I1_F ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 empty_reg_312" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:63.14-63.27" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[1] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[1]_LUT3_I1_F ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 empty_reg_312" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:63.14-63.27" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[20] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[20]_LUT3_I1_F ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 empty_reg_312" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:63.14-63.27" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[21] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[21]_LUT3_I1_F ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 empty_reg_312" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:63.14-63.27" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[22] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[22]_LUT3_I2_F ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 empty_reg_312" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:63.14-63.27" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[23] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[23]_LUT3_I1_F ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 empty_reg_312" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:63.14-63.27" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[24] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[24]_LUT3_I2_F ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 empty_reg_312" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:63.14-63.27" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[25] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[25]_LUT3_I2_F ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 empty_reg_312" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:63.14-63.27" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[26] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[26]_LUT3_I1_F ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 empty_reg_312" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:63.14-63.27" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[27] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[27]_LUT3_I2_F ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 empty_reg_312" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:63.14-63.27" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[2] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[2]_LUT3_I1_F ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 empty_reg_312" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:63.14-63.27" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[3] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[3]_LUT3_I1_F ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 empty_reg_312" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:63.14-63.27" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[4] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[4]_LUT3_I1_F ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 empty_reg_312" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:63.14-63.27" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[5] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[5]_LUT3_I1_F ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 empty_reg_312" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:63.14-63.27" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[6] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[6]_LUT3_I1_F ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 empty_reg_312" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:63.14-63.27" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[7] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[7]_LUT3_I1_F ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 empty_reg_312" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:63.14-63.27" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[8] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[8]_LUT3_I2_F ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 empty_reg_312" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:63.14-63.27" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[9] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[9]_LUT3_I1_F ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 flow_control_loop_pipe_sequential_init_U ap_clk" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_flow_control_loop_pipe_sequential_init.v:26.9-26.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_clk ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 flow_control_loop_pipe_sequential_init_U ap_continue_int" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_flow_control_loop_pipe_sequential_init.v:38.9-38.24" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_continue_int ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 flow_control_loop_pipe_sequential_init_U ap_done_cache" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_flow_control_loop_pipe_sequential_init.v:45.5-45.18" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_done_cache ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_done_cache_DFFRE_Q_CE ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 flow_control_loop_pipe_sequential_init_U ap_done_int" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_flow_control_loop_pipe_sequential_init.v:37.9-37.20" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_done_int ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 flow_control_loop_pipe_sequential_init_U ap_loop_exit_done" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_flow_control_loop_pipe_sequential_init.v:49.9-49.26" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_exit_done ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 flow_control_loop_pipe_sequential_init_U ap_loop_init_int" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_flow_control_loop_pipe_sequential_init.v:43.5-43.21" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_DFFSE_Q_SET ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I0_F ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 flow_control_loop_pipe_sequential_init_U ap_ready_int" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_flow_control_loop_pipe_sequential_init.v:36.9-36.21" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_ready_int ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 flow_control_loop_pipe_sequential_init_U ap_rst" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_flow_control_loop_pipe_sequential_init.v:27.9-27.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_rst ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 flow_control_loop_pipe_sequential_init_U ap_start" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_flow_control_loop_pipe_sequential_init.v:30.9-30.17" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_start ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 flow_control_loop_pipe_sequential_init_U ap_start_int" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_flow_control_loop_pipe_sequential_init.v:35.9-35.21" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_start_int ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 i1_fu_60" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:67.13-67.21" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[0] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[0]_DFFRE_Q_D ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 i1_fu_60" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:67.13-67.21" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[1] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[1]_DFFRE_Q_D ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 i1_fu_60" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:67.13-67.21" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[2] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[2]_DFFRE_Q_D ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[2]_LUT2_I1_F ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 i1_fu_60" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:67.13-67.21" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[3] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[3]_DFFRE_Q_D ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[3]_LUT3_I1_F ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 i1_fu_60" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:67.13-67.21" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[4] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[4]_DFFRE_Q_D ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[4]_DFFRE_Q_D_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[4]_DFFRE_Q_D_MUX2_LUT5_O_I1 ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[4]_LUT4_I1_F ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 icmp_ln104_reg_322" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:66.13-66.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.icmp_ln104_reg_322 ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.icmp_ln104_reg_322_DFF_Q_D ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.icmp_ln104_reg_322_DFF_Q_D_LUT2_I1_F ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.icmp_ln104_reg_322_LUT3_I2_F ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 or_ln1_fu_160_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:86.15-86.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln1_fu_160_p3[0] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 or_ln1_fu_160_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:86.15-86.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln1_fu_160_p3[10] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 or_ln1_fu_160_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:86.15-86.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln1_fu_160_p3[11] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 or_ln1_fu_160_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:86.15-86.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln1_fu_160_p3[12] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 or_ln1_fu_160_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:86.15-86.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln1_fu_160_p3[13] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 or_ln1_fu_160_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:86.15-86.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln1_fu_160_p3[14] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 or_ln1_fu_160_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:86.15-86.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln1_fu_160_p3[15] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 or_ln1_fu_160_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:86.15-86.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln1_fu_160_p3[16] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 or_ln1_fu_160_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:86.15-86.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln1_fu_160_p3[17] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 or_ln1_fu_160_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:86.15-86.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln1_fu_160_p3[18] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 or_ln1_fu_160_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:86.15-86.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln1_fu_160_p3[19] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 or_ln1_fu_160_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:86.15-86.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln1_fu_160_p3[1] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 or_ln1_fu_160_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:86.15-86.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln1_fu_160_p3[20] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 or_ln1_fu_160_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:86.15-86.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln1_fu_160_p3[21] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 or_ln1_fu_160_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:86.15-86.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln1_fu_160_p3[22] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 or_ln1_fu_160_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:86.15-86.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln1_fu_160_p3[23] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 or_ln1_fu_160_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:86.15-86.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln1_fu_160_p3[24] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 or_ln1_fu_160_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:86.15-86.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln1_fu_160_p3[25] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 or_ln1_fu_160_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:86.15-86.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln1_fu_160_p3[26] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 or_ln1_fu_160_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:86.15-86.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln1_fu_160_p3[27] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 or_ln1_fu_160_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:86.15-86.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln1_fu_160_p3[28] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 or_ln1_fu_160_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:86.15-86.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln1_fu_160_p3[29] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 or_ln1_fu_160_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:86.15-86.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln1_fu_160_p3[2] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 or_ln1_fu_160_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:86.15-86.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln1_fu_160_p3[30] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 or_ln1_fu_160_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:86.15-86.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln1_fu_160_p3[3] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 or_ln1_fu_160_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:86.15-86.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln1_fu_160_p3[4] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 or_ln1_fu_160_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:86.15-86.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln1_fu_160_p3[5] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 or_ln1_fu_160_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:86.15-86.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln1_fu_160_p3[6] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 or_ln1_fu_160_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:86.15-86.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln1_fu_160_p3[7] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 or_ln1_fu_160_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:86.15-86.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln1_fu_160_p3[8] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 or_ln1_fu_160_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:86.15-86.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln1_fu_160_p3[9] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 or_ln_fu_146_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:84.15-84.30" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln_fu_146_p3[0] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 or_ln_fu_146_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:84.15-84.30" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln_fu_146_p3[10] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 or_ln_fu_146_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:84.15-84.30" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln_fu_146_p3[11] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 or_ln_fu_146_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:84.15-84.30" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln_fu_146_p3[12] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 or_ln_fu_146_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:84.15-84.30" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln_fu_146_p3[13] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 or_ln_fu_146_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:84.15-84.30" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln_fu_146_p3[14] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 or_ln_fu_146_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:84.15-84.30" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln_fu_146_p3[15] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 or_ln_fu_146_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:84.15-84.30" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln_fu_146_p3[16] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 or_ln_fu_146_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:84.15-84.30" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln_fu_146_p3[17] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 or_ln_fu_146_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:84.15-84.30" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln_fu_146_p3[18] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 or_ln_fu_146_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:84.15-84.30" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln_fu_146_p3[19] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 or_ln_fu_146_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:84.15-84.30" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln_fu_146_p3[1] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 or_ln_fu_146_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:84.15-84.30" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln_fu_146_p3[20] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 or_ln_fu_146_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:84.15-84.30" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln_fu_146_p3[21] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 or_ln_fu_146_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:84.15-84.30" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln_fu_146_p3[22] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 or_ln_fu_146_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:84.15-84.30" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln_fu_146_p3[23] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 or_ln_fu_146_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:84.15-84.30" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln_fu_146_p3[24] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 or_ln_fu_146_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:84.15-84.30" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln_fu_146_p3[25] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 or_ln_fu_146_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:84.15-84.30" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln_fu_146_p3[26] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 or_ln_fu_146_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:84.15-84.30" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln_fu_146_p3[27] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 or_ln_fu_146_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:84.15-84.30" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln_fu_146_p3[28] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 or_ln_fu_146_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:84.15-84.30" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln_fu_146_p3[29] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 or_ln_fu_146_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:84.15-84.30" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln_fu_146_p3[2] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 or_ln_fu_146_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:84.15-84.30" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln_fu_146_p3[30] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 or_ln_fu_146_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:84.15-84.30" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln_fu_146_p3[3] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 or_ln_fu_146_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:84.15-84.30" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln_fu_146_p3[4] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 or_ln_fu_146_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:84.15-84.30" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln_fu_146_p3[5] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 or_ln_fu_146_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:84.15-84.30" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln_fu_146_p3[6] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 or_ln_fu_146_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:84.15-84.30" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln_fu_146_p3[7] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 or_ln_fu_146_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:84.15-84.30" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln_fu_146_p3[8] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 or_ln_fu_146_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:84.15-84.30" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln_fu_146_p3[9] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q6_fu_72" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:77.14-77.22" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[0] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[0]_LUT2_I1_F ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q6_fu_72" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:77.14-77.22" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[10] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[10]_LUT3_I0_F ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q6_fu_72" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:77.14-77.22" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[11] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[11]_LUT3_I0_F ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q6_fu_72" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:77.14-77.22" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[12] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[12]_LUT3_I0_F ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q6_fu_72" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:77.14-77.22" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[13] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[13]_LUT3_I0_F ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q6_fu_72" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:77.14-77.22" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[14] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[14]_LUT3_I0_F ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q6_fu_72" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:77.14-77.22" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[15] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[15]_LUT3_I0_F ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q6_fu_72" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:77.14-77.22" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[16] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[16]_LUT3_I0_F ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q6_fu_72" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:77.14-77.22" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[17] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[17]_LUT3_I0_F ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q6_fu_72" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:77.14-77.22" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[18] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[18]_LUT3_I0_F ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q6_fu_72" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:77.14-77.22" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[19] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[19]_LUT3_I0_F ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q6_fu_72" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:77.14-77.22" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[1] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[1]_LUT3_I0_F ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q6_fu_72" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:77.14-77.22" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[20] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[20]_LUT3_I0_F ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q6_fu_72" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:77.14-77.22" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[21] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[21]_LUT3_I0_F ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q6_fu_72" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:77.14-77.22" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[22] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[22]_LUT3_I0_F ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q6_fu_72" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:77.14-77.22" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[23] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[23]_LUT3_I0_F ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q6_fu_72" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:77.14-77.22" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[24] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[24]_LUT3_I0_F ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q6_fu_72" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:77.14-77.22" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[25] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[25]_LUT3_I0_F ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q6_fu_72" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:77.14-77.22" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[26] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[26]_LUT3_I0_F ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q6_fu_72" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:77.14-77.22" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[27] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[27]_LUT3_I0_F ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q6_fu_72" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:77.14-77.22" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[28] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[28]_LUT3_I0_F ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[28]_LUT3_I0_F_LUT4_I2_1_F ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[28]_LUT3_I0_F_LUT4_I2_F ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[28]_LUT3_I0_F_LUT4_I2_F_MUX2_LUT5_I1_S0 ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q6_fu_72" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:77.14-77.22" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[2] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[2]_LUT3_I0_F ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q6_fu_72" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:77.14-77.22" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[3] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[3]_LUT3_I0_F ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q6_fu_72" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:77.14-77.22" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[4] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[4]_LUT3_I0_F ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q6_fu_72" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:77.14-77.22" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[5] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[5]_LUT3_I0_F ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q6_fu_72" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:77.14-77.22" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[6] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[6]_LUT3_I0_F ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q6_fu_72" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:77.14-77.22" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[7] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[7]_LUT3_I0_F ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q6_fu_72" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:77.14-77.22" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[8] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[8]_LUT3_I0_F ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q6_fu_72" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:77.14-77.22" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[9] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[9]_LUT3_I0_F ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q_1_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:38.16-38.23" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_1_out[0] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q_1_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:38.16-38.23" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_1_out[10] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q_1_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:38.16-38.23" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_1_out[11] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q_1_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:38.16-38.23" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_1_out[12] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q_1_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:38.16-38.23" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_1_out[13] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q_1_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:38.16-38.23" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_1_out[14] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q_1_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:38.16-38.23" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_1_out[15] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q_1_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:38.16-38.23" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_1_out[16] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q_1_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:38.16-38.23" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_1_out[17] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q_1_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:38.16-38.23" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_1_out[18] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q_1_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:38.16-38.23" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_1_out[19] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q_1_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:38.16-38.23" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_1_out[1] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q_1_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:38.16-38.23" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_1_out[20] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q_1_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:38.16-38.23" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_1_out[21] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q_1_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:38.16-38.23" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_1_out[22] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q_1_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:38.16-38.23" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_1_out[23] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q_1_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:38.16-38.23" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_1_out[24] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q_1_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:38.16-38.23" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_1_out[25] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q_1_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:38.16-38.23" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_1_out[26] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q_1_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:38.16-38.23" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_1_out[27] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q_1_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:38.16-38.23" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_1_out[28] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q_1_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:38.16-38.23" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_1_out[2] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q_1_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:38.16-38.23" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_1_out[3] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q_1_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:38.16-38.23" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_1_out[4] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q_1_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:38.16-38.23" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_1_out[5] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q_1_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:38.16-38.23" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_1_out[6] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q_1_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:38.16-38.23" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_1_out[7] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q_1_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:38.16-38.23" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_1_out[8] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q_1_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:38.16-38.23" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_1_out[9] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q_fu_250_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:78.15-78.26" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_fu_250_p3[0] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q_fu_250_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:78.15-78.26" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_fu_250_p3[10] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q_fu_250_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:78.15-78.26" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_fu_250_p3[11] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q_fu_250_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:78.15-78.26" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_fu_250_p3[12] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q_fu_250_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:78.15-78.26" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_fu_250_p3[13] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q_fu_250_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:78.15-78.26" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_fu_250_p3[14] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q_fu_250_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:78.15-78.26" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_fu_250_p3[15] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q_fu_250_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:78.15-78.26" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_fu_250_p3[16] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q_fu_250_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:78.15-78.26" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_fu_250_p3[17] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q_fu_250_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:78.15-78.26" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_fu_250_p3[18] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q_fu_250_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:78.15-78.26" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_fu_250_p3[19] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q_fu_250_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:78.15-78.26" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_fu_250_p3[1] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q_fu_250_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:78.15-78.26" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_fu_250_p3[20] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q_fu_250_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:78.15-78.26" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_fu_250_p3[21] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q_fu_250_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:78.15-78.26" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_fu_250_p3[22] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q_fu_250_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:78.15-78.26" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_fu_250_p3[23] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q_fu_250_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:78.15-78.26" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_fu_250_p3[24] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q_fu_250_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:78.15-78.26" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_fu_250_p3[25] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q_fu_250_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:78.15-78.26" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_fu_250_p3[26] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q_fu_250_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:78.15-78.26" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_fu_250_p3[27] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q_fu_250_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:78.15-78.26" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_fu_250_p3[28] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q_fu_250_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:78.15-78.26" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_fu_250_p3[2] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q_fu_250_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:78.15-78.26" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_fu_250_p3[3] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q_fu_250_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:78.15-78.26" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_fu_250_p3[4] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q_fu_250_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:78.15-78.26" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_fu_250_p3[5] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q_fu_250_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:78.15-78.26" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_fu_250_p3[6] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q_fu_250_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:78.15-78.26" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_fu_250_p3[7] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q_fu_250_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:78.15-78.26" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_fu_250_p3[8] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q_fu_250_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:78.15-78.26" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_fu_250_p3[9] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q_star4_fu_68" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:74.14-74.27" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[0] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q_star4_fu_68" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:74.14-74.27" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[10] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[10]_LUT3_I0_F ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q_star4_fu_68" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:74.14-74.27" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[11] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[11]_LUT3_I0_F ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[11]_LUT3_I0_F_LUT3_I1_F ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q_star4_fu_68" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:74.14-74.27" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[12] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[12]_LUT3_I0_F ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[12]_LUT3_I0_F_LUT3_I1_F ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q_star4_fu_68" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:74.14-74.27" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[13] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[13]_LUT3_I0_F ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[13]_LUT3_I0_F_LUT3_I1_F ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q_star4_fu_68" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:74.14-74.27" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[14] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[14]_LUT3_I0_F ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[14]_LUT3_I0_F_LUT3_I1_F ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q_star4_fu_68" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:74.14-74.27" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[15] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[15]_LUT3_I0_F ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[15]_LUT3_I0_F_LUT3_I1_F ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q_star4_fu_68" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:74.14-74.27" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[16] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[16]_LUT3_I0_F ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[16]_LUT3_I0_F_LUT3_I1_F ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[16]_LUT3_I0_F_LUT3_I1_F_LUT3_I1_F ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q_star4_fu_68" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:74.14-74.27" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[17] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[17]_LUT3_I0_F ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[17]_LUT3_I0_F_LUT3_I1_1_F ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[17]_LUT3_I0_F_LUT3_I1_F ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q_star4_fu_68" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:74.14-74.27" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[18] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[18]_LUT3_I0_F ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q_star4_fu_68" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:74.14-74.27" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[19] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[19]_LUT3_I0_F ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[19]_LUT3_I0_F_LUT3_I1_F ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q_star4_fu_68" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:74.14-74.27" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[1] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[1]_LUT3_I0_F ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[1]_LUT3_I0_F_LUT3_I1_F ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q_star4_fu_68" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:74.14-74.27" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[20] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[20]_LUT3_I0_F ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[20]_LUT3_I0_F_LUT3_I1_F ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[20]_LUT3_I0_F_LUT3_I1_F_LUT3_I1_F ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q_star4_fu_68" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:74.14-74.27" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[21] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[21]_LUT3_I0_F ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[21]_LUT3_I0_F_LUT3_I1_F ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q_star4_fu_68" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:74.14-74.27" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[22] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[22]_LUT3_I0_F ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[22]_LUT3_I0_F_LUT3_I1_F ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[22]_LUT3_I0_F_LUT3_I1_F_LUT3_I1_F ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q_star4_fu_68" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:74.14-74.27" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[23] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[23]_LUT3_I0_F ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[23]_LUT3_I0_F_LUT3_I1_F ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[23]_LUT3_I0_F_LUT3_I1_F_LUT3_I1_F ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q_star4_fu_68" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:74.14-74.27" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[24] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[24]_LUT3_I0_F ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[24]_LUT3_I0_F_LUT3_I1_F ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q_star4_fu_68" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:74.14-74.27" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[25] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[25]_LUT3_I0_F ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[25]_LUT3_I0_F_LUT3_I1_F ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[25]_LUT3_I0_F_LUT3_I1_F_MUX2_LUT5_S0_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[25]_LUT3_I0_F_LUT3_I1_F_MUX2_LUT5_S0_I1 ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q_star4_fu_68" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:74.14-74.27" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[26] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[26]_LUT3_I0_F ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[26]_LUT3_I0_F_LUT3_I1_F ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[26]_LUT3_I0_F_LUT4_I2_F ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[26]_LUT3_I0_F_LUT4_I2_I1 ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[26]_LUT3_I0_F_LUT4_I2_I1_LUT2_I1_1_F ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[26]_LUT3_I0_F_LUT4_I2_I1_LUT2_I1_F ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[26]_LUT3_I0_F_LUT4_I2_I3 ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q_star4_fu_68" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:74.14-74.27" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[27] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[27]_LUT3_I0_F ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q_star4_fu_68" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:74.14-74.27" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[28] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[28]_LUT3_I0_F ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[28]_LUT3_I0_F_LUT4_I2_F ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q_star4_fu_68" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:74.14-74.27" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[2] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[2]_LUT3_I0_F ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q_star4_fu_68" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:74.14-74.27" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[3] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[3]_LUT3_I0_F ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[3]_LUT3_I0_F_LUT3_I1_F ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q_star4_fu_68" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:74.14-74.27" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[4] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[4]_LUT3_I0_F ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[4]_LUT3_I0_F_LUT3_I1_F ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q_star4_fu_68" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:74.14-74.27" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[5] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[5]_LUT3_I0_F ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[5]_LUT3_I0_F_LUT3_I1_F ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q_star4_fu_68" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:74.14-74.27" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[6] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[6]_LUT3_I0_F ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[6]_LUT3_I0_F_LUT3_I1_F ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q_star4_fu_68" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:74.14-74.27" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[7] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[7]_LUT3_I0_F ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[7]_LUT3_I0_F_LUT3_I1_F ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q_star4_fu_68" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:74.14-74.27" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[8] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[8]_LUT3_I0_F ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[8]_LUT3_I0_F_LUT3_I1_F ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q_star4_fu_68" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:74.14-74.27" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[9] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[9]_LUT3_I0_F ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[9]_LUT3_I0_F_LUT3_I1_F ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[9]_LUT3_I0_F_LUT3_I2_F ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[9]_LUT3_I0_F_LUT3_I2_F_LUT3_I2_F ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q_star_fu_242_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:75.15-75.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star_fu_242_p3[0] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q_star_fu_242_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:75.15-75.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star_fu_242_p3[10] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q_star_fu_242_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:75.15-75.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star_fu_242_p3[11] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q_star_fu_242_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:75.15-75.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star_fu_242_p3[12] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q_star_fu_242_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:75.15-75.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star_fu_242_p3[13] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q_star_fu_242_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:75.15-75.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star_fu_242_p3[14] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q_star_fu_242_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:75.15-75.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star_fu_242_p3[15] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q_star_fu_242_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:75.15-75.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star_fu_242_p3[16] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q_star_fu_242_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:75.15-75.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star_fu_242_p3[17] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q_star_fu_242_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:75.15-75.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star_fu_242_p3[18] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q_star_fu_242_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:75.15-75.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star_fu_242_p3[19] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q_star_fu_242_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:75.15-75.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star_fu_242_p3[1] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q_star_fu_242_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:75.15-75.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star_fu_242_p3[20] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q_star_fu_242_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:75.15-75.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star_fu_242_p3[21] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q_star_fu_242_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:75.15-75.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star_fu_242_p3[22] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q_star_fu_242_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:75.15-75.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star_fu_242_p3[23] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q_star_fu_242_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:75.15-75.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star_fu_242_p3[24] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q_star_fu_242_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:75.15-75.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star_fu_242_p3[25] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q_star_fu_242_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:75.15-75.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star_fu_242_p3[26] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q_star_fu_242_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:75.15-75.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star_fu_242_p3[27] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q_star_fu_242_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:75.15-75.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star_fu_242_p3[28] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q_star_fu_242_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:75.15-75.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star_fu_242_p3[2] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q_star_fu_242_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:75.15-75.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star_fu_242_p3[3] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q_star_fu_242_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:75.15-75.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star_fu_242_p3[4] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q_star_fu_242_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:75.15-75.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star_fu_242_p3[5] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q_star_fu_242_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:75.15-75.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star_fu_242_p3[6] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q_star_fu_242_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:75.15-75.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star_fu_242_p3[7] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q_star_fu_242_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:75.15-75.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star_fu_242_p3[8] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 q_star_fu_242_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:75.15-75.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star_fu_242_p3[9] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_1_fu_216_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:90.15-90.28" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_1_fu_216_p2[0] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_1_fu_216_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:90.15-90.28" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_1_fu_216_p2[10] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_1_fu_216_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:90.15-90.28" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_1_fu_216_p2[11] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_1_fu_216_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:90.15-90.28" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_1_fu_216_p2[12] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_1_fu_216_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:90.15-90.28" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_1_fu_216_p2[13] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_1_fu_216_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:90.15-90.28" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_1_fu_216_p2[14] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_1_fu_216_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:90.15-90.28" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_1_fu_216_p2[15] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_1_fu_216_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:90.15-90.28" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_1_fu_216_p2[16] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_1_fu_216_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:90.15-90.28" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_1_fu_216_p2[17] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_1_fu_216_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:90.15-90.28" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_1_fu_216_p2[18] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_1_fu_216_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:90.15-90.28" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_1_fu_216_p2[19] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_1_fu_216_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:90.15-90.28" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_1_fu_216_p2[1] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_1_fu_216_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:90.15-90.28" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_1_fu_216_p2[20] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_1_fu_216_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:90.15-90.28" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_1_fu_216_p2[21] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_1_fu_216_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:90.15-90.28" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_1_fu_216_p2[22] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_1_fu_216_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:90.15-90.28" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_1_fu_216_p2[23] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_1_fu_216_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:90.15-90.28" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_1_fu_216_p2[24] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_1_fu_216_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:90.15-90.28" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_1_fu_216_p2[25] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_1_fu_216_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:90.15-90.28" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_1_fu_216_p2[26] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_1_fu_216_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:90.15-90.28" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_1_fu_216_p2[27] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_1_fu_216_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:90.15-90.28" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_1_fu_216_p2[28] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_1_fu_216_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:90.15-90.28" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_1_fu_216_p2[29] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_1_fu_216_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:90.15-90.28" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_1_fu_216_p2[2] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_1_fu_216_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:90.15-90.28" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_1_fu_216_p2[30] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_1_fu_216_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:90.15-90.28" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_1_fu_216_p2[3] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_1_fu_216_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:90.15-90.28" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_1_fu_216_p2[4] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_1_fu_216_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:90.15-90.28" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_1_fu_216_p2[5] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_1_fu_216_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:90.15-90.28" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_1_fu_216_p2[6] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_1_fu_216_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:90.15-90.28" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_1_fu_216_p2[7] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_1_fu_216_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:90.15-90.28" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_1_fu_216_p2[8] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_1_fu_216_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:90.15-90.28" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_1_fu_216_p2[9] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_22_fu_64" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:71.14-71.24" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[0] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_22_fu_64" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:71.14-71.24" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[10] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[10]_DFFE_Q_D ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_22_fu_64" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:71.14-71.24" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[11] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[11]_DFFE_Q_D ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_22_fu_64" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:71.14-71.24" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[12] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[12]_DFFE_Q_D ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_22_fu_64" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:71.14-71.24" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[13] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[13]_DFFE_Q_D ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_22_fu_64" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:71.14-71.24" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[14] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[14]_DFFE_Q_D ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[14]_LUT2_I0_F ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_22_fu_64" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:71.14-71.24" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[15] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[15]_DFFE_Q_D ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_22_fu_64" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:71.14-71.24" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[16] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[16]_DFFE_Q_D ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_22_fu_64" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:71.14-71.24" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[17] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[17]_DFFE_Q_D ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_22_fu_64" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:71.14-71.24" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[18] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[18]_DFFE_Q_D ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_22_fu_64" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:71.14-71.24" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[19] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[19]_DFFE_Q_D ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_22_fu_64" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:71.14-71.24" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[1] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_22_fu_64" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:71.14-71.24" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[20] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[20]_DFFE_Q_D ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_22_fu_64" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:71.14-71.24" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[21] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[21]_DFFE_Q_D ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_22_fu_64" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:71.14-71.24" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[22] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[22]_DFFE_Q_D ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_22_fu_64" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:71.14-71.24" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[23] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[23]_DFFE_Q_D ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_22_fu_64" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:71.14-71.24" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[24] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[24]_DFFE_Q_D ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[24]_DFFE_Q_D_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[24]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[24]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[24]_DFFE_Q_D_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[24]_DFFE_Q_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[24]_DFFE_Q_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_22_fu_64" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:71.14-71.24" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[25] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[25]_DFFE_Q_D ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_22_fu_64" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:71.14-71.24" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[26] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[26]_DFFE_Q_D ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_22_fu_64" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:71.14-71.24" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[27] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[27]_DFFE_Q_D ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[27]_DFFE_Q_D_MUX2_LUT7_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[27]_DFFE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[27]_DFFE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[27]_DFFE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[27]_DFFE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[27]_DFFE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[27]_DFFE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[27]_DFFE_Q_D_MUX2_LUT7_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[27]_DFFE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[27]_DFFE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[27]_DFFE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[27]_DFFE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[27]_DFFE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[27]_DFFE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_22_fu_64" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:71.14-71.24" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[28] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_22_fu_64" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:71.14-71.24" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[29] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_22_fu_64" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:71.14-71.24" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[2] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_22_fu_64" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:71.14-71.24" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[30] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_22_fu_64" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:71.14-71.24" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[3] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_22_fu_64" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:71.14-71.24" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[4] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[4]_DFFE_Q_CE ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[4]_DFFE_Q_D ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_22_fu_64" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:71.14-71.24" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[5] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[5]_DFFE_Q_D ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_22_fu_64" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:71.14-71.24" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[6] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[6]_DFFE_Q_D ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_22_fu_64" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:71.14-71.24" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[7] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[7]_DFFE_Q_D ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_22_fu_64" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:71.14-71.24" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[8] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[8]_DFFE_Q_D ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_22_fu_64" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:71.14-71.24" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[9] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[9]_DFFE_Q_D ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_2_fu_221_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:89.15-89.28" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_2_fu_221_p2[0] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_2_fu_221_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:89.15-89.28" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_2_fu_221_p2[10] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_2_fu_221_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:89.15-89.28" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_2_fu_221_p2[11] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_2_fu_221_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:89.15-89.28" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_2_fu_221_p2[12] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_2_fu_221_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:89.15-89.28" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_2_fu_221_p2[13] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_2_fu_221_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:89.15-89.28" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_2_fu_221_p2[14] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_2_fu_221_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:89.15-89.28" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_2_fu_221_p2[15] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_2_fu_221_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:89.15-89.28" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_2_fu_221_p2[16] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_2_fu_221_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:89.15-89.28" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_2_fu_221_p2[17] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_2_fu_221_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:89.15-89.28" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_2_fu_221_p2[18] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_2_fu_221_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:89.15-89.28" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_2_fu_221_p2[19] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_2_fu_221_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:89.15-89.28" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_2_fu_221_p2[1] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_2_fu_221_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:89.15-89.28" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_2_fu_221_p2[20] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_2_fu_221_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:89.15-89.28" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_2_fu_221_p2[21] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_2_fu_221_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:89.15-89.28" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_2_fu_221_p2[22] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_2_fu_221_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:89.15-89.28" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_2_fu_221_p2[23] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_2_fu_221_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:89.15-89.28" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_2_fu_221_p2[24] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_2_fu_221_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:89.15-89.28" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_2_fu_221_p2[25] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_2_fu_221_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:89.15-89.28" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_2_fu_221_p2[26] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_2_fu_221_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:89.15-89.28" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_2_fu_221_p2[27] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_2_fu_221_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:89.15-89.28" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_2_fu_221_p2[28] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_2_fu_221_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:89.15-89.28" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_2_fu_221_p2[29] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_2_fu_221_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:89.15-89.28" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_2_fu_221_p2[2] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_2_fu_221_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:89.15-89.28" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_2_fu_221_p2[30] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_2_fu_221_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:89.15-89.28" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_2_fu_221_p2[3] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_2_fu_221_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:89.15-89.28" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_2_fu_221_p2[4] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_2_fu_221_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:89.15-89.28" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_2_fu_221_p2[5] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_2_fu_221_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:89.15-89.28" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_2_fu_221_p2[6] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_2_fu_221_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:89.15-89.28" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_2_fu_221_p2[7] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_2_fu_221_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:89.15-89.28" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_2_fu_221_p2[8] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_2_fu_221_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:89.15-89.28" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_2_fu_221_p2[9] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_5_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:34.16-34.23" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_5_out[0] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_5_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:34.16-34.23" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_5_out[10] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_5_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:34.16-34.23" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_5_out[11] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_5_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:34.16-34.23" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_5_out[12] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_5_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:34.16-34.23" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_5_out[13] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_5_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:34.16-34.23" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_5_out[14] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_5_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:34.16-34.23" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_5_out[15] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_5_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:34.16-34.23" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_5_out[16] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_5_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:34.16-34.23" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_5_out[17] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_5_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:34.16-34.23" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_5_out[18] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_5_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:34.16-34.23" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_5_out[19] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_5_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:34.16-34.23" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_5_out[1] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_5_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:34.16-34.23" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_5_out[20] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_5_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:34.16-34.23" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_5_out[21] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_5_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:34.16-34.23" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_5_out[22] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_5_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:34.16-34.23" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_5_out[23] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_5_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:34.16-34.23" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_5_out[24] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_5_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:34.16-34.23" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_5_out[25] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_5_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:34.16-34.23" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_5_out[26] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_5_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:34.16-34.23" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_5_out[27] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_5_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:34.16-34.23" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_5_out[28] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_5_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:34.16-34.23" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_5_out[29] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_5_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:34.16-34.23" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_5_out[2] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_5_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:34.16-34.23" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_5_out[30] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_5_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:34.16-34.23" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_5_out[3] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_5_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:34.16-34.23" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_5_out[4] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_5_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:34.16-34.23" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_5_out[5] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_5_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:34.16-34.23" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_5_out[6] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_5_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:34.16-34.23" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_5_out[7] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_5_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:34.16-34.23" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_5_out[8] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_5_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:34.16-34.23" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_5_out[9] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_fu_226_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:72.15-72.26" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_fu_226_p3[0] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_fu_226_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:72.15-72.26" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_fu_226_p3[10] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_fu_226_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:72.15-72.26" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_fu_226_p3[11] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_fu_226_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:72.15-72.26" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_fu_226_p3[12] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_fu_226_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:72.15-72.26" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_fu_226_p3[13] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_fu_226_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:72.15-72.26" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_fu_226_p3[14] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_fu_226_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:72.15-72.26" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_fu_226_p3[15] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_fu_226_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:72.15-72.26" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_fu_226_p3[16] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_fu_226_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:72.15-72.26" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_fu_226_p3[17] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_fu_226_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:72.15-72.26" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_fu_226_p3[18] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_fu_226_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:72.15-72.26" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_fu_226_p3[19] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_fu_226_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:72.15-72.26" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_fu_226_p3[1] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_fu_226_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:72.15-72.26" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_fu_226_p3[20] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_fu_226_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:72.15-72.26" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_fu_226_p3[21] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_fu_226_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:72.15-72.26" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_fu_226_p3[22] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_fu_226_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:72.15-72.26" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_fu_226_p3[23] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_fu_226_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:72.15-72.26" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_fu_226_p3[24] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_fu_226_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:72.15-72.26" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_fu_226_p3[25] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_fu_226_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:72.15-72.26" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_fu_226_p3[26] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_fu_226_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:72.15-72.26" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_fu_226_p3[27] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_fu_226_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:72.15-72.26" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_fu_226_p3[28] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_fu_226_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:72.15-72.26" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_fu_226_p3[29] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_fu_226_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:72.15-72.26" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_fu_226_p3[2] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_fu_226_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:72.15-72.26" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_fu_226_p3[30] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_fu_226_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:72.15-72.26" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_fu_226_p3[3] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_fu_226_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:72.15-72.26" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_fu_226_p3[4] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_fu_226_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:72.15-72.26" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_fu_226_p3[5] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_fu_226_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:72.15-72.26" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_fu_226_p3[6] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_fu_226_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:72.15-72.26" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_fu_226_p3[7] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_fu_226_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:72.15-72.26" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_fu_226_p3[8] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 s_fu_226_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:72.15-72.26" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_fu_226_p3[9] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 shl_ln106_1_fu_210_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:87.15-87.36" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_1_fu_210_p2[0] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 shl_ln106_1_fu_210_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:87.15-87.36" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_1_fu_210_p2[10] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 shl_ln106_1_fu_210_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:87.15-87.36" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_1_fu_210_p2[11] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 shl_ln106_1_fu_210_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:87.15-87.36" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_1_fu_210_p2[12] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 shl_ln106_1_fu_210_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:87.15-87.36" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_1_fu_210_p2[13] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 shl_ln106_1_fu_210_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:87.15-87.36" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_1_fu_210_p2[14] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 shl_ln106_1_fu_210_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:87.15-87.36" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_1_fu_210_p2[15] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 shl_ln106_1_fu_210_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:87.15-87.36" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_1_fu_210_p2[16] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 shl_ln106_1_fu_210_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:87.15-87.36" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_1_fu_210_p2[17] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 shl_ln106_1_fu_210_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:87.15-87.36" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_1_fu_210_p2[18] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 shl_ln106_1_fu_210_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:87.15-87.36" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_1_fu_210_p2[19] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 shl_ln106_1_fu_210_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:87.15-87.36" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_1_fu_210_p2[1] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 shl_ln106_1_fu_210_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:87.15-87.36" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_1_fu_210_p2[20] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 shl_ln106_1_fu_210_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:87.15-87.36" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_1_fu_210_p2[21] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 shl_ln106_1_fu_210_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:87.15-87.36" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_1_fu_210_p2[22] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 shl_ln106_1_fu_210_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:87.15-87.36" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_1_fu_210_p2[23] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 shl_ln106_1_fu_210_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:87.15-87.36" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_1_fu_210_p2[24] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 shl_ln106_1_fu_210_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:87.15-87.36" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_1_fu_210_p2[25] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 shl_ln106_1_fu_210_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:87.15-87.36" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_1_fu_210_p2[26] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 shl_ln106_1_fu_210_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:87.15-87.36" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_1_fu_210_p2[27] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 shl_ln106_1_fu_210_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:87.15-87.36" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_1_fu_210_p2[28] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 shl_ln106_1_fu_210_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:87.15-87.36" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_1_fu_210_p2[29] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 shl_ln106_1_fu_210_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:87.15-87.36" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_1_fu_210_p2[2] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 shl_ln106_1_fu_210_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:87.15-87.36" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_1_fu_210_p2[30] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 shl_ln106_1_fu_210_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:87.15-87.36" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_1_fu_210_p2[3] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 shl_ln106_1_fu_210_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:87.15-87.36" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_1_fu_210_p2[4] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 shl_ln106_1_fu_210_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:87.15-87.36" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_1_fu_210_p2[5] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 shl_ln106_1_fu_210_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:87.15-87.36" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_1_fu_210_p2[6] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 shl_ln106_1_fu_210_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:87.15-87.36" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_1_fu_210_p2[7] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 shl_ln106_1_fu_210_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:87.15-87.36" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_1_fu_210_p2[8] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 shl_ln106_1_fu_210_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:87.15-87.36" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_1_fu_210_p2[9] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 shl_ln106_reg_302" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:59.14-59.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[0] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[0]_DFFR_Q_D ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 shl_ln106_reg_302" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:59.14-59.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[10] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[10]_DFFR_Q_D ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[10]_DFFR_Q_D_LUT4_F_I2 ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[10]_DFFR_Q_D_LUT4_F_I3 ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 shl_ln106_reg_302" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:59.14-59.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[11] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[11]_DFFR_Q_D ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[11]_DFFR_Q_D_LUT3_F_I2 ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 shl_ln106_reg_302" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:59.14-59.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[12] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[12]_DFFR_Q_D ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[12]_DFFR_Q_D_LUT3_F_I2 ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[12]_DFFR_Q_D_LUT3_F_I2_LUT3_F_I2 ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[12]_DFFR_Q_D_LUT3_F_I2_LUT3_F_I2_LUT3_F_I1 ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 shl_ln106_reg_302" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:59.14-59.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[13] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[13]_DFFR_Q_D ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[13]_DFFR_Q_D_LUT3_F_I2 ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 shl_ln106_reg_302" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:59.14-59.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[14] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[14]_DFFR_Q_D ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[14]_DFFR_Q_D_LUT3_F_I2 ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[14]_DFFR_Q_D_LUT3_F_I2_LUT3_F_I1 ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[14]_DFFR_Q_D_LUT3_F_I2_LUT3_F_I1_LUT3_F_I2 ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 shl_ln106_reg_302" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:59.14-59.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_DFFR_Q_D ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_DFFR_Q_D_LUT3_F_I2 ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_DFFR_Q_D_LUT3_F_I2_LUT3_F_I1 ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_DFFR_Q_D_LUT3_F_I2_LUT3_F_I1_LUT3_F_I2 ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_DFFR_Q_D_LUT3_F_I2_LUT3_F_I2 ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_DFFR_Q_D_LUT3_F_I2_LUT3_F_I2_LUT3_F_I1 ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_DFFR_Q_D_LUT3_F_I2_LUT3_F_I2_LUT3_F_I1_LUT3_I1_F ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_DFFR_Q_D_LUT3_F_I2_LUT3_F_I2_LUT3_F_I2 ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_DFFR_Q_D_LUT3_F_I2_LUT3_F_I2_LUT3_F_I2_LUT3_I2_F ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_I1 ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_1_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_1_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:169.9-169.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_1_O ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:169.13-169.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_O ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT4_I2_F ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 shl_ln106_reg_302" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:59.14-59.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[16] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[16]_DFF_Q_D ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[16]_DFF_Q_D_LUT3_F_I2 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[16]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[16]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I1 ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 shl_ln106_reg_302" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:59.14-59.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_DFF_Q_D ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_DFF_Q_D_LUT3_F_I2 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I1 ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT2_I1_F ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_1_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_1_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_1_O ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0 ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0_LUT3_F_I2 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_LUT2_I1_F ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_LUT2_I1_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:169.9-169.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:169.13-169.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_O ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 shl_ln106_reg_302" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:59.14-59.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[18] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[18]_DFF_Q_D ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[18]_DFF_Q_D_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[18]_DFF_Q_D_MUX2_LUT5_O_I1 ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[18]_DFF_Q_D_MUX2_LUT5_O_S0 ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[18]_DFF_Q_D_MUX2_LUT5_O_S0_LUT3_F_I1 ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[18]_DFF_Q_D_MUX2_LUT5_O_S0_LUT3_F_I1_LUT3_F_I1 ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[18]_DFF_Q_D_MUX2_LUT5_O_S0_LUT3_F_I1_LUT3_F_I2 ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[18]_DFF_Q_D_MUX2_LUT5_O_S0_LUT3_F_I2 ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[18]_DFF_Q_D_MUX2_LUT5_O_S0_LUT3_F_I2_LUT3_F_I1 ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[18]_DFF_Q_D_MUX2_LUT5_O_S0_LUT3_F_I2_LUT3_F_I2 ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[18]_DFF_Q_D_MUX2_LUT5_O_S0_LUT3_F_I2_LUT3_I2_F ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 shl_ln106_reg_302" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:59.14-59.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[19] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[19]_DFF_Q_D ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[19]_DFF_Q_D_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[19]_DFF_Q_D_MUX2_LUT5_O_I1 ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[19]_DFF_Q_D_MUX2_LUT5_O_S0 ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[19]_DFF_Q_D_MUX2_LUT5_O_S0_LUT3_F_I2 ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[19]_DFF_Q_D_MUX2_LUT5_O_S0_LUT3_F_I2_LUT3_F_I2 ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 shl_ln106_reg_302" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:59.14-59.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[1] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[1]_DFFR_Q_D ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[1]_LUT3_I2_F ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[1]_MUX2_LUT5_S0_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[1]_MUX2_LUT5_S0_I1 ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 shl_ln106_reg_302" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:59.14-59.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[20] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[20]_DFF_Q_D ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[20]_DFF_Q_D_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[20]_DFF_Q_D_MUX2_LUT5_O_I1 ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[20]_DFF_Q_D_MUX2_LUT5_O_S0 ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[20]_DFF_Q_D_MUX2_LUT5_O_S0_LUT3_F_I1 ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[20]_DFF_Q_D_MUX2_LUT5_O_S0_LUT3_F_I2 ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[20]_DFF_Q_D_MUX2_LUT5_O_S0_LUT3_F_I2_LUT3_F_I1 ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 shl_ln106_reg_302" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:59.14-59.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[21] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[21]_DFF_Q_D ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[21]_DFF_Q_D_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[21]_DFF_Q_D_MUX2_LUT5_O_I1 ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 shl_ln106_reg_302" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:59.14-59.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[22] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[22]_DFF_Q_D ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[22]_DFF_Q_D_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[22]_DFF_Q_D_MUX2_LUT5_O_I1 ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 shl_ln106_reg_302" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:59.14-59.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[23] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[23]_DFF_Q_D ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[23]_DFF_Q_D_LUT3_F_I2 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[23]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0 ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[23]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I2 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[23]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I1 ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 shl_ln106_reg_302" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:59.14-59.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[24] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[24]_DFF_Q_D ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[24]_DFF_Q_D_LUT3_F_I2 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[24]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0 ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[24]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I2 ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[24]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_F_I2 ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[24]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_F_I3 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[24]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I1 ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[24]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_S0 ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 shl_ln106_reg_302" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:59.14-59.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[25] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[25]_DFF_Q_D ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[25]_DFF_Q_D_LUT4_F_I1 ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[25]_DFF_Q_D_LUT4_F_I2 ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[25]_DFF_Q_D_LUT4_F_I2_LUT4_F_I2 ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[25]_DFF_Q_D_LUT4_F_I2_LUT4_F_I2_LUT3_F_I1 ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[25]_DFF_Q_D_LUT4_F_I2_LUT4_F_I2_LUT3_F_I2 ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[25]_DFF_Q_D_LUT4_F_I2_LUT4_F_I3 ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[25]_DFF_Q_D_LUT4_F_I2_LUT4_F_I3_LUT3_F_I1 ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[25]_DFF_Q_D_LUT4_F_I2_LUT4_F_I3_LUT3_F_I2 ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 shl_ln106_reg_302" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:59.14-59.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_DFF_Q_D ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_DFF_Q_D_LUT3_F_I2 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0 ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I2 ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I2_LUT3_F_I1 ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I3 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I1 ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:169.9-169.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_1_O ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:169.13-169.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_O ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_F ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 shl_ln106_reg_302" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:59.14-59.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[27] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[27]_DFF_Q_D ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[27]_DFF_Q_D_MUX2_LUT5_O_I0 ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[27]_DFF_Q_D_MUX2_LUT5_O_I0_LUT4_F_I2 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[27]_DFF_Q_D_MUX2_LUT5_O_I0_LUT4_F_I2_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[27]_DFF_Q_D_MUX2_LUT5_O_I0_LUT4_F_I2_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[27]_DFF_Q_D_MUX2_LUT5_O_I1 ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 shl_ln106_reg_302" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:59.14-59.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[28] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[28]_DFF_Q_D ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[28]_DFF_Q_D_MUX2_LUT5_O_I0 ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[28]_DFF_Q_D_MUX2_LUT5_O_I0_LUT4_F_I2 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[28]_DFF_Q_D_MUX2_LUT5_O_I0_LUT4_F_I2_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[28]_DFF_Q_D_MUX2_LUT5_O_I0_LUT4_F_I2_MUX2_LUT5_O_I1 ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[28]_DFF_Q_D_MUX2_LUT5_O_I0_LUT4_F_I2_MUX2_LUT5_O_S0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[28]_DFF_Q_D_MUX2_LUT5_O_I1 ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 shl_ln106_reg_302" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:59.14-59.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[29] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[29]_DFF_Q_D ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[29]_DFF_Q_D_LUT3_F_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[29]_DFF_Q_D_LUT3_F_I1_MUX2_LUT5_O_I0 ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[29]_DFF_Q_D_LUT3_F_I1_MUX2_LUT5_O_I0_LUT4_F_I2 ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[29]_DFF_Q_D_LUT3_F_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT3_F_I1 ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[29]_DFF_Q_D_LUT3_F_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT3_F_I2 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[29]_DFF_Q_D_LUT3_F_I1_MUX2_LUT5_O_I1 ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[29]_DFF_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0 ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 shl_ln106_reg_302" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:59.14-59.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[2] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[2]_DFFR_Q_D ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 shl_ln106_reg_302" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:59.14-59.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[30] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[30]_DFF_Q_D ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[30]_DFF_Q_D_MUX2_LUT5_O_I0 ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[30]_DFF_Q_D_MUX2_LUT5_O_I0_LUT4_F_I2 ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[30]_DFF_Q_D_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_F_I2 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[30]_DFF_Q_D_MUX2_LUT5_O_I1 ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[30]_LUT2_I1_F ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 shl_ln106_reg_302" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:59.14-59.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[3] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[3]_DFFR_Q_D ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 shl_ln106_reg_302" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:59.14-59.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[4] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[4]_DFFR_Q_D ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[4]_DFFR_Q_D_LUT2_F_I1 ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 shl_ln106_reg_302" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:59.14-59.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[5] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[5]_DFFR_Q_D ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[5]_DFFR_Q_D_LUT2_F_I1 ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 shl_ln106_reg_302" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:59.14-59.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[6] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[6]_DFFR_Q_D ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[6]_DFFR_Q_D_LUT2_F_I1 ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[6]_DFFR_Q_D_LUT2_F_I1_LUT3_F_I2 ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[6]_DFFR_Q_D_LUT2_F_I1_LUT3_F_I2_LUT3_F_I1 ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[6]_DFFR_Q_D_LUT2_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I3_F ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[6]_DFFR_Q_D_LUT2_F_I1_LUT3_F_I2_LUT3_F_I2 ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[6]_DFFR_Q_D_LUT2_F_I1_LUT3_F_I2_LUT3_F_I2_LUT3_I1_F ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 shl_ln106_reg_302" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:59.14-59.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_DFFR_Q_D ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_DFFR_Q_D_LUT2_F_I1 ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_DFFR_Q_D_LUT2_F_I1_LUT3_F_I1 ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_DFFR_Q_D_LUT2_F_I1_LUT3_F_I1_LUT2_I1_F ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_DFFR_Q_D_LUT2_F_I1_LUT3_F_I2 ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:169.9-169.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_1_O ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:169.13-169.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_O ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_MUX2_LUT7_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_MUX2_LUT7_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_LUT2_I0_F ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_1_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_1_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:169.9-169.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_1_O ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:169.13-169.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_O ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 shl_ln106_reg_302" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:59.14-59.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[8] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[8]_DFFR_Q_D ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[8]_DFFR_Q_D_LUT3_F_I2 ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 shl_ln106_reg_302" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:59.14-59.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[9] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[9]_DFFR_Q_D ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[9]_DFFR_Q_D_LUT4_F_I3 ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[9]_DFFR_Q_D_LUT4_F_I3_LUT3_F_I1 ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[9]_DFFR_Q_D_LUT4_F_I3_LUT3_F_I1_LUT3_F_I1 ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[9]_DFFR_Q_D_LUT4_F_I3_LUT3_F_I1_LUT3_F_I2 ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[9]_DFFR_Q_D_LUT4_F_I3_LUT3_F_I2 ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[9]_DFFR_Q_D_LUT4_F_I3_LUT3_F_I2_LUT3_F_I1 ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[9]_DFFR_Q_D_LUT4_F_I3_LUT3_F_I2_LUT3_F_I2 ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 shl_ln110_reg_307" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:61.14-61.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[0] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 shl_ln110_reg_307" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:61.14-61.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[10] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[10]_DFFR_Q_D ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[10]_DFFR_Q_D_LUT4_F_I3 ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[10]_DFFR_Q_D_LUT4_F_I3_LUT3_F_I2 ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 shl_ln110_reg_307" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:61.14-61.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[11] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[11]_DFFR_Q_D ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[11]_DFFR_Q_D_LUT3_F_I2 ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 shl_ln110_reg_307" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:61.14-61.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[12] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[12]_DFFR_Q_D ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[12]_DFFR_Q_D_LUT3_F_I2 ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[12]_DFFR_Q_D_LUT3_F_I2_LUT3_F_I1 ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 shl_ln110_reg_307" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:61.14-61.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[13] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[13]_DFFR_Q_D ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[13]_DFFR_Q_D_LUT3_F_I2 ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[13]_DFFR_Q_D_LUT3_F_I2_LUT3_F_I1 ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 shl_ln110_reg_307" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:61.14-61.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_DFFR_Q_D ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_DFFR_Q_D_LUT3_F_I2 ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT2_I1_F ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_1_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_1_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:169.9-169.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_1_O ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:169.13-169.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_O ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 shl_ln110_reg_307" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:61.14-61.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[15] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[15]_DFFR_Q_D ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[15]_DFFR_Q_D_LUT3_F_I2 ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[15]_DFFR_Q_D_LUT3_F_I2_LUT3_F_I1 ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[15]_DFFR_Q_D_LUT3_F_I2_LUT3_F_I2 ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 shl_ln110_reg_307" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:61.14-61.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[16] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[16]_DFF_Q_D ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[16]_DFF_Q_D_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[16]_DFF_Q_D_MUX2_LUT5_O_I1 ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[16]_DFF_Q_D_MUX2_LUT5_O_S0 ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[16]_DFF_Q_D_MUX2_LUT5_O_S0_LUT3_F_I1 ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 shl_ln110_reg_307" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:61.14-61.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[17] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[17]_DFF_Q_D ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[17]_DFF_Q_D_LUT3_F_I2 ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[17]_DFF_Q_D_LUT3_F_I2_LUT4_F_I3 ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[17]_DFF_Q_D_LUT3_F_I2_LUT4_F_I3_LUT3_F_I2 ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 shl_ln110_reg_307" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:61.14-61.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[18] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[18]_DFF_Q_D ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[18]_DFF_Q_D_LUT3_F_I2 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[18]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[18]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I1 ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 shl_ln110_reg_307" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:61.14-61.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[19] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[19]_DFF_Q_D ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[19]_DFF_Q_D_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[19]_DFF_Q_D_MUX2_LUT5_O_I1 ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[19]_DFF_Q_D_MUX2_LUT5_O_S0 ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[19]_DFF_Q_D_MUX2_LUT5_O_S0_LUT3_F_I2 ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 shl_ln110_reg_307" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:61.14-61.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[1] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 shl_ln110_reg_307" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:61.14-61.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[20] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[20]_DFF_Q_D ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[20]_DFF_Q_D_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[20]_DFF_Q_D_MUX2_LUT5_O_I1 ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[20]_DFF_Q_D_MUX2_LUT5_O_S0 ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[20]_DFF_Q_D_MUX2_LUT5_O_S0_LUT3_F_I1 ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[20]_DFF_Q_D_MUX2_LUT5_O_S0_LUT3_F_I2 ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 shl_ln110_reg_307" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:61.14-61.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[21] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[21]_DFF_Q_D ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[21]_DFF_Q_D_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[21]_DFF_Q_D_MUX2_LUT5_O_I1 ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 shl_ln110_reg_307" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:61.14-61.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[22] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[22]_DFF_Q_D ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[22]_DFF_Q_D_LUT3_F_I2 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[22]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[22]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I1 ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[22]_LUT2_I1_F ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 shl_ln110_reg_307" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:61.14-61.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[23] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[23]_DFF_Q_D ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[23]_DFF_Q_D_LUT3_F_I2 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[23]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0 ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[23]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I2 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[23]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I1 ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[23]_LUT2_I1_F ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 shl_ln110_reg_307" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:61.14-61.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[24] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[24]_DFF_Q_D ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[24]_DFF_Q_D_LUT3_F_I2 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[24]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[24]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I1 ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[24]_LUT2_I1_F ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[24]_LUT4_I2_F ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 shl_ln110_reg_307" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:61.14-61.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[25] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[25]_DFF_Q_D ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[25]_DFF_Q_D_LUT3_F_I2 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[25]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0 ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[25]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I2 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[25]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I1 ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 shl_ln110_reg_307" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:61.14-61.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[26] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[26]_DFF_Q_D ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[26]_DFF_Q_D_LUT3_F_I2 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[26]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[26]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I1 ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[26]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_S0 ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 shl_ln110_reg_307" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:61.14-61.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[27] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[27]_DFF_Q_D ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[27]_DFF_Q_D_LUT3_F_I1 ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[27]_DFF_Q_D_LUT3_F_I1_LUT4_F_I1 ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[27]_DFF_Q_D_LUT3_F_I1_LUT4_F_I2 ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 shl_ln110_reg_307" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:61.14-61.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[28] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[28]_DFF_Q_D ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[28]_DFF_Q_D_LUT3_F_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[28]_DFF_Q_D_LUT3_F_I1_MUX2_LUT5_O_I0 ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[28]_DFF_Q_D_LUT3_F_I1_MUX2_LUT5_O_I0_LUT4_F_I2 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[28]_DFF_Q_D_LUT3_F_I1_MUX2_LUT5_O_I1 ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 shl_ln110_reg_307" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:61.14-61.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[29] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[29]_DFF_Q_D ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[29]_DFF_Q_D_LUT3_F_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[29]_DFF_Q_D_LUT3_F_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[29]_DFF_Q_D_LUT3_F_I1_MUX2_LUT5_O_I1 ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[29]_DFF_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0 ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 shl_ln110_reg_307" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:61.14-61.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[2] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[2]_DFFR_Q_D ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:169.9-169.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[2]_MUX2_LUT7_S0_1_O ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:169.13-169.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[2]_MUX2_LUT7_S0_O ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 shl_ln110_reg_307" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:61.14-61.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[30] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[30]_DFF_Q_D ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[30]_DFF_Q_D_LUT4_F_I1 ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[30]_DFF_Q_D_LUT4_F_I1_LUT4_F_I2 ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[30]_DFF_Q_D_LUT4_F_I1_LUT4_F_I3 ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[30]_DFF_Q_D_LUT4_F_I2 ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[30]_LUT2_I1_F ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 shl_ln110_reg_307" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:61.14-61.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_DFFR_Q_D ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_1_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_1_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_1_O ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_2_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_2_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_2_O ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_3_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_3_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_3_O ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_O ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 shl_ln110_reg_307" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:61.14-61.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[4] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[4]_DFFR_Q_D ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[4]_DFFR_Q_D_LUT2_F_I1 ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 shl_ln110_reg_307" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:61.14-61.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[5] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[5]_DFFR_Q_D ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 shl_ln110_reg_307" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:61.14-61.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[6] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[6]_DFFR_Q_D ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[6]_DFFR_Q_D_LUT2_F_I1 ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[6]_DFFR_Q_D_LUT2_F_I1_LUT3_F_I2 ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 shl_ln110_reg_307" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:61.14-61.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[7] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[7]_DFFR_Q_D ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[7]_DFFR_Q_D_LUT2_F_I1 ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[7]_DFFR_Q_D_LUT2_F_I1_LUT4_F_I2 ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[7]_DFFR_Q_D_LUT2_F_I1_LUT4_F_I2_LUT3_I2_F ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[7]_DFFR_Q_D_LUT2_F_I1_LUT4_F_I3 ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 shl_ln110_reg_307" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:61.14-61.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_DFFR_Q_D ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_DFFR_Q_D_LUT4_F_I3 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_DFFR_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_DFFR_Q_D_LUT4_F_I3_MUX2_LUT5_O_I1 ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:169.9-169.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_1_O ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:169.13-169.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_O ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_LUT2_I0_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_1_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_1_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:169.9-169.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_1_O ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:169.13-169.15" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_O ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 shl_ln110_reg_307" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:61.14-61.31" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[9] ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[9]_DFFR_Q_D ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[9]_DFFR_Q_D_LUT3_F_I2 ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[9]_DFFR_Q_D_LUT3_F_I2_LUT3_F_I1 ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[9]_DFFR_Q_D_LUT3_F_I2_LUT3_F_I1_LUT3_I2_F ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[9]_DFFR_Q_D_LUT3_F_I2_LUT3_F_I2 ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 sub_ln106_fu_136_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:83.14-83.33" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.sub_ln106_fu_136_p2[0] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 sub_ln106_fu_136_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:83.14-83.33" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.sub_ln106_fu_136_p2[1] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 sub_ln106_fu_136_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:83.14-83.33" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.sub_ln106_fu_136_p2[2] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 sub_ln106_fu_136_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:83.14-83.33" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.sub_ln106_fu_136_p2[3] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 sub_ln106_fu_136_p2" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:83.14-83.33" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.sub_ln106_fu_136_p2[4] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 tmp_fu_202_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:88.14-88.27" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 zext_ln106_fu_142_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:85.15-85.35" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln106_fu_142_p1[0] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 zext_ln106_fu_142_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:85.15-85.35" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln106_fu_142_p1[10] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 zext_ln106_fu_142_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:85.15-85.35" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln106_fu_142_p1[11] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 zext_ln106_fu_142_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:85.15-85.35" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln106_fu_142_p1[12] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 zext_ln106_fu_142_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:85.15-85.35" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln106_fu_142_p1[13] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 zext_ln106_fu_142_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:85.15-85.35" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln106_fu_142_p1[14] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 zext_ln106_fu_142_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:85.15-85.35" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln106_fu_142_p1[15] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 zext_ln106_fu_142_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:85.15-85.35" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln106_fu_142_p1[16] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 zext_ln106_fu_142_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:85.15-85.35" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln106_fu_142_p1[17] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 zext_ln106_fu_142_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:85.15-85.35" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln106_fu_142_p1[18] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 zext_ln106_fu_142_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:85.15-85.35" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln106_fu_142_p1[19] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 zext_ln106_fu_142_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:85.15-85.35" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln106_fu_142_p1[1] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 zext_ln106_fu_142_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:85.15-85.35" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln106_fu_142_p1[20] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 zext_ln106_fu_142_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:85.15-85.35" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln106_fu_142_p1[21] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 zext_ln106_fu_142_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:85.15-85.35" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln106_fu_142_p1[22] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 zext_ln106_fu_142_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:85.15-85.35" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln106_fu_142_p1[23] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 zext_ln106_fu_142_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:85.15-85.35" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln106_fu_142_p1[24] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 zext_ln106_fu_142_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:85.15-85.35" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln106_fu_142_p1[25] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 zext_ln106_fu_142_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:85.15-85.35" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln106_fu_142_p1[26] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 zext_ln106_fu_142_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:85.15-85.35" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln106_fu_142_p1[27] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 zext_ln106_fu_142_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:85.15-85.35" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln106_fu_142_p1[28] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 zext_ln106_fu_142_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:85.15-85.35" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln106_fu_142_p1[29] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 zext_ln106_fu_142_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:85.15-85.35" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln106_fu_142_p1[2] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 zext_ln106_fu_142_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:85.15-85.35" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln106_fu_142_p1[30] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 zext_ln106_fu_142_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:85.15-85.35" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln106_fu_142_p1[3] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 zext_ln106_fu_142_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:85.15-85.35" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln106_fu_142_p1[4] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 zext_ln106_fu_142_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:85.15-85.35" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln106_fu_142_p1[5] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 zext_ln106_fu_142_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:85.15-85.35" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln106_fu_142_p1[6] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 zext_ln106_fu_142_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:85.15-85.35" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln106_fu_142_p1[7] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 zext_ln106_fu_142_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:85.15-85.35" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln106_fu_142_p1[8] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 zext_ln106_fu_142_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:85.15-85.35" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln106_fu_142_p1[9] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 zext_ln90" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:33.15-33.24" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90[0] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 zext_ln90" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:33.15-33.24" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90[10] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 zext_ln90" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:33.15-33.24" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90[11] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 zext_ln90" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:33.15-33.24" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90[12] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 zext_ln90" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:33.15-33.24" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90[13] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 zext_ln90" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:33.15-33.24" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90[14] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 zext_ln90" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:33.15-33.24" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90[15] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 zext_ln90" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:33.15-33.24" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90[16] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 zext_ln90" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:33.15-33.24" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90[17] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 zext_ln90" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:33.15-33.24" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90[18] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 zext_ln90" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:33.15-33.24" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90[19] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 zext_ln90" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:33.15-33.24" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90[1] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 zext_ln90" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:33.15-33.24" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90[20] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 zext_ln90" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:33.15-33.24" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90[21] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 zext_ln90" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:33.15-33.24" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90[22] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 zext_ln90" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:33.15-33.24" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90[23] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 zext_ln90" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:33.15-33.24" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90[24] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 zext_ln90" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:33.15-33.24" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90[25] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 zext_ln90" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:33.15-33.24" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90[26] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 zext_ln90" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:33.15-33.24" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90[27] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 zext_ln90" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:33.15-33.24" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90[2] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 zext_ln90" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:33.15-33.24" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90[3] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 zext_ln90" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:33.15-33.24" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90[4] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 zext_ln90" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:33.15-33.24" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90[5] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 zext_ln90" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:33.15-33.24" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90[6] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 zext_ln90" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:33.15-33.24" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90[7] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 zext_ln90" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:33.15-33.24" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90[8] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 zext_ln90" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:33.15-33.24" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90[9] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 zext_ln90_cast_fu_103_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:73.15-73.39" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90_cast_fu_103_p1[0] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 zext_ln90_cast_fu_103_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:73.15-73.39" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90_cast_fu_103_p1[10] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 zext_ln90_cast_fu_103_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:73.15-73.39" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90_cast_fu_103_p1[11] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 zext_ln90_cast_fu_103_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:73.15-73.39" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90_cast_fu_103_p1[12] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 zext_ln90_cast_fu_103_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:73.15-73.39" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90_cast_fu_103_p1[13] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 zext_ln90_cast_fu_103_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:73.15-73.39" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90_cast_fu_103_p1[14] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 zext_ln90_cast_fu_103_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:73.15-73.39" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90_cast_fu_103_p1[15] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 zext_ln90_cast_fu_103_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:73.15-73.39" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90_cast_fu_103_p1[16] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 zext_ln90_cast_fu_103_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:73.15-73.39" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90_cast_fu_103_p1[17] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 zext_ln90_cast_fu_103_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:73.15-73.39" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90_cast_fu_103_p1[18] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 zext_ln90_cast_fu_103_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:73.15-73.39" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90_cast_fu_103_p1[19] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 zext_ln90_cast_fu_103_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:73.15-73.39" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90_cast_fu_103_p1[1] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 zext_ln90_cast_fu_103_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:73.15-73.39" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90_cast_fu_103_p1[20] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 zext_ln90_cast_fu_103_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:73.15-73.39" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90_cast_fu_103_p1[21] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 zext_ln90_cast_fu_103_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:73.15-73.39" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90_cast_fu_103_p1[22] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 zext_ln90_cast_fu_103_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:73.15-73.39" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90_cast_fu_103_p1[23] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 zext_ln90_cast_fu_103_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:73.15-73.39" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90_cast_fu_103_p1[24] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 zext_ln90_cast_fu_103_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:73.15-73.39" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90_cast_fu_103_p1[25] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 zext_ln90_cast_fu_103_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:73.15-73.39" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90_cast_fu_103_p1[26] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 zext_ln90_cast_fu_103_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:73.15-73.39" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90_cast_fu_103_p1[27] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 zext_ln90_cast_fu_103_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:73.15-73.39" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90_cast_fu_103_p1[28] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 zext_ln90_cast_fu_103_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:73.15-73.39" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90_cast_fu_103_p1[29] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 zext_ln90_cast_fu_103_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:73.15-73.39" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90_cast_fu_103_p1[2] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 zext_ln90_cast_fu_103_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:73.15-73.39" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90_cast_fu_103_p1[30] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 zext_ln90_cast_fu_103_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:73.15-73.39" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90_cast_fu_103_p1[3] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 zext_ln90_cast_fu_103_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:73.15-73.39" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90_cast_fu_103_p1[4] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 zext_ln90_cast_fu_103_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:73.15-73.39" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90_cast_fu_103_p1[5] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 zext_ln90_cast_fu_103_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:73.15-73.39" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90_cast_fu_103_p1[6] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 zext_ln90_cast_fu_103_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:73.15-73.39" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90_cast_fu_103_p1[7] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 zext_ln90_cast_fu_103_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:73.15-73.39" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90_cast_fu_103_p1[8] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 zext_ln90_cast_fu_103_p1" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:73.15-73.39" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90_cast_fu_103_p1[9] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_ap_start" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:43.9-43.66" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_ap_start ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_ap_start_reg" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:53.8-53.69" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_ap_start_reg ;
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_ap_start_reg_DFFRE_Q_CE ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_q_1_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:51.15-51.71" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_q_1_out[0] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_q_1_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:51.15-51.71" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_q_1_out[10] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_q_1_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:51.15-51.71" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_q_1_out[11] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_q_1_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:51.15-51.71" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_q_1_out[12] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_q_1_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:51.15-51.71" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_q_1_out[13] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_q_1_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:51.15-51.71" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_q_1_out[14] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_q_1_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:51.15-51.71" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_q_1_out[15] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_q_1_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:51.15-51.71" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_q_1_out[16] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_q_1_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:51.15-51.71" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_q_1_out[17] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_q_1_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:51.15-51.71" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_q_1_out[18] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_q_1_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:51.15-51.71" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_q_1_out[19] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_q_1_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:51.15-51.71" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_q_1_out[1] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_q_1_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:51.15-51.71" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_q_1_out[20] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_q_1_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:51.15-51.71" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_q_1_out[21] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_q_1_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:51.15-51.71" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_q_1_out[22] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_q_1_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:51.15-51.71" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_q_1_out[23] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_q_1_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:51.15-51.71" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_q_1_out[24] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_q_1_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:51.15-51.71" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_q_1_out[25] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_q_1_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:51.15-51.71" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_q_1_out[26] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_q_1_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:51.15-51.71" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_q_1_out[27] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_q_1_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:51.15-51.71" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_q_1_out[28] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_q_1_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:51.15-51.71" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_q_1_out[2] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_q_1_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:51.15-51.71" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_q_1_out[3] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_q_1_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:51.15-51.71" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_q_1_out[4] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_q_1_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:51.15-51.71" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_q_1_out[5] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_q_1_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:51.15-51.71" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_q_1_out[6] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_q_1_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:51.15-51.71" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_q_1_out[7] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_q_1_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:51.15-51.71" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_q_1_out[8] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_q_1_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:51.15-51.71" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_q_1_out[9] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_s_5_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:47.15-47.71" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_s_5_out[0] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_s_5_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:47.15-47.71" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_s_5_out[10] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_s_5_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:47.15-47.71" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_s_5_out[11] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_s_5_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:47.15-47.71" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_s_5_out[12] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_s_5_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:47.15-47.71" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_s_5_out[13] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_s_5_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:47.15-47.71" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_s_5_out[14] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_s_5_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:47.15-47.71" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_s_5_out[15] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_s_5_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:47.15-47.71" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_s_5_out[16] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_s_5_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:47.15-47.71" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_s_5_out[17] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_s_5_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:47.15-47.71" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_s_5_out[18] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_s_5_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:47.15-47.71" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_s_5_out[19] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_s_5_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:47.15-47.71" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_s_5_out[1] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_s_5_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:47.15-47.71" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_s_5_out[20] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_s_5_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:47.15-47.71" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_s_5_out[21] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_s_5_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:47.15-47.71" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_s_5_out[22] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_s_5_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:47.15-47.71" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_s_5_out[23] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_s_5_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:47.15-47.71" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_s_5_out[24] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_s_5_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:47.15-47.71" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_s_5_out[25] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_s_5_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:47.15-47.71" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_s_5_out[26] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_s_5_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:47.15-47.71" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_s_5_out[27] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_s_5_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:47.15-47.71" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_s_5_out[28] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_s_5_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:47.15-47.71" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_s_5_out[29] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_s_5_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:47.15-47.71" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_s_5_out[2] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_s_5_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:47.15-47.71" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_s_5_out[30] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_s_5_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:47.15-47.71" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_s_5_out[3] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_s_5_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:47.15-47.71" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_s_5_out[4] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_s_5_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:47.15-47.71" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_s_5_out[5] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_s_5_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:47.15-47.71" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_s_5_out[6] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_s_5_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:47.15-47.71" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_s_5_out[7] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_s_5_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:47.15-47.71" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_s_5_out[8] ;
  (* hdlname = "u_fxp_sqrt_top grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_s_5_out" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:47.15-47.71" *)
  wire \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_s_5_out[9] ;
  (* hdlname = "u_fxp_sqrt_top in_val" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:32.15-32.21" *)
  wire \u_fxp_sqrt_top.in_val[0] ;
  (* hdlname = "u_fxp_sqrt_top in_val" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:32.15-32.21" *)
  wire \u_fxp_sqrt_top.in_val[10] ;
  (* hdlname = "u_fxp_sqrt_top in_val" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:32.15-32.21" *)
  wire \u_fxp_sqrt_top.in_val[11] ;
  (* hdlname = "u_fxp_sqrt_top in_val" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:32.15-32.21" *)
  wire \u_fxp_sqrt_top.in_val[12] ;
  (* hdlname = "u_fxp_sqrt_top in_val" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:32.15-32.21" *)
  wire \u_fxp_sqrt_top.in_val[13] ;
  (* hdlname = "u_fxp_sqrt_top in_val" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:32.15-32.21" *)
  wire \u_fxp_sqrt_top.in_val[14] ;
  (* hdlname = "u_fxp_sqrt_top in_val" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:32.15-32.21" *)
  wire \u_fxp_sqrt_top.in_val[15] ;
  (* hdlname = "u_fxp_sqrt_top in_val" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:32.15-32.21" *)
  wire \u_fxp_sqrt_top.in_val[16] ;
  (* hdlname = "u_fxp_sqrt_top in_val" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:32.15-32.21" *)
  wire \u_fxp_sqrt_top.in_val[17] ;
  (* hdlname = "u_fxp_sqrt_top in_val" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:32.15-32.21" *)
  wire \u_fxp_sqrt_top.in_val[18] ;
  (* hdlname = "u_fxp_sqrt_top in_val" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:32.15-32.21" *)
  wire \u_fxp_sqrt_top.in_val[19] ;
  (* hdlname = "u_fxp_sqrt_top in_val" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:32.15-32.21" *)
  wire \u_fxp_sqrt_top.in_val[1] ;
  (* hdlname = "u_fxp_sqrt_top in_val" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:32.15-32.21" *)
  wire \u_fxp_sqrt_top.in_val[20] ;
  (* hdlname = "u_fxp_sqrt_top in_val" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:32.15-32.21" *)
  wire \u_fxp_sqrt_top.in_val[21] ;
  (* hdlname = "u_fxp_sqrt_top in_val" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:32.15-32.21" *)
  wire \u_fxp_sqrt_top.in_val[22] ;
  (* hdlname = "u_fxp_sqrt_top in_val" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:32.15-32.21" *)
  wire \u_fxp_sqrt_top.in_val[23] ;
  (* hdlname = "u_fxp_sqrt_top in_val" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:32.15-32.21" *)
  wire \u_fxp_sqrt_top.in_val[2] ;
  (* hdlname = "u_fxp_sqrt_top in_val" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:32.15-32.21" *)
  wire \u_fxp_sqrt_top.in_val[3] ;
  (* hdlname = "u_fxp_sqrt_top in_val" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:32.15-32.21" *)
  wire \u_fxp_sqrt_top.in_val[4] ;
  (* hdlname = "u_fxp_sqrt_top in_val" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:32.15-32.21" *)
  wire \u_fxp_sqrt_top.in_val[5] ;
  (* hdlname = "u_fxp_sqrt_top in_val" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:32.15-32.21" *)
  wire \u_fxp_sqrt_top.in_val[6] ;
  (* hdlname = "u_fxp_sqrt_top in_val" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:32.15-32.21" *)
  wire \u_fxp_sqrt_top.in_val[7] ;
  (* hdlname = "u_fxp_sqrt_top in_val" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:32.15-32.21" *)
  wire \u_fxp_sqrt_top.in_val[8] ;
  (* hdlname = "u_fxp_sqrt_top in_val" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:32.15-32.21" *)
  wire \u_fxp_sqrt_top.in_val[9] ;
  (* hdlname = "u_fxp_sqrt_top p_v_loc_fu_44" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:56.14-56.27" *)
  wire \u_fxp_sqrt_top.p_v_loc_fu_44[0] ;
  (* hdlname = "u_fxp_sqrt_top p_v_loc_fu_44" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:56.14-56.27" *)
  wire \u_fxp_sqrt_top.p_v_loc_fu_44[10] ;
  wire \u_fxp_sqrt_top.p_v_loc_fu_44[10]_LUT2_I0_F ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.p_v_loc_fu_44[10]_LUT2_I0_F_MUX2_LUT5_S0_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.p_v_loc_fu_44[10]_LUT2_I0_F_MUX2_LUT5_S0_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_fxp_sqrt_top.p_v_loc_fu_44[10]_LUT2_I0_F_MUX2_LUT5_S0_O ;
  (* hdlname = "u_fxp_sqrt_top p_v_loc_fu_44" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:56.14-56.27" *)
  wire \u_fxp_sqrt_top.p_v_loc_fu_44[11] ;
  (* hdlname = "u_fxp_sqrt_top p_v_loc_fu_44" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:56.14-56.27" *)
  wire \u_fxp_sqrt_top.p_v_loc_fu_44[12] ;
  (* hdlname = "u_fxp_sqrt_top p_v_loc_fu_44" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:56.14-56.27" *)
  wire \u_fxp_sqrt_top.p_v_loc_fu_44[13] ;
  (* hdlname = "u_fxp_sqrt_top p_v_loc_fu_44" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:56.14-56.27" *)
  wire \u_fxp_sqrt_top.p_v_loc_fu_44[14] ;
  (* hdlname = "u_fxp_sqrt_top p_v_loc_fu_44" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:56.14-56.27" *)
  wire \u_fxp_sqrt_top.p_v_loc_fu_44[15] ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.p_v_loc_fu_44[15]_LUT4_I0_F ;
  (* hdlname = "u_fxp_sqrt_top p_v_loc_fu_44" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:56.14-56.27" *)
  wire \u_fxp_sqrt_top.p_v_loc_fu_44[16] ;
  (* hdlname = "u_fxp_sqrt_top p_v_loc_fu_44" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:56.14-56.27" *)
  wire \u_fxp_sqrt_top.p_v_loc_fu_44[17] ;
  (* hdlname = "u_fxp_sqrt_top p_v_loc_fu_44" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:56.14-56.27" *)
  wire \u_fxp_sqrt_top.p_v_loc_fu_44[18] ;
  (* hdlname = "u_fxp_sqrt_top p_v_loc_fu_44" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:56.14-56.27" *)
  wire \u_fxp_sqrt_top.p_v_loc_fu_44[19] ;
  wire \u_fxp_sqrt_top.p_v_loc_fu_44[19]_LUT4_I0_1_F ;
  (* hdlname = "u_fxp_sqrt_top p_v_loc_fu_44" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:56.14-56.27" *)
  wire \u_fxp_sqrt_top.p_v_loc_fu_44[1] ;
  (* hdlname = "u_fxp_sqrt_top p_v_loc_fu_44" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:56.14-56.27" *)
  wire \u_fxp_sqrt_top.p_v_loc_fu_44[20] ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.p_v_loc_fu_44[20]_LUT4_I0_F ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.p_v_loc_fu_44[20]_LUT4_I0_F_MUX2_LUT5_I1_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_fxp_sqrt_top.p_v_loc_fu_44[20]_LUT4_I0_F_MUX2_LUT5_I1_O ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_fxp_sqrt_top.p_v_loc_fu_44[20]_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.p_v_loc_fu_44[20]_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.p_v_loc_fu_44[20]_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \u_fxp_sqrt_top.p_v_loc_fu_44[20]_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \u_fxp_sqrt_top.p_v_loc_fu_44[20]_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT7_I1_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_fxp_sqrt_top.p_v_loc_fu_44[20]_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT7_I1_I0_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.p_v_loc_fu_44[20]_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT7_I1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.p_v_loc_fu_44[20]_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT7_I1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_fxp_sqrt_top.p_v_loc_fu_44[20]_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT7_I1_I0_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.p_v_loc_fu_44[20]_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT7_I1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.p_v_loc_fu_44[20]_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT7_I1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  wire \u_fxp_sqrt_top.p_v_loc_fu_44[20]_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT7_I1_O ;
  wire \u_fxp_sqrt_top.p_v_loc_fu_44[20]_LUT4_I1_F ;
  (* hdlname = "u_fxp_sqrt_top p_v_loc_fu_44" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:56.14-56.27" *)
  wire \u_fxp_sqrt_top.p_v_loc_fu_44[21] ;
  (* hdlname = "u_fxp_sqrt_top p_v_loc_fu_44" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:56.14-56.27" *)
  wire \u_fxp_sqrt_top.p_v_loc_fu_44[22] ;
  (* hdlname = "u_fxp_sqrt_top p_v_loc_fu_44" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:56.14-56.27" *)
  wire \u_fxp_sqrt_top.p_v_loc_fu_44[23] ;
  (* hdlname = "u_fxp_sqrt_top p_v_loc_fu_44" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:56.14-56.27" *)
  wire \u_fxp_sqrt_top.p_v_loc_fu_44[24] ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.p_v_loc_fu_44[24]_LUT4_I0_F ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.p_v_loc_fu_44[24]_LUT4_I0_F_MUX2_LUT5_I1_I0 ;
  (* hdlname = "u_fxp_sqrt_top p_v_loc_fu_44" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:56.14-56.27" *)
  wire \u_fxp_sqrt_top.p_v_loc_fu_44[25] ;
  (* hdlname = "u_fxp_sqrt_top p_v_loc_fu_44" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:56.14-56.27" *)
  wire \u_fxp_sqrt_top.p_v_loc_fu_44[26] ;
  (* hdlname = "u_fxp_sqrt_top p_v_loc_fu_44" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:56.14-56.27" *)
  wire \u_fxp_sqrt_top.p_v_loc_fu_44[27] ;
  (* hdlname = "u_fxp_sqrt_top p_v_loc_fu_44" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:56.14-56.27" *)
  wire \u_fxp_sqrt_top.p_v_loc_fu_44[2] ;
  (* hdlname = "u_fxp_sqrt_top p_v_loc_fu_44" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:56.14-56.27" *)
  wire \u_fxp_sqrt_top.p_v_loc_fu_44[3] ;
  (* hdlname = "u_fxp_sqrt_top p_v_loc_fu_44" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:56.14-56.27" *)
  wire \u_fxp_sqrt_top.p_v_loc_fu_44[4] ;
  (* hdlname = "u_fxp_sqrt_top p_v_loc_fu_44" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:56.14-56.27" *)
  wire \u_fxp_sqrt_top.p_v_loc_fu_44[5] ;
  wire \u_fxp_sqrt_top.p_v_loc_fu_44[5]_LUT4_I0_F ;
  (* hdlname = "u_fxp_sqrt_top p_v_loc_fu_44" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:56.14-56.27" *)
  wire \u_fxp_sqrt_top.p_v_loc_fu_44[6] ;
  (* hdlname = "u_fxp_sqrt_top p_v_loc_fu_44" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:56.14-56.27" *)
  wire \u_fxp_sqrt_top.p_v_loc_fu_44[7] ;
  wire \u_fxp_sqrt_top.p_v_loc_fu_44[7]_LUT3_I0_F ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.p_v_loc_fu_44[7]_LUT4_I2_F ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.p_v_loc_fu_44[7]_LUT4_I2_F_MUX2_LUT5_I1_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_fxp_sqrt_top.p_v_loc_fu_44[7]_LUT4_I2_F_MUX2_LUT5_I1_O ;
  wire \u_fxp_sqrt_top.p_v_loc_fu_44[7]_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.p_v_loc_fu_44[7]_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT5_S0_I0 ;
  (* hdlname = "u_fxp_sqrt_top p_v_loc_fu_44" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:56.14-56.27" *)
  wire \u_fxp_sqrt_top.p_v_loc_fu_44[8] ;
  (* hdlname = "u_fxp_sqrt_top p_v_loc_fu_44" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:56.14-56.27" *)
  wire \u_fxp_sqrt_top.p_v_loc_fu_44[9] ;
  (* hdlname = "u_fxp_sqrt_top q_1_loc_fu_40" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:57.14-57.27" *)
  wire \u_fxp_sqrt_top.q_1_loc_fu_40[0] ;
  (* hdlname = "u_fxp_sqrt_top q_1_loc_fu_40" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:57.14-57.27" *)
  wire \u_fxp_sqrt_top.q_1_loc_fu_40[10] ;
  (* hdlname = "u_fxp_sqrt_top q_1_loc_fu_40" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:57.14-57.27" *)
  wire \u_fxp_sqrt_top.q_1_loc_fu_40[11] ;
  (* hdlname = "u_fxp_sqrt_top q_1_loc_fu_40" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:57.14-57.27" *)
  wire \u_fxp_sqrt_top.q_1_loc_fu_40[12] ;
  (* hdlname = "u_fxp_sqrt_top q_1_loc_fu_40" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:57.14-57.27" *)
  wire \u_fxp_sqrt_top.q_1_loc_fu_40[13] ;
  (* hdlname = "u_fxp_sqrt_top q_1_loc_fu_40" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:57.14-57.27" *)
  wire \u_fxp_sqrt_top.q_1_loc_fu_40[14] ;
  (* hdlname = "u_fxp_sqrt_top q_1_loc_fu_40" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:57.14-57.27" *)
  wire \u_fxp_sqrt_top.q_1_loc_fu_40[15] ;
  (* hdlname = "u_fxp_sqrt_top q_1_loc_fu_40" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:57.14-57.27" *)
  wire \u_fxp_sqrt_top.q_1_loc_fu_40[16] ;
  (* hdlname = "u_fxp_sqrt_top q_1_loc_fu_40" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:57.14-57.27" *)
  wire \u_fxp_sqrt_top.q_1_loc_fu_40[17] ;
  (* hdlname = "u_fxp_sqrt_top q_1_loc_fu_40" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:57.14-57.27" *)
  wire \u_fxp_sqrt_top.q_1_loc_fu_40[18] ;
  (* hdlname = "u_fxp_sqrt_top q_1_loc_fu_40" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:57.14-57.27" *)
  wire \u_fxp_sqrt_top.q_1_loc_fu_40[19] ;
  (* hdlname = "u_fxp_sqrt_top q_1_loc_fu_40" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:57.14-57.27" *)
  wire \u_fxp_sqrt_top.q_1_loc_fu_40[1] ;
  (* hdlname = "u_fxp_sqrt_top q_1_loc_fu_40" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:57.14-57.27" *)
  wire \u_fxp_sqrt_top.q_1_loc_fu_40[20] ;
  (* hdlname = "u_fxp_sqrt_top q_1_loc_fu_40" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:57.14-57.27" *)
  wire \u_fxp_sqrt_top.q_1_loc_fu_40[21] ;
  (* hdlname = "u_fxp_sqrt_top q_1_loc_fu_40" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:57.14-57.27" *)
  wire \u_fxp_sqrt_top.q_1_loc_fu_40[22] ;
  (* hdlname = "u_fxp_sqrt_top q_1_loc_fu_40" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:57.14-57.27" *)
  wire \u_fxp_sqrt_top.q_1_loc_fu_40[23] ;
  (* hdlname = "u_fxp_sqrt_top q_1_loc_fu_40" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:57.14-57.27" *)
  wire \u_fxp_sqrt_top.q_1_loc_fu_40[24] ;
  (* hdlname = "u_fxp_sqrt_top q_1_loc_fu_40" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:57.14-57.27" *)
  wire \u_fxp_sqrt_top.q_1_loc_fu_40[25] ;
  (* hdlname = "u_fxp_sqrt_top q_1_loc_fu_40" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:57.14-57.27" *)
  wire \u_fxp_sqrt_top.q_1_loc_fu_40[26] ;
  (* hdlname = "u_fxp_sqrt_top q_1_loc_fu_40" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:57.14-57.27" *)
  wire \u_fxp_sqrt_top.q_1_loc_fu_40[27] ;
  (* hdlname = "u_fxp_sqrt_top q_1_loc_fu_40" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:57.14-57.27" *)
  wire \u_fxp_sqrt_top.q_1_loc_fu_40[28] ;
  (* hdlname = "u_fxp_sqrt_top q_1_loc_fu_40" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:57.14-57.27" *)
  wire \u_fxp_sqrt_top.q_1_loc_fu_40[2] ;
  (* hdlname = "u_fxp_sqrt_top q_1_loc_fu_40" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:57.14-57.27" *)
  wire \u_fxp_sqrt_top.q_1_loc_fu_40[3] ;
  (* hdlname = "u_fxp_sqrt_top q_1_loc_fu_40" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:57.14-57.27" *)
  wire \u_fxp_sqrt_top.q_1_loc_fu_40[4] ;
  (* hdlname = "u_fxp_sqrt_top q_1_loc_fu_40" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:57.14-57.27" *)
  wire \u_fxp_sqrt_top.q_1_loc_fu_40[5] ;
  (* hdlname = "u_fxp_sqrt_top q_1_loc_fu_40" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:57.14-57.27" *)
  wire \u_fxp_sqrt_top.q_1_loc_fu_40[6] ;
  (* hdlname = "u_fxp_sqrt_top q_1_loc_fu_40" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:57.14-57.27" *)
  wire \u_fxp_sqrt_top.q_1_loc_fu_40[7] ;
  (* hdlname = "u_fxp_sqrt_top q_1_loc_fu_40" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:57.14-57.27" *)
  wire \u_fxp_sqrt_top.q_1_loc_fu_40[8] ;
  (* hdlname = "u_fxp_sqrt_top q_1_loc_fu_40" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:57.14-57.27" *)
  wire \u_fxp_sqrt_top.q_1_loc_fu_40[9] ;
  (* hdlname = "u_fxp_sqrt_top s_1_fu_66_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:41.15-41.27" *)
  wire \u_fxp_sqrt_top.s_1_fu_66_p3[0] ;
  (* hdlname = "u_fxp_sqrt_top s_1_fu_66_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:41.15-41.27" *)
  wire \u_fxp_sqrt_top.s_1_fu_66_p3[10] ;
  (* hdlname = "u_fxp_sqrt_top s_1_fu_66_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:41.15-41.27" *)
  wire \u_fxp_sqrt_top.s_1_fu_66_p3[11] ;
  (* hdlname = "u_fxp_sqrt_top s_1_fu_66_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:41.15-41.27" *)
  wire \u_fxp_sqrt_top.s_1_fu_66_p3[12] ;
  (* hdlname = "u_fxp_sqrt_top s_1_fu_66_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:41.15-41.27" *)
  wire \u_fxp_sqrt_top.s_1_fu_66_p3[13] ;
  (* hdlname = "u_fxp_sqrt_top s_1_fu_66_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:41.15-41.27" *)
  wire \u_fxp_sqrt_top.s_1_fu_66_p3[14] ;
  (* hdlname = "u_fxp_sqrt_top s_1_fu_66_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:41.15-41.27" *)
  wire \u_fxp_sqrt_top.s_1_fu_66_p3[15] ;
  (* hdlname = "u_fxp_sqrt_top s_1_fu_66_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:41.15-41.27" *)
  wire \u_fxp_sqrt_top.s_1_fu_66_p3[16] ;
  (* hdlname = "u_fxp_sqrt_top s_1_fu_66_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:41.15-41.27" *)
  wire \u_fxp_sqrt_top.s_1_fu_66_p3[17] ;
  (* hdlname = "u_fxp_sqrt_top s_1_fu_66_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:41.15-41.27" *)
  wire \u_fxp_sqrt_top.s_1_fu_66_p3[18] ;
  (* hdlname = "u_fxp_sqrt_top s_1_fu_66_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:41.15-41.27" *)
  wire \u_fxp_sqrt_top.s_1_fu_66_p3[19] ;
  (* hdlname = "u_fxp_sqrt_top s_1_fu_66_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:41.15-41.27" *)
  wire \u_fxp_sqrt_top.s_1_fu_66_p3[1] ;
  (* hdlname = "u_fxp_sqrt_top s_1_fu_66_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:41.15-41.27" *)
  wire \u_fxp_sqrt_top.s_1_fu_66_p3[20] ;
  (* hdlname = "u_fxp_sqrt_top s_1_fu_66_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:41.15-41.27" *)
  wire \u_fxp_sqrt_top.s_1_fu_66_p3[21] ;
  (* hdlname = "u_fxp_sqrt_top s_1_fu_66_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:41.15-41.27" *)
  wire \u_fxp_sqrt_top.s_1_fu_66_p3[22] ;
  (* hdlname = "u_fxp_sqrt_top s_1_fu_66_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:41.15-41.27" *)
  wire \u_fxp_sqrt_top.s_1_fu_66_p3[23] ;
  (* hdlname = "u_fxp_sqrt_top s_1_fu_66_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:41.15-41.27" *)
  wire \u_fxp_sqrt_top.s_1_fu_66_p3[24] ;
  (* hdlname = "u_fxp_sqrt_top s_1_fu_66_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:41.15-41.27" *)
  wire \u_fxp_sqrt_top.s_1_fu_66_p3[25] ;
  (* hdlname = "u_fxp_sqrt_top s_1_fu_66_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:41.15-41.27" *)
  wire \u_fxp_sqrt_top.s_1_fu_66_p3[26] ;
  (* hdlname = "u_fxp_sqrt_top s_1_fu_66_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:41.15-41.27" *)
  wire \u_fxp_sqrt_top.s_1_fu_66_p3[27] ;
  (* hdlname = "u_fxp_sqrt_top s_1_fu_66_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:41.15-41.27" *)
  wire \u_fxp_sqrt_top.s_1_fu_66_p3[2] ;
  (* hdlname = "u_fxp_sqrt_top s_1_fu_66_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:41.15-41.27" *)
  wire \u_fxp_sqrt_top.s_1_fu_66_p3[3] ;
  (* hdlname = "u_fxp_sqrt_top s_1_fu_66_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:41.15-41.27" *)
  wire \u_fxp_sqrt_top.s_1_fu_66_p3[4] ;
  (* hdlname = "u_fxp_sqrt_top s_1_fu_66_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:41.15-41.27" *)
  wire \u_fxp_sqrt_top.s_1_fu_66_p3[5] ;
  (* hdlname = "u_fxp_sqrt_top s_1_fu_66_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:41.15-41.27" *)
  wire \u_fxp_sqrt_top.s_1_fu_66_p3[6] ;
  (* hdlname = "u_fxp_sqrt_top s_1_fu_66_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:41.15-41.27" *)
  wire \u_fxp_sqrt_top.s_1_fu_66_p3[7] ;
  (* hdlname = "u_fxp_sqrt_top s_1_fu_66_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:41.15-41.27" *)
  wire \u_fxp_sqrt_top.s_1_fu_66_p3[8] ;
  (* hdlname = "u_fxp_sqrt_top s_1_fu_66_p3" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:41.15-41.27" *)
  wire \u_fxp_sqrt_top.s_1_fu_66_p3[9] ;
  (* hdlname = "u_fxp_sqrt_top s_1_reg_132" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:42.14-42.25" *)
  wire \u_fxp_sqrt_top.s_1_reg_132[0] ;
  (* hdlname = "u_fxp_sqrt_top s_1_reg_132" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:42.14-42.25" *)
  wire \u_fxp_sqrt_top.s_1_reg_132[10] ;
  (* hdlname = "u_fxp_sqrt_top s_1_reg_132" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:42.14-42.25" *)
  wire \u_fxp_sqrt_top.s_1_reg_132[11] ;
  (* hdlname = "u_fxp_sqrt_top s_1_reg_132" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:42.14-42.25" *)
  wire \u_fxp_sqrt_top.s_1_reg_132[12] ;
  (* hdlname = "u_fxp_sqrt_top s_1_reg_132" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:42.14-42.25" *)
  wire \u_fxp_sqrt_top.s_1_reg_132[13] ;
  (* hdlname = "u_fxp_sqrt_top s_1_reg_132" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:42.14-42.25" *)
  wire \u_fxp_sqrt_top.s_1_reg_132[14] ;
  (* hdlname = "u_fxp_sqrt_top s_1_reg_132" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:42.14-42.25" *)
  wire \u_fxp_sqrt_top.s_1_reg_132[15] ;
  (* hdlname = "u_fxp_sqrt_top s_1_reg_132" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:42.14-42.25" *)
  wire \u_fxp_sqrt_top.s_1_reg_132[16] ;
  (* hdlname = "u_fxp_sqrt_top s_1_reg_132" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:42.14-42.25" *)
  wire \u_fxp_sqrt_top.s_1_reg_132[17] ;
  (* hdlname = "u_fxp_sqrt_top s_1_reg_132" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:42.14-42.25" *)
  wire \u_fxp_sqrt_top.s_1_reg_132[18] ;
  (* hdlname = "u_fxp_sqrt_top s_1_reg_132" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:42.14-42.25" *)
  wire \u_fxp_sqrt_top.s_1_reg_132[19] ;
  (* hdlname = "u_fxp_sqrt_top s_1_reg_132" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:42.14-42.25" *)
  wire \u_fxp_sqrt_top.s_1_reg_132[1] ;
  (* hdlname = "u_fxp_sqrt_top s_1_reg_132" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:42.14-42.25" *)
  wire \u_fxp_sqrt_top.s_1_reg_132[20] ;
  (* hdlname = "u_fxp_sqrt_top s_1_reg_132" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:42.14-42.25" *)
  wire \u_fxp_sqrt_top.s_1_reg_132[21] ;
  (* hdlname = "u_fxp_sqrt_top s_1_reg_132" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:42.14-42.25" *)
  wire \u_fxp_sqrt_top.s_1_reg_132[22] ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.s_1_reg_132[22]_LUT2_I0_F ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.s_1_reg_132[22]_LUT4_I1_F ;
  wire \u_fxp_sqrt_top.s_1_reg_132[22]_LUT4_I1_I3 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.s_1_reg_132[22]_LUT4_I1_I3_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.s_1_reg_132[22]_LUT4_I1_I3_MUX2_LUT5_O_I1 ;
  wire \u_fxp_sqrt_top.s_1_reg_132[22]_LUT4_I1_I3_MUX2_LUT5_O_S0 ;
  wire \u_fxp_sqrt_top.s_1_reg_132[22]_LUT4_I1_I3_MUX2_LUT5_O_S0_LUT4_F_I2 ;
  (* hdlname = "u_fxp_sqrt_top s_1_reg_132" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:42.14-42.25" *)
  wire \u_fxp_sqrt_top.s_1_reg_132[23] ;
  (* hdlname = "u_fxp_sqrt_top s_1_reg_132" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:42.14-42.25" *)
  wire \u_fxp_sqrt_top.s_1_reg_132[24] ;
  (* hdlname = "u_fxp_sqrt_top s_1_reg_132" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:42.14-42.25" *)
  wire \u_fxp_sqrt_top.s_1_reg_132[25] ;
  (* hdlname = "u_fxp_sqrt_top s_1_reg_132" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:42.14-42.25" *)
  wire \u_fxp_sqrt_top.s_1_reg_132[26] ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_1_F ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_F ;
  wire \u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:169.9-169.11" *)
  wire \u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:169.13-169.15" *)
  wire \u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* hdlname = "u_fxp_sqrt_top s_1_reg_132" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:42.14-42.25" *)
  wire \u_fxp_sqrt_top.s_1_reg_132[27] ;
  (* hdlname = "u_fxp_sqrt_top s_1_reg_132" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:42.14-42.25" *)
  wire \u_fxp_sqrt_top.s_1_reg_132[2] ;
  (* hdlname = "u_fxp_sqrt_top s_1_reg_132" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:42.14-42.25" *)
  wire \u_fxp_sqrt_top.s_1_reg_132[3] ;
  (* hdlname = "u_fxp_sqrt_top s_1_reg_132" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:42.14-42.25" *)
  wire \u_fxp_sqrt_top.s_1_reg_132[4] ;
  (* hdlname = "u_fxp_sqrt_top s_1_reg_132" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:42.14-42.25" *)
  wire \u_fxp_sqrt_top.s_1_reg_132[5] ;
  (* hdlname = "u_fxp_sqrt_top s_1_reg_132" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:42.14-42.25" *)
  wire \u_fxp_sqrt_top.s_1_reg_132[6] ;
  (* hdlname = "u_fxp_sqrt_top s_1_reg_132" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:42.14-42.25" *)
  wire \u_fxp_sqrt_top.s_1_reg_132[7] ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.s_1_reg_132[7]_LUT3_I0_F ;
  wire \u_fxp_sqrt_top.s_1_reg_132[7]_LUT3_I0_I2 ;
  wire \u_fxp_sqrt_top.s_1_reg_132[7]_LUT3_I0_I2_LUT4_F_I3 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.s_1_reg_132[7]_LUT4_I1_F ;
  (* hdlname = "u_fxp_sqrt_top s_1_reg_132" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:42.14-42.25" *)
  wire \u_fxp_sqrt_top.s_1_reg_132[8] ;
  (* hdlname = "u_fxp_sqrt_top s_1_reg_132" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:42.14-42.25" *)
  wire \u_fxp_sqrt_top.s_1_reg_132[9] ;
  (* hdlname = "u_fxp_sqrt_top s_5_loc_fu_48" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:55.14-55.27" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[0] ;
  (* hdlname = "u_fxp_sqrt_top s_5_loc_fu_48" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:55.14-55.27" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[10] ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[10]_DFFE_Q_D ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[10]_DFFE_Q_D_LUT4_F_I1 ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[10]_DFFE_Q_D_LUT4_F_I2 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[10]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_O_I0 ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[10]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_O_I0_LUT4_F_I3 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[10]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_O_I1 ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[10]_DFFE_Q_D_LUT4_F_I3 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[10]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[10]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I1 ;
  (* hdlname = "u_fxp_sqrt_top s_5_loc_fu_48" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:55.14-55.27" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[11] ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[11]_DFFE_Q_D ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[11]_DFFE_Q_D_LUT4_F_I1 ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[11]_DFFE_Q_D_LUT4_F_I2 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[11]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[11]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_O_I1 ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[11]_DFFE_Q_D_LUT4_F_I3 ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[11]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2 ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[11]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_O_S0 ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[11]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_O ;
  (* hdlname = "u_fxp_sqrt_top s_5_loc_fu_48" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:55.14-55.27" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[12] ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[12]_DFFE_Q_D ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[12]_DFFE_Q_D_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[12]_DFFE_Q_D_MUX2_LUT5_O_I1 ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[12]_DFFE_Q_D_MUX2_LUT5_O_S0 ;
  (* hdlname = "u_fxp_sqrt_top s_5_loc_fu_48" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:55.14-55.27" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[13] ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[13]_DFFE_Q_D ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[13]_DFFE_Q_D_LUT4_F_I1 ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[13]_DFFE_Q_D_LUT4_F_I2 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[13]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_S0_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[13]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_S0_I1 ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[13]_DFFE_Q_D_LUT4_F_I3 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[13]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[13]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I1 ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[13]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0 ;
  (* hdlname = "u_fxp_sqrt_top s_5_loc_fu_48" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:55.14-55.27" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[14] ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[14]_DFFE_Q_D ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[14]_DFFE_Q_D_MUX2_LUT5_O_I0 ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[14]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[14]_DFFE_Q_D_MUX2_LUT5_O_I1 ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[14]_DFFE_Q_D_MUX2_LUT5_O_S0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[14]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[14]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_O_I1 ;
  (* hdlname = "u_fxp_sqrt_top s_5_loc_fu_48" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:55.14-55.27" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[15] ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[15]_DFFE_Q_D ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[15]_DFFE_Q_D_LUT2_F_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[15]_DFFE_Q_D_LUT2_F_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[15]_DFFE_Q_D_LUT2_F_I0_MUX2_LUT5_O_I1 ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[15]_DFFE_Q_D_LUT2_F_I1 ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[15]_DFFE_Q_D_LUT2_F_I1_LUT3_F_I2 ;
  (* hdlname = "u_fxp_sqrt_top s_5_loc_fu_48" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:55.14-55.27" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[16] ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I1 ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3 ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:169.9-169.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:169.13-169.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_O ;
  (* hdlname = "u_fxp_sqrt_top s_5_loc_fu_48" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:55.14-55.27" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[17] ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[17]_DFFE_Q_D ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[17]_DFFE_Q_D_MUX2_LUT5_O_I0 ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[17]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[17]_DFFE_Q_D_MUX2_LUT5_O_I1 ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[17]_DFFE_Q_D_MUX2_LUT5_O_S0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[17]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[17]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_O_I1 ;
  (* hdlname = "u_fxp_sqrt_top s_5_loc_fu_48" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:55.14-55.27" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[18] ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[18]_DFFE_Q_D ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[18]_DFFE_Q_D_MUX2_LUT5_O_I0 ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[18]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[18]_DFFE_Q_D_MUX2_LUT5_O_I1 ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[18]_DFFE_Q_D_MUX2_LUT5_O_S0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[18]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0 ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[18]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0_LUT4_F_I3 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[18]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_O_I1 ;
  (* hdlname = "u_fxp_sqrt_top s_5_loc_fu_48" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:55.14-55.27" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[19] ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[19]_DFFE_Q_D ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[19]_DFFE_Q_D_MUX2_LUT5_O_I0 ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[19]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[19]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[19]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[19]_DFFE_Q_D_MUX2_LUT5_O_I1 ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[19]_DFFE_Q_D_MUX2_LUT5_O_S0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[19]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[19]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_O_I1 ;
  (* hdlname = "u_fxp_sqrt_top s_5_loc_fu_48" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:55.14-55.27" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[1] ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[1]_DFFE_Q_D ;
  (* hdlname = "u_fxp_sqrt_top s_5_loc_fu_48" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:55.14-55.27" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[20] ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[20]_DFFE_Q_D ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[20]_DFFE_Q_D_MUX2_LUT5_O_I0 ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[20]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[20]_DFFE_Q_D_MUX2_LUT5_O_I1 ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[20]_LUT4_I0_F ;
  (* hdlname = "u_fxp_sqrt_top s_5_loc_fu_48" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:55.14-55.27" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[21] ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[21]_DFFE_Q_D ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[21]_DFFE_Q_D_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[21]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[21]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_I3 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[21]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[21]_DFFE_Q_D_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[21]_DFFE_Q_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[21]_DFFE_Q_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[21]_DFFE_Q_D_MUX2_LUT6_O_S0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[21]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[21]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT5_O_I1 ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[21]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT5_O_S0 ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[21]_LUT4_I0_F ;
  (* hdlname = "u_fxp_sqrt_top s_5_loc_fu_48" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:55.14-55.27" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[22] ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[22]_DFFE_Q_D ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[22]_DFFE_Q_D_LUT3_F_I2 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[22]_DFFE_Q_D_LUT3_F_I2_MUX2_LUT7_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[22]_DFFE_Q_D_LUT3_F_I2_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[22]_DFFE_Q_D_LUT3_F_I2_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[22]_DFFE_Q_D_LUT3_F_I2_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[22]_DFFE_Q_D_LUT3_F_I2_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[22]_DFFE_Q_D_LUT3_F_I2_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[22]_DFFE_Q_D_LUT3_F_I2_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[22]_DFFE_Q_D_LUT3_F_I2_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[22]_DFFE_Q_D_LUT3_F_I2_MUX2_LUT7_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[22]_DFFE_Q_D_LUT3_F_I2_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[22]_DFFE_Q_D_LUT3_F_I2_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[22]_DFFE_Q_D_LUT3_F_I2_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[22]_DFFE_Q_D_LUT3_F_I2_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[22]_DFFE_Q_D_LUT3_F_I2_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[22]_DFFE_Q_D_LUT3_F_I2_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* hdlname = "u_fxp_sqrt_top s_5_loc_fu_48" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:55.14-55.27" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[23] ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[23]_DFFE_Q_D ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[23]_DFFE_Q_D_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[23]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[23]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_I2 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[23]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[23]_DFFE_Q_D_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[23]_DFFE_Q_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[23]_DFFE_Q_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[23]_DFFE_Q_D_MUX2_LUT6_O_S0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[23]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[23]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT5_O_I1 ;
  (* hdlname = "u_fxp_sqrt_top s_5_loc_fu_48" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:55.14-55.27" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[24] ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2 ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:169.9-169.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:169.13-169.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I3 ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I3_LUT4_F_I2 ;
  (* hdlname = "u_fxp_sqrt_top s_5_loc_fu_48" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:55.14-55.27" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[25] ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:169.9-169.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:169.13-169.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_I0 ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_I0_LUT4_F_I3 ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_I0_LUT4_F_I3_LUT2_F_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_I1 ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT5_S0_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT5_S0_I1 ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_I1 ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* hdlname = "u_fxp_sqrt_top s_5_loc_fu_48" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:55.14-55.27" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[26] ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[26]_DFFE_Q_D ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[26]_DFFE_Q_D_LUT3_F_I2 ;
  (* hdlname = "u_fxp_sqrt_top s_5_loc_fu_48" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:55.14-55.27" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[27] ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[27]_DFFE_Q_D ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[27]_DFFE_Q_D_MUX2_LUT5_O_I0 ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[27]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I1 ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[27]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[27]_DFFE_Q_D_MUX2_LUT5_O_I1 ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[27]_DFFE_Q_D_MUX2_LUT5_O_S0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[27]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0 ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[27]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0_LUT4_F_I3 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[27]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_O_I1 ;
  (* hdlname = "u_fxp_sqrt_top s_5_loc_fu_48" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:55.14-55.27" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[28] ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[28]_DFFE_Q_D ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[28]_DFFE_Q_D_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[28]_DFFE_Q_D_MUX2_LUT5_O_I1 ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[28]_DFFE_Q_D_MUX2_LUT5_O_S0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[28]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0 ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[28]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0_LUT4_F_I2 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[28]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_O_I1 ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[28]_LUT4_I0_F ;
  (* hdlname = "u_fxp_sqrt_top s_5_loc_fu_48" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:55.14-55.27" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[29] ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_S0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_S0_MUX2_LUT7_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_S0_MUX2_LUT7_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[29]_LUT4_I0_F ;
  (* hdlname = "u_fxp_sqrt_top s_5_loc_fu_48" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:55.14-55.27" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[2] ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[2]_DFFE_Q_D ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[2]_DFFE_Q_D_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[2]_DFFE_Q_D_MUX2_LUT5_O_I1 ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[2]_DFFE_Q_D_MUX2_LUT5_O_S0 ;
  (* hdlname = "u_fxp_sqrt_top s_5_loc_fu_48" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:55.14-55.27" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[30] ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_I3 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:169.9-169.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:169.13-169.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:169.9-169.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:169.13-169.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[30]_LUT4_I0_F ;
  (* hdlname = "u_fxp_sqrt_top s_5_loc_fu_48" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:55.14-55.27" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[3] ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[3]_DFFE_Q_D ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[3]_DFFE_Q_D_MUX2_LUT5_O_I0 ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[3]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[3]_DFFE_Q_D_MUX2_LUT5_O_I1 ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[3]_DFFE_Q_D_MUX2_LUT5_O_S0 ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[3]_DFFE_Q_D_MUX2_LUT5_O_S0_LUT3_F_I2 ;
  (* hdlname = "u_fxp_sqrt_top s_5_loc_fu_48" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:55.14-55.27" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[4] ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[4]_DFFE_Q_D ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[4]_DFFE_Q_D_MUX2_LUT5_O_I0 ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[4]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[4]_DFFE_Q_D_MUX2_LUT5_O_I1 ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[4]_DFFE_Q_D_MUX2_LUT5_O_S0 ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[4]_DFFE_Q_D_MUX2_LUT5_O_S0_LUT3_F_I2 ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[4]_LUT4_I0_F ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[4]_LUT4_I0_I3 ;
  (* hdlname = "u_fxp_sqrt_top s_5_loc_fu_48" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:55.14-55.27" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[5] ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[5]_DFFE_Q_D ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[5]_DFFE_Q_D_MUX2_LUT5_O_I0 ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[5]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[5]_DFFE_Q_D_MUX2_LUT5_O_I1 ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[5]_DFFE_Q_D_MUX2_LUT5_O_S0 ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[5]_DFFE_Q_D_MUX2_LUT5_O_S0_LUT3_F_I2 ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[5]_LUT4_I0_F ;
  (* hdlname = "u_fxp_sqrt_top s_5_loc_fu_48" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:55.14-55.27" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[6] ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[6]_DFFE_Q_D ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[6]_DFFE_Q_D_MUX2_LUT5_O_I0 ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[6]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[6]_DFFE_Q_D_MUX2_LUT5_O_I1 ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[6]_DFFE_Q_D_MUX2_LUT5_O_S0 ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[6]_DFFE_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2 ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[6]_DFFE_Q_D_MUX2_LUT5_O_S0_LUT4_F_I3 ;
  (* hdlname = "u_fxp_sqrt_top s_5_loc_fu_48" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:55.14-55.27" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[7] ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[7]_DFFE_Q_D ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[7]_DFFE_Q_D_LUT3_F_I2 ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[7]_DFFE_Q_D_LUT3_F_I2_LUT2_F_I1 ;
  (* hdlname = "u_fxp_sqrt_top s_5_loc_fu_48" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:55.14-55.27" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[8] ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[8]_DFFE_Q_D ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[8]_DFFE_Q_D_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[8]_DFFE_Q_D_MUX2_LUT5_O_I1 ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[8]_DFFE_Q_D_MUX2_LUT5_O_S0 ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[8]_LUT4_I2_F ;
  (* hdlname = "u_fxp_sqrt_top s_5_loc_fu_48" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:55.14-55.27" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[9] ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[9]_DFFE_Q_D ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[9]_DFFE_Q_D_MUX2_LUT5_O_I0 ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[9]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[9]_DFFE_Q_D_MUX2_LUT5_O_I1 ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[9]_DFFE_Q_D_MUX2_LUT5_O_S0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[9]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0 ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[9]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0_LUT4_F_I3 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[9]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_O_I1 ;
  wire \u_fxp_sqrt_top.s_5_loc_fu_48[9]_LUT4_I2_F ;
  (* hdlname = "u_fxp_sqrt_top tmp_fu_96_p4" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:61.15-61.27" *)
  wire \u_fxp_sqrt_top.tmp_fu_96_p4[0] ;
  (* hdlname = "u_fxp_sqrt_top tmp_fu_96_p4" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:61.15-61.27" *)
  wire \u_fxp_sqrt_top.tmp_fu_96_p4[10] ;
  (* hdlname = "u_fxp_sqrt_top tmp_fu_96_p4" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:61.15-61.27" *)
  wire \u_fxp_sqrt_top.tmp_fu_96_p4[11] ;
  (* hdlname = "u_fxp_sqrt_top tmp_fu_96_p4" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:61.15-61.27" *)
  wire \u_fxp_sqrt_top.tmp_fu_96_p4[12] ;
  (* hdlname = "u_fxp_sqrt_top tmp_fu_96_p4" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:61.15-61.27" *)
  wire \u_fxp_sqrt_top.tmp_fu_96_p4[13] ;
  (* hdlname = "u_fxp_sqrt_top tmp_fu_96_p4" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:61.15-61.27" *)
  wire \u_fxp_sqrt_top.tmp_fu_96_p4[14] ;
  (* hdlname = "u_fxp_sqrt_top tmp_fu_96_p4" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:61.15-61.27" *)
  wire \u_fxp_sqrt_top.tmp_fu_96_p4[15] ;
  (* hdlname = "u_fxp_sqrt_top tmp_fu_96_p4" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:61.15-61.27" *)
  wire \u_fxp_sqrt_top.tmp_fu_96_p4[16] ;
  (* hdlname = "u_fxp_sqrt_top tmp_fu_96_p4" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:61.15-61.27" *)
  wire \u_fxp_sqrt_top.tmp_fu_96_p4[17] ;
  (* hdlname = "u_fxp_sqrt_top tmp_fu_96_p4" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:61.15-61.27" *)
  wire \u_fxp_sqrt_top.tmp_fu_96_p4[18] ;
  (* hdlname = "u_fxp_sqrt_top tmp_fu_96_p4" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:61.15-61.27" *)
  wire \u_fxp_sqrt_top.tmp_fu_96_p4[19] ;
  (* hdlname = "u_fxp_sqrt_top tmp_fu_96_p4" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:61.15-61.27" *)
  wire \u_fxp_sqrt_top.tmp_fu_96_p4[1] ;
  (* hdlname = "u_fxp_sqrt_top tmp_fu_96_p4" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:61.15-61.27" *)
  wire \u_fxp_sqrt_top.tmp_fu_96_p4[20] ;
  (* hdlname = "u_fxp_sqrt_top tmp_fu_96_p4" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:61.15-61.27" *)
  wire \u_fxp_sqrt_top.tmp_fu_96_p4[21] ;
  (* hdlname = "u_fxp_sqrt_top tmp_fu_96_p4" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:61.15-61.27" *)
  wire \u_fxp_sqrt_top.tmp_fu_96_p4[22] ;
  (* hdlname = "u_fxp_sqrt_top tmp_fu_96_p4" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:61.15-61.27" *)
  wire \u_fxp_sqrt_top.tmp_fu_96_p4[23] ;
  (* hdlname = "u_fxp_sqrt_top tmp_fu_96_p4" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:61.15-61.27" *)
  wire \u_fxp_sqrt_top.tmp_fu_96_p4[24] ;
  (* hdlname = "u_fxp_sqrt_top tmp_fu_96_p4" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:61.15-61.27" *)
  wire \u_fxp_sqrt_top.tmp_fu_96_p4[25] ;
  (* hdlname = "u_fxp_sqrt_top tmp_fu_96_p4" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:61.15-61.27" *)
  wire \u_fxp_sqrt_top.tmp_fu_96_p4[26] ;
  (* hdlname = "u_fxp_sqrt_top tmp_fu_96_p4" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:61.15-61.27" *)
  wire \u_fxp_sqrt_top.tmp_fu_96_p4[27] ;
  (* hdlname = "u_fxp_sqrt_top tmp_fu_96_p4" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:61.15-61.27" *)
  wire \u_fxp_sqrt_top.tmp_fu_96_p4[2] ;
  (* hdlname = "u_fxp_sqrt_top tmp_fu_96_p4" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:61.15-61.27" *)
  wire \u_fxp_sqrt_top.tmp_fu_96_p4[3] ;
  (* hdlname = "u_fxp_sqrt_top tmp_fu_96_p4" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:61.15-61.27" *)
  wire \u_fxp_sqrt_top.tmp_fu_96_p4[4] ;
  (* hdlname = "u_fxp_sqrt_top tmp_fu_96_p4" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:61.15-61.27" *)
  wire \u_fxp_sqrt_top.tmp_fu_96_p4[5] ;
  (* hdlname = "u_fxp_sqrt_top tmp_fu_96_p4" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:61.15-61.27" *)
  wire \u_fxp_sqrt_top.tmp_fu_96_p4[6] ;
  (* hdlname = "u_fxp_sqrt_top tmp_fu_96_p4" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:61.15-61.27" *)
  wire \u_fxp_sqrt_top.tmp_fu_96_p4[7] ;
  (* hdlname = "u_fxp_sqrt_top tmp_fu_96_p4" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:61.15-61.27" *)
  wire \u_fxp_sqrt_top.tmp_fu_96_p4[8] ;
  (* hdlname = "u_fxp_sqrt_top tmp_fu_96_p4" *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:61.15-61.27" *)
  wire \u_fxp_sqrt_top.tmp_fu_96_p4[9] ;
  (* src = "../../../fxp_sqrt_top_wrapper.v:20.17-20.24" *)
  wire \vectOut[0][0] ;
  wire \vectOut[0][0]_DFFE_Q_D ;
  wire \vectOut[0][0]_LUT3_I0_F ;
  (* src = "../../../fxp_sqrt_top_wrapper.v:20.17-20.24" *)
  wire \vectOut[0][1] ;
  wire \vectOut[0][1]_DFFE_Q_D ;
  wire \vectOut[0][1]_DFFE_Q_D_LUT2_F_I1 ;
  wire \vectOut[0][1]_LUT3_I0_F ;
  (* src = "../../../fxp_sqrt_top_wrapper.v:20.17-20.24" *)
  wire \vectOut[0][2] ;
  wire \vectOut[0][2]_DFFE_Q_D ;
  wire \vectOut[0][2]_LUT3_I0_F ;
  wire \vectOut[0][2]_LUT3_I0_I1 ;
  (* src = "../../../fxp_sqrt_top_wrapper.v:20.17-20.24" *)
  wire \vectOut[0][3] ;
  wire \vectOut[0][3]_DFFE_Q_D ;
  wire \vectOut[0][3]_DFFE_Q_D_LUT3_F_I2 ;
  wire \vectOut[0][3]_LUT3_I0_F ;
  (* src = "../../../fxp_sqrt_top_wrapper.v:20.17-20.24" *)
  wire \vectOut[0][4] ;
  wire \vectOut[0][4]_DFFE_Q_D ;
  wire \vectOut[0][4]_LUT4_I0_F ;
  (* src = "../../../fxp_sqrt_top_wrapper.v:20.17-20.24" *)
  wire \vectOut[0][5] ;
  wire \vectOut[0][5]_DFFE_Q_D ;
  wire \vectOut[0][5]_DFFE_Q_D_LUT4_F_I2 ;
  wire \vectOut[0][5]_LUT3_I0_F ;
  (* src = "../../../fxp_sqrt_top_wrapper.v:20.17-20.24" *)
  wire \vectOut[0][6] ;
  wire \vectOut[0][6]_DFFE_Q_D ;
  wire \vectOut[0][6]_LUT4_I0_F ;
  (* src = "../../../fxp_sqrt_top_wrapper.v:20.17-20.24" *)
  wire \vectOut[0][7] ;
  wire \vectOut[0][7]_DFFE_Q_D ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \vectOut[0][7]_MUX2_LUT5_S0_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \vectOut[0][7]_MUX2_LUT5_S0_I1 ;
  wire \vectOut[0][7]_MUX2_LUT5_S0_O ;
  (* src = "../../../fxp_sqrt_top_wrapper.v:20.17-20.24" *)
  wire \vectOut[1][0] ;
  wire \vectOut[1][0]_DFFE_Q_D ;
  (* src = "../../../fxp_sqrt_top_wrapper.v:20.17-20.24" *)
  wire \vectOut[1][1] ;
  wire \vectOut[1][1]_DFFE_Q_D ;
  (* src = "../../../fxp_sqrt_top_wrapper.v:20.17-20.24" *)
  wire \vectOut[1][2] ;
  wire \vectOut[1][2]_DFFE_Q_D ;
  (* src = "../../../fxp_sqrt_top_wrapper.v:20.17-20.24" *)
  wire \vectOut[1][3] ;
  wire \vectOut[1][3]_DFFE_Q_D ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \vectOut[1][3]_DFFE_Q_D_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \vectOut[1][3]_DFFE_Q_D_MUX2_LUT5_O_I1 ;
  (* src = "../../../fxp_sqrt_top_wrapper.v:20.17-20.24" *)
  wire \vectOut[1][4] ;
  wire \vectOut[1][4]_DFFE_Q_D ;
  wire \vectOut[1][4]_LUT4_I2_F ;
  (* src = "../../../fxp_sqrt_top_wrapper.v:20.17-20.24" *)
  wire \vectOut[1][5] ;
  wire \vectOut[1][5]_DFFE_Q_D ;
  (* src = "../../../fxp_sqrt_top_wrapper.v:20.17-20.24" *)
  wire \vectOut[1][6] ;
  wire \vectOut[1][6]_DFFE_Q_D ;
  wire \vectOut[1][6]_LUT4_I2_F ;
  (* src = "../../../fxp_sqrt_top_wrapper.v:20.17-20.24" *)
  wire \vectOut[1][7] ;
  wire \vectOut[1][7]_DFFE_Q_D ;
  wire \vectOut[1][7]_DFFE_Q_D_LUT3_F_I2 ;
  (* src = "../../../fxp_sqrt_top_wrapper.v:20.17-20.24" *)
  wire \vectOut[2][0] ;
  wire \vectOut[2][0]_DFFE_Q_D ;
  (* src = "../../../fxp_sqrt_top_wrapper.v:20.17-20.24" *)
  wire \vectOut[2][1] ;
  wire \vectOut[2][1]_DFFE_Q_D ;
  wire \vectOut[2][1]_DFFE_Q_D_LUT3_F_I2 ;
  (* src = "../../../fxp_sqrt_top_wrapper.v:20.17-20.24" *)
  wire \vectOut[2][2] ;
  wire \vectOut[2][2]_DFFE_Q_D ;
  (* src = "../../../fxp_sqrt_top_wrapper.v:20.17-20.24" *)
  wire \vectOut[2][3] ;
  wire \vectOut[2][3]_DFFE_Q_D ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \vectOut[2][3]_DFFE_Q_D_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \vectOut[2][3]_DFFE_Q_D_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \vectOut[2][3]_MUX2_LUT5_S0_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \vectOut[2][3]_MUX2_LUT5_S0_I1 ;
  wire \vectOut[2][3]_MUX2_LUT5_S0_O ;
  (* src = "../../../fxp_sqrt_top_wrapper.v:20.17-20.24" *)
  wire \vectOut[2][4] ;
  wire \vectOut[2][4]_DFFE_Q_D ;
  (* src = "../../../fxp_sqrt_top_wrapper.v:20.17-20.24" *)
  wire \vectOut[2][5] ;
  wire \vectOut[2][5]_DFFE_Q_D ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \vectOut[2][5]_MUX2_LUT5_S0_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \vectOut[2][5]_MUX2_LUT5_S0_I1 ;
  wire \vectOut[2][5]_MUX2_LUT5_S0_O ;
  (* src = "../../../fxp_sqrt_top_wrapper.v:20.17-20.24" *)
  wire \vectOut[2][6] ;
  wire \vectOut[2][6]_DFFE_Q_D ;
  (* src = "../../../fxp_sqrt_top_wrapper.v:20.17-20.24" *)
  wire \vectOut[2][7] ;
  wire \vectOut[2][7]_DFFE_Q_D ;
  (* src = "../../../fxp_sqrt_top_wrapper.v:20.17-20.24" *)
  wire \vectOut[3][0] ;
  wire \vectOut[3][0]_DFFE_Q_D ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \vectOut[3][0]_DFFE_Q_D_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \vectOut[3][0]_DFFE_Q_D_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \vectOut[3][0]_MUX2_LUT5_S0_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \vectOut[3][0]_MUX2_LUT5_S0_I1 ;
  wire \vectOut[3][0]_MUX2_LUT5_S0_O ;
  (* src = "../../../fxp_sqrt_top_wrapper.v:20.17-20.24" *)
  wire \vectOut[3][1] ;
  wire \vectOut[3][1]_DFFE_Q_D ;
  wire \vectOut[3][1]_DFFE_Q_D_LUT3_F_I1 ;
  wire \vectOut[3][1]_DFFE_Q_D_LUT3_F_I1_LUT4_F_I2 ;
  wire \vectOut[3][1]_DFFE_Q_D_LUT3_F_I1_LUT4_F_I3 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \vectOut[3][1]_MUX2_LUT5_S0_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \vectOut[3][1]_MUX2_LUT5_S0_I1 ;
  wire \vectOut[3][1]_MUX2_LUT5_S0_O ;
  (* src = "../../../fxp_sqrt_top_wrapper.v:20.17-20.24" *)
  wire \vectOut[3][2] ;
  wire \vectOut[3][2]_DFFE_Q_D ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \vectOut[3][2]_MUX2_LUT5_S0_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \vectOut[3][2]_MUX2_LUT5_S0_I1 ;
  wire \vectOut[3][2]_MUX2_LUT5_S0_O ;
  (* src = "../../../fxp_sqrt_top_wrapper.v:20.17-20.24" *)
  wire \vectOut[3][3] ;
  wire \vectOut[3][3]_DFFE_Q_D ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \vectOut[3][3]_DFFE_Q_D_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \vectOut[3][3]_DFFE_Q_D_MUX2_LUT5_O_I1 ;
  (* src = "../../../fxp_sqrt_top_wrapper.v:20.17-20.24" *)
  wire \vectOut[3][4] ;
  wire \vectOut[3][4]_LUT3_I0_F ;
  (* src = "../../../fxp_sqrt_top_wrapper.v:20.17-20.24" *)
  wire \vectOut[3][5] ;
  wire \vectOut[3][5]_DFFE_Q_D ;
  (* src = "../../../fxp_sqrt_top_wrapper.v:20.17-20.24" *)
  wire \vectOut[3][6] ;
  (* src = "../../../fxp_sqrt_top_wrapper.v:20.17-20.24" *)
  wire \vectOut[3][7] ;
  (* keep = 32'd1 *)
  IBUF \Addr_emu[0]_IBUF_I  (
    .I(\Addr_emu[0] ),
    .O(\Addr_emu[0]_IBUF_I_O )
  );
  (* keep = 32'd1 *)
  IBUF \Addr_emu[1]_IBUF_I  (
    .I(\Addr_emu[1] ),
    .O(\Addr_emu[1]_IBUF_I_O )
  );
  (* keep = 32'd1 *)
  IBUF \Addr_emu[2]_IBUF_I  (
    .I(\Addr_emu[2] ),
    .O(\Addr_emu[2]_IBUF_I_O )
  );
  (* keep = 32'd1 *)
  IBUF \Din_emu[0]_IBUF_I  (
    .I(\Din_emu[0] ),
    .O(\Din_emu[0]_IBUF_I_O )
  );
  (* keep = 32'd1 *)
  IBUF \Din_emu[1]_IBUF_I  (
    .I(\Din_emu[1] ),
    .O(\Din_emu[1]_IBUF_I_O )
  );
  (* keep = 32'd1 *)
  IBUF \Din_emu[2]_IBUF_I  (
    .I(\Din_emu[2] ),
    .O(\Din_emu[2]_IBUF_I_O )
  );
  (* keep = 32'd1 *)
  IBUF \Din_emu[3]_IBUF_I  (
    .I(\Din_emu[3] ),
    .O(\Din_emu[3]_IBUF_I_O )
  );
  (* keep = 32'd1 *)
  IBUF \Din_emu[4]_IBUF_I  (
    .I(\Din_emu[4] ),
    .O(\Din_emu[4]_IBUF_I_O )
  );
  (* keep = 32'd1 *)
  IBUF \Din_emu[5]_IBUF_I  (
    .I(\Din_emu[5] ),
    .O(\Din_emu[5]_IBUF_I_O )
  );
  (* keep = 32'd1 *)
  IBUF \Din_emu[6]_IBUF_I  (
    .I(\Din_emu[6] ),
    .O(\Din_emu[6]_IBUF_I_O )
  );
  (* keep = 32'd1 *)
  IBUF \Din_emu[7]_IBUF_I  (
    .I(\Din_emu[7] ),
    .O(\Din_emu[7]_IBUF_I_O )
  );
  (* keep = 32'd1 *)
  OBUF \Dout_emu[0]_OBUF_O  (
    .I(\Dout_emu[0]_OBUF_O_I ),
    .O(\Dout_emu[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../fxp_sqrt_top_wrapper.v:58.5-83.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \Dout_emu[0]_OBUF_O_I_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\vectOut[0][0]_LUT3_I0_F ),
    .Q(\Dout_emu[0]_OBUF_O_I )
  );
  (* keep = 32'd1 *)
  OBUF \Dout_emu[1]_OBUF_O  (
    .I(\Dout_emu[1]_OBUF_O_I ),
    .O(\Dout_emu[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../fxp_sqrt_top_wrapper.v:58.5-83.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \Dout_emu[1]_OBUF_O_I_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\vectOut[0][1]_LUT3_I0_F ),
    .Q(\Dout_emu[1]_OBUF_O_I )
  );
  (* keep = 32'd1 *)
  OBUF \Dout_emu[2]_OBUF_O  (
    .I(\Dout_emu[2]_OBUF_O_I ),
    .O(\Dout_emu[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../fxp_sqrt_top_wrapper.v:58.5-83.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \Dout_emu[2]_OBUF_O_I_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\vectOut[0][2]_LUT3_I0_F ),
    .Q(\Dout_emu[2]_OBUF_O_I )
  );
  (* keep = 32'd1 *)
  OBUF \Dout_emu[3]_OBUF_O  (
    .I(\Dout_emu[3]_OBUF_O_I ),
    .O(\Dout_emu[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../fxp_sqrt_top_wrapper.v:58.5-83.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \Dout_emu[3]_OBUF_O_I_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\vectOut[0][3]_LUT3_I0_F ),
    .Q(\Dout_emu[3]_OBUF_O_I )
  );
  (* keep = 32'd1 *)
  OBUF \Dout_emu[4]_OBUF_O  (
    .I(\Dout_emu[4]_OBUF_O_I ),
    .O(\Dout_emu[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../fxp_sqrt_top_wrapper.v:58.5-83.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \Dout_emu[4]_OBUF_O_I_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\vectOut[0][4]_LUT4_I0_F ),
    .Q(\Dout_emu[4]_OBUF_O_I )
  );
  (* keep = 32'd1 *)
  OBUF \Dout_emu[5]_OBUF_O  (
    .I(\Dout_emu[5]_OBUF_O_I ),
    .O(\Dout_emu[5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../fxp_sqrt_top_wrapper.v:58.5-83.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \Dout_emu[5]_OBUF_O_I_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\vectOut[0][5]_LUT3_I0_F ),
    .Q(\Dout_emu[5]_OBUF_O_I )
  );
  (* keep = 32'd1 *)
  OBUF \Dout_emu[6]_OBUF_O  (
    .I(\Dout_emu[6]_OBUF_O_I ),
    .O(\Dout_emu[6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../fxp_sqrt_top_wrapper.v:58.5-83.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \Dout_emu[6]_OBUF_O_I_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\vectOut[0][6]_LUT4_I0_F ),
    .Q(\Dout_emu[6]_OBUF_O_I )
  );
  (* keep = 32'd1 *)
  OBUF \Dout_emu[7]_OBUF_O  (
    .I(\Dout_emu[7]_OBUF_O_I ),
    .O(\Dout_emu[7] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../fxp_sqrt_top_wrapper.v:58.5-83.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \Dout_emu[7]_OBUF_O_I_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\vectOut[0][7]_MUX2_LUT5_S0_O ),
    .Q(\Dout_emu[7]_OBUF_O_I )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:90.1-96.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:31.7-31.59" *)
  DFFR ap_done_DFFR_Q (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(ap_done_DFFR_Q_D),
    .Q(ap_done),
    .RESET(ap_done_DFFR_Q_RESET)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0004)
  ) ap_done_DFFR_Q_D_LUT4_F (
    .F(ap_done_DFFR_Q_D),
    .I0(ap_done),
    .I1(\u_fxp_sqrt_top.ap_CS_fsm_state2 ),
    .I2(\u_fxp_sqrt_top.ap_CS_fsm_state1 ),
    .I3(ap_done_DFFR_Q_D_LUT4_F_I3)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hfff9)
  ) ap_done_DFFR_Q_RESET_LUT4_F (
    .F(ap_done_DFFR_Q_RESET),
    .I0(ap_done),
    .I1(\u_fxp_sqrt_top.ap_CS_fsm_state2 ),
    .I2(ap_rst),
    .I3(\u_fxp_sqrt_top.ap_CS_fsm_state1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE ap_rst_DFFE_Q (
    .CE(load_emu_IBUF_I_O),
    .CLK(clk_emu_IBUF_I_O),
    .D(\stimIn[0][0] ),
    .Q(ap_rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE ap_start_DFFE_Q (
    .CE(load_emu_IBUF_I_O),
    .CLK(clk_emu_IBUF_I_O),
    .D(\stimIn[0][1] ),
    .Q(ap_start)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) ap_start_LUT2_I0 (
    .F(ap_start_LUT2_I0_F),
    .I0(ap_start),
    .I1(\u_fxp_sqrt_top.ap_CS_fsm_state1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0fbb)
  ) ap_start_LUT4_I2 (
    .F(\u_fxp_sqrt_top.ap_CS_fsm_state1_DFFS_Q_D ),
    .I0(ap_done),
    .I1(\u_fxp_sqrt_top.ap_CS_fsm_state2 ),
    .I2(ap_start),
    .I3(\u_fxp_sqrt_top.ap_CS_fsm_state1 )
  );
  (* keep = 32'd1 *)
  IBUF clk_emu_IBUF_I (
    .I(clk_emu),
    .O(clk_emu_IBUF_I_O)
  );
  (* keep = 32'd1 *)
  IBUF get_emu_IBUF_I (
    .I(get_emu),
    .O(get_emu_IBUF_I_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h4)
  ) get_emu_IBUF_I_O_LUT2_I1 (
    .F(get_emu_IBUF_I_O_LUT2_I1_F),
    .I0(load_emu_IBUF_I_O),
    .I1(get_emu_IBUF_I_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h1)
  ) get_emu_IBUF_I_O_LUT2_I1_1 (
    .F(get_emu_IBUF_I_O_LUT2_I1_1_F),
    .I0(load_emu_IBUF_I_O),
    .I1(get_emu_IBUF_I_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \in_val[0]_DFFE_Q  (
    .CE(load_emu_IBUF_I_O),
    .CLK(clk_emu_IBUF_I_O),
    .D(\stimIn[1][0] ),
    .Q(\in_val[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \in_val[10]_DFFE_Q  (
    .CE(load_emu_IBUF_I_O),
    .CLK(clk_emu_IBUF_I_O),
    .D(\stimIn[2][2] ),
    .Q(\in_val[10] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \in_val[11]_DFFE_Q  (
    .CE(load_emu_IBUF_I_O),
    .CLK(clk_emu_IBUF_I_O),
    .D(\stimIn[2][3] ),
    .Q(\in_val[11] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \in_val[12]_DFFE_Q  (
    .CE(load_emu_IBUF_I_O),
    .CLK(clk_emu_IBUF_I_O),
    .D(\stimIn[2][4] ),
    .Q(\in_val[12] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \in_val[13]_DFFE_Q  (
    .CE(load_emu_IBUF_I_O),
    .CLK(clk_emu_IBUF_I_O),
    .D(\stimIn[2][5] ),
    .Q(\in_val[13] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \in_val[14]_DFFE_Q  (
    .CE(load_emu_IBUF_I_O),
    .CLK(clk_emu_IBUF_I_O),
    .D(\stimIn[2][6] ),
    .Q(\in_val[14] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \in_val[15]_DFFE_Q  (
    .CE(load_emu_IBUF_I_O),
    .CLK(clk_emu_IBUF_I_O),
    .D(\stimIn[2][7] ),
    .Q(\in_val[15] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \in_val[16]_DFFE_Q  (
    .CE(load_emu_IBUF_I_O),
    .CLK(clk_emu_IBUF_I_O),
    .D(\stimIn[3][0] ),
    .Q(\in_val[16] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \in_val[17]_DFFE_Q  (
    .CE(load_emu_IBUF_I_O),
    .CLK(clk_emu_IBUF_I_O),
    .D(\stimIn[3][1] ),
    .Q(\in_val[17] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \in_val[18]_DFFE_Q  (
    .CE(load_emu_IBUF_I_O),
    .CLK(clk_emu_IBUF_I_O),
    .D(\stimIn[3][2] ),
    .Q(\in_val[18] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \in_val[19]_DFFE_Q  (
    .CE(load_emu_IBUF_I_O),
    .CLK(clk_emu_IBUF_I_O),
    .D(\stimIn[3][3] ),
    .Q(\in_val[19] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \in_val[1]_DFFE_Q  (
    .CE(load_emu_IBUF_I_O),
    .CLK(clk_emu_IBUF_I_O),
    .D(\stimIn[1][1] ),
    .Q(\in_val[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \in_val[20]_DFFE_Q  (
    .CE(load_emu_IBUF_I_O),
    .CLK(clk_emu_IBUF_I_O),
    .D(\stimIn[3][4] ),
    .Q(\in_val[20] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \in_val[21]_DFFE_Q  (
    .CE(load_emu_IBUF_I_O),
    .CLK(clk_emu_IBUF_I_O),
    .D(\stimIn[3][5] ),
    .Q(\in_val[21] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \in_val[22]_DFFE_Q  (
    .CE(load_emu_IBUF_I_O),
    .CLK(clk_emu_IBUF_I_O),
    .D(\stimIn[3][6] ),
    .Q(\in_val[22] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \in_val[23]_DFFE_Q  (
    .CE(load_emu_IBUF_I_O),
    .CLK(clk_emu_IBUF_I_O),
    .D(\stimIn[3][7] ),
    .Q(\in_val[23] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \in_val[2]_DFFE_Q  (
    .CE(load_emu_IBUF_I_O),
    .CLK(clk_emu_IBUF_I_O),
    .D(\stimIn[1][2] ),
    .Q(\in_val[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \in_val[3]_DFFE_Q  (
    .CE(load_emu_IBUF_I_O),
    .CLK(clk_emu_IBUF_I_O),
    .D(\stimIn[1][3] ),
    .Q(\in_val[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \in_val[4]_DFFE_Q  (
    .CE(load_emu_IBUF_I_O),
    .CLK(clk_emu_IBUF_I_O),
    .D(\stimIn[1][4] ),
    .Q(\in_val[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \in_val[5]_DFFE_Q  (
    .CE(load_emu_IBUF_I_O),
    .CLK(clk_emu_IBUF_I_O),
    .D(\stimIn[1][5] ),
    .Q(\in_val[5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \in_val[6]_DFFE_Q  (
    .CE(load_emu_IBUF_I_O),
    .CLK(clk_emu_IBUF_I_O),
    .D(\stimIn[1][6] ),
    .Q(\in_val[6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \in_val[7]_DFFE_Q  (
    .CE(load_emu_IBUF_I_O),
    .CLK(clk_emu_IBUF_I_O),
    .D(\stimIn[1][7] ),
    .Q(\in_val[7] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \in_val[8]_DFFE_Q  (
    .CE(load_emu_IBUF_I_O),
    .CLK(clk_emu_IBUF_I_O),
    .D(\stimIn[2][0] ),
    .Q(\in_val[8] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \in_val[9]_DFFE_Q  (
    .CE(load_emu_IBUF_I_O),
    .CLK(clk_emu_IBUF_I_O),
    .D(\stimIn[2][1] ),
    .Q(\in_val[9] )
  );
  (* keep = 32'd1 *)
  IBUF load_emu_IBUF_I (
    .I(load_emu),
    .O(load_emu_IBUF_I_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \stimIn[0][0]_DFFE_Q  (
    .CE(\stimIn[0][1]_DFFE_Q_CE ),
    .CLK(clk_emu_IBUF_I_O),
    .D(\Din_emu[0]_IBUF_I_O ),
    .Q(\stimIn[0][0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \stimIn[0][1]_DFFE_Q  (
    .CE(\stimIn[0][1]_DFFE_Q_CE ),
    .CLK(clk_emu_IBUF_I_O),
    .D(\Din_emu[1]_IBUF_I_O ),
    .Q(\stimIn[0][1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \stimIn[0][1]_DFFE_Q_CE_LUT2_F  (
    .F(\stimIn[0][1]_DFFE_Q_CE ),
    .I0(\vectOut[0][2]_LUT3_I0_I1 ),
    .I1(get_emu_IBUF_I_O_LUT2_I1_1_F)
  );
  GND \stimIn[0][2]_GND_G  (
    .G(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \stimIn[1][0]_DFFE_Q  (
    .CE(\stimIn[1][0]_DFFE_Q_CE ),
    .CLK(clk_emu_IBUF_I_O),
    .D(\Din_emu[0]_IBUF_I_O ),
    .Q(\stimIn[1][0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h40)
  ) \stimIn[1][0]_DFFE_Q_CE_LUT3_F  (
    .F(\stimIn[1][0]_DFFE_Q_CE ),
    .I0(\Addr_emu[1]_IBUF_I_O ),
    .I1(\Addr_emu[0]_IBUF_I_O ),
    .I2(get_emu_IBUF_I_O_LUT2_I1_1_F)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \stimIn[1][1]_DFFE_Q  (
    .CE(\stimIn[1][0]_DFFE_Q_CE ),
    .CLK(clk_emu_IBUF_I_O),
    .D(\Din_emu[1]_IBUF_I_O ),
    .Q(\stimIn[1][1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \stimIn[1][2]_DFFE_Q  (
    .CE(\stimIn[1][0]_DFFE_Q_CE ),
    .CLK(clk_emu_IBUF_I_O),
    .D(\Din_emu[2]_IBUF_I_O ),
    .Q(\stimIn[1][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \stimIn[1][3]_DFFE_Q  (
    .CE(\stimIn[1][0]_DFFE_Q_CE ),
    .CLK(clk_emu_IBUF_I_O),
    .D(\Din_emu[3]_IBUF_I_O ),
    .Q(\stimIn[1][3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \stimIn[1][4]_DFFE_Q  (
    .CE(\stimIn[1][0]_DFFE_Q_CE ),
    .CLK(clk_emu_IBUF_I_O),
    .D(\Din_emu[4]_IBUF_I_O ),
    .Q(\stimIn[1][4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \stimIn[1][5]_DFFE_Q  (
    .CE(\stimIn[1][0]_DFFE_Q_CE ),
    .CLK(clk_emu_IBUF_I_O),
    .D(\Din_emu[5]_IBUF_I_O ),
    .Q(\stimIn[1][5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \stimIn[1][6]_DFFE_Q  (
    .CE(\stimIn[1][0]_DFFE_Q_CE ),
    .CLK(clk_emu_IBUF_I_O),
    .D(\Din_emu[6]_IBUF_I_O ),
    .Q(\stimIn[1][6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \stimIn[1][7]_DFFE_Q  (
    .CE(\stimIn[1][0]_DFFE_Q_CE ),
    .CLK(clk_emu_IBUF_I_O),
    .D(\Din_emu[7]_IBUF_I_O ),
    .Q(\stimIn[1][7] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \stimIn[2][0]_DFFE_Q  (
    .CE(\stimIn[2][0]_DFFE_Q_CE ),
    .CLK(clk_emu_IBUF_I_O),
    .D(\Din_emu[0]_IBUF_I_O ),
    .Q(\stimIn[2][0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h20)
  ) \stimIn[2][0]_DFFE_Q_CE_LUT3_F  (
    .F(\stimIn[2][0]_DFFE_Q_CE ),
    .I0(\Addr_emu[1]_IBUF_I_O ),
    .I1(\Addr_emu[0]_IBUF_I_O ),
    .I2(get_emu_IBUF_I_O_LUT2_I1_1_F)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \stimIn[2][1]_DFFE_Q  (
    .CE(\stimIn[2][0]_DFFE_Q_CE ),
    .CLK(clk_emu_IBUF_I_O),
    .D(\Din_emu[1]_IBUF_I_O ),
    .Q(\stimIn[2][1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \stimIn[2][2]_DFFE_Q  (
    .CE(\stimIn[2][0]_DFFE_Q_CE ),
    .CLK(clk_emu_IBUF_I_O),
    .D(\Din_emu[2]_IBUF_I_O ),
    .Q(\stimIn[2][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \stimIn[2][3]_DFFE_Q  (
    .CE(\stimIn[2][0]_DFFE_Q_CE ),
    .CLK(clk_emu_IBUF_I_O),
    .D(\Din_emu[3]_IBUF_I_O ),
    .Q(\stimIn[2][3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \stimIn[2][4]_DFFE_Q  (
    .CE(\stimIn[2][0]_DFFE_Q_CE ),
    .CLK(clk_emu_IBUF_I_O),
    .D(\Din_emu[4]_IBUF_I_O ),
    .Q(\stimIn[2][4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \stimIn[2][5]_DFFE_Q  (
    .CE(\stimIn[2][0]_DFFE_Q_CE ),
    .CLK(clk_emu_IBUF_I_O),
    .D(\Din_emu[5]_IBUF_I_O ),
    .Q(\stimIn[2][5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \stimIn[2][6]_DFFE_Q  (
    .CE(\stimIn[2][0]_DFFE_Q_CE ),
    .CLK(clk_emu_IBUF_I_O),
    .D(\Din_emu[6]_IBUF_I_O ),
    .Q(\stimIn[2][6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \stimIn[2][7]_DFFE_Q  (
    .CE(\stimIn[2][0]_DFFE_Q_CE ),
    .CLK(clk_emu_IBUF_I_O),
    .D(\Din_emu[7]_IBUF_I_O ),
    .Q(\stimIn[2][7] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \stimIn[3][0]_DFFE_Q  (
    .CE(\stimIn[3][0]_DFFE_Q_CE ),
    .CLK(clk_emu_IBUF_I_O),
    .D(\Din_emu[0]_IBUF_I_O ),
    .Q(\stimIn[3][0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h80)
  ) \stimIn[3][0]_DFFE_Q_CE_LUT3_F  (
    .F(\stimIn[3][0]_DFFE_Q_CE ),
    .I0(\Addr_emu[1]_IBUF_I_O ),
    .I1(\Addr_emu[0]_IBUF_I_O ),
    .I2(get_emu_IBUF_I_O_LUT2_I1_1_F)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \stimIn[3][1]_DFFE_Q  (
    .CE(\stimIn[3][0]_DFFE_Q_CE ),
    .CLK(clk_emu_IBUF_I_O),
    .D(\Din_emu[1]_IBUF_I_O ),
    .Q(\stimIn[3][1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \stimIn[3][2]_DFFE_Q  (
    .CE(\stimIn[3][0]_DFFE_Q_CE ),
    .CLK(clk_emu_IBUF_I_O),
    .D(\Din_emu[2]_IBUF_I_O ),
    .Q(\stimIn[3][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \stimIn[3][3]_DFFE_Q  (
    .CE(\stimIn[3][0]_DFFE_Q_CE ),
    .CLK(clk_emu_IBUF_I_O),
    .D(\Din_emu[3]_IBUF_I_O ),
    .Q(\stimIn[3][3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \stimIn[3][4]_DFFE_Q  (
    .CE(\stimIn[3][0]_DFFE_Q_CE ),
    .CLK(clk_emu_IBUF_I_O),
    .D(\Din_emu[4]_IBUF_I_O ),
    .Q(\stimIn[3][4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \stimIn[3][5]_DFFE_Q  (
    .CE(\stimIn[3][0]_DFFE_Q_CE ),
    .CLK(clk_emu_IBUF_I_O),
    .D(\Din_emu[5]_IBUF_I_O ),
    .Q(\stimIn[3][5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \stimIn[3][6]_DFFE_Q  (
    .CE(\stimIn[3][0]_DFFE_Q_CE ),
    .CLK(clk_emu_IBUF_I_O),
    .D(\Din_emu[6]_IBUF_I_O ),
    .Q(\stimIn[3][6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \stimIn[3][7]_DFFE_Q  (
    .CE(\stimIn[3][0]_DFFE_Q_CE ),
    .CLK(clk_emu_IBUF_I_O),
    .D(\Din_emu[7]_IBUF_I_O ),
    .Q(\stimIn[3][7] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:90.1-96.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:55.7-55.57" *)
  DFFS \u_fxp_sqrt_top.ap_CS_fsm_state1_DFFS_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.ap_CS_fsm_state1_DFFS_Q_D ),
    .Q(\u_fxp_sqrt_top.ap_CS_fsm_state1 ),
    .SET(ap_rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:90.1-96.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:31.7-31.59" *)
  DFFR \u_fxp_sqrt_top.ap_CS_fsm_state2_DFFR_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.ap_CS_fsm_state2_DFFR_Q_D ),
    .Q(\u_fxp_sqrt_top.ap_CS_fsm_state2 ),
    .RESET(ap_rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h32)
  ) \u_fxp_sqrt_top.ap_CS_fsm_state2_DFFR_Q_D_LUT3_F  (
    .F(\u_fxp_sqrt_top.ap_CS_fsm_state2_DFFR_Q_D ),
    .I0(ap_start_LUT2_I0_F),
    .I1(\u_fxp_sqrt_top.ap_CS_fsm_state1_DFFS_Q_D ),
    .I2(ap_done_DFFR_Q_D_LUT4_F_I3)
  );
  (* keep = 32'd1 *)
  IBUF \u_fxp_sqrt_top.ap_clk_IBUF_O  (
    .I(clk_dut),
    .O(\u_fxp_sqrt_top.ap_clk )
  );
  VCC \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_CS_fsm_VCC_V  (
    .V(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_CS_fsm )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:148.1-158.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:31.7-31.59" *)
  DFFR \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter1_DFFR_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_ap_start_reg ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter1 ),
    .RESET(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter1_DFFR_Q_RESET )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'hb)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter1_DFFR_Q_RESET_LUT2_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter1_DFFR_Q_RESET ),
    .I0(ap_rst),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.icmp_ln104_reg_322_DFF_Q_D_LUT2_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'he)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter1_LUT2_I0  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter1_LUT2_I0_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter1 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:160.1-168.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:31.7-31.59" *)
  DFFR \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter2_DFFR_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter1 ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter2 ),
    .RESET(ap_rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:170.1-176.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:31.7-31.59" *)
  DFFR \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_loop_exit_ready_pp0_iter2_reg_DFFR_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_CS_fsm ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_loop_exit_ready_pp0_iter2_reg ),
    .RESET(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.icmp_ln104_reg_322_DFF_Q_D_LUT2_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245.1-253.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[0]_DFF_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[0]_LUT2_I1_F ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h4)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[0]_LUT2_I1  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[0]_LUT2_I1_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245.1-253.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[10]_DFF_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[10]_LUT3_I0_F ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[10] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245.1-253.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[11]_DFF_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[11]_LUT3_I0_F ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[11] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245.1-253.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[12]_DFF_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[12]_LUT3_I0_F ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[12] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245.1-253.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[13]_DFF_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[13]_LUT3_I0_F ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[13] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245.1-253.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[14]_DFF_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[14]_LUT3_I0_F ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[14] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245.1-253.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[15]_DFF_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[15]_LUT3_I0_F ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[15] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245.1-253.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[16]_DFF_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[16]_LUT3_I0_F ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[16] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245.1-253.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[17]_DFF_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[17]_LUT3_I0_F ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[17] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245.1-253.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[18]_DFF_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[18]_LUT3_I0_F ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[18] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245.1-253.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[19]_DFF_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[19]_LUT3_I0_F ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[19] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245.1-253.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[1]_DFF_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[1]_LUT3_I0_F ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245.1-253.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[20]_DFF_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[20]_LUT3_I0_F ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[20] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245.1-253.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[21]_DFF_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[21]_LUT3_I0_F ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[21] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245.1-253.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[22]_DFF_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[22]_LUT3_I0_F ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[22] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245.1-253.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[23]_DFF_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[23]_LUT3_I0_F ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[23] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245.1-253.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[24]_DFF_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[24]_LUT3_I0_F ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[24] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245.1-253.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[25]_DFF_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[25]_LUT3_I0_F ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[25] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245.1-253.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[26]_DFF_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[26]_LUT3_I0_F ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[26] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245.1-253.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[27]_DFF_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[27]_LUT3_I0_F ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[27] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245.1-253.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[2]_DFF_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[2]_LUT3_I0_F ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245.1-253.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[3]_DFF_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[3]_LUT3_I0_F ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245.1-253.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[4]_DFF_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[4]_LUT3_I0_F ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245.1-253.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[5]_DFF_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[5]_LUT3_I0_F ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245.1-253.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[6]_DFF_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[6]_LUT3_I0_F ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245.1-253.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[7]_DFF_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[7]_LUT3_I0_F ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[7] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245.1-253.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[8]_DFF_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[8]_LUT3_I0_F ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[8] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245.1-253.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[9]_DFF_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[9]_LUT3_I0_F ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[9] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245.1-253.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[10]_DFF_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[10]_LUT3_I0_F ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[10] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hd8)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[10]_LUT3_I1  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[10]_LUT3_I1_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[10] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[10] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245.1-253.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[11]_DFF_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[11]_LUT3_I0_F ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[11] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hd8)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[11]_LUT3_I1  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[11]_LUT3_I1_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[11] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[11] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245.1-253.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[12]_DFF_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[12]_LUT3_I0_F ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[12] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hd8)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[12]_LUT3_I1  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[12]_LUT3_I1_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[12] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[12] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245.1-253.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[13]_DFF_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[13]_LUT3_I0_F ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[13] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he4)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[13]_LUT3_I2  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[13]_LUT3_I2_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[13] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[13] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245.1-253.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[14]_DFF_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[14]_LUT3_I0_F ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[14] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he4)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[14]_LUT3_I2  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[14]_LUT3_I2_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[14] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[14] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245.1-253.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[15]_DFF_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[15]_LUT3_I0_F ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[15] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he4)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[15]_LUT3_I2  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[15]_LUT3_I2_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[15] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[15] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245.1-253.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[16]_DFF_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[16]_LUT3_I0_F ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[16] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he4)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[16]_LUT3_I2  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[16]_LUT3_I2_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[16] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[16] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245.1-253.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[17]_DFF_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[17]_LUT3_I0_F ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[17] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he4)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[17]_LUT3_I2  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[17]_LUT3_I2_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[17] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[17] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245.1-253.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[18]_DFF_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[18]_LUT3_I0_F ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[18] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hd8)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[18]_LUT3_I1  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[18]_LUT3_I1_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[18] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[18] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245.1-253.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[19]_DFF_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[19]_LUT3_I0_F ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[19] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hd8)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[19]_LUT3_I1  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[19]_LUT3_I1_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[19] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[19] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245.1-253.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[1]_DFF_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[1]_LUT3_I0_F ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hd8)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[1]_LUT3_I1  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[1]_LUT3_I1_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[1] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245.1-253.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[20]_DFF_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[20]_LUT3_I0_F ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[20] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hd8)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[20]_LUT3_I1  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[20]_LUT3_I1_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[20] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[20] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245.1-253.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[21]_DFF_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[21]_LUT3_I0_F ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[21] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hd8)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[21]_LUT3_I1  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[21]_LUT3_I1_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[21] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[21] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245.1-253.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[22]_DFF_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[22]_LUT3_I0_F ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[22] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he4)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[22]_LUT3_I2  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[22]_LUT3_I2_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[22] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[22] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245.1-253.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[23]_DFF_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[23]_LUT3_I0_F ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[23] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hd8)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[23]_LUT3_I1  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[23]_LUT3_I1_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[23] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[23] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245.1-253.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[24]_DFF_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[24]_LUT3_I0_F ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[24] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he4)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[24]_LUT3_I2  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[24]_LUT3_I2_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[24] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[24] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245.1-253.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[25]_DFF_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[25]_LUT3_I0_F ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[25] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he4)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[25]_LUT3_I2  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[25]_LUT3_I2_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[25] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[25] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245.1-253.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[26]_DFF_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[26]_LUT3_I0_F ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[26] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hd8)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[26]_LUT3_I1  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[26]_LUT3_I1_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[26] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[26] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245.1-253.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[27]_DFF_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[27]_LUT3_I0_F ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[27] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he4)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[27]_LUT3_I2  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[27]_LUT3_I2_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[27] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[27] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245.1-253.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[2]_DFF_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[2]_LUT3_I0_F ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hd8)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[2]_LUT3_I1  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[2]_LUT3_I1_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[2] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245.1-253.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[3]_DFF_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[3]_LUT3_I0_F ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hd8)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[3]_LUT3_I1  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[3]_LUT3_I1_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[3] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245.1-253.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[4]_DFF_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[4]_LUT3_I0_F ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hd8)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[4]_LUT3_I1  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[4]_LUT3_I1_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[4] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245.1-253.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[5]_DFF_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[5]_LUT3_I0_F ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hd8)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[5]_LUT3_I1  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[5]_LUT3_I1_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[5] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245.1-253.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[6]_DFF_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[6]_LUT3_I0_F ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hd8)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[6]_LUT3_I1  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[6]_LUT3_I1_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[6] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245.1-253.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[7]_DFF_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[7]_LUT3_I0_F ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[7] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hd8)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[7]_LUT3_I1  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[7]_LUT3_I1_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[7] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[7] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245.1-253.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[8]_DFF_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[8]_LUT3_I0_F ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[8] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he4)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[8]_LUT3_I2  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[8]_LUT3_I2_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[8] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[8] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245.1-253.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[9]_DFF_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[9]_LUT3_I0_F ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[9] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hd8)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[9]_LUT3_I1  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[9]_LUT3_I1_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[9] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[9] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_flow_control_loop_pipe_sequential_init.v:85.1-94.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:43.8-43.68" *)
  DFFRE \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_done_cache_DFFRE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_done_cache_DFFRE_Q_CE ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_loop_exit_ready_pp0_iter2_reg ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_done_cache ),
    .RESET(ap_rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'he)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_done_cache_DFFRE_Q_CE_LUT2_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_done_cache_DFFRE_Q_CE ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_loop_exit_ready_pp0_iter2_reg ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_ap_start_reg )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h51)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_done_cache_LUT3_I1  (
    .F(ap_done_DFFR_Q_D_LUT4_F_I3),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_loop_exit_ready_pp0_iter2_reg ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_done_cache ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_ap_start_reg )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_flow_control_loop_pipe_sequential_init.v:67.1-76.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:67.8-67.66" *)
  DFFSE \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_DFFSE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_ap_start_reg ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\stimIn[0][2] ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int ),
    .SET(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_DFFSE_Q_SET )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'he)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_DFFSE_Q_SET_LUT2_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_DFFSE_Q_SET ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_loop_exit_ready_pp0_iter2_reg ),
    .I1(ap_rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I0  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I0_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_ap_start_reg )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:178.1-186.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:43.8-43.68" *)
  DFFRE \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[0]_DFFRE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter1_LUT2_I0_F ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[0]_DFFRE_Q_D ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[0] ),
    .RESET(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:135.23-136.15" *)
  LUT1 #(
    .INIT(2'h1)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[0]_DFFRE_Q_D_LUT1_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[0]_DFFRE_Q_D ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:178.1-186.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:43.8-43.68" *)
  DFFRE \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[1]_DFFRE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter1_LUT2_I0_F ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[1]_DFFRE_Q_D ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[1] ),
    .RESET(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h6)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[1]_DFFRE_Q_D_LUT2_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[1]_DFFRE_Q_D ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[1] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:178.1-186.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:43.8-43.68" *)
  DFFRE \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[2]_DFFRE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter1_LUT2_I0_F ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[2]_DFFRE_Q_D ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[2] ),
    .RESET(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h6c)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[2]_DFFRE_Q_D_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[2]_DFFRE_Q_D ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[1] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[2] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h6)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[2]_LUT2_I1  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[2]_LUT2_I1_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[1] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:178.1-186.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:43.8-43.68" *)
  DFFRE \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[3]_DFFRE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter1_LUT2_I0_F ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[3]_DFFRE_Q_D ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[3] ),
    .RESET(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h6ccc)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[3]_DFFRE_Q_D_LUT4_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[3]_DFFRE_Q_D ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[1] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[3] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[2] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h93)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[3]_LUT3_I1  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[3]_LUT3_I1_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[1] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[3] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:178.1-186.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:43.8-43.68" *)
  DFFRE \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[4]_DFFRE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter1_LUT2_I0_F ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[4]_DFFRE_Q_D ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[4] ),
    .RESET(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[4]_DFFRE_Q_D_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[4]_DFFRE_Q_D_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[4]_DFFRE_Q_D_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[4]_DFFRE_Q_D ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h2)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[4]_DFFRE_Q_D_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[4]_DFFRE_Q_D_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h6ccc)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[4]_DFFRE_Q_D_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[4]_DFFRE_Q_D_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[1] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[4] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[3] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h9333)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[4]_LUT4_I1  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[4]_LUT4_I1_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[1] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[4] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[3] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245.1-253.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.icmp_ln104_reg_322_DFF_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.icmp_ln104_reg_322_DFF_Q_D ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.icmp_ln104_reg_322 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.icmp_ln104_reg_322_DFF_Q_D_LUT2_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.icmp_ln104_reg_322_DFF_Q_D ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[4] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[0]_DFFR_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h7)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.icmp_ln104_reg_322_DFF_Q_D_LUT2_I1  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.icmp_ln104_reg_322_DFF_Q_D_LUT2_I1_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter1 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.icmp_ln104_reg_322_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h80)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.icmp_ln104_reg_322_LUT3_I2  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.icmp_ln104_reg_322_LUT3_I2_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_loop_exit_ready_pp0_iter2_reg ),
    .I1(\u_fxp_sqrt_top.ap_CS_fsm_state2 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.icmp_ln104_reg_322 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:188.1-196.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:31.7-31.59" *)
  DFFR \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[0]_DFFR_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[0]_LUT2_I1_F ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[0] ),
    .RESET(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'he)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[0]_LUT2_I1  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[0]_LUT2_I1_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter2 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:188.1-196.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:31.7-31.59" *)
  DFFR \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[10]_DFFR_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[10]_LUT3_I0_F ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[10] ),
    .RESET(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he2)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[10]_LUT3_I0  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[10]_LUT3_I0_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[10] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter2 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[9]_LUT3_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:188.1-196.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:31.7-31.59" *)
  DFFR \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[11]_DFFR_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[11]_LUT3_I0_F ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[11] ),
    .RESET(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he2)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[11]_LUT3_I0  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[11]_LUT3_I0_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[11] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter2 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[10]_LUT3_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:188.1-196.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:31.7-31.59" *)
  DFFR \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[12]_DFFR_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[12]_LUT3_I0_F ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[12] ),
    .RESET(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he2)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[12]_LUT3_I0  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[12]_LUT3_I0_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[12] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter2 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[11]_LUT3_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:188.1-196.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:31.7-31.59" *)
  DFFR \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[13]_DFFR_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[13]_LUT3_I0_F ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[13] ),
    .RESET(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he2)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[13]_LUT3_I0  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[13]_LUT3_I0_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[13] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter2 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[12]_LUT3_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:188.1-196.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:31.7-31.59" *)
  DFFR \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[14]_DFFR_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[14]_LUT3_I0_F ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[14] ),
    .RESET(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he2)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[14]_LUT3_I0  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[14]_LUT3_I0_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[14] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter2 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[13]_LUT3_I2_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:188.1-196.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:31.7-31.59" *)
  DFFR \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[15]_DFFR_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[15]_LUT3_I0_F ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[15] ),
    .RESET(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he2)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[15]_LUT3_I0  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[15]_LUT3_I0_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[15] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter2 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[14]_LUT3_I2_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:188.1-196.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:31.7-31.59" *)
  DFFR \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[16]_DFFR_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[16]_LUT3_I0_F ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[16] ),
    .RESET(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he2)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[16]_LUT3_I0  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[16]_LUT3_I0_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[16] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter2 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[15]_LUT3_I2_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:188.1-196.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:31.7-31.59" *)
  DFFR \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[17]_DFFR_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[17]_LUT3_I0_F ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[17] ),
    .RESET(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he2)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[17]_LUT3_I0  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[17]_LUT3_I0_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[17] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter2 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[16]_LUT3_I2_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:188.1-196.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:31.7-31.59" *)
  DFFR \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[18]_DFFR_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[18]_LUT3_I0_F ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[18] ),
    .RESET(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he2)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[18]_LUT3_I0  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[18]_LUT3_I0_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[18] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter2 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[17]_LUT3_I2_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:188.1-196.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:31.7-31.59" *)
  DFFR \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[19]_DFFR_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[19]_LUT3_I0_F ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[19] ),
    .RESET(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he2)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[19]_LUT3_I0  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[19]_LUT3_I0_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[19] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter2 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[18]_LUT3_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:188.1-196.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:31.7-31.59" *)
  DFFR \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[1]_DFFR_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[1]_LUT3_I0_F ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[1] ),
    .RESET(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he2)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[1]_LUT3_I0  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[1]_LUT3_I0_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[1] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter2 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[0]_LUT2_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:188.1-196.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:31.7-31.59" *)
  DFFR \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[20]_DFFR_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[20]_LUT3_I0_F ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[20] ),
    .RESET(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he2)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[20]_LUT3_I0  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[20]_LUT3_I0_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[20] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter2 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[19]_LUT3_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:188.1-196.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:31.7-31.59" *)
  DFFR \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[21]_DFFR_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[21]_LUT3_I0_F ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[21] ),
    .RESET(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he2)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[21]_LUT3_I0  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[21]_LUT3_I0_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[21] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter2 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[20]_LUT3_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:188.1-196.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:31.7-31.59" *)
  DFFR \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[22]_DFFR_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[22]_LUT3_I0_F ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[22] ),
    .RESET(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he2)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[22]_LUT3_I0  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[22]_LUT3_I0_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[22] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter2 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[21]_LUT3_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:188.1-196.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:31.7-31.59" *)
  DFFR \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[23]_DFFR_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[23]_LUT3_I0_F ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[23] ),
    .RESET(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he2)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[23]_LUT3_I0  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[23]_LUT3_I0_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[23] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter2 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[22]_LUT3_I2_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:188.1-196.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:31.7-31.59" *)
  DFFR \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[24]_DFFR_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[24]_LUT3_I0_F ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[24] ),
    .RESET(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he2)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[24]_LUT3_I0  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[24]_LUT3_I0_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[24] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter2 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[23]_LUT3_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:188.1-196.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:31.7-31.59" *)
  DFFR \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[25]_DFFR_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[25]_LUT3_I0_F ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[25] ),
    .RESET(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he2)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[25]_LUT3_I0  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[25]_LUT3_I0_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[25] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter2 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[24]_LUT3_I2_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:188.1-196.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:31.7-31.59" *)
  DFFR \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[26]_DFFR_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[26]_LUT3_I0_F ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[26] ),
    .RESET(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he2)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[26]_LUT3_I0  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[26]_LUT3_I0_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[26] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter2 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[25]_LUT3_I2_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:188.1-196.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:31.7-31.59" *)
  DFFR \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[27]_DFFR_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[27]_LUT3_I0_F ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[27] ),
    .RESET(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he2)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[27]_LUT3_I0  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[27]_LUT3_I0_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[27] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter2 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[26]_LUT3_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:188.1-196.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:31.7-31.59" *)
  DFFR \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[28]_DFFR_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[28]_LUT3_I0_F ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[28] ),
    .RESET(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he2)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[28]_LUT3_I0  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[28]_LUT3_I0_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[28] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter2 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[27]_LUT3_I2_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hfbea)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[28]_LUT3_I0_F_LUT4_I2  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[28]_LUT3_I0_F_LUT4_I2_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[1] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[0] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[28]_LUT3_I0_F ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[27]_LUT3_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h5140)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[28]_LUT3_I0_F_LUT4_I2_1  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[28]_LUT3_I0_F_LUT4_I2_1_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[1] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[0] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[28]_LUT3_I0_F ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[27]_LUT3_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[28]_LUT3_I0_F_LUT4_I2_F_MUX2_LUT5_I1  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[28]_LUT3_I0_F_LUT4_I2_1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[28]_LUT3_I0_F_LUT4_I2_F ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[30]_DFF_Q_D_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_F_I2 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[28]_LUT3_I0_F_LUT4_I2_F_MUX2_LUT5_I1_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hd8)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[28]_LUT3_I0_F_LUT4_I2_F_MUX2_LUT5_I1_S0_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[28]_LUT3_I0_F_LUT4_I2_F_MUX2_LUT5_I1_S0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[0] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[26]_LUT3_I0_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[25]_LUT3_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:188.1-196.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:31.7-31.59" *)
  DFFR \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[2]_DFFR_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[2]_LUT3_I0_F ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[2] ),
    .RESET(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he2)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[2]_LUT3_I0  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[2]_LUT3_I0_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[2] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter2 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[1]_LUT3_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:188.1-196.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:31.7-31.59" *)
  DFFR \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[3]_DFFR_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[3]_LUT3_I0_F ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[3] ),
    .RESET(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he2)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[3]_LUT3_I0  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[3]_LUT3_I0_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[3] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter2 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[2]_LUT3_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:188.1-196.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:31.7-31.59" *)
  DFFR \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[4]_DFFR_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[4]_LUT3_I0_F ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[4] ),
    .RESET(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he2)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[4]_LUT3_I0  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[4]_LUT3_I0_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[4] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter2 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[3]_LUT3_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:188.1-196.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:31.7-31.59" *)
  DFFR \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[5]_DFFR_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[5]_LUT3_I0_F ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[5] ),
    .RESET(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he2)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[5]_LUT3_I0  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[5]_LUT3_I0_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[5] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter2 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[4]_LUT3_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:188.1-196.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:31.7-31.59" *)
  DFFR \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[6]_DFFR_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[6]_LUT3_I0_F ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[6] ),
    .RESET(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he2)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[6]_LUT3_I0  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[6]_LUT3_I0_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[6] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter2 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[5]_LUT3_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:188.1-196.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:31.7-31.59" *)
  DFFR \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[7]_DFFR_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[7]_LUT3_I0_F ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[7] ),
    .RESET(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he2)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[7]_LUT3_I0  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[7]_LUT3_I0_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[7] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter2 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[6]_LUT3_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:188.1-196.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:31.7-31.59" *)
  DFFR \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[8]_DFFR_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[8]_LUT3_I0_F ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[8] ),
    .RESET(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he2)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[8]_LUT3_I0  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[8]_LUT3_I0_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[8] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter2 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[7]_LUT3_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:188.1-196.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:31.7-31.59" *)
  DFFR \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[9]_DFFR_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[9]_LUT3_I0_F ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[9] ),
    .RESET(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he2)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[9]_LUT3_I0  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[9]_LUT3_I0_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[9] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter2 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[8]_LUT3_I2_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:198.1-233.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:43.8-43.68" *)
  DFFRE \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[10]_DFFRE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter2 ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[9]_LUT3_I1_F ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[10] ),
    .RESET(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he2)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[10]_LUT3_I0  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[10]_LUT3_I0_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[10] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter2 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[9]_LUT3_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:198.1-233.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:43.8-43.68" *)
  DFFRE \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[11]_DFFRE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter2 ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[10]_LUT3_I1_F ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[11] ),
    .RESET(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he2)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[11]_LUT3_I0  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[11]_LUT3_I0_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[11] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter2 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[10]_LUT3_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hd8)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[11]_LUT3_I0_F_LUT3_I1  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[11]_LUT3_I0_F_LUT3_I1_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[0] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[11]_LUT3_I0_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[10]_LUT3_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:198.1-233.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:43.8-43.68" *)
  DFFRE \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[12]_DFFRE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter2 ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[11]_LUT3_I1_F ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[12] ),
    .RESET(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he2)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[12]_LUT3_I0  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[12]_LUT3_I0_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[12] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter2 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[11]_LUT3_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hd8)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[12]_LUT3_I0_F_LUT3_I1  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[12]_LUT3_I0_F_LUT3_I1_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[0] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[12]_LUT3_I0_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[11]_LUT3_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:198.1-233.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:43.8-43.68" *)
  DFFRE \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[13]_DFFRE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter2 ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[12]_LUT3_I1_F ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[13] ),
    .RESET(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he2)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[13]_LUT3_I0  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[13]_LUT3_I0_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[13] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter2 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[12]_LUT3_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hd8)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[13]_LUT3_I0_F_LUT3_I1  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[13]_LUT3_I0_F_LUT3_I1_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[0] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[13]_LUT3_I0_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[12]_LUT3_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:198.1-233.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:43.8-43.68" *)
  DFFRE \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[14]_DFFRE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter2 ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[13]_LUT3_I2_F ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[14] ),
    .RESET(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he2)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[14]_LUT3_I0  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[14]_LUT3_I0_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[14] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter2 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[13]_LUT3_I2_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hd8)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[14]_LUT3_I0_F_LUT3_I1  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[14]_LUT3_I0_F_LUT3_I1_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[0] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[14]_LUT3_I0_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[13]_LUT3_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:198.1-233.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:43.8-43.68" *)
  DFFRE \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[15]_DFFRE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter2 ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[14]_LUT3_I2_F ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[15] ),
    .RESET(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he2)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[15]_LUT3_I0  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[15]_LUT3_I0_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[15] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter2 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[14]_LUT3_I2_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hd8)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[15]_LUT3_I0_F_LUT3_I1  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[15]_LUT3_I0_F_LUT3_I1_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[0] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[15]_LUT3_I0_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[14]_LUT3_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he4)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[15]_LUT3_I0_F_LUT3_I1_F_LUT3_I1  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[17]_DFF_Q_D_LUT3_F_I2_LUT4_F_I3_LUT3_F_I2 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[1] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[15]_LUT3_I0_F_LUT3_I1_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[13]_LUT3_I0_F_LUT3_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:198.1-233.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:43.8-43.68" *)
  DFFRE \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[16]_DFFRE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter2 ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[15]_LUT3_I2_F ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[16] ),
    .RESET(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he2)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[16]_LUT3_I0  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[16]_LUT3_I0_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[16] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter2 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[15]_LUT3_I2_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hd8)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[16]_LUT3_I0_F_LUT3_I1  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[16]_LUT3_I0_F_LUT3_I1_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[0] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[16]_LUT3_I0_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[15]_LUT3_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he4)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[16]_LUT3_I0_F_LUT3_I1_F_LUT3_I1  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[16]_LUT3_I0_F_LUT3_I1_F_LUT3_I1_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[1] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[16]_LUT3_I0_F_LUT3_I1_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[14]_LUT3_I0_F_LUT3_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he4)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[16]_LUT3_I0_F_LUT3_I1_F_LUT3_I2  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[20]_DFF_Q_D_MUX2_LUT5_O_S0_LUT3_F_I2 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[1] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[17]_LUT3_I0_F_LUT3_I1_1_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[16]_LUT3_I0_F_LUT3_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:198.1-233.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:43.8-43.68" *)
  DFFRE \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[17]_DFFRE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter2 ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[16]_LUT3_I2_F ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[17] ),
    .RESET(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he2)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[17]_LUT3_I0  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[17]_LUT3_I0_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[17] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter2 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[16]_LUT3_I2_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hd8)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[17]_LUT3_I0_F_LUT3_I1  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[17]_LUT3_I0_F_LUT3_I1_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[0] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[17]_LUT3_I0_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[16]_LUT3_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he4)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[17]_LUT3_I0_F_LUT3_I1_1  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[17]_LUT3_I0_F_LUT3_I1_1_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[0] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[17]_LUT3_I0_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[18]_LUT3_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he4)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[17]_LUT3_I0_F_LUT3_I1_F_LUT3_I1  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[19]_DFF_Q_D_MUX2_LUT5_O_S0_LUT3_F_I2 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[1] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[17]_LUT3_I0_F_LUT3_I1_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[15]_LUT3_I0_F_LUT3_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he4)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[17]_LUT3_I0_F_LUT3_I1_F_LUT3_I2  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[25]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I2 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[1] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[19]_LUT3_I0_F_LUT3_I1_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[17]_LUT3_I0_F_LUT3_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:198.1-233.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:43.8-43.68" *)
  DFFRE \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[18]_DFFRE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter2 ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[17]_LUT3_I2_F ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[18] ),
    .RESET(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he2)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[18]_LUT3_I0  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[18]_LUT3_I0_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[18] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter2 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[17]_LUT3_I2_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:198.1-233.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:43.8-43.68" *)
  DFFRE \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[19]_DFFRE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter2 ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[18]_LUT3_I1_F ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[19] ),
    .RESET(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he2)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[19]_LUT3_I0  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[19]_LUT3_I0_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[19] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter2 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[18]_LUT3_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hd8)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[19]_LUT3_I0_F_LUT3_I1  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[19]_LUT3_I0_F_LUT3_I1_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[0] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[19]_LUT3_I0_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[18]_LUT3_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:198.1-233.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:43.8-43.68" *)
  DFFRE \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[1]_DFFRE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter2 ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[0]_LUT2_I1_F ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[1] ),
    .RESET(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he2)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[1]_LUT3_I0  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[1]_LUT3_I0_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[1] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter2 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[0]_LUT2_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[1]_LUT3_I0_F_LUT2_I1  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[7]_DFFR_Q_D_LUT2_F_I1_LUT4_F_I2 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[0] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[1]_LUT3_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he4)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[1]_LUT3_I0_F_LUT3_I1  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[1]_LUT3_I0_F_LUT3_I1_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[0] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[1]_LUT3_I0_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[2]_LUT3_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'ha9ed)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[1]_LUT3_I0_F_LUT3_I1_F_LUT4_I3  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[4]_DFFR_Q_D_LUT2_F_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[1] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[2] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[0] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[1]_LUT3_I0_F_LUT3_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:198.1-233.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:43.8-43.68" *)
  DFFRE \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[20]_DFFRE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter2 ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[19]_LUT3_I1_F ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[20] ),
    .RESET(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he2)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[20]_LUT3_I0  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[20]_LUT3_I0_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[20] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter2 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[19]_LUT3_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hd8)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[20]_LUT3_I0_F_LUT3_I1  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[20]_LUT3_I0_F_LUT3_I1_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[0] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[20]_LUT3_I0_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[19]_LUT3_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he4)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[20]_LUT3_I0_F_LUT3_I1_F_LUT3_I1  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[20]_LUT3_I0_F_LUT3_I1_F_LUT3_I1_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[1] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[20]_LUT3_I0_F_LUT3_I1_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[17]_LUT3_I0_F_LUT3_I1_1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:198.1-233.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:43.8-43.68" *)
  DFFRE \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[21]_DFFRE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter2 ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[20]_LUT3_I1_F ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[21] ),
    .RESET(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he2)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[21]_LUT3_I0  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[21]_LUT3_I0_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[21] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter2 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[20]_LUT3_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hd8)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[21]_LUT3_I0_F_LUT3_I1  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[21]_LUT3_I0_F_LUT3_I1_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[0] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[21]_LUT3_I0_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[20]_LUT3_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hfbd9)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[21]_LUT3_I0_F_LUT3_I1_F_LUT4_I2  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[23]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I2 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[1] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[2] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[21]_LUT3_I0_F_LUT3_I1_F ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[19]_LUT3_I0_F_LUT3_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:198.1-233.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:43.8-43.68" *)
  DFFRE \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[22]_DFFRE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter2 ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[21]_LUT3_I1_F ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[22] ),
    .RESET(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he2)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[22]_LUT3_I0  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[22]_LUT3_I0_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[22] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter2 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[21]_LUT3_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hd8)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[22]_LUT3_I0_F_LUT3_I1  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[22]_LUT3_I0_F_LUT3_I1_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[0] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[22]_LUT3_I0_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[21]_LUT3_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he4)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[22]_LUT3_I0_F_LUT3_I1_F_LUT3_I1  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[22]_LUT3_I0_F_LUT3_I1_F_LUT3_I1_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[1] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[22]_LUT3_I0_F_LUT3_I1_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[20]_LUT3_I0_F_LUT3_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:198.1-233.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:43.8-43.68" *)
  DFFRE \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[23]_DFFRE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter2 ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[22]_LUT3_I2_F ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[23] ),
    .RESET(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he2)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[23]_LUT3_I0  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[23]_LUT3_I0_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[23] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter2 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[22]_LUT3_I2_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hd8)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[23]_LUT3_I0_F_LUT3_I1  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[23]_LUT3_I0_F_LUT3_I1_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[0] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[23]_LUT3_I0_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[22]_LUT3_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he4)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[23]_LUT3_I0_F_LUT3_I1_F_LUT3_I1  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[23]_LUT3_I0_F_LUT3_I1_F_LUT3_I1_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[1] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[23]_LUT3_I0_F_LUT3_I1_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[21]_LUT3_I0_F_LUT3_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:198.1-233.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:43.8-43.68" *)
  DFFRE \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[24]_DFFRE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter2 ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[23]_LUT3_I1_F ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[24] ),
    .RESET(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he2)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[24]_LUT3_I0  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[24]_LUT3_I0_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[24] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter2 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[23]_LUT3_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hd8)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[24]_LUT3_I0_F_LUT3_I1  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[24]_LUT3_I0_F_LUT3_I1_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[0] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[24]_LUT3_I0_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[23]_LUT3_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:198.1-233.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:43.8-43.68" *)
  DFFRE \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[25]_DFFRE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter2 ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[24]_LUT3_I2_F ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[25] ),
    .RESET(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he2)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[25]_LUT3_I0  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[25]_LUT3_I0_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[25] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter2 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[24]_LUT3_I2_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hd8)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[25]_LUT3_I0_F_LUT3_I1  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[25]_LUT3_I0_F_LUT3_I1_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[0] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[25]_LUT3_I0_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[24]_LUT3_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[25]_LUT3_I0_F_LUT3_I1_F_MUX2_LUT5_S0  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[25]_LUT3_I0_F_LUT3_I1_F_MUX2_LUT5_S0_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[25]_LUT3_I0_F_LUT3_I1_F_MUX2_LUT5_S0_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[26]_LUT3_I0_F_LUT4_I2_I3 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[25]_LUT3_I0_F_LUT3_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hbfff)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[25]_LUT3_I0_F_LUT3_I1_F_MUX2_LUT5_S0_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[25]_LUT3_I0_F_LUT3_I1_F_MUX2_LUT5_S0_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[1] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[2] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[0] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[27]_LUT3_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h9ddd)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[25]_LUT3_I0_F_LUT3_I1_F_MUX2_LUT5_S0_I1_LUT4_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[25]_LUT3_I0_F_LUT3_I1_F_MUX2_LUT5_S0_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[1] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[2] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[0] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[27]_LUT3_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:198.1-233.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:43.8-43.68" *)
  DFFRE \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[26]_DFFRE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter2 ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[25]_LUT3_I2_F ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[26] ),
    .RESET(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he2)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[26]_LUT3_I0  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[26]_LUT3_I0_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[26] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter2 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[25]_LUT3_I2_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hd8)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[26]_LUT3_I0_F_LUT3_I1  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[26]_LUT3_I0_F_LUT3_I1_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[0] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[26]_LUT3_I0_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[25]_LUT3_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h9dbf)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[26]_LUT3_I0_F_LUT3_I1_F_LUT4_I2  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[28]_DFF_Q_D_LUT3_F_I1_MUX2_LUT5_O_I0_LUT4_F_I2 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[1] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[2] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[26]_LUT3_I0_F_LUT3_I1_F ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[24]_LUT3_I0_F_LUT3_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hbf00)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[26]_LUT3_I0_F_LUT4_I2  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[26]_LUT3_I0_F_LUT4_I2_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[0] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[26]_LUT3_I0_F_LUT4_I2_I1 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[26]_LUT3_I0_F ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[26]_LUT3_I0_F_LUT4_I2_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h4)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[26]_LUT3_I0_F_LUT4_I2_I1_LUT2_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[26]_LUT3_I0_F_LUT4_I2_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[1] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h4)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[26]_LUT3_I0_F_LUT4_I2_I1_LUT2_I1  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[26]_LUT3_I0_F_LUT4_I2_I1_LUT2_I1_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[3] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[26]_LUT3_I0_F_LUT4_I2_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[26]_LUT3_I0_F_LUT4_I2_I1_LUT2_I1_1  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[26]_LUT3_I0_F_LUT4_I2_I1_LUT2_I1_1_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[3] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[26]_LUT3_I0_F_LUT4_I2_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[26]_LUT3_I0_F_LUT4_I2_I1_LUT2_I1_1_F_LUT2_I1  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[0]_DFFR_Q_D ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[0] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[26]_LUT3_I0_F_LUT4_I2_I1_LUT2_I1_1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:198.1-233.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:43.8-43.68" *)
  DFFRE \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[27]_DFFRE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter2 ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[26]_LUT3_I1_F ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[27] ),
    .RESET(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he2)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[27]_LUT3_I0  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[27]_LUT3_I0_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[27] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter2 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[26]_LUT3_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:198.1-233.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:43.8-43.68" *)
  DFFRE \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[28]_DFFRE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter2 ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[27]_LUT3_I2_F ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[28] ),
    .RESET(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he2)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[28]_LUT3_I0  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[28]_LUT3_I0_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[28] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter2 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[27]_LUT3_I2_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h5140)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[28]_LUT3_I0_F_LUT4_I2  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[28]_LUT3_I0_F_LUT4_I2_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[1] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[0] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[28]_LUT3_I0_F ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[27]_LUT3_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h23)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[28]_LUT3_I0_F_LUT4_I2_F_LUT3_I1  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[30]_DFF_Q_D_LUT4_F_I1_LUT4_F_I2 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[2] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[28]_LUT3_I0_F_LUT4_I2_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[26]_LUT3_I0_F_LUT3_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:198.1-233.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:43.8-43.68" *)
  DFFRE \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[2]_DFFRE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter2 ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[1]_LUT3_I1_F ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[2] ),
    .RESET(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he2)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[2]_LUT3_I0  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[2]_LUT3_I0_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[2] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter2 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[1]_LUT3_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:198.1-233.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:43.8-43.68" *)
  DFFRE \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[3]_DFFRE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter2 ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[2]_LUT3_I1_F ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[3] ),
    .RESET(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he2)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[3]_LUT3_I0  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[3]_LUT3_I0_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[3] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter2 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[2]_LUT3_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hd8)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[3]_LUT3_I0_F_LUT3_I1  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[3]_LUT3_I0_F_LUT3_I1_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[0] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[3]_LUT3_I0_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[2]_LUT3_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:198.1-233.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:43.8-43.68" *)
  DFFRE \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[4]_DFFRE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter2 ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[3]_LUT3_I1_F ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[4] ),
    .RESET(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he2)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[4]_LUT3_I0  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[4]_LUT3_I0_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[4] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter2 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[3]_LUT3_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hd8)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[4]_LUT3_I0_F_LUT3_I1  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[4]_LUT3_I0_F_LUT3_I1_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[0] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[4]_LUT3_I0_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[3]_LUT3_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hd8)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[4]_LUT3_I0_F_LUT3_I1_F_LUT3_I1  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[12]_DFFR_Q_D_LUT3_F_I2_LUT3_F_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[1] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[4]_LUT3_I0_F_LUT3_I1_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[6]_LUT3_I0_F_LUT3_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:198.1-233.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:43.8-43.68" *)
  DFFRE \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[5]_DFFRE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter2 ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[4]_LUT3_I1_F ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[5] ),
    .RESET(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he2)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[5]_LUT3_I0  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[5]_LUT3_I0_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[5] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter2 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[4]_LUT3_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hd8)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[5]_LUT3_I0_F_LUT3_I1  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[5]_LUT3_I0_F_LUT3_I1_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[0] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[5]_LUT3_I0_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[4]_LUT3_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:198.1-233.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:43.8-43.68" *)
  DFFRE \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[6]_DFFRE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter2 ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[5]_LUT3_I1_F ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[6] ),
    .RESET(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he2)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[6]_LUT3_I0  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[6]_LUT3_I0_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[6] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter2 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[5]_LUT3_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hd8)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[6]_LUT3_I0_F_LUT3_I1  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[6]_LUT3_I0_F_LUT3_I1_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[0] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[6]_LUT3_I0_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[5]_LUT3_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:198.1-233.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:43.8-43.68" *)
  DFFRE \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[7]_DFFRE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter2 ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[6]_LUT3_I1_F ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[7] ),
    .RESET(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he2)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[7]_LUT3_I0  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[7]_LUT3_I0_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[7] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter2 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[6]_LUT3_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hd8)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[7]_LUT3_I0_F_LUT3_I1  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[7]_LUT3_I0_F_LUT3_I1_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[0] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[7]_LUT3_I0_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[6]_LUT3_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:198.1-233.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:43.8-43.68" *)
  DFFRE \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[8]_DFFRE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter2 ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[7]_LUT3_I1_F ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[8] ),
    .RESET(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he2)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[8]_LUT3_I0  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[8]_LUT3_I0_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[8] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter2 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[7]_LUT3_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hd8)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[8]_LUT3_I0_F_LUT3_I1  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[8]_LUT3_I0_F_LUT3_I1_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[0] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[8]_LUT3_I0_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[7]_LUT3_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:198.1-233.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:43.8-43.68" *)
  DFFRE \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[9]_DFFRE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter2 ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[8]_LUT3_I2_F ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[9] ),
    .RESET(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he2)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[9]_LUT3_I0  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[9]_LUT3_I0_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[9] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter2 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[8]_LUT3_I2_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hd8)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[9]_LUT3_I0_F_LUT3_I1  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[9]_LUT3_I0_F_LUT3_I1_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[0] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[9]_LUT3_I0_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[8]_LUT3_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hd8)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[9]_LUT3_I0_F_LUT3_I2  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[9]_LUT3_I0_F_LUT3_I2_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[0] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[10]_LUT3_I0_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[9]_LUT3_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he4)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[9]_LUT3_I0_F_LUT3_I2_F_LUT3_I2  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[9]_LUT3_I0_F_LUT3_I2_F_LUT3_I2_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[1] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[12]_LUT3_I0_F_LUT3_I1_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[9]_LUT3_I0_F_LUT3_I2_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:235.1-243.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:43.8-43.68" *)
  DFFRE \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[0]_DFFRE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter2 ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[0] ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[0] ),
    .RESET(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:235.1-243.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[10]_DFFE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[4]_DFFE_Q_CE ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[10]_DFFE_Q_D ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[10] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h9)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[10]_LUT2_I0  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[11]_DFFE_Q_D_LUT4_F_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[10] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[11] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:235.1-243.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[11]_DFFE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[4]_DFFE_Q_CE ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[11]_DFFE_Q_D ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[11] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:235.1-243.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[12]_DFFE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[4]_DFFE_Q_CE ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[12]_DFFE_Q_D ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[12] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:235.1-243.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[13]_DFFE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[4]_DFFE_Q_CE ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[13]_DFFE_Q_D ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[13] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:235.1-243.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[14]_DFFE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[4]_DFFE_Q_CE ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[14]_DFFE_Q_D ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[14] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h9)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[14]_LUT2_I0  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[14]_LUT2_I0_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[14] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[15] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:235.1-243.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[15]_DFFE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[4]_DFFE_Q_CE ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[15]_DFFE_Q_D ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[15] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:235.1-243.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[16]_DFFE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[4]_DFFE_Q_CE ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[16]_DFFE_Q_D ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[16] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:235.1-243.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[17]_DFFE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[4]_DFFE_Q_CE ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[17]_DFFE_Q_D ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[17] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:235.1-243.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[18]_DFFE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[4]_DFFE_Q_CE ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[18]_DFFE_Q_D ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[18] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:235.1-243.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[19]_DFFE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[4]_DFFE_Q_CE ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[19]_DFFE_Q_D ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[19] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:235.1-243.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:43.8-43.68" *)
  DFFRE \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[1]_DFFRE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter2 ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.s_5_loc_fu_48[1]_DFFE_Q_D ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[1] ),
    .RESET(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:235.1-243.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[20]_DFFE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[4]_DFFE_Q_CE ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[20]_DFFE_Q_D ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[20] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:235.1-243.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[21]_DFFE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[4]_DFFE_Q_CE ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[21]_DFFE_Q_D ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[21] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h6)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[21]_LUT2_I0  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[22]_DFFE_Q_D_LUT3_F_I2_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[21] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[22] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:235.1-243.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[22]_DFFE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[4]_DFFE_Q_CE ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[22]_DFFE_Q_D ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[22] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[22]_DFFE_Q_D_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.s_1_reg_132[22]_LUT4_I1_F ),
    .I1(\u_fxp_sqrt_top.s_1_reg_132[22]_LUT2_I0_F ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[22]_DFFE_Q_D ),
    .S0(\u_fxp_sqrt_top.s_5_loc_fu_48[22]_DFFE_Q_D_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:235.1-243.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[23]_DFFE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[4]_DFFE_Q_CE ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[23]_DFFE_Q_D ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[23] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:235.1-243.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[24]_DFFE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[4]_DFFE_Q_CE ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[24]_DFFE_Q_D ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[24] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[24]_DFFE_Q_D_MUX2_LUT6_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[24]_DFFE_Q_D_MUX2_LUT6_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[24]_DFFE_Q_D_MUX2_LUT6_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[24]_DFFE_Q_D ),
    .S0(\u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[24]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[24]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[24]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[24]_DFFE_Q_D_MUX2_LUT6_O_I0 ),
    .S0(\u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hccf5)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[24]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[24]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I1(\u_fxp_sqrt_top.s_1_reg_132[24] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[24]_LUT2_I1_F ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hcc5f)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[24]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[24]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I1(\u_fxp_sqrt_top.s_1_reg_132[24] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[24]_LUT2_I1_F ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[24]_DFFE_Q_D_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[24]_DFFE_Q_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[24]_DFFE_Q_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[24]_DFFE_Q_D_MUX2_LUT6_O_I1 ),
    .S0(\u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hcca0)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[24]_DFFE_Q_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[24]_DFFE_Q_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I1(\u_fxp_sqrt_top.s_1_reg_132[24] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[24]_LUT2_I1_F ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hcc0a)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[24]_DFFE_Q_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[24]_DFFE_Q_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I1(\u_fxp_sqrt_top.s_1_reg_132[24] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[24]_LUT2_I1_F ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:235.1-243.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[25]_DFFE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[4]_DFFE_Q_CE ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[25]_DFFE_Q_D ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[25] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:235.1-243.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[26]_DFFE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[4]_DFFE_Q_CE ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[26]_DFFE_Q_D ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[26] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[26]_DFFE_Q_D_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_1_F ),
    .I1(\u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_F ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[26]_DFFE_Q_D ),
    .S0(\u_fxp_sqrt_top.s_5_loc_fu_48[26]_DFFE_Q_D_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:235.1-243.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[27]_DFFE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[4]_DFFE_Q_CE ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[27]_DFFE_Q_D ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[27] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[27]_DFFE_Q_D_MUX2_LUT7_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[27]_DFFE_Q_D_MUX2_LUT7_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[27]_DFFE_Q_D_MUX2_LUT7_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[27]_DFFE_Q_D ),
    .S0(\u_fxp_sqrt_top.s_5_loc_fu_48[27]_DFFE_Q_D_MUX2_LUT5_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[27]_DFFE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[27]_DFFE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[27]_DFFE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[27]_DFFE_Q_D_MUX2_LUT7_O_I0 ),
    .S0(\u_fxp_sqrt_top.s_5_loc_fu_48[27]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[27]_DFFE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[27]_DFFE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[27]_DFFE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[27]_DFFE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h2)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[27]_DFFE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[27]_DFFE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.s_1_reg_132[27] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[27]_DFFE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[27]_DFFE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[27]_DFFE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[27]_DFFE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h2)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[27]_DFFE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[27]_DFFE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.s_1_reg_132[27] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[27]_DFFE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[27]_DFFE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[27]_DFFE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[27]_DFFE_Q_D_MUX2_LUT7_O_I1 ),
    .S0(\u_fxp_sqrt_top.s_5_loc_fu_48[27]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[27]_DFFE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[27]_DFFE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[27]_DFFE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[27]_DFFE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[27]_DFFE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[27]_DFFE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h2)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[27]_DFFE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[27]_DFFE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.s_1_reg_132[27] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[27]_DFFE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[27]_DFFE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[27]_DFFE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[27]_DFFE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[27]_DFFE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[27]_DFFE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h2)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[27]_DFFE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[27]_DFFE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.s_1_reg_132[27] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:235.1-243.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:43.8-43.68" *)
  DFFRE \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[28]_DFFRE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter2 ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.s_5_loc_fu_48[28]_DFFE_Q_D ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[28] ),
    .RESET(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:235.1-243.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:43.8-43.68" *)
  DFFRE \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[29]_DFFRE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter2 ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[29] ),
    .RESET(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:235.1-243.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:43.8-43.68" *)
  DFFRE \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[2]_DFFRE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter2 ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.s_5_loc_fu_48[2]_DFFE_Q_D ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[2] ),
    .RESET(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:235.1-243.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:43.8-43.68" *)
  DFFRE \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[3]_DFFRE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter2 ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.s_5_loc_fu_48[3]_DFFE_Q_D ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[3] ),
    .RESET(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:235.1-243.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[4]_DFFE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[4]_DFFE_Q_CE ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[4]_DFFE_Q_D ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'he)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[4]_DFFE_Q_CE_LUT2_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[4]_DFFE_Q_CE ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter2 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:235.1-243.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[5]_DFFE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[4]_DFFE_Q_CE ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[5]_DFFE_Q_D ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:235.1-243.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[6]_DFFE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[4]_DFFE_Q_CE ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[6]_DFFE_Q_D ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:235.1-243.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[7]_DFFE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[4]_DFFE_Q_CE ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[7]_DFFE_Q_D ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[7] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[7]_DFFE_Q_D_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.s_1_reg_132[7]_LUT3_I0_F ),
    .I1(\u_fxp_sqrt_top.s_1_reg_132[7]_LUT4_I1_F ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[7]_DFFE_Q_D ),
    .S0(\u_fxp_sqrt_top.s_5_loc_fu_48[7]_DFFE_Q_D_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:235.1-243.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[8]_DFFE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[4]_DFFE_Q_CE ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[8]_DFFE_Q_D ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[8] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:235.1-243.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[9]_DFFE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[4]_DFFE_Q_CE ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[9]_DFFE_Q_D ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[9] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245.1-253.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:31.7-31.59" *)
  DFFR \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[0]_DFFR_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[0]_DFFR_Q_D ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[0] ),
    .RESET(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[4]_LUT4_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245.1-253.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:31.7-31.59" *)
  DFFR \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[10]_DFFR_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[10]_DFFR_Q_D ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[10] ),
    .RESET(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[4]_LUT4_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hb380)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[10]_DFFR_Q_D_LUT4_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[10]_DFFR_Q_D ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[2]_LUT2_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[3]_LUT3_I1_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[10]_DFFR_Q_D_LUT4_F_I2 ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[10]_DFFR_Q_D_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hc8)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[10]_DFFR_Q_D_LUT4_F_I2_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[10]_DFFR_Q_D_LUT4_F_I2 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[1] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[0] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[0]_LUT2_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he4)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[10]_DFFR_Q_D_LUT4_F_I3_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[10]_DFFR_Q_D_LUT4_F_I3 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[2]_LUT2_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[6]_DFFR_Q_D_LUT2_F_I1_LUT3_F_I2 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[14]_DFFR_Q_D_LUT3_F_I2_LUT3_F_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245.1-253.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:31.7-31.59" *)
  DFFR \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[11]_DFFR_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[11]_DFFR_Q_D ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[11] ),
    .RESET(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[4]_LUT4_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hd8)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[11]_DFFR_Q_D_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[11]_DFFR_Q_D ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[3]_LUT3_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_DFFR_Q_D_LUT2_F_I1_LUT3_F_I1_LUT2_I1_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[11]_DFFR_Q_D_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he4)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[11]_DFFR_Q_D_LUT3_F_I2_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[11]_DFFR_Q_D_LUT3_F_I2 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[2]_LUT2_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_DFFR_Q_D_LUT2_F_I1_LUT3_F_I2 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_DFFR_Q_D_LUT3_F_I2_LUT3_F_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245.1-253.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:31.7-31.59" *)
  DFFR \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[12]_DFFR_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[12]_DFFR_Q_D ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[12] ),
    .RESET(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[4]_LUT4_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h72)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[12]_DFFR_Q_D_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[12]_DFFR_Q_D ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[3]_LUT3_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[4]_DFFR_Q_D_LUT2_F_I1 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[12]_DFFR_Q_D_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he4)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[12]_DFFR_Q_D_LUT3_F_I2_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[12]_DFFR_Q_D_LUT3_F_I2 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[2]_LUT2_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[6]_DFFR_Q_D_LUT2_F_I1_LUT3_F_I2_LUT3_F_I2_LUT3_I1_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[12]_DFFR_Q_D_LUT3_F_I2_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hd8)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[12]_DFFR_Q_D_LUT3_F_I2_LUT3_F_I2_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[12]_DFFR_Q_D_LUT3_F_I2_LUT3_F_I2 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[1] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[12]_DFFR_Q_D_LUT3_F_I2_LUT3_F_I2_LUT3_F_I1 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[18]_DFF_Q_D_MUX2_LUT5_O_S0_LUT3_F_I1_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hd8)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[12]_DFFR_Q_D_LUT3_F_I2_LUT3_F_I2_LUT3_F_I1_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[12]_DFFR_Q_D_LUT3_F_I2_LUT3_F_I2_LUT3_F_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[0] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[8]_LUT3_I0_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[7]_LUT3_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245.1-253.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:31.7-31.59" *)
  DFFR \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[13]_DFFR_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[13]_DFFR_Q_D ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[13] ),
    .RESET(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[4]_LUT4_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h72)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[13]_DFFR_Q_D_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[13]_DFFR_Q_D ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[3]_LUT3_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[5]_DFFR_Q_D_LUT2_F_I1 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[13]_DFFR_Q_D_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he4)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[13]_DFFR_Q_D_LUT3_F_I2_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[13]_DFFR_Q_D_LUT3_F_I2 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[2]_LUT2_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[9]_DFFR_Q_D_LUT4_F_I3_LUT3_F_I2 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_DFFR_Q_D_LUT3_F_I2_LUT3_F_I2_LUT3_F_I1_LUT3_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h2)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[13]_LUT2_I1  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[12] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[13] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245.1-253.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:31.7-31.59" *)
  DFFR \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[14]_DFFR_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[14]_DFFR_Q_D ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[14] ),
    .RESET(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[4]_LUT4_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hd8)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[14]_DFFR_Q_D_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[14]_DFFR_Q_D ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[3]_LUT3_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[6]_DFFR_Q_D_LUT2_F_I1 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[14]_DFFR_Q_D_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he4)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[14]_DFFR_Q_D_LUT3_F_I2_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[14]_DFFR_Q_D_LUT3_F_I2 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[2]_LUT2_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[14]_DFFR_Q_D_LUT3_F_I2_LUT3_F_I1 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[18]_DFF_Q_D_MUX2_LUT5_O_S0_LUT3_F_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he4)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[14]_DFFR_Q_D_LUT3_F_I2_LUT3_F_I1_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[14]_DFFR_Q_D_LUT3_F_I2_LUT3_F_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[1] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[12]_DFFR_Q_D_LUT3_F_I2_LUT3_F_I2_LUT3_F_I1 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[14]_DFFR_Q_D_LUT3_F_I2_LUT3_F_I1_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hd8)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[14]_DFFR_Q_D_LUT3_F_I2_LUT3_F_I1_LUT3_F_I2_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[14]_DFFR_Q_D_LUT3_F_I2_LUT3_F_I1_LUT3_F_I2 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[0] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[6]_LUT3_I0_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[5]_LUT3_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245.1-253.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:31.7-31.59" *)
  DFFR \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_DFFR_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_DFFR_Q_D ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15] ),
    .RESET(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[4]_LUT4_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hd8)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_DFFR_Q_D_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_DFFR_Q_D ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[3]_LUT3_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_DFFR_Q_D_LUT2_F_I1 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_DFFR_Q_D_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he4)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_DFFR_Q_D_LUT3_F_I2_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_DFFR_Q_D_LUT3_F_I2 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[2]_LUT2_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_DFFR_Q_D_LUT3_F_I2_LUT3_F_I1 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_DFFR_Q_D_LUT3_F_I2_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hd8)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_DFFR_Q_D_LUT3_F_I2_LUT3_F_I1_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_DFFR_Q_D_LUT3_F_I2_LUT3_F_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[1] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[9]_DFFR_Q_D_LUT4_F_I3_LUT3_F_I2_LUT3_F_I1 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_DFFR_Q_D_LUT3_F_I2_LUT3_F_I1_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hd8)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_DFFR_Q_D_LUT3_F_I2_LUT3_F_I1_LUT3_F_I2_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_DFFR_Q_D_LUT3_F_I2_LUT3_F_I1_LUT3_F_I2 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[0] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[9]_LUT3_I0_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[8]_LUT3_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hd8)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_DFFR_Q_D_LUT3_F_I2_LUT3_F_I2_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_DFFR_Q_D_LUT3_F_I2_LUT3_F_I2 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[1] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_DFFR_Q_D_LUT3_F_I2_LUT3_F_I2_LUT3_F_I1 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_DFFR_Q_D_LUT3_F_I2_LUT3_F_I2_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hd8)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_DFFR_Q_D_LUT3_F_I2_LUT3_F_I2_LUT3_F_I1_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_DFFR_Q_D_LUT3_F_I2_LUT3_F_I2_LUT3_F_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[0] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[11]_LUT3_I0_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[10]_LUT3_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he4)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_DFFR_Q_D_LUT3_F_I2_LUT3_F_I2_LUT3_F_I1_LUT3_I1  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_DFFR_Q_D_LUT3_F_I2_LUT3_F_I2_LUT3_F_I1_LUT3_I1_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[1] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_DFFR_Q_D_LUT3_F_I2_LUT3_F_I2_LUT3_F_I1 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_DFFR_Q_D_LUT3_F_I2_LUT3_F_I1_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hd8)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_DFFR_Q_D_LUT3_F_I2_LUT3_F_I2_LUT3_F_I2_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_DFFR_Q_D_LUT3_F_I2_LUT3_F_I2_LUT3_F_I2 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[0] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[13]_LUT3_I0_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[12]_LUT3_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he4)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_DFFR_Q_D_LUT3_F_I2_LUT3_F_I2_LUT3_F_I2_LUT3_I2  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_DFFR_Q_D_LUT3_F_I2_LUT3_F_I2_LUT3_F_I2_LUT3_I2_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[1] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[19]_DFF_Q_D_MUX2_LUT5_O_S0_LUT3_F_I2_LUT3_F_I2 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_DFFR_Q_D_LUT3_F_I2_LUT3_F_I2_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h6)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[14] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0231)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_LUT4_I3  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[15]_DFFE_Q_D_LUT2_F_I0_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[13] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[14] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h2310)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_LUT4_I3_1  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[15]_DFFE_Q_D_LUT2_F_I0_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[13] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[14] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h84a5)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[13] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[12] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[14] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[13] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_I1_LUT1_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_I1 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_O ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_1  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_1_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_1_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_1_O ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_1_I0 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT4_I2_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h3)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h3)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_1_I1 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT4_I2_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hf571)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[11] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[10] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[12] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[11] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_I0_MUX2_LUT6_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_I0 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT4_I2_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h3)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h3)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_I1_MUX2_LUT6_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_I1 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT4_I2_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h7150)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[11] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[10] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[12] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[11] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hf571)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT4_I2  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT4_I2_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[14] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[13] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[14] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245.1-253.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[16]_DFF_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[16]_DFF_Q_D ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[16] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h8d)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[16]_DFF_Q_D_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[16]_DFF_Q_D ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[4]_LUT4_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[0]_DFFR_Q_D ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[16]_DFF_Q_D_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[16]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[16]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[16]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[16]_DFF_Q_D_LUT3_F_I2 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[24]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h73fb)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[16]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[16]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[2]_LUT2_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[3]_LUT3_I1_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[6]_DFFR_Q_D_LUT2_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I3_F ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[6]_DFFR_Q_D_LUT2_F_I1_LUT3_F_I2_LUT3_F_I2_LUT3_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h40c8)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[16]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[16]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[2]_LUT2_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[3]_LUT3_I1_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[6]_DFFR_Q_D_LUT2_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I3_F ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[6]_DFFR_Q_D_LUT2_F_I1_LUT3_F_I2_LUT3_F_I2_LUT3_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h6)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[16]_LUT2_I1  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[15] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[16] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245.1-253.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_DFF_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_DFF_Q_D ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hd8)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_DFF_Q_D_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_DFF_Q_D ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[4]_LUT4_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[1]_DFFR_Q_D ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_DFF_Q_D_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_DFF_Q_D_LUT3_F_I2 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[9]_DFFR_Q_D_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h3210)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[2]_LUT2_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[3]_LUT3_I1_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_DFFR_Q_D_LUT3_F_I2_LUT3_F_I2_LUT3_F_I1_LUT3_I1_F ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_DFFR_Q_D_LUT3_F_I2_LUT3_F_I2_LUT3_F_I2_LUT3_I2_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hfedc)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[2]_LUT2_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[3]_LUT3_I1_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_DFFR_Q_D_LUT3_F_I2_LUT3_F_I2_LUT3_F_I1_LUT3_I1_F ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_DFFR_Q_D_LUT3_F_I2_LUT3_F_I2_LUT3_F_I2_LUT3_I2_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h6)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT2_I1  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT2_I1_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[16] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hf571)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[16] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[15] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[16] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hf0e0)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_LUT4_I2  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[18]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT2_I1_F ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I1 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F ),
    .I3(\u_fxp_sqrt_top.s_5_loc_fu_48[11]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_1  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_1_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_1_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_1_O ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_1_I0 ),
    .S0(\u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT3 #(
    .INIT(8'h0b)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[17] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[18] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT3 #(
    .INIT(8'h0b)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I1_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[17] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[18] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_1_I1 ),
    .S0(\u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h020b)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[17] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[18] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0_LUT3_F_I2 ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT2_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT3 #(
    .INIT(8'h02)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I1_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[17] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[18] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_I0_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_I0 ),
    .S0(\u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT3 #(
    .INIT(8'h0b)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[17] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[18] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT3 #(
    .INIT(8'h0b)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[17] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[18] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_I1_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_I1 ),
    .S0(\u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT3 #(
    .INIT(8'h02)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[17] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[18] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT3 #(
    .INIT(8'h02)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[17] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[18] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_1_O ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O ),
    .S0(\u_fxp_sqrt_top.s_5_loc_fu_48[11]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h1)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_LUT2_I1  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_LUT2_I1_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_LUT2_I1_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h2)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_LUT2_I1_I0_LUT2_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_LUT2_I1_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[18] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[19] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:172.14-172.54" *)
  MUX2_LUT8 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_O ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I0 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_LUT2_I1_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0 ),
    .S0(\u_fxp_sqrt_top.s_5_loc_fu_48[22]_DFFE_Q_D_LUT3_F_I2_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[20] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT3 #(
    .INIT(8'h8e)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[20] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[19] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[21] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT2 #(
    .INIT(4'h2)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT2_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[20] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[21] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[20] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h1)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[22] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h1)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[22] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1 ),
    .S0(\u_fxp_sqrt_top.s_5_loc_fu_48[22]_DFFE_Q_D_LUT3_F_I2_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[20] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT2 #(
    .INIT(4'hb)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[20] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[21] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT3 #(
    .INIT(8'h8e)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[20] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[19] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[21] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[20] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h1)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[22] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h1)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[22] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I1_MUX2_LUT7_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I1 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_LUT2_I1_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0 ),
    .S0(\u_fxp_sqrt_top.s_5_loc_fu_48[22]_DFFE_Q_D_LUT3_F_I2_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[20] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT2 #(
    .INIT(4'hb)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[20] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[21] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT3 #(
    .INIT(8'h8e)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[20] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[19] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[21] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[20] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h1)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[22] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h1)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[22] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1 ),
    .S0(\u_fxp_sqrt_top.s_5_loc_fu_48[22]_DFFE_Q_D_LUT3_F_I2_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[20] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT2 #(
    .INIT(4'hb)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[20] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[21] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT3 #(
    .INIT(8'h8e)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[20] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[19] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[21] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[20] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h1)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[22] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h1)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[22] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:172.14-172.54" *)
  MUX2_LUT8 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_O_MUX2_LUT8_S0  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_1_O ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_O ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[27]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245.1-253.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[18]_DFF_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[18]_DFF_Q_D ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[18] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[18]_DFF_Q_D_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[18]_DFF_Q_D_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[18]_DFF_Q_D_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[18]_DFF_Q_D ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[18]_DFF_Q_D_MUX2_LUT5_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'he2c0)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[18]_DFF_Q_D_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[18]_DFF_Q_D_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[3]_LUT3_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[4]_LUT4_I1_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[2]_DFFR_Q_D ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[10]_DFFR_Q_D_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hf3d1)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[18]_DFF_Q_D_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[18]_DFF_Q_D_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[3]_LUT3_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[4]_LUT4_I1_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[2]_DFFR_Q_D ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[10]_DFFR_Q_D_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he4)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[18]_DFF_Q_D_MUX2_LUT5_O_S0_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[18]_DFF_Q_D_MUX2_LUT5_O_S0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[2]_LUT2_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[18]_DFF_Q_D_MUX2_LUT5_O_S0_LUT3_F_I1 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[18]_DFF_Q_D_MUX2_LUT5_O_S0_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he4)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[18]_DFF_Q_D_MUX2_LUT5_O_S0_LUT3_F_I1_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[18]_DFF_Q_D_MUX2_LUT5_O_S0_LUT3_F_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[1] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[18]_DFF_Q_D_MUX2_LUT5_O_S0_LUT3_F_I1_LUT3_F_I1 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[18]_DFF_Q_D_MUX2_LUT5_O_S0_LUT3_F_I1_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hd8)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[18]_DFF_Q_D_MUX2_LUT5_O_S0_LUT3_F_I1_LUT3_F_I1_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[18]_DFF_Q_D_MUX2_LUT5_O_S0_LUT3_F_I1_LUT3_F_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[0] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[12]_LUT3_I0_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[11]_LUT3_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hd8)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[18]_DFF_Q_D_MUX2_LUT5_O_S0_LUT3_F_I1_LUT3_F_I2_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[18]_DFF_Q_D_MUX2_LUT5_O_S0_LUT3_F_I1_LUT3_F_I2 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[0] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[10]_LUT3_I0_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[9]_LUT3_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he4)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[18]_DFF_Q_D_MUX2_LUT5_O_S0_LUT3_F_I2_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[18]_DFF_Q_D_MUX2_LUT5_O_S0_LUT3_F_I2 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[1] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[18]_DFF_Q_D_MUX2_LUT5_O_S0_LUT3_F_I2_LUT3_F_I1 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[18]_DFF_Q_D_MUX2_LUT5_O_S0_LUT3_F_I2_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hd8)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[18]_DFF_Q_D_MUX2_LUT5_O_S0_LUT3_F_I2_LUT3_F_I1_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[18]_DFF_Q_D_MUX2_LUT5_O_S0_LUT3_F_I2_LUT3_F_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[0] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[16]_LUT3_I0_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[15]_LUT3_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hd8)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[18]_DFF_Q_D_MUX2_LUT5_O_S0_LUT3_F_I2_LUT3_F_I2_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[18]_DFF_Q_D_MUX2_LUT5_O_S0_LUT3_F_I2_LUT3_F_I2 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[0] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[14]_LUT3_I0_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[13]_LUT3_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hd8)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[18]_DFF_Q_D_MUX2_LUT5_O_S0_LUT3_F_I2_LUT3_I2  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[18]_DFF_Q_D_MUX2_LUT5_O_S0_LUT3_F_I2_LUT3_I2_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[2]_LUT2_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I3 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[18]_DFF_Q_D_MUX2_LUT5_O_S0_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245.1-253.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[19]_DFF_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[19]_DFF_Q_D ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[19] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[19]_DFF_Q_D_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[19]_DFF_Q_D_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[19]_DFF_Q_D_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[19]_DFF_Q_D ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[19]_DFF_Q_D_MUX2_LUT5_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h6240)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[19]_DFF_Q_D_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[19]_DFF_Q_D_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[3]_LUT3_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[4]_LUT4_I1_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_DFFR_Q_D_LUT2_F_I1_LUT3_F_I1_LUT2_I1_F ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[11]_DFFR_Q_D_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h7351)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[19]_DFF_Q_D_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[19]_DFF_Q_D_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[3]_LUT3_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[4]_LUT4_I1_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_DFFR_Q_D_LUT2_F_I1_LUT3_F_I1_LUT2_I1_F ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[11]_DFFR_Q_D_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he4)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[19]_DFF_Q_D_MUX2_LUT5_O_S0_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[19]_DFF_Q_D_MUX2_LUT5_O_S0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[2]_LUT2_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_DFFR_Q_D_LUT3_F_I2_LUT3_F_I2 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[19]_DFF_Q_D_MUX2_LUT5_O_S0_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he4)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[19]_DFF_Q_D_MUX2_LUT5_O_S0_LUT3_F_I2_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[19]_DFF_Q_D_MUX2_LUT5_O_S0_LUT3_F_I2 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[1] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[25]_DFF_Q_D_LUT4_F_I2_LUT4_F_I3_LUT3_F_I2 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[19]_DFF_Q_D_MUX2_LUT5_O_S0_LUT3_F_I2_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hd8)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[19]_DFF_Q_D_MUX2_LUT5_O_S0_LUT3_F_I2_LUT3_F_I2_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[19]_DFF_Q_D_MUX2_LUT5_O_S0_LUT3_F_I2_LUT3_F_I2 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[0] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[15]_LUT3_I0_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[14]_LUT3_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h4)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[19]_LUT2_I1  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0_LUT3_F_I2 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[18] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[19] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245.1-253.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:31.7-31.59" *)
  DFFR \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[1]_DFFR_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[1]_DFFR_Q_D ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[1] ),
    .RESET(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[4]_LUT4_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h4)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[1]_DFFR_Q_D_LUT2_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[1]_DFFR_Q_D ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[0] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[26]_LUT3_I0_F_LUT4_I2_I1_LUT2_I1_1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h2b)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[1]_LUT3_I2  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[1]_LUT3_I2_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[0] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[0] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[1]_MUX2_LUT5_S0  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[1]_MUX2_LUT5_S0_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[1]_MUX2_LUT5_S0_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[1]_DFFE_Q_D ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h56a6)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[1]_MUX2_LUT5_S0_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[1]_MUX2_LUT5_S0_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[0] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[0] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h59a9)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[1]_MUX2_LUT5_S0_I1_LUT4_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[1]_MUX2_LUT5_S0_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[0] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[0] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245.1-253.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[20]_DFF_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[20]_DFF_Q_D ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[20] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[20]_DFF_Q_D_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[20]_DFF_Q_D_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[20]_DFF_Q_D_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[20]_DFF_Q_D ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[20]_DFF_Q_D_MUX2_LUT5_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h2604)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[20]_DFF_Q_D_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[20]_DFF_Q_D_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[3]_LUT3_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[4]_LUT4_I1_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[4]_DFFR_Q_D_LUT2_F_I1 ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[12]_DFFR_Q_D_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h3715)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[20]_DFF_Q_D_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[20]_DFF_Q_D_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[3]_LUT3_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[4]_LUT4_I1_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[4]_DFFR_Q_D_LUT2_F_I1 ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[12]_DFFR_Q_D_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he4)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[20]_DFF_Q_D_MUX2_LUT5_O_S0_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[20]_DFF_Q_D_MUX2_LUT5_O_S0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[2]_LUT2_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[20]_DFF_Q_D_MUX2_LUT5_O_S0_LUT3_F_I1 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[20]_DFF_Q_D_MUX2_LUT5_O_S0_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hd8)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[20]_DFF_Q_D_MUX2_LUT5_O_S0_LUT3_F_I1_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[20]_DFF_Q_D_MUX2_LUT5_O_S0_LUT3_F_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[1] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[18]_DFF_Q_D_MUX2_LUT5_O_S0_LUT3_F_I1_LUT3_F_I1 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[18]_DFF_Q_D_MUX2_LUT5_O_S0_LUT3_F_I2_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he4)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[20]_DFF_Q_D_MUX2_LUT5_O_S0_LUT3_F_I2_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[20]_DFF_Q_D_MUX2_LUT5_O_S0_LUT3_F_I2 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[1] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[20]_DFF_Q_D_MUX2_LUT5_O_S0_LUT3_F_I2_LUT3_F_I1 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[18]_DFF_Q_D_MUX2_LUT5_O_S0_LUT3_F_I2_LUT3_F_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hd8)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[20]_DFF_Q_D_MUX2_LUT5_O_S0_LUT3_F_I2_LUT3_F_I1_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[20]_DFF_Q_D_MUX2_LUT5_O_S0_LUT3_F_I2_LUT3_F_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[0] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[18]_LUT3_I0_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[17]_LUT3_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245.1-253.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[21]_DFF_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[21]_DFF_Q_D ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[21] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[21]_DFF_Q_D_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[21]_DFF_Q_D_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[21]_DFF_Q_D_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[21]_DFF_Q_D ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[5]_DFFR_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h3210)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[21]_DFF_Q_D_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[21]_DFF_Q_D_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[3]_LUT3_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[4]_LUT4_I1_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[29]_DFF_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0 ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[13]_DFFR_Q_D_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hfedc)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[21]_DFF_Q_D_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[21]_DFF_Q_D_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[3]_LUT3_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[4]_LUT4_I1_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[29]_DFF_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0 ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[13]_DFFR_Q_D_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245.1-253.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[22]_DFF_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[22]_DFF_Q_D ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[22] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[22]_DFF_Q_D_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[22]_DFF_Q_D_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[22]_DFF_Q_D_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[22]_DFF_Q_D ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[6]_DFFR_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h3120)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[22]_DFF_Q_D_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[22]_DFF_Q_D_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[3]_LUT3_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[4]_LUT4_I1_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[14]_DFFR_Q_D_LUT3_F_I2 ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[18]_DFF_Q_D_MUX2_LUT5_O_S0_LUT3_F_I2_LUT3_I2_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hfdec)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[22]_DFF_Q_D_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[22]_DFF_Q_D_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[3]_LUT3_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[4]_LUT4_I1_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[14]_DFFR_Q_D_LUT3_F_I2 ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[18]_DFF_Q_D_MUX2_LUT5_O_S0_LUT3_F_I2_LUT3_I2_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245.1-253.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[23]_DFF_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[23]_DFF_Q_D ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[23] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h8d)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[23]_DFF_Q_D_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[23]_DFF_Q_D ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[4]_LUT4_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_DFFR_Q_D ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[23]_DFF_Q_D_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[23]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[23]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[23]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[23]_DFF_Q_D_LUT3_F_I2 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_DFFR_Q_D_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hcedf)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[23]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[23]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[2]_LUT2_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[3]_LUT3_I1_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[23]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I2 ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[19]_DFF_Q_D_MUX2_LUT5_O_S0_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he4)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[23]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I2_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[23]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I2 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[1] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[25]_DFF_Q_D_LUT4_F_I2_LUT4_F_I2_LUT3_F_I2 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[25]_DFF_Q_D_LUT4_F_I2_LUT4_F_I3_LUT3_F_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0213)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[23]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[23]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[2]_LUT2_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[3]_LUT3_I1_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[23]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I2 ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[19]_DFF_Q_D_MUX2_LUT5_O_S0_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245.1-253.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[24]_DFF_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[24]_DFF_Q_D ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[24] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hd8)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[24]_DFF_Q_D_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[24]_DFF_Q_D ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[4]_LUT4_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[8]_DFFR_Q_D ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[24]_DFF_Q_D_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[24]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[24]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[24]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[24]_DFF_Q_D_LUT3_F_I2 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[24]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h3020)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[24]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[24]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[2]_LUT2_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[3]_LUT3_I1_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[24]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I2 ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[20]_DFF_Q_D_MUX2_LUT5_O_S0_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hfbd9)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[24]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[24]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I2 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[1] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[2] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[24]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_F_I2 ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[24]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hd8)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[24]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_F_I2_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[24]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_F_I2 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[0] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[22]_LUT3_I0_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[21]_LUT3_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hd8)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[24]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_F_I3_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[24]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_F_I3 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[0] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[20]_LUT3_I0_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[19]_LUT3_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hfcec)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[24]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[24]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[2]_LUT2_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[3]_LUT3_I1_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[24]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I2 ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[20]_DFF_Q_D_MUX2_LUT5_O_S0_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he4)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[24]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_S0_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[24]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_S0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[2]_LUT2_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[12]_DFFR_Q_D_LUT3_F_I2_LUT3_F_I2 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[20]_DFF_Q_D_MUX2_LUT5_O_S0_LUT3_F_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245.1-253.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[25]_DFF_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[25]_DFF_Q_D ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[25] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hab01)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[25]_DFF_Q_D_LUT4_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[25]_DFF_Q_D ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[4]_LUT4_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[25]_DFF_Q_D_LUT4_F_I1 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[25]_DFF_Q_D_LUT4_F_I2 ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[9]_DFFR_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h048c)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[25]_DFF_Q_D_LUT4_F_I1_LUT4_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[25]_DFF_Q_D_LUT4_F_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[2]_LUT2_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[3]_LUT3_I1_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_DFFR_Q_D_LUT3_F_I2_LUT3_F_I2_LUT3_F_I1_LUT3_I1_F ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_DFFR_Q_D_LUT3_F_I2_LUT3_F_I2_LUT3_F_I2_LUT3_I2_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0213)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[25]_DFF_Q_D_LUT4_F_I2_LUT4_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[25]_DFF_Q_D_LUT4_F_I2 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[2]_LUT2_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[3]_LUT3_I1_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[25]_DFF_Q_D_LUT4_F_I2_LUT4_F_I2 ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[25]_DFF_Q_D_LUT4_F_I2_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he4)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[25]_DFF_Q_D_LUT4_F_I2_LUT4_F_I2_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[25]_DFF_Q_D_LUT4_F_I2_LUT4_F_I2 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[1] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[25]_DFF_Q_D_LUT4_F_I2_LUT4_F_I2_LUT3_F_I1 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[25]_DFF_Q_D_LUT4_F_I2_LUT4_F_I2_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hd8)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[25]_DFF_Q_D_LUT4_F_I2_LUT4_F_I2_LUT3_F_I1_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[25]_DFF_Q_D_LUT4_F_I2_LUT4_F_I2_LUT3_F_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[0] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[23]_LUT3_I0_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[22]_LUT3_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hd8)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[25]_DFF_Q_D_LUT4_F_I2_LUT4_F_I2_LUT3_F_I2_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[25]_DFF_Q_D_LUT4_F_I2_LUT4_F_I2_LUT3_F_I2 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[0] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[21]_LUT3_I0_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[20]_LUT3_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he4)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[25]_DFF_Q_D_LUT4_F_I2_LUT4_F_I3_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[25]_DFF_Q_D_LUT4_F_I2_LUT4_F_I3 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[1] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[25]_DFF_Q_D_LUT4_F_I2_LUT4_F_I3_LUT3_F_I1 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[25]_DFF_Q_D_LUT4_F_I2_LUT4_F_I3_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hd8)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[25]_DFF_Q_D_LUT4_F_I2_LUT4_F_I3_LUT3_F_I1_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[25]_DFF_Q_D_LUT4_F_I2_LUT4_F_I3_LUT3_F_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[0] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[19]_LUT3_I0_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[18]_LUT3_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hd8)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[25]_DFF_Q_D_LUT4_F_I2_LUT4_F_I3_LUT3_F_I2_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[25]_DFF_Q_D_LUT4_F_I2_LUT4_F_I3_LUT3_F_I2 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[0] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[17]_LUT3_I0_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[16]_LUT3_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hd8)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[25]_DFF_Q_D_LUT4_F_I2_LUT4_F_I3_LUT3_I1  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[29]_DFF_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[2]_LUT2_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[25]_DFF_Q_D_LUT4_F_I2_LUT4_F_I3 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_DFFR_Q_D_LUT3_F_I2_LUT3_F_I2_LUT3_F_I2_LUT3_I2_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245.1-253.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_DFF_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_DFF_Q_D ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hd8)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_DFF_Q_D_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_DFF_Q_D ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[4]_LUT4_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[10]_DFFR_Q_D ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_DFF_Q_D_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_DFF_Q_D_LUT3_F_I2 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[18]_DFF_Q_D_MUX2_LUT5_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h3120)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[2]_LUT2_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[3]_LUT3_I1_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I2 ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he4)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I2_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I2 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[1] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I2_LUT3_F_I1 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[24]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hd8)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I2_LUT3_F_I1_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I2_LUT3_F_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[0] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[24]_LUT3_I0_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[23]_LUT3_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he4)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I3_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I3 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[1] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[24]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_F_I3 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[20]_DFF_Q_D_MUX2_LUT5_O_S0_LUT3_F_I2_LUT3_F_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hfdec)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[2]_LUT2_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[3]_LUT3_I1_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I2 ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h2)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[25] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h6)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[25] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_O ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_1  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_1_O ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I0 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[23] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[24] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'ha8fe)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[24] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[23] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[22] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[25] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h80ea)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[24] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[23] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[22] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[25] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[24] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT3 #(
    .INIT(8'h8e)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[24] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[23] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[25] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT2 #(
    .INIT(4'h2)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT2_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[24] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[25] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I1 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[23] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[24] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[24] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_I0 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[23] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[24] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT2 #(
    .INIT(4'hb)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[24] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[25] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT3 #(
    .INIT(8'h8e)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[24] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[23] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[25] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[24] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'ha8fe)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[24] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[23] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[22] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[25] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h80ea)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[24] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[23] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[22] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[25] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_I1 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[23] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[24] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[24] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245.1-253.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[27]_DFF_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[27]_DFF_Q_D ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[27] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[27]_DFF_Q_D_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[27]_DFF_Q_D_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[27]_DFF_Q_D_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[27]_DFF_Q_D ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[11]_DFFR_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h3210)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[27]_DFF_Q_D_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[27]_DFF_Q_D_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[3]_LUT3_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[4]_LUT4_I1_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[27]_DFF_Q_D_MUX2_LUT5_O_I0_LUT4_F_I2 ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[19]_DFF_Q_D_MUX2_LUT5_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[27]_DFF_Q_D_MUX2_LUT5_O_I0_LUT4_F_I2_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[27]_DFF_Q_D_MUX2_LUT5_O_I0_LUT4_F_I2_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[27]_DFF_Q_D_MUX2_LUT5_O_I0_LUT4_F_I2_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[27]_DFF_Q_D_MUX2_LUT5_O_I0_LUT4_F_I2 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[23]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h6240)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[27]_DFF_Q_D_MUX2_LUT5_O_I0_LUT4_F_I2_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[27]_DFF_Q_D_MUX2_LUT5_O_I0_LUT4_F_I2_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[1] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[2] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[29]_DFF_Q_D_LUT3_F_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT3_F_I2 ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[25]_DFF_Q_D_LUT4_F_I2_LUT4_F_I2_LUT3_F_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hfbd9)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[27]_DFF_Q_D_MUX2_LUT5_O_I0_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[27]_DFF_Q_D_MUX2_LUT5_O_I0_LUT4_F_I2_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[1] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[2] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[29]_DFF_Q_D_LUT3_F_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT3_F_I2 ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[25]_DFF_Q_D_LUT4_F_I2_LUT4_F_I2_LUT3_F_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hfedc)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[27]_DFF_Q_D_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[27]_DFF_Q_D_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[3]_LUT3_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[4]_LUT4_I1_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[27]_DFF_Q_D_MUX2_LUT5_O_I0_LUT4_F_I2 ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[19]_DFF_Q_D_MUX2_LUT5_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245.1-253.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[28]_DFF_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[28]_DFF_Q_D ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[28] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[28]_DFF_Q_D_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[28]_DFF_Q_D_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[28]_DFF_Q_D_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[28]_DFF_Q_D ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[12]_DFFR_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h3210)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[28]_DFF_Q_D_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[28]_DFF_Q_D_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[3]_LUT3_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[4]_LUT4_I1_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[28]_DFF_Q_D_MUX2_LUT5_O_I0_LUT4_F_I2 ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[20]_DFF_Q_D_MUX2_LUT5_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[28]_DFF_Q_D_MUX2_LUT5_O_I0_LUT4_F_I2_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[28]_DFF_Q_D_MUX2_LUT5_O_I0_LUT4_F_I2_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[28]_DFF_Q_D_MUX2_LUT5_O_I0_LUT4_F_I2_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[28]_DFF_Q_D_MUX2_LUT5_O_I0_LUT4_F_I2 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[28]_DFF_Q_D_MUX2_LUT5_O_I0_LUT4_F_I2_MUX2_LUT5_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h6240)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[28]_DFF_Q_D_MUX2_LUT5_O_I0_LUT4_F_I2_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[28]_DFF_Q_D_MUX2_LUT5_O_I0_LUT4_F_I2_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[1] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[2] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[28]_LUT3_I0_F_LUT4_I2_F_MUX2_LUT5_I1_S0 ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I2_LUT3_F_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hfbd9)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[28]_DFF_Q_D_MUX2_LUT5_O_I0_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[28]_DFF_Q_D_MUX2_LUT5_O_I0_LUT4_F_I2_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[1] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[2] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[28]_LUT3_I0_F_LUT4_I2_F_MUX2_LUT5_I1_S0 ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I2_LUT3_F_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he4)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[28]_DFF_Q_D_MUX2_LUT5_O_I0_LUT4_F_I2_MUX2_LUT5_O_S0_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[28]_DFF_Q_D_MUX2_LUT5_O_I0_LUT4_F_I2_MUX2_LUT5_O_S0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[1] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[24]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_F_I2 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[24]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hfedc)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[28]_DFF_Q_D_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[28]_DFF_Q_D_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[3]_LUT3_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[4]_LUT4_I1_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[28]_DFF_Q_D_MUX2_LUT5_O_I0_LUT4_F_I2 ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[20]_DFF_Q_D_MUX2_LUT5_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245.1-253.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[29]_DFF_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[29]_DFF_Q_D ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[29] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hb1)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[29]_DFF_Q_D_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[29]_DFF_Q_D ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[4]_LUT4_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[29]_DFF_Q_D_LUT3_F_I1 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[13]_DFFR_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[29]_DFF_Q_D_LUT3_F_I1_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[29]_DFF_Q_D_LUT3_F_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[29]_DFF_Q_D_LUT3_F_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[29]_DFF_Q_D_LUT3_F_I1 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[29]_DFF_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hecfd)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[29]_DFF_Q_D_LUT3_F_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[29]_DFF_Q_D_LUT3_F_I1_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[2]_LUT2_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[3]_LUT3_I1_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[29]_DFF_Q_D_LUT3_F_I1_MUX2_LUT5_O_I0_LUT4_F_I2 ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[25]_DFF_Q_D_LUT4_F_I2_LUT4_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h13)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[29]_DFF_Q_D_LUT3_F_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[29]_DFF_Q_D_LUT3_F_I1_MUX2_LUT5_O_I0_LUT4_F_I2 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[1] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[29]_DFF_Q_D_LUT3_F_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT3_F_I1 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[29]_DFF_Q_D_LUT3_F_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h5140)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[29]_DFF_Q_D_LUT3_F_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT3_F_I1_LUT4_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[29]_DFF_Q_D_LUT3_F_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT3_F_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[1] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[0] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[27]_LUT3_I0_F ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[26]_LUT3_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hd8)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[29]_DFF_Q_D_LUT3_F_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT3_F_I2_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[29]_DFF_Q_D_LUT3_F_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT3_F_I2 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[0] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[25]_LUT3_I0_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[24]_LUT3_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h2031)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[29]_DFF_Q_D_LUT3_F_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[29]_DFF_Q_D_LUT3_F_I1_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[2]_LUT2_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[3]_LUT3_I1_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[29]_DFF_Q_D_LUT3_F_I1_MUX2_LUT5_O_I0_LUT4_F_I2 ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[25]_DFF_Q_D_LUT4_F_I2_LUT4_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245.1-253.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:31.7-31.59" *)
  DFFR \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[2]_DFFR_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[2]_DFFR_Q_D ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[2] ),
    .RESET(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[4]_LUT4_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h20)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[2]_DFFR_Q_D_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[2]_DFFR_Q_D ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[2]_LUT2_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[3]_LUT3_I1_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[10]_DFFR_Q_D_LUT4_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245.1-253.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[30]_DFF_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[30]_DFF_Q_D ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[30] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[30]_DFF_Q_D_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[30]_DFF_Q_D_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[30]_DFF_Q_D_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[30]_DFF_Q_D ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[14]_DFFR_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0301)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[30]_DFF_Q_D_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[30]_DFF_Q_D_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[3]_LUT3_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[4]_LUT4_I1_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[30]_DFF_Q_D_MUX2_LUT5_O_I0_LUT4_F_I2 ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[18]_DFF_Q_D_MUX2_LUT5_O_S0_LUT3_F_I2_LUT3_I2_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0213)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[30]_DFF_Q_D_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[30]_DFF_Q_D_MUX2_LUT5_O_I0_LUT4_F_I2 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[2]_LUT2_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[3]_LUT3_I1_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[30]_DFF_Q_D_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_F_I2 ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hcfcd)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[30]_DFF_Q_D_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[30]_DFF_Q_D_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[3]_LUT3_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[4]_LUT4_I1_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[30]_DFF_Q_D_MUX2_LUT5_O_I0_LUT4_F_I2 ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[18]_DFF_Q_D_MUX2_LUT5_O_S0_LUT3_F_I2_LUT3_I2_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h6)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[30]_LUT2_I1  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[30]_LUT2_I1_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[29] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[30] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245.1-253.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:31.7-31.59" *)
  DFFR \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[3]_DFFR_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[3]_DFFR_Q_D ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[3] ),
    .RESET(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[4]_LUT4_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h4)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[3]_DFFR_Q_D_LUT2_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[3]_DFFR_Q_D ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[3]_LUT3_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_DFFR_Q_D_LUT2_F_I1_LUT3_F_I1_LUT2_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245.1-253.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:31.7-31.59" *)
  DFFR \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[4]_DFFR_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[4]_DFFR_Q_D ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[4] ),
    .RESET(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[4]_LUT4_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h1)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[4]_DFFR_Q_D_LUT2_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[4]_DFFR_Q_D ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[3]_LUT3_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[4]_DFFR_Q_D_LUT2_F_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245.1-253.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:31.7-31.59" *)
  DFFR \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[5]_DFFR_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[5]_DFFR_Q_D ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[5] ),
    .RESET(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[4]_LUT4_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h1)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[5]_DFFR_Q_D_LUT2_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[5]_DFFR_Q_D ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[3]_LUT3_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[5]_DFFR_Q_D_LUT2_F_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h98fe)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[5]_DFFR_Q_D_LUT2_F_I1_LUT4_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[5]_DFFR_Q_D_LUT2_F_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[1] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[2] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[0] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[9]_DFFR_Q_D_LUT4_F_I3_LUT3_F_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245.1-253.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:31.7-31.59" *)
  DFFR \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[6]_DFFR_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[6]_DFFR_Q_D ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[6] ),
    .RESET(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[4]_LUT4_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h4)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[6]_DFFR_Q_D_LUT2_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[6]_DFFR_Q_D ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[3]_LUT3_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[6]_DFFR_Q_D_LUT2_F_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he4)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[6]_DFFR_Q_D_LUT2_F_I1_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[6]_DFFR_Q_D_LUT2_F_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[2]_LUT2_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[10]_DFFR_Q_D_LUT4_F_I2 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[6]_DFFR_Q_D_LUT2_F_I1_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hd8)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[6]_DFFR_Q_D_LUT2_F_I1_LUT3_F_I2_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[6]_DFFR_Q_D_LUT2_F_I1_LUT3_F_I2 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[1] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[6]_DFFR_Q_D_LUT2_F_I1_LUT3_F_I2_LUT3_F_I1 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[6]_DFFR_Q_D_LUT2_F_I1_LUT3_F_I2_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he4)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[6]_DFFR_Q_D_LUT2_F_I1_LUT3_F_I2_LUT3_F_I1_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[6]_DFFR_Q_D_LUT2_F_I1_LUT3_F_I2_LUT3_F_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[0] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[1]_LUT3_I0_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[2]_LUT3_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h2a7f)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[6]_DFFR_Q_D_LUT2_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I3  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[6]_DFFR_Q_D_LUT2_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I3_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[1] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[0] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[0]_LUT2_I1_F ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[6]_DFFR_Q_D_LUT2_F_I1_LUT3_F_I2_LUT3_F_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hef89)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[6]_DFFR_Q_D_LUT2_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I3_F_LUT4_I3  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[4]_DFFR_Q_D_LUT2_F_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[1] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[2] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[0] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[6]_DFFR_Q_D_LUT2_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I3_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hd8)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[6]_DFFR_Q_D_LUT2_F_I1_LUT3_F_I2_LUT3_F_I2_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[6]_DFFR_Q_D_LUT2_F_I1_LUT3_F_I2_LUT3_F_I2 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[0] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[4]_LUT3_I0_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[3]_LUT3_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hd8)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[6]_DFFR_Q_D_LUT2_F_I1_LUT3_F_I2_LUT3_F_I2_LUT3_I1  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[6]_DFFR_Q_D_LUT2_F_I1_LUT3_F_I2_LUT3_F_I2_LUT3_I1_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[1] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[6]_DFFR_Q_D_LUT2_F_I1_LUT3_F_I2_LUT3_F_I2 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[14]_DFFR_Q_D_LUT3_F_I2_LUT3_F_I1_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245.1-253.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:31.7-31.59" *)
  DFFR \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_DFFR_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_DFFR_Q_D ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7] ),
    .RESET(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[4]_LUT4_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h4)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_DFFR_Q_D_LUT2_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_DFFR_Q_D ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[3]_LUT3_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_DFFR_Q_D_LUT2_F_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hb1)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_DFFR_Q_D_LUT2_F_I1_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_DFFR_Q_D_LUT2_F_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[2]_LUT2_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_DFFR_Q_D_LUT2_F_I1_LUT3_F_I1 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_DFFR_Q_D_LUT2_F_I1_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h2)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_DFFR_Q_D_LUT2_F_I1_LUT3_F_I1_LUT2_I1  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_DFFR_Q_D_LUT2_F_I1_LUT3_F_I1_LUT2_I1_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[2]_LUT2_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_DFFR_Q_D_LUT2_F_I1_LUT3_F_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h8d)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_DFFR_Q_D_LUT2_F_I1_LUT3_F_I1_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_DFFR_Q_D_LUT2_F_I1_LUT3_F_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[1] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[0] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[9]_DFFR_Q_D_LUT4_F_I3_LUT3_F_I1_LUT3_F_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hd8)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_DFFR_Q_D_LUT2_F_I1_LUT3_F_I2_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_DFFR_Q_D_LUT2_F_I1_LUT3_F_I2 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[1] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[9]_DFFR_Q_D_LUT4_F_I3_LUT3_F_I1_LUT3_F_I2 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[9]_DFFR_Q_D_LUT4_F_I3_LUT3_F_I2_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h2)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[6] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h6)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[6] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_O ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_1  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_1_O ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I0 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'ha8fe)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[5] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[4] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[3] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h80ea)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[5] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[4] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[3] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT3 #(
    .INIT(8'h8e)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[5] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[4] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT2 #(
    .INIT(4'h2)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT2_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[5] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I1 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_I0 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT2 #(
    .INIT(4'hb)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[5] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT3 #(
    .INIT(8'h8e)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[5] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[4] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT2 #(
    .INIT(4'hb)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[5] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT3 #(
    .INIT(8'h8e)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[5] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[4] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_I1 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:172.14-172.54" *)
  MUX2_LUT8 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_1_O ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_O ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[11]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_O_S0 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_MUX2_LUT7_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_MUX2_LUT7_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_MUX2_LUT7_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[1]_LUT3_I2_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_MUX2_LUT7_O_I0 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'ha854)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[3] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[2] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[1] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h8040)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[3] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[2] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[1] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT3 #(
    .INIT(8'h84)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[3] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[2] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_MUX2_LUT7_O_I1 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT2 #(
    .INIT(4'h9)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[3] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT3 #(
    .INIT(8'h84)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[3] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[2] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'ha854)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[3] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[2] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[1] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h8040)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[3] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[2] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[1] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h1)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_LUT2_I0  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_LUT2_I0_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[11]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_O ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_1  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_1_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_1_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_1_O ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_1_I0 ),
    .S0(\u_fxp_sqrt_top.s_5_loc_fu_48[10]_DFFE_Q_D_LUT4_F_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[8] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT3 #(
    .INIT(8'h8e)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[8] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[7] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[9] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT2 #(
    .INIT(4'h2)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT2_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[8] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[9] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[8] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h1)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[10] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h1)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[10] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_1_I1 ),
    .S0(\u_fxp_sqrt_top.s_5_loc_fu_48[10]_DFFE_Q_D_LUT4_F_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[8] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT2 #(
    .INIT(4'hb)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[8] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[9] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT3 #(
    .INIT(8'h8e)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[8] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[7] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[9] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[8] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h1)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[10] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h1)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[10] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_I0 ),
    .S0(\u_fxp_sqrt_top.s_5_loc_fu_48[10]_DFFE_Q_D_LUT4_F_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[8] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT2 #(
    .INIT(4'hb)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[8] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[9] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT3 #(
    .INIT(8'h8e)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[8] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[7] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[9] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[8] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h1)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[10] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h1)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[10] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_I1 ),
    .S0(\u_fxp_sqrt_top.s_5_loc_fu_48[10]_DFFE_Q_D_LUT4_F_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[8] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT2 #(
    .INIT(4'hb)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[8] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[9] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT3 #(
    .INIT(8'h8e)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[8] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[7] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[9] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[8] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h1)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[10] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h1)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[10] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245.1-253.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:31.7-31.59" *)
  DFFR \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[8]_DFFR_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[8]_DFFR_Q_D ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[8] ),
    .RESET(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[4]_LUT4_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hf8)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[8]_DFFR_Q_D_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[8]_DFFR_Q_D ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[0] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[26]_LUT3_I0_F_LUT4_I2_I1_LUT2_I1_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[8]_DFFR_Q_D_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h2301)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[8]_DFFR_Q_D_LUT3_F_I2_LUT4_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[8]_DFFR_Q_D_LUT3_F_I2 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[2]_LUT2_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[3]_LUT3_I1_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[6]_DFFR_Q_D_LUT2_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I3_F ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[6]_DFFR_Q_D_LUT2_F_I1_LUT3_F_I2_LUT3_F_I2_LUT3_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245.1-253.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:31.7-31.59" *)
  DFFR \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[9]_DFFR_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[9]_DFFR_Q_D ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[9] ),
    .RESET(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[4]_LUT4_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h7350)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[9]_DFFR_Q_D_LUT4_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[9]_DFFR_Q_D ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[0] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[3]_LUT3_I1_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[26]_LUT3_I0_F_LUT4_I2_I1_LUT2_I1_F ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[9]_DFFR_Q_D_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he4)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[9]_DFFR_Q_D_LUT4_F_I3_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[9]_DFFR_Q_D_LUT4_F_I3 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[2]_LUT2_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[9]_DFFR_Q_D_LUT4_F_I3_LUT3_F_I1 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[9]_DFFR_Q_D_LUT4_F_I3_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hd8)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[9]_DFFR_Q_D_LUT4_F_I3_LUT3_F_I1_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[9]_DFFR_Q_D_LUT4_F_I3_LUT3_F_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[1] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[9]_DFFR_Q_D_LUT4_F_I3_LUT3_F_I1_LUT3_F_I1 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[9]_DFFR_Q_D_LUT4_F_I3_LUT3_F_I1_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he4)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[9]_DFFR_Q_D_LUT4_F_I3_LUT3_F_I1_LUT3_F_I1_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[9]_DFFR_Q_D_LUT4_F_I3_LUT3_F_I1_LUT3_F_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[0] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[0]_LUT2_I1_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[1]_LUT3_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hd8)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[9]_DFFR_Q_D_LUT4_F_I3_LUT3_F_I1_LUT3_F_I2_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[9]_DFFR_Q_D_LUT4_F_I3_LUT3_F_I1_LUT3_F_I2 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[0] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[3]_LUT3_I0_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[2]_LUT3_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he4)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[9]_DFFR_Q_D_LUT4_F_I3_LUT3_F_I2_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[9]_DFFR_Q_D_LUT4_F_I3_LUT3_F_I2 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[1] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[9]_DFFR_Q_D_LUT4_F_I3_LUT3_F_I2_LUT3_F_I1 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[9]_DFFR_Q_D_LUT4_F_I3_LUT3_F_I2_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hd8)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[9]_DFFR_Q_D_LUT4_F_I3_LUT3_F_I2_LUT3_F_I1_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[9]_DFFR_Q_D_LUT4_F_I3_LUT3_F_I2_LUT3_F_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[0] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[7]_LUT3_I0_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[6]_LUT3_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hd8)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[9]_DFFR_Q_D_LUT4_F_I3_LUT3_F_I2_LUT3_F_I2_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[9]_DFFR_Q_D_LUT4_F_I3_LUT3_F_I2_LUT3_F_I2 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[0] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[5]_LUT3_I0_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q6_fu_72[4]_LUT3_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245.1-253.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:31.7-31.59" *)
  DFFR \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[10]_DFFR_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[10]_DFFR_Q_D ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[10] ),
    .RESET(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[4]_LUT4_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h4f40)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[10]_DFFR_Q_D_LUT4_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[10]_DFFR_Q_D ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[1]_DFFRE_Q_D ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[2]_LUT2_I1_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[3]_LUT3_I1_F ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[10]_DFFR_Q_D_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he4)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[10]_DFFR_Q_D_LUT4_F_I3_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[10]_DFFR_Q_D_LUT4_F_I3 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[2]_LUT2_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[6]_DFFR_Q_D_LUT2_F_I1_LUT3_F_I2 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[10]_DFFR_Q_D_LUT4_F_I3_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he4)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[10]_DFFR_Q_D_LUT4_F_I3_LUT3_F_I2_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[10]_DFFR_Q_D_LUT4_F_I3_LUT3_F_I2 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[1] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[8]_LUT3_I0_F_LUT3_I1_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[6]_LUT3_I0_F_LUT3_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245.1-253.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:31.7-31.59" *)
  DFFR \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[11]_DFFR_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[11]_DFFR_Q_D ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[11] ),
    .RESET(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[4]_LUT4_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h72)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[11]_DFFR_Q_D_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[11]_DFFR_Q_D ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[3]_LUT3_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[7]_DFFR_Q_D_LUT2_F_I1_LUT4_F_I2_LUT3_I2_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[11]_DFFR_Q_D_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he4)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[11]_DFFR_Q_D_LUT3_F_I2_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[11]_DFFR_Q_D_LUT3_F_I2 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[2]_LUT2_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[7]_DFFR_Q_D_LUT2_F_I1_LUT4_F_I3 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[15]_DFFR_Q_D_LUT3_F_I2_LUT3_F_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245.1-253.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:31.7-31.59" *)
  DFFR \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[12]_DFFR_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[12]_DFFR_Q_D ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[12] ),
    .RESET(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[4]_LUT4_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h72)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[12]_DFFR_Q_D_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[12]_DFFR_Q_D ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[3]_LUT3_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[4]_DFFR_Q_D_LUT2_F_I1 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[12]_DFFR_Q_D_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he4)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[12]_DFFR_Q_D_LUT3_F_I2_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[12]_DFFR_Q_D_LUT3_F_I2 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[2]_LUT2_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[12]_DFFR_Q_D_LUT3_F_I2_LUT3_F_I1 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[16]_DFF_Q_D_MUX2_LUT5_O_S0_LUT3_F_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245.1-253.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:31.7-31.59" *)
  DFFR \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[13]_DFFR_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[13]_DFFR_Q_D ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[13] ),
    .RESET(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[4]_LUT4_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h72)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[13]_DFFR_Q_D_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[13]_DFFR_Q_D ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[3]_LUT3_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[9]_DFFR_Q_D_LUT3_F_I2_LUT3_F_I1_LUT3_I2_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[13]_DFFR_Q_D_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hd8)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[13]_DFFR_Q_D_LUT3_F_I2_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[13]_DFFR_Q_D_LUT3_F_I2 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[2]_LUT2_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[13]_DFFR_Q_D_LUT3_F_I2_LUT3_F_I1 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[9]_DFFR_Q_D_LUT3_F_I2_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he4)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[13]_DFFR_Q_D_LUT3_F_I2_LUT3_F_I1_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[13]_DFFR_Q_D_LUT3_F_I2_LUT3_F_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[1] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[11]_LUT3_I0_F_LUT3_I1_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[9]_LUT3_I0_F_LUT3_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h9)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[13]_LUT2_I1  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[13]_DFFE_Q_D_LUT4_F_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[12] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[13] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245.1-253.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:31.7-31.59" *)
  DFFR \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_DFFR_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_DFFR_Q_D ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14] ),
    .RESET(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[4]_LUT4_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hd8)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_DFFR_Q_D_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_DFFR_Q_D ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[3]_LUT3_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[6]_DFFR_Q_D_LUT2_F_I1 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_DFFR_Q_D_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he4)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_DFFR_Q_D_LUT3_F_I2_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_DFFR_Q_D_LUT3_F_I2 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[2]_LUT2_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[10]_DFFR_Q_D_LUT4_F_I3_LUT3_F_I2 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[9]_LUT3_I0_F_LUT3_I2_F_LUT3_I2_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h9)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT2_I1  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT2_I1_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[13] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h175f)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[13] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[12] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[13] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_O ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_1  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_1_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_1_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_1_O ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_1_I0 ),
    .S0(\u_fxp_sqrt_top.s_5_loc_fu_48[13]_DFFE_Q_D_LUT4_F_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT2_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT2 #(
    .INIT(4'h4)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[15] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[14]_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT2 #(
    .INIT(4'h4)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT2_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[15] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[14]_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT2_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT2 #(
    .INIT(4'h4)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[15] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[14]_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT2 #(
    .INIT(4'h4)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT2_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[15] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[14]_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_1_I1 ),
    .S0(\u_fxp_sqrt_top.s_5_loc_fu_48[13]_DFFE_Q_D_LUT4_F_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT2_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h553f)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[15] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[11] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[12] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[14]_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT2 #(
    .INIT(4'h7)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT2_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[15] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[14]_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT2_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT2 #(
    .INIT(4'h7)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[15] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[14]_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT2 #(
    .INIT(4'h7)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT2_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[15] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[14]_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_I0 ),
    .S0(\u_fxp_sqrt_top.s_5_loc_fu_48[13]_DFFE_Q_D_LUT4_F_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT2_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT2 #(
    .INIT(4'h4)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[15] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[14]_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT2 #(
    .INIT(4'h4)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT2_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[15] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[14]_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT2_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT2 #(
    .INIT(4'h4)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[15] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[14]_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT2 #(
    .INIT(4'h4)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT2_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[15] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[14]_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_I1 ),
    .S0(\u_fxp_sqrt_top.s_5_loc_fu_48[13]_DFFE_Q_D_LUT4_F_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT2_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h5503)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[15] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[11] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[12] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[14]_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT2 #(
    .INIT(4'h7)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT2_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[15] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[14]_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT2_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT2 #(
    .INIT(4'h7)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[15] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[14]_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT2 #(
    .INIT(4'h7)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT2_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[15] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[14]_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245.1-253.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:31.7-31.59" *)
  DFFR \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[15]_DFFR_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[15]_DFFR_Q_D ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[15] ),
    .RESET(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[4]_LUT4_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hd8)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[15]_DFFR_Q_D_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[15]_DFFR_Q_D ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[3]_LUT3_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[7]_DFFR_Q_D_LUT2_F_I1 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[15]_DFFR_Q_D_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he4)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[15]_DFFR_Q_D_LUT3_F_I2_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[15]_DFFR_Q_D_LUT3_F_I2 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[2]_LUT2_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[15]_DFFR_Q_D_LUT3_F_I2_LUT3_F_I1 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[15]_DFFR_Q_D_LUT3_F_I2_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he4)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[15]_DFFR_Q_D_LUT3_F_I2_LUT3_F_I1_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[15]_DFFR_Q_D_LUT3_F_I2_LUT3_F_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[1] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[9]_LUT3_I0_F_LUT3_I1_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[7]_LUT3_I0_F_LUT3_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hd8)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[15]_DFFR_Q_D_LUT3_F_I2_LUT3_F_I2_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[15]_DFFR_Q_D_LUT3_F_I2_LUT3_F_I2 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[1] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[11]_LUT3_I0_F_LUT3_I1_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[13]_LUT3_I0_F_LUT3_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245.1-253.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[16]_DFF_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[16]_DFF_Q_D ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[16] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[16]_DFF_Q_D_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[16]_DFF_Q_D_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[16]_DFF_Q_D_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[16]_DFF_Q_D ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[16]_DFF_Q_D_MUX2_LUT5_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'he2c0)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[16]_DFF_Q_D_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[16]_DFF_Q_D_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[3]_LUT3_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[4]_LUT4_I1_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[0]_DFFR_Q_D ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_DFFR_Q_D_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hf3d1)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[16]_DFF_Q_D_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[16]_DFF_Q_D_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[3]_LUT3_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[4]_LUT4_I1_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[0]_DFFR_Q_D ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_DFFR_Q_D_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he4)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[16]_DFF_Q_D_MUX2_LUT5_O_S0_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[16]_DFF_Q_D_MUX2_LUT5_O_S0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[2]_LUT2_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[16]_DFF_Q_D_MUX2_LUT5_O_S0_LUT3_F_I1 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[20]_DFF_Q_D_MUX2_LUT5_O_S0_LUT3_F_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hd8)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[16]_DFF_Q_D_MUX2_LUT5_O_S0_LUT3_F_I1_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[16]_DFF_Q_D_MUX2_LUT5_O_S0_LUT3_F_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[1] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[8]_LUT3_I0_F_LUT3_I1_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[9]_LUT3_I0_F_LUT3_I2_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245.1-253.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[17]_DFF_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[17]_DFF_Q_D ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[17] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hf4)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[17]_DFF_Q_D_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[17]_DFF_Q_D ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[4] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[26]_LUT3_I0_F_LUT4_I2_I1_LUT2_I1_1_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[17]_DFF_Q_D_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h3120)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[17]_DFF_Q_D_LUT3_F_I2_LUT4_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[17]_DFF_Q_D_LUT3_F_I2 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[3]_LUT3_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[4]_LUT4_I1_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[9]_DFFR_Q_D_LUT3_F_I2 ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[17]_DFF_Q_D_LUT3_F_I2_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he4)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[17]_DFF_Q_D_LUT3_F_I2_LUT4_F_I3_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[17]_DFF_Q_D_LUT3_F_I2_LUT4_F_I3 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[2]_LUT2_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[13]_DFFR_Q_D_LUT3_F_I2_LUT3_F_I1 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[17]_DFF_Q_D_LUT3_F_I2_LUT4_F_I3_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245.1-253.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[18]_DFF_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[18]_DFF_Q_D ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[18] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hd8)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[18]_DFF_Q_D_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[18]_DFF_Q_D ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[4]_LUT4_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[2]_DFFR_Q_D ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[18]_DFF_Q_D_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[18]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[18]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[18]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[18]_DFF_Q_D_LUT3_F_I2 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[10]_DFFR_Q_D_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h3210)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[18]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[18]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[2]_LUT2_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[3]_LUT3_I1_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[9]_LUT3_I0_F_LUT3_I2_F_LUT3_I2_F ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[16]_LUT3_I0_F_LUT3_I1_F_LUT3_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hfedc)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[18]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[18]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[2]_LUT2_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[3]_LUT3_I1_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[9]_LUT3_I0_F_LUT3_I2_F_LUT3_I2_F ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[16]_LUT3_I0_F_LUT3_I1_F_LUT3_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245.1-253.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[19]_DFF_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[19]_DFF_Q_D ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[19] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[19]_DFF_Q_D_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[19]_DFF_Q_D_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[19]_DFF_Q_D_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[19]_DFF_Q_D ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[19]_DFF_Q_D_MUX2_LUT5_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h2604)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[19]_DFF_Q_D_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[19]_DFF_Q_D_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[3]_LUT3_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[4]_LUT4_I1_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[7]_DFFR_Q_D_LUT2_F_I1_LUT4_F_I2_LUT3_I2_F ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[11]_DFFR_Q_D_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h3715)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[19]_DFF_Q_D_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[19]_DFF_Q_D_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[3]_LUT3_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[4]_LUT4_I1_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[7]_DFFR_Q_D_LUT2_F_I1_LUT4_F_I2_LUT3_I2_F ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[11]_DFFR_Q_D_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he4)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[19]_DFF_Q_D_MUX2_LUT5_O_S0_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[19]_DFF_Q_D_MUX2_LUT5_O_S0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[2]_LUT2_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[15]_DFFR_Q_D_LUT3_F_I2_LUT3_F_I2 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[19]_DFF_Q_D_MUX2_LUT5_O_S0_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[19]_LUT2_I1  (
    .F(\u_fxp_sqrt_top.s_1_reg_132[22]_LUT4_I1_I3_MUX2_LUT5_O_S0_LUT4_F_I2 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[18] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[19] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245.1-253.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:31.7-31.59" *)
  DFFR \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[1]_DFFR_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[26]_LUT3_I0_F_LUT4_I2_I1_LUT2_I1_1_F ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[1] ),
    .RESET(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[4]_LUT4_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:172.14-172.54" *)
  MUX2_LUT8 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[1]_MUX2_LUT8_S0  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[2]_MUX2_LUT7_S0_1_O ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[2]_MUX2_LUT7_S0_O ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[5]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245.1-253.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[20]_DFF_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[20]_DFF_Q_D ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[20] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[20]_DFF_Q_D_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[20]_DFF_Q_D_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[20]_DFF_Q_D_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[20]_DFF_Q_D ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[20]_DFF_Q_D_MUX2_LUT5_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h2604)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[20]_DFF_Q_D_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[20]_DFF_Q_D_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[3]_LUT3_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[4]_LUT4_I1_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[4]_DFFR_Q_D_LUT2_F_I1 ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[12]_DFFR_Q_D_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h3715)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[20]_DFF_Q_D_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[20]_DFF_Q_D_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[3]_LUT3_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[4]_LUT4_I1_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[4]_DFFR_Q_D_LUT2_F_I1 ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[12]_DFFR_Q_D_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he4)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[20]_DFF_Q_D_MUX2_LUT5_O_S0_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[20]_DFF_Q_D_MUX2_LUT5_O_S0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[2]_LUT2_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[20]_DFF_Q_D_MUX2_LUT5_O_S0_LUT3_F_I1 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[20]_DFF_Q_D_MUX2_LUT5_O_S0_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hd8)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[20]_DFF_Q_D_MUX2_LUT5_O_S0_LUT3_F_I1_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[20]_DFF_Q_D_MUX2_LUT5_O_S0_LUT3_F_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[1] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[12]_LUT3_I0_F_LUT3_I1_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[14]_LUT3_I0_F_LUT3_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245.1-253.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[21]_DFF_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[21]_DFF_Q_D ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[21] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[21]_DFF_Q_D_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[21]_DFF_Q_D_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[21]_DFF_Q_D_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[21]_DFF_Q_D ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[13]_DFFR_Q_D_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h1504)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[21]_DFF_Q_D_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[21]_DFF_Q_D_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[3]_LUT3_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[4]_LUT4_I1_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[9]_DFFR_Q_D_LUT3_F_I2_LUT3_F_I1_LUT3_I2_F ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[29]_DFF_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h3726)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[21]_DFF_Q_D_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[21]_DFF_Q_D_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[3]_LUT3_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[4]_LUT4_I1_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[9]_DFFR_Q_D_LUT3_F_I2_LUT3_F_I1_LUT3_I2_F ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[29]_DFF_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245.1-253.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[22]_DFF_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[22]_DFF_Q_D ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[22] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hd8)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[22]_DFF_Q_D_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[22]_DFF_Q_D ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[4]_LUT4_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[6]_DFFR_Q_D ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[22]_DFF_Q_D_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[22]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[22]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[22]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[22]_DFF_Q_D_LUT3_F_I2 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_DFFR_Q_D_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h3120)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[22]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[22]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[2]_LUT2_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[3]_LUT3_I1_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[20]_LUT3_I0_F_LUT3_I1_F_LUT3_I1_F ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[16]_LUT3_I0_F_LUT3_I1_F_LUT3_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hfdec)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[22]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[22]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[2]_LUT2_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[3]_LUT3_I1_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[20]_LUT3_I0_F_LUT3_I1_F_LUT3_I1_F ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[16]_LUT3_I0_F_LUT3_I1_F_LUT3_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[22]_LUT2_I1  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[22]_LUT2_I1_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[21] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[22] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245.1-253.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[23]_DFF_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[23]_DFF_Q_D ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[23] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hd8)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[23]_DFF_Q_D_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[23]_DFF_Q_D ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[4]_LUT4_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[7]_DFFR_Q_D ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[23]_DFF_Q_D_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[23]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[23]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[23]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[23]_DFF_Q_D_LUT3_F_I2 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[15]_DFFR_Q_D_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h3020)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[23]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[23]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[2]_LUT2_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[3]_LUT3_I1_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[23]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I2 ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[19]_DFF_Q_D_MUX2_LUT5_O_S0_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hfcec)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[23]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[23]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[2]_LUT2_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[3]_LUT3_I1_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[23]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I2 ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[19]_DFF_Q_D_MUX2_LUT5_O_S0_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h9)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[23]_LUT2_I1  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[23]_LUT2_I1_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[22] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[23] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245.1-253.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[24]_DFF_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[24]_DFF_Q_D ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[24] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h8d)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[24]_DFF_Q_D_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[24]_DFF_Q_D ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[4]_LUT4_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_DFFR_Q_D ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[24]_DFF_Q_D_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[24]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[24]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[24]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[24]_DFF_Q_D_LUT3_F_I2 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[16]_DFF_Q_D_MUX2_LUT5_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hcedf)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[24]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[24]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[2]_LUT2_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[3]_LUT3_I1_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[22]_LUT3_I0_F_LUT3_I1_F_LUT3_I1_F ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[20]_DFF_Q_D_MUX2_LUT5_O_S0_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0213)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[24]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[24]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[2]_LUT2_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[3]_LUT3_I1_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[22]_LUT3_I0_F_LUT3_I1_F_LUT3_I1_F ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[20]_DFF_Q_D_MUX2_LUT5_O_S0_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h9)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[24]_LUT2_I1  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[24]_LUT2_I1_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[23] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[24] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h175f)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[24]_LUT4_I2  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[24]_LUT4_I2_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[23] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[22] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[24] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[23] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245.1-253.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[25]_DFF_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[25]_DFF_Q_D ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[25] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h8d)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[25]_DFF_Q_D_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[25]_DFF_Q_D ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[4]_LUT4_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[9]_DFFR_Q_D ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[25]_DFF_Q_D_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[25]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[25]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[25]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[25]_DFF_Q_D_LUT3_F_I2 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[17]_DFF_Q_D_LUT3_F_I2_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hcdef)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[25]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[25]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[2]_LUT2_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[3]_LUT3_I1_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[25]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I2 ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[23]_LUT3_I0_F_LUT3_I1_F_LUT3_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0123)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[25]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[25]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[2]_LUT2_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[3]_LUT3_I1_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[25]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I2 ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[23]_LUT3_I0_F_LUT3_I1_F_LUT3_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245.1-253.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[26]_DFF_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[26]_DFF_Q_D ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[26] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hd8)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[26]_DFF_Q_D_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[26]_DFF_Q_D ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[4]_LUT4_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[10]_DFFR_Q_D ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[26]_DFF_Q_D_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[26]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[26]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[26]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[26]_DFF_Q_D_LUT3_F_I2 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[26]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hc840)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[26]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[26]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[2]_LUT2_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[3]_LUT3_I1_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[9]_LUT3_I0_F_LUT3_I2_F_LUT3_I2_F ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[16]_LUT3_I0_F_LUT3_I1_F_LUT3_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hfb73)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[26]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[26]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[2]_LUT2_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[3]_LUT3_I1_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[9]_LUT3_I0_F_LUT3_I2_F_LUT3_I2_F ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[16]_LUT3_I0_F_LUT3_I1_F_LUT3_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hd8)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[26]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_S0_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[26]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_S0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[2]_LUT2_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[30]_DFF_Q_D_LUT4_F_I1_LUT4_F_I3 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[20]_LUT3_I0_F_LUT3_I1_F_LUT3_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245.1-253.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[27]_DFF_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[27]_DFF_Q_D ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[27] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he4)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[27]_DFF_Q_D_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[27]_DFF_Q_D ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[4]_LUT4_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[27]_DFF_Q_D_LUT3_F_I1 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[11]_DFFR_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hbf15)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[27]_DFF_Q_D_LUT3_F_I1_LUT4_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[27]_DFF_Q_D_LUT3_F_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[3]_LUT3_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[27]_DFF_Q_D_LUT3_F_I1_LUT4_F_I1 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[27]_DFF_Q_D_LUT3_F_I1_LUT4_F_I2 ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[19]_DFF_Q_D_MUX2_LUT5_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h9dbf)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[27]_DFF_Q_D_LUT3_F_I1_LUT4_F_I1_LUT4_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[27]_DFF_Q_D_LUT3_F_I1_LUT4_F_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[1] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[2] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[25]_LUT3_I0_F_LUT3_I1_F ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[23]_LUT3_I0_F_LUT3_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h67ef)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[27]_DFF_Q_D_LUT3_F_I1_LUT4_F_I2_LUT4_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[27]_DFF_Q_D_LUT3_F_I1_LUT4_F_I2 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[1] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[2] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[21]_LUT3_I0_F_LUT3_I1_F ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[19]_LUT3_I0_F_LUT3_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245.1-253.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[28]_DFF_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[28]_DFF_Q_D ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[28] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hb1)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[28]_DFF_Q_D_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[28]_DFF_Q_D ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[4]_LUT4_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[28]_DFF_Q_D_LUT3_F_I1 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[12]_DFFR_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[28]_DFF_Q_D_LUT3_F_I1_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[28]_DFF_Q_D_LUT3_F_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[28]_DFF_Q_D_LUT3_F_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[28]_DFF_Q_D_LUT3_F_I1 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[20]_DFF_Q_D_MUX2_LUT5_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hecfc)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[28]_DFF_Q_D_LUT3_F_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[28]_DFF_Q_D_LUT3_F_I1_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[2]_LUT2_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[3]_LUT3_I1_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[28]_DFF_Q_D_LUT3_F_I1_MUX2_LUT5_O_I0_LUT4_F_I2 ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[22]_LUT3_I0_F_LUT3_I1_F_LUT3_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h2030)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[28]_DFF_Q_D_LUT3_F_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[28]_DFF_Q_D_LUT3_F_I1_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[2]_LUT2_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[3]_LUT3_I1_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[28]_DFF_Q_D_LUT3_F_I1_MUX2_LUT5_O_I0_LUT4_F_I2 ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[22]_LUT3_I0_F_LUT3_I1_F_LUT3_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245.1-253.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[29]_DFF_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[29]_DFF_Q_D ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[29] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hb1)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[29]_DFF_Q_D_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[29]_DFF_Q_D ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[4]_LUT4_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[29]_DFF_Q_D_LUT3_F_I1 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[13]_DFFR_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[29]_DFF_Q_D_LUT3_F_I1_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[29]_DFF_Q_D_LUT3_F_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[29]_DFF_Q_D_LUT3_F_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[29]_DFF_Q_D_LUT3_F_I1 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[29]_DFF_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hefcc)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[29]_DFF_Q_D_LUT3_F_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[29]_DFF_Q_D_LUT3_F_I1_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[2]_LUT2_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[3]_LUT3_I1_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[23]_LUT3_I0_F_LUT3_I1_F_LUT3_I1_F ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[26]_LUT3_I0_F_LUT4_I2_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h2300)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[29]_DFF_Q_D_LUT3_F_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[29]_DFF_Q_D_LUT3_F_I1_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[2]_LUT2_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[3]_LUT3_I1_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[23]_LUT3_I0_F_LUT3_I1_F_LUT3_I1_F ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[26]_LUT3_I0_F_LUT4_I2_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hd8)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[29]_DFF_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[29]_DFF_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[2]_LUT2_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[25]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F_I2 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[17]_DFF_Q_D_LUT3_F_I2_LUT4_F_I3_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245.1-253.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:31.7-31.59" *)
  DFFR \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[2]_DFFR_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[2]_DFFR_Q_D ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[2] ),
    .RESET(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[4]_LUT4_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h04)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[2]_DFFR_Q_D_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[2]_DFFR_Q_D ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[1]_DFFRE_Q_D ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[2]_LUT2_I1_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[3]_LUT3_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[2]_MUX2_LUT7_S0  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_1_O ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_O ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[2]_MUX2_LUT7_S0_O ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[2]_MUX2_LUT7_S0_1  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_3_O ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_2_O ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[2]_MUX2_LUT7_S0_1_O ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245.1-253.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:13.6-13.47" *)
  DFF \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[30]_DFF_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[30]_DFF_Q_D ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[30] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hfe54)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[30]_DFF_Q_D_LUT4_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[30]_DFF_Q_D ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[4]_LUT4_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[30]_DFF_Q_D_LUT4_F_I1 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[30]_DFF_Q_D_LUT4_F_I2 ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_DFFR_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h1302)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[30]_DFF_Q_D_LUT4_F_I1_LUT4_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[30]_DFF_Q_D_LUT4_F_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[2]_LUT2_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[3]_LUT3_I1_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[30]_DFF_Q_D_LUT4_F_I1_LUT4_F_I2 ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[30]_DFF_Q_D_LUT4_F_I1_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he4)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[30]_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[30]_DFF_Q_D_LUT4_F_I1_LUT4_F_I3 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[1] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[24]_LUT3_I0_F_LUT3_I1_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[22]_LUT3_I0_F_LUT3_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hc480)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[30]_DFF_Q_D_LUT4_F_I2_LUT4_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[30]_DFF_Q_D_LUT4_F_I2 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[2]_LUT2_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[3]_LUT3_I1_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[20]_LUT3_I0_F_LUT3_I1_F_LUT3_I1_F ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[16]_LUT3_I0_F_LUT3_I1_F_LUT3_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h9)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[30]_LUT2_I1  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[30]_LUT2_I1_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[29] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[30] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245.1-253.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:31.7-31.59" *)
  DFFR \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_DFFR_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_DFFR_Q_D ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3] ),
    .RESET(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[4]_LUT4_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h1)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_DFFR_Q_D_LUT2_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_DFFR_Q_D ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[3]_LUT3_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[7]_DFFR_Q_D_LUT2_F_I1_LUT4_F_I2_LUT3_I2_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_O ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_1  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_1_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_1_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_1_O ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_1_I0 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h7fff)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[3] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[2] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[1] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h1555)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[3] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[2] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[1] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_1_I1 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h5777)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[3] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[2] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[1] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0111)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[3] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[2] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[1] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_2  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_2_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_2_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_2_O ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_2_I0 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT3 #(
    .INIT(8'h7f)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I0_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[3] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[2] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT3 #(
    .INIT(8'h15)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I1_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[3] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[2] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_2_I1 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT3 #(
    .INIT(8'h57)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I0_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[3] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[2] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT3 #(
    .INIT(8'h01)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I1_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[3] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[2] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_3  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_3_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_3_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_3_O ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_3_I0 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h3)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I0 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h1)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_3_I1 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT2 #(
    .INIT(4'h7)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I0_LUT2_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[3] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT2 #(
    .INIT(4'h1)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I1_LUT2_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[3] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_I0_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_I0 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h777f)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[3] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[2] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[1] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h1115)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[3] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[2] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[1] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_I1_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_I1 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h5557)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[3] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[2] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[1] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0001)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[3] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[2] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[1] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245.1-253.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:31.7-31.59" *)
  DFFR \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[4]_DFFR_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[4]_DFFR_Q_D ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[4] ),
    .RESET(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[4]_LUT4_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h1)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[4]_DFFR_Q_D_LUT2_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[4]_DFFR_Q_D ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[3]_LUT3_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[4]_DFFR_Q_D_LUT2_F_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245.1-253.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:31.7-31.59" *)
  DFFR \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[5]_DFFR_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[5]_DFFR_Q_D ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[5] ),
    .RESET(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[4]_LUT4_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h1)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[5]_DFFR_Q_D_LUT2_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[5]_DFFR_Q_D ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[3]_LUT3_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[9]_DFFR_Q_D_LUT3_F_I2_LUT3_F_I1_LUT3_I2_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245.1-253.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:31.7-31.59" *)
  DFFR \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[6]_DFFR_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[6]_DFFR_Q_D ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[6] ),
    .RESET(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[4]_LUT4_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h4)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[6]_DFFR_Q_D_LUT2_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[6]_DFFR_Q_D ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[3]_LUT3_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[6]_DFFR_Q_D_LUT2_F_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hd1)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[6]_DFFR_Q_D_LUT2_F_I1_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[6]_DFFR_Q_D_LUT2_F_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[1]_DFFRE_Q_D ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[2]_LUT2_I1_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[6]_DFFR_Q_D_LUT2_F_I1_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hd8)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[6]_DFFR_Q_D_LUT2_F_I1_LUT3_F_I2_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[6]_DFFR_Q_D_LUT2_F_I1_LUT3_F_I2 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[1] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[1]_LUT3_I0_F_LUT3_I1_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[4]_LUT3_I0_F_LUT3_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245.1-253.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:31.7-31.59" *)
  DFFR \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[7]_DFFR_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[7]_DFFR_Q_D ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[7] ),
    .RESET(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[4]_LUT4_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h4)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[7]_DFFR_Q_D_LUT2_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[7]_DFFR_Q_D ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[3]_LUT3_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[7]_DFFR_Q_D_LUT2_F_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hfe98)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[7]_DFFR_Q_D_LUT2_F_I1_LUT4_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[7]_DFFR_Q_D_LUT2_F_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[1] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[2] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[7]_DFFR_Q_D_LUT2_F_I1_LUT4_F_I2 ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[7]_DFFR_Q_D_LUT2_F_I1_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h9d)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[7]_DFFR_Q_D_LUT2_F_I1_LUT4_F_I2_LUT3_I2  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[7]_DFFR_Q_D_LUT2_F_I1_LUT4_F_I2_LUT3_I2_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[1] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[2] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[7]_DFFR_Q_D_LUT2_F_I1_LUT4_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he4)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[7]_DFFR_Q_D_LUT2_F_I1_LUT4_F_I3_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[7]_DFFR_Q_D_LUT2_F_I1_LUT4_F_I3 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[1] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[5]_LUT3_I0_F_LUT3_I1_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[3]_LUT3_I0_F_LUT3_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245.1-253.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:31.7-31.59" *)
  DFFR \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_DFFR_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_DFFR_Q_D ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8] ),
    .RESET(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[4]_LUT4_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hb3a0)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_DFFR_Q_D_LUT4_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_DFFR_Q_D ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[0] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[3]_LUT3_I1_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[26]_LUT3_I0_F_LUT4_I2_I1_LUT2_I1_F ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_DFFR_Q_D_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_DFFR_Q_D_LUT4_F_I3_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_DFFR_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_DFFR_Q_D_LUT4_F_I3_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_DFFR_Q_D_LUT4_F_I3 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[12]_DFFR_Q_D_LUT3_F_I2_LUT3_F_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h1908)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_DFFR_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_DFFR_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[1] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[2] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[0] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[1]_LUT3_I0_F_LUT3_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h7f6e)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_DFFR_Q_D_LUT4_F_I3_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_DFFR_Q_D_LUT4_F_I3_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[1] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[2] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[0] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[1]_LUT3_I0_F_LUT3_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[7] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h9)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[7] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_O ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_1  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_1_O ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I0 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hea80)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[6] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[5] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[4] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[7] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hfea8)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[6] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[5] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[4] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[7] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT3 #(
    .INIT(8'he8)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[6] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[5] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[7] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT2 #(
    .INIT(4'he)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT2_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[6] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[7] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I1 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_I0 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT2 #(
    .INIT(4'h8)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[6] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[7] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT3 #(
    .INIT(8'he8)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[6] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[5] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[7] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hea80)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[6] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[5] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[4] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[7] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hfea8)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[6] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[5] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[4] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[7] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_I1 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:172.14-172.54" *)
  MUX2_LUT8 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_1_O ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_O ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_LUT2_I0_I1 ),
    .S0(\u_fxp_sqrt_top.s_5_loc_fu_48[5]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h1)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_LUT2_I0  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[9]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_LUT2_I0_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_O ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_1  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_1_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_1_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_1_O ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_1_I0 ),
    .S0(\u_fxp_sqrt_top.s_5_loc_fu_48[11]_DFFE_Q_D_LUT4_F_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[9] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT2 #(
    .INIT(4'h8)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[9] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[10] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT3 #(
    .INIT(8'he8)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[9] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[8] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[10] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[9] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h2)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[11] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h2)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[11] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_1_I1 ),
    .S0(\u_fxp_sqrt_top.s_5_loc_fu_48[11]_DFFE_Q_D_LUT4_F_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[9] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT3 #(
    .INIT(8'he8)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[9] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[8] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[10] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT2 #(
    .INIT(4'he)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT2_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[9] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[10] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[9] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h2)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[11] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h2)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[11] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_I0 ),
    .S0(\u_fxp_sqrt_top.s_5_loc_fu_48[11]_DFFE_Q_D_LUT4_F_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[9] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT3 #(
    .INIT(8'he8)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[9] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[8] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[10] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT2 #(
    .INIT(4'he)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT2_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[9] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[10] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[9] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h2)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[11] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h2)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[11] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_I1 ),
    .S0(\u_fxp_sqrt_top.s_5_loc_fu_48[11]_DFFE_Q_D_LUT4_F_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[9] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT3 #(
    .INIT(8'he8)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[9] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[8] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[10] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT2 #(
    .INIT(4'he)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT2_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[9] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[10] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[9] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h2)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[11] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h2)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[11] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:172.14-172.54" *)
  MUX2_LUT8 \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_1_O ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_O ),
    .O(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_LUT2_I0_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:245.1-253.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:31.7-31.59" *)
  DFFR \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[9]_DFFR_Q  (
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[9]_DFFR_Q_D ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[9] ),
    .RESET(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[4]_LUT4_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hdc)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[9]_DFFR_Q_D_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[9]_DFFR_Q_D ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[3]_LUT3_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[26]_LUT3_I0_F_LUT4_I2_I1_LUT2_I1_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[9]_DFFR_Q_D_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he4)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[9]_DFFR_Q_D_LUT3_F_I2_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[9]_DFFR_Q_D_LUT3_F_I2 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[2]_LUT2_I1_F ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[9]_DFFR_Q_D_LUT3_F_I2_LUT3_F_I1 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[9]_DFFR_Q_D_LUT3_F_I2_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hd8)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[9]_DFFR_Q_D_LUT3_F_I2_LUT3_F_I1_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[9]_DFFR_Q_D_LUT3_F_I2_LUT3_F_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[1] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[7]_DFFR_Q_D_LUT2_F_I1_LUT4_F_I2 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[3]_LUT3_I0_F_LUT3_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h8e)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[9]_DFFR_Q_D_LUT3_F_I2_LUT3_F_I1_LUT3_I2  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[9]_DFFR_Q_D_LUT3_F_I2_LUT3_F_I1_LUT3_I2_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[1] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[2] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[9]_DFFR_Q_D_LUT3_F_I2_LUT3_F_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he4)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[9]_DFFR_Q_D_LUT3_F_I2_LUT3_F_I2_LUT3_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[9]_DFFR_Q_D_LUT3_F_I2_LUT3_F_I2 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[1] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[7]_LUT3_I0_F_LUT3_I1_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[5]_LUT3_I0_F_LUT3_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1.v:235.1-243.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:43.8-43.68" *)
  DFFRE \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3_DFFRE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter2 ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D ),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .RESET(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:98.1-108.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:43.8-43.68" *)
  DFFRE \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_ap_start_reg_DFFRE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_ap_start_reg_DFFRE_Q_CE ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(ap_start_LUT2_I0_F),
    .Q(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_ap_start_reg ),
    .RESET(ap_rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'hb)
  ) \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_ap_start_reg_DFFRE_Q_CE_LUT2_F  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_ap_start_reg_DFFRE_Q_CE ),
    .I0(ap_start_LUT2_I0_F),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.icmp_ln104_reg_322_DFF_Q_D_LUT2_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:110.1-114.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fxp_sqrt_top.p_v_loc_fu_44[0]_DFFE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.icmp_ln104_reg_322_LUT3_I2_F ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_7_reg_317[0]_LUT2_I1_F ),
    .Q(\u_fxp_sqrt_top.p_v_loc_fu_44[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \u_fxp_sqrt_top.p_v_loc_fu_44[0]_LUT2_I0  (
    .F(\vectOut[0][1]_DFFE_Q_D_LUT2_F_I1 ),
    .I0(\u_fxp_sqrt_top.p_v_loc_fu_44[0] ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_LUT4_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:110.1-114.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fxp_sqrt_top.p_v_loc_fu_44[10]_DFFE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.icmp_ln104_reg_322_LUT3_I2_F ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[10]_LUT3_I1_F ),
    .Q(\u_fxp_sqrt_top.p_v_loc_fu_44[10] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \u_fxp_sqrt_top.p_v_loc_fu_44[10]_LUT2_I0  (
    .F(\u_fxp_sqrt_top.p_v_loc_fu_44[10]_LUT2_I0_F ),
    .I0(\u_fxp_sqrt_top.p_v_loc_fu_44[10] ),
    .I1(\u_fxp_sqrt_top.p_v_loc_fu_44[9] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.p_v_loc_fu_44[10]_LUT2_I0_F_MUX2_LUT5_S0  (
    .I0(\u_fxp_sqrt_top.p_v_loc_fu_44[10]_LUT2_I0_F_MUX2_LUT5_S0_I0 ),
    .I1(\u_fxp_sqrt_top.p_v_loc_fu_44[10]_LUT2_I0_F_MUX2_LUT5_S0_I1 ),
    .O(\u_fxp_sqrt_top.p_v_loc_fu_44[10]_LUT2_I0_F_MUX2_LUT5_S0_O ),
    .S0(\u_fxp_sqrt_top.p_v_loc_fu_44[10]_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \u_fxp_sqrt_top.p_v_loc_fu_44[10]_LUT2_I0_F_MUX2_LUT5_S0_I0_LUT1_F  (
    .F(\u_fxp_sqrt_top.p_v_loc_fu_44[10]_LUT2_I0_F_MUX2_LUT5_S0_I0 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \u_fxp_sqrt_top.p_v_loc_fu_44[10]_LUT2_I0_F_MUX2_LUT5_S0_I1_LUT1_F  (
    .F(\u_fxp_sqrt_top.p_v_loc_fu_44[10]_LUT2_I0_F_MUX2_LUT5_S0_I1 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h6aaa)
  ) \u_fxp_sqrt_top.p_v_loc_fu_44[10]_LUT4_I1  (
    .F(\vectOut[1][3]_DFFE_Q_D_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.p_v_loc_fu_44[11] ),
    .I1(\u_fxp_sqrt_top.p_v_loc_fu_44[10] ),
    .I2(\u_fxp_sqrt_top.p_v_loc_fu_44[9] ),
    .I3(\u_fxp_sqrt_top.p_v_loc_fu_44[8] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:110.1-114.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fxp_sqrt_top.p_v_loc_fu_44[11]_DFFE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.icmp_ln104_reg_322_LUT3_I2_F ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[11]_LUT3_I1_F ),
    .Q(\u_fxp_sqrt_top.p_v_loc_fu_44[11] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:110.1-114.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fxp_sqrt_top.p_v_loc_fu_44[12]_DFFE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.icmp_ln104_reg_322_LUT3_I2_F ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[12]_LUT3_I1_F ),
    .Q(\u_fxp_sqrt_top.p_v_loc_fu_44[12] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:110.1-114.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fxp_sqrt_top.p_v_loc_fu_44[13]_DFFE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.icmp_ln104_reg_322_LUT3_I2_F ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[13]_LUT3_I2_F ),
    .Q(\u_fxp_sqrt_top.p_v_loc_fu_44[13] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:110.1-114.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fxp_sqrt_top.p_v_loc_fu_44[14]_DFFE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.icmp_ln104_reg_322_LUT3_I2_F ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[14]_LUT3_I2_F ),
    .Q(\u_fxp_sqrt_top.p_v_loc_fu_44[14] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:110.1-114.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fxp_sqrt_top.p_v_loc_fu_44[15]_DFFE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.icmp_ln104_reg_322_LUT3_I2_F ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[15]_LUT3_I2_F ),
    .Q(\u_fxp_sqrt_top.p_v_loc_fu_44[15] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h8000)
  ) \u_fxp_sqrt_top.p_v_loc_fu_44[15]_LUT4_I0  (
    .F(\u_fxp_sqrt_top.p_v_loc_fu_44[15]_LUT4_I0_F ),
    .I0(\u_fxp_sqrt_top.p_v_loc_fu_44[15] ),
    .I1(\u_fxp_sqrt_top.p_v_loc_fu_44[14] ),
    .I2(\u_fxp_sqrt_top.p_v_loc_fu_44[13] ),
    .I3(\u_fxp_sqrt_top.p_v_loc_fu_44[12] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:110.1-114.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fxp_sqrt_top.p_v_loc_fu_44[16]_DFFE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.icmp_ln104_reg_322_LUT3_I2_F ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[16]_LUT3_I2_F ),
    .Q(\u_fxp_sqrt_top.p_v_loc_fu_44[16] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:110.1-114.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fxp_sqrt_top.p_v_loc_fu_44[17]_DFFE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.icmp_ln104_reg_322_LUT3_I2_F ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[17]_LUT3_I2_F ),
    .Q(\u_fxp_sqrt_top.p_v_loc_fu_44[17] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:110.1-114.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fxp_sqrt_top.p_v_loc_fu_44[18]_DFFE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.icmp_ln104_reg_322_LUT3_I2_F ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[18]_LUT3_I1_F ),
    .Q(\u_fxp_sqrt_top.p_v_loc_fu_44[18] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:110.1-114.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fxp_sqrt_top.p_v_loc_fu_44[19]_DFFE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.icmp_ln104_reg_322_LUT3_I2_F ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[19]_LUT3_I1_F ),
    .Q(\u_fxp_sqrt_top.p_v_loc_fu_44[19] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h2)
  ) \u_fxp_sqrt_top.p_v_loc_fu_44[19]_LUT1_I0  (
    .F(\vectOut[2][3]_DFFE_Q_D_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.p_v_loc_fu_44[19] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h6aaa)
  ) \u_fxp_sqrt_top.p_v_loc_fu_44[19]_LUT4_I0  (
    .F(\vectOut[2][3]_DFFE_Q_D_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.p_v_loc_fu_44[19] ),
    .I1(\u_fxp_sqrt_top.p_v_loc_fu_44[18] ),
    .I2(\u_fxp_sqrt_top.p_v_loc_fu_44[17] ),
    .I3(\u_fxp_sqrt_top.p_v_loc_fu_44[16] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h8000)
  ) \u_fxp_sqrt_top.p_v_loc_fu_44[19]_LUT4_I0_1  (
    .F(\u_fxp_sqrt_top.p_v_loc_fu_44[19]_LUT4_I0_1_F ),
    .I0(\u_fxp_sqrt_top.p_v_loc_fu_44[19] ),
    .I1(\u_fxp_sqrt_top.p_v_loc_fu_44[18] ),
    .I2(\u_fxp_sqrt_top.p_v_loc_fu_44[17] ),
    .I3(\u_fxp_sqrt_top.p_v_loc_fu_44[16] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:110.1-114.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fxp_sqrt_top.p_v_loc_fu_44[1]_DFFE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.icmp_ln104_reg_322_LUT3_I2_F ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[1]_LUT3_I1_F ),
    .Q(\u_fxp_sqrt_top.p_v_loc_fu_44[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \u_fxp_sqrt_top.p_v_loc_fu_44[1]_LUT2_I0  (
    .F(\vectOut[0][3]_DFFE_Q_D_LUT3_F_I2 ),
    .I0(\u_fxp_sqrt_top.p_v_loc_fu_44[1] ),
    .I1(\vectOut[0][1]_DFFE_Q_D_LUT2_F_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:110.1-114.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fxp_sqrt_top.p_v_loc_fu_44[20]_DFFE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.icmp_ln104_reg_322_LUT3_I2_F ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[20]_LUT3_I1_F ),
    .Q(\u_fxp_sqrt_top.p_v_loc_fu_44[20] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h8000)
  ) \u_fxp_sqrt_top.p_v_loc_fu_44[20]_LUT4_I0  (
    .F(\u_fxp_sqrt_top.p_v_loc_fu_44[20]_LUT4_I0_F ),
    .I0(\u_fxp_sqrt_top.p_v_loc_fu_44[20] ),
    .I1(\u_fxp_sqrt_top.p_v_loc_fu_44[15] ),
    .I2(\u_fxp_sqrt_top.p_v_loc_fu_44[14] ),
    .I3(\u_fxp_sqrt_top.p_v_loc_fu_44[13] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.p_v_loc_fu_44[20]_LUT4_I0_F_MUX2_LUT5_I1  (
    .I0(\u_fxp_sqrt_top.p_v_loc_fu_44[20]_LUT4_I0_F_MUX2_LUT5_I1_I0 ),
    .I1(\u_fxp_sqrt_top.p_v_loc_fu_44[20]_LUT4_I0_F ),
    .O(\u_fxp_sqrt_top.p_v_loc_fu_44[20]_LUT4_I0_F_MUX2_LUT5_I1_O ),
    .S0(\u_fxp_sqrt_top.p_v_loc_fu_44[12] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \u_fxp_sqrt_top.p_v_loc_fu_44[20]_LUT4_I0_F_MUX2_LUT5_I1_I0_LUT1_F  (
    .F(\u_fxp_sqrt_top.p_v_loc_fu_44[20]_LUT4_I0_F_MUX2_LUT5_I1_I0 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_fxp_sqrt_top.p_v_loc_fu_44[20]_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1  (
    .I0(\u_fxp_sqrt_top.p_v_loc_fu_44[20]_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_I0 ),
    .I1(\u_fxp_sqrt_top.p_v_loc_fu_44[20]_LUT4_I0_F_MUX2_LUT5_I1_O ),
    .O(\u_fxp_sqrt_top.p_v_loc_fu_44[20]_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O ),
    .S0(\u_fxp_sqrt_top.p_v_loc_fu_44[19]_LUT4_I0_1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.p_v_loc_fu_44[20]_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_I0_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.p_v_loc_fu_44[20]_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.p_v_loc_fu_44[20]_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.p_v_loc_fu_44[20]_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_I0 ),
    .S0(\u_fxp_sqrt_top.p_v_loc_fu_44[12] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \u_fxp_sqrt_top.p_v_loc_fu_44[20]_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\u_fxp_sqrt_top.p_v_loc_fu_44[20]_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_I0_MUX2_LUT5_O_I0 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \u_fxp_sqrt_top.p_v_loc_fu_44[20]_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\u_fxp_sqrt_top.p_v_loc_fu_44[20]_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_I0_MUX2_LUT5_O_I1 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \u_fxp_sqrt_top.p_v_loc_fu_44[20]_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT7_I1  (
    .I0(\u_fxp_sqrt_top.p_v_loc_fu_44[20]_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT7_I1_I0 ),
    .I1(\u_fxp_sqrt_top.p_v_loc_fu_44[20]_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O ),
    .O(\u_fxp_sqrt_top.p_v_loc_fu_44[20]_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT7_I1_O ),
    .S0(\u_fxp_sqrt_top.p_v_loc_fu_44[7]_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_fxp_sqrt_top.p_v_loc_fu_44[20]_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT7_I1_I0_MUX2_LUT6_O  (
    .I0(\u_fxp_sqrt_top.p_v_loc_fu_44[20]_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT7_I1_I0_MUX2_LUT6_O_I0 ),
    .I1(\u_fxp_sqrt_top.p_v_loc_fu_44[20]_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT7_I1_I0_MUX2_LUT6_O_I1 ),
    .O(\u_fxp_sqrt_top.p_v_loc_fu_44[20]_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT7_I1_I0 ),
    .S0(\u_fxp_sqrt_top.p_v_loc_fu_44[19]_LUT4_I0_1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.p_v_loc_fu_44[20]_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT7_I1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.p_v_loc_fu_44[20]_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT7_I1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.p_v_loc_fu_44[20]_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT7_I1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.p_v_loc_fu_44[20]_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT7_I1_I0_MUX2_LUT6_O_I0 ),
    .S0(\u_fxp_sqrt_top.p_v_loc_fu_44[12] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \u_fxp_sqrt_top.p_v_loc_fu_44[20]_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT7_I1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\u_fxp_sqrt_top.p_v_loc_fu_44[20]_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT7_I1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \u_fxp_sqrt_top.p_v_loc_fu_44[20]_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT7_I1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\u_fxp_sqrt_top.p_v_loc_fu_44[20]_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT7_I1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.p_v_loc_fu_44[20]_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT7_I1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.p_v_loc_fu_44[20]_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT7_I1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.p_v_loc_fu_44[20]_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT7_I1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.p_v_loc_fu_44[20]_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT7_I1_I0_MUX2_LUT6_O_I1 ),
    .S0(\u_fxp_sqrt_top.p_v_loc_fu_44[12] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \u_fxp_sqrt_top.p_v_loc_fu_44[20]_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT7_I1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\u_fxp_sqrt_top.p_v_loc_fu_44[20]_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT7_I1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \u_fxp_sqrt_top.p_v_loc_fu_44[20]_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT7_I1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\u_fxp_sqrt_top.p_v_loc_fu_44[20]_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT7_I1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h8000)
  ) \u_fxp_sqrt_top.p_v_loc_fu_44[20]_LUT4_I1  (
    .F(\u_fxp_sqrt_top.p_v_loc_fu_44[20]_LUT4_I1_F ),
    .I0(\u_fxp_sqrt_top.p_v_loc_fu_44[21] ),
    .I1(\u_fxp_sqrt_top.p_v_loc_fu_44[20] ),
    .I2(\u_fxp_sqrt_top.p_v_loc_fu_44[15] ),
    .I3(\u_fxp_sqrt_top.p_v_loc_fu_44[14] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h80)
  ) \u_fxp_sqrt_top.p_v_loc_fu_44[20]_LUT4_I1_F_LUT3_I2  (
    .F(\vectOut[3][1]_DFFE_Q_D_LUT3_F_I1_LUT4_F_I3 ),
    .I0(\u_fxp_sqrt_top.p_v_loc_fu_44[13] ),
    .I1(\u_fxp_sqrt_top.p_v_loc_fu_44[12] ),
    .I2(\u_fxp_sqrt_top.p_v_loc_fu_44[20]_LUT4_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:110.1-114.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fxp_sqrt_top.p_v_loc_fu_44[21]_DFFE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.icmp_ln104_reg_322_LUT3_I2_F ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[21]_LUT3_I1_F ),
    .Q(\u_fxp_sqrt_top.p_v_loc_fu_44[21] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:110.1-114.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fxp_sqrt_top.p_v_loc_fu_44[22]_DFFE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.icmp_ln104_reg_322_LUT3_I2_F ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[22]_LUT3_I2_F ),
    .Q(\u_fxp_sqrt_top.p_v_loc_fu_44[22] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:110.1-114.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fxp_sqrt_top.p_v_loc_fu_44[23]_DFFE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.icmp_ln104_reg_322_LUT3_I2_F ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[23]_LUT3_I1_F ),
    .Q(\u_fxp_sqrt_top.p_v_loc_fu_44[23] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:110.1-114.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fxp_sqrt_top.p_v_loc_fu_44[24]_DFFE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.icmp_ln104_reg_322_LUT3_I2_F ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[24]_LUT3_I2_F ),
    .Q(\u_fxp_sqrt_top.p_v_loc_fu_44[24] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h2)
  ) \u_fxp_sqrt_top.p_v_loc_fu_44[24]_LUT1_I0  (
    .F(\vectOut[3][0]_DFFE_Q_D_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.p_v_loc_fu_44[24] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h8000)
  ) \u_fxp_sqrt_top.p_v_loc_fu_44[24]_LUT4_I0  (
    .F(\u_fxp_sqrt_top.p_v_loc_fu_44[24]_LUT4_I0_F ),
    .I0(\u_fxp_sqrt_top.p_v_loc_fu_44[24] ),
    .I1(\u_fxp_sqrt_top.p_v_loc_fu_44[23] ),
    .I2(\u_fxp_sqrt_top.p_v_loc_fu_44[22] ),
    .I3(\u_fxp_sqrt_top.p_v_loc_fu_44[11] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h6aaa)
  ) \u_fxp_sqrt_top.p_v_loc_fu_44[24]_LUT4_I0_1  (
    .F(\vectOut[3][0]_DFFE_Q_D_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.p_v_loc_fu_44[24] ),
    .I1(\u_fxp_sqrt_top.p_v_loc_fu_44[23] ),
    .I2(\u_fxp_sqrt_top.p_v_loc_fu_44[22] ),
    .I3(\u_fxp_sqrt_top.p_v_loc_fu_44[21] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.p_v_loc_fu_44[24]_LUT4_I0_F_MUX2_LUT5_I1  (
    .I0(\u_fxp_sqrt_top.p_v_loc_fu_44[24]_LUT4_I0_F_MUX2_LUT5_I1_I0 ),
    .I1(\u_fxp_sqrt_top.p_v_loc_fu_44[24]_LUT4_I0_F ),
    .O(\vectOut[3][1]_DFFE_Q_D_LUT3_F_I1_LUT4_F_I2 ),
    .S0(\u_fxp_sqrt_top.p_v_loc_fu_44[8] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \u_fxp_sqrt_top.p_v_loc_fu_44[24]_LUT4_I0_F_MUX2_LUT5_I1_I0_LUT1_F  (
    .F(\u_fxp_sqrt_top.p_v_loc_fu_44[24]_LUT4_I0_F_MUX2_LUT5_I1_I0 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:110.1-114.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fxp_sqrt_top.p_v_loc_fu_44[25]_DFFE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.icmp_ln104_reg_322_LUT3_I2_F ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[25]_LUT3_I2_F ),
    .Q(\u_fxp_sqrt_top.p_v_loc_fu_44[25] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:110.1-114.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fxp_sqrt_top.p_v_loc_fu_44[26]_DFFE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.icmp_ln104_reg_322_LUT3_I2_F ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[26]_LUT3_I1_F ),
    .Q(\u_fxp_sqrt_top.p_v_loc_fu_44[26] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:110.1-114.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fxp_sqrt_top.p_v_loc_fu_44[27]_DFFE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.icmp_ln104_reg_322_LUT3_I2_F ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[27]_LUT3_I2_F ),
    .Q(\u_fxp_sqrt_top.p_v_loc_fu_44[27] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h2)
  ) \u_fxp_sqrt_top.p_v_loc_fu_44[27]_LUT1_I0  (
    .F(\vectOut[3][3]_DFFE_Q_D_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.p_v_loc_fu_44[27] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h6aaa)
  ) \u_fxp_sqrt_top.p_v_loc_fu_44[27]_LUT4_I0  (
    .F(\vectOut[3][3]_DFFE_Q_D_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.p_v_loc_fu_44[27] ),
    .I1(\u_fxp_sqrt_top.p_v_loc_fu_44[26] ),
    .I2(\u_fxp_sqrt_top.p_v_loc_fu_44[25] ),
    .I3(\vectOut[3][1]_DFFE_Q_D_LUT3_F_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:110.1-114.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fxp_sqrt_top.p_v_loc_fu_44[2]_DFFE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.icmp_ln104_reg_322_LUT3_I2_F ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[2]_LUT3_I1_F ),
    .Q(\u_fxp_sqrt_top.p_v_loc_fu_44[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:110.1-114.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fxp_sqrt_top.p_v_loc_fu_44[3]_DFFE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.icmp_ln104_reg_322_LUT3_I2_F ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[3]_LUT3_I1_F ),
    .Q(\u_fxp_sqrt_top.p_v_loc_fu_44[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h8000)
  ) \u_fxp_sqrt_top.p_v_loc_fu_44[3]_LUT4_I0  (
    .F(\vectOut[0][5]_DFFE_Q_D_LUT4_F_I2 ),
    .I0(\u_fxp_sqrt_top.p_v_loc_fu_44[3] ),
    .I1(\u_fxp_sqrt_top.p_v_loc_fu_44[2] ),
    .I2(\u_fxp_sqrt_top.p_v_loc_fu_44[1] ),
    .I3(\u_fxp_sqrt_top.p_v_loc_fu_44[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:110.1-114.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fxp_sqrt_top.p_v_loc_fu_44[4]_DFFE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.icmp_ln104_reg_322_LUT3_I2_F ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[4]_LUT3_I1_F ),
    .Q(\u_fxp_sqrt_top.p_v_loc_fu_44[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:110.1-114.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fxp_sqrt_top.p_v_loc_fu_44[5]_DFFE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.icmp_ln104_reg_322_LUT3_I2_F ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[5]_LUT3_I1_F ),
    .Q(\u_fxp_sqrt_top.p_v_loc_fu_44[5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h8000)
  ) \u_fxp_sqrt_top.p_v_loc_fu_44[5]_LUT4_I0  (
    .F(\u_fxp_sqrt_top.p_v_loc_fu_44[5]_LUT4_I0_F ),
    .I0(\u_fxp_sqrt_top.p_v_loc_fu_44[5] ),
    .I1(\u_fxp_sqrt_top.p_v_loc_fu_44[4] ),
    .I2(\vectOut[0][5]_DFFE_Q_D_LUT4_F_I2 ),
    .I3(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_LUT4_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:110.1-114.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fxp_sqrt_top.p_v_loc_fu_44[6]_DFFE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.icmp_ln104_reg_322_LUT3_I2_F ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[6]_LUT3_I1_F ),
    .Q(\u_fxp_sqrt_top.p_v_loc_fu_44[6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:110.1-114.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fxp_sqrt_top.p_v_loc_fu_44[7]_DFFE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.icmp_ln104_reg_322_LUT3_I2_F ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[7]_LUT3_I1_F ),
    .Q(\u_fxp_sqrt_top.p_v_loc_fu_44[7] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h80)
  ) \u_fxp_sqrt_top.p_v_loc_fu_44[7]_LUT3_I0  (
    .F(\u_fxp_sqrt_top.p_v_loc_fu_44[7]_LUT3_I0_F ),
    .I0(\u_fxp_sqrt_top.p_v_loc_fu_44[7] ),
    .I1(\u_fxp_sqrt_top.p_v_loc_fu_44[6] ),
    .I2(\u_fxp_sqrt_top.p_v_loc_fu_44[5]_LUT4_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h8000)
  ) \u_fxp_sqrt_top.p_v_loc_fu_44[7]_LUT4_I2  (
    .F(\u_fxp_sqrt_top.p_v_loc_fu_44[7]_LUT4_I2_F ),
    .I0(\u_fxp_sqrt_top.p_v_loc_fu_44[11] ),
    .I1(\u_fxp_sqrt_top.p_v_loc_fu_44[8] ),
    .I2(\u_fxp_sqrt_top.p_v_loc_fu_44[7] ),
    .I3(\u_fxp_sqrt_top.p_v_loc_fu_44[6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.p_v_loc_fu_44[7]_LUT4_I2_F_MUX2_LUT5_I1  (
    .I0(\u_fxp_sqrt_top.p_v_loc_fu_44[7]_LUT4_I2_F_MUX2_LUT5_I1_I0 ),
    .I1(\u_fxp_sqrt_top.p_v_loc_fu_44[7]_LUT4_I2_F ),
    .O(\u_fxp_sqrt_top.p_v_loc_fu_44[7]_LUT4_I2_F_MUX2_LUT5_I1_O ),
    .S0(\u_fxp_sqrt_top.p_v_loc_fu_44[10]_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \u_fxp_sqrt_top.p_v_loc_fu_44[7]_LUT4_I2_F_MUX2_LUT5_I1_I0_LUT1_F  (
    .F(\u_fxp_sqrt_top.p_v_loc_fu_44[7]_LUT4_I2_F_MUX2_LUT5_I1_I0 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_fxp_sqrt_top.p_v_loc_fu_44[7]_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1  (
    .I0(\u_fxp_sqrt_top.p_v_loc_fu_44[10]_LUT2_I0_F_MUX2_LUT5_S0_O ),
    .I1(\u_fxp_sqrt_top.p_v_loc_fu_44[7]_LUT4_I2_F_MUX2_LUT5_I1_O ),
    .O(\u_fxp_sqrt_top.p_v_loc_fu_44[7]_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O ),
    .S0(\u_fxp_sqrt_top.p_v_loc_fu_44[5]_LUT4_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.p_v_loc_fu_44[7]_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT5_S0  (
    .I0(\u_fxp_sqrt_top.p_v_loc_fu_44[7]_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT5_S0_I0 ),
    .I1(\u_fxp_sqrt_top.p_v_loc_fu_44[15]_LUT4_I0_F ),
    .O(\vectOut[2][1]_DFFE_Q_D_LUT3_F_I2 ),
    .S0(\u_fxp_sqrt_top.p_v_loc_fu_44[7]_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \u_fxp_sqrt_top.p_v_loc_fu_44[7]_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT5_S0_I0_LUT1_F  (
    .F(\u_fxp_sqrt_top.p_v_loc_fu_44[7]_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT5_S0_I0 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:110.1-114.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fxp_sqrt_top.p_v_loc_fu_44[8]_DFFE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.icmp_ln104_reg_322_LUT3_I2_F ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[8]_LUT3_I2_F ),
    .Q(\u_fxp_sqrt_top.p_v_loc_fu_44[8] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:110.1-114.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fxp_sqrt_top.p_v_loc_fu_44[9]_DFFE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.icmp_ln104_reg_322_LUT3_I2_F ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[9]_LUT3_I1_F ),
    .Q(\u_fxp_sqrt_top.p_v_loc_fu_44[9] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:122.1-126.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fxp_sqrt_top.s_1_reg_132[10]_DFFE_Q  (
    .CE(\u_fxp_sqrt_top.ap_CS_fsm_state1 ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\in_val[6] ),
    .Q(\u_fxp_sqrt_top.s_1_reg_132[10] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hb8)
  ) \u_fxp_sqrt_top.s_1_reg_132[10]_LUT3_I0  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[10]_DFFE_Q_D ),
    .I0(\u_fxp_sqrt_top.s_1_reg_132[10] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I0_F ),
    .I2(\u_fxp_sqrt_top.s_5_loc_fu_48[10]_DFFE_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:122.1-126.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fxp_sqrt_top.s_1_reg_132[11]_DFFE_Q  (
    .CE(\u_fxp_sqrt_top.ap_CS_fsm_state1 ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\in_val[7] ),
    .Q(\u_fxp_sqrt_top.s_1_reg_132[11] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hb8)
  ) \u_fxp_sqrt_top.s_1_reg_132[11]_LUT3_I0  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[11]_DFFE_Q_D ),
    .I0(\u_fxp_sqrt_top.s_1_reg_132[11] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I0_F ),
    .I2(\u_fxp_sqrt_top.s_5_loc_fu_48[11]_DFFE_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:122.1-126.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fxp_sqrt_top.s_1_reg_132[12]_DFFE_Q  (
    .CE(\u_fxp_sqrt_top.ap_CS_fsm_state1 ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\in_val[8] ),
    .Q(\u_fxp_sqrt_top.s_1_reg_132[12] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hb8)
  ) \u_fxp_sqrt_top.s_1_reg_132[12]_LUT3_I0  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[12]_DFFE_Q_D ),
    .I0(\u_fxp_sqrt_top.s_1_reg_132[12] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I0_F ),
    .I2(\u_fxp_sqrt_top.s_5_loc_fu_48[12]_DFFE_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:122.1-126.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fxp_sqrt_top.s_1_reg_132[13]_DFFE_Q  (
    .CE(\u_fxp_sqrt_top.ap_CS_fsm_state1 ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\in_val[9] ),
    .Q(\u_fxp_sqrt_top.s_1_reg_132[13] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hb8)
  ) \u_fxp_sqrt_top.s_1_reg_132[13]_LUT3_I0  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[13]_DFFE_Q_D ),
    .I0(\u_fxp_sqrt_top.s_1_reg_132[13] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I0_F ),
    .I2(\u_fxp_sqrt_top.s_5_loc_fu_48[13]_DFFE_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:122.1-126.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fxp_sqrt_top.s_1_reg_132[14]_DFFE_Q  (
    .CE(\u_fxp_sqrt_top.ap_CS_fsm_state1 ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\in_val[10] ),
    .Q(\u_fxp_sqrt_top.s_1_reg_132[14] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hb8)
  ) \u_fxp_sqrt_top.s_1_reg_132[14]_LUT3_I0  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[14]_DFFE_Q_D ),
    .I0(\u_fxp_sqrt_top.s_1_reg_132[14] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I0_F ),
    .I2(\u_fxp_sqrt_top.s_5_loc_fu_48[14]_DFFE_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:122.1-126.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fxp_sqrt_top.s_1_reg_132[15]_DFFE_Q  (
    .CE(\u_fxp_sqrt_top.ap_CS_fsm_state1 ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\in_val[11] ),
    .Q(\u_fxp_sqrt_top.s_1_reg_132[15] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hb8)
  ) \u_fxp_sqrt_top.s_1_reg_132[15]_LUT3_I0  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[15]_DFFE_Q_D ),
    .I0(\u_fxp_sqrt_top.s_1_reg_132[15] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I0_F ),
    .I2(\u_fxp_sqrt_top.s_5_loc_fu_48[15]_DFFE_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:122.1-126.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fxp_sqrt_top.s_1_reg_132[16]_DFFE_Q  (
    .CE(\u_fxp_sqrt_top.ap_CS_fsm_state1 ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\in_val[12] ),
    .Q(\u_fxp_sqrt_top.s_1_reg_132[16] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hb8)
  ) \u_fxp_sqrt_top.s_1_reg_132[16]_LUT3_I0  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[16]_DFFE_Q_D ),
    .I0(\u_fxp_sqrt_top.s_1_reg_132[16] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I0_F ),
    .I2(\u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:122.1-126.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fxp_sqrt_top.s_1_reg_132[17]_DFFE_Q  (
    .CE(\u_fxp_sqrt_top.ap_CS_fsm_state1 ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\in_val[13] ),
    .Q(\u_fxp_sqrt_top.s_1_reg_132[17] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hb8)
  ) \u_fxp_sqrt_top.s_1_reg_132[17]_LUT3_I0  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[17]_DFFE_Q_D ),
    .I0(\u_fxp_sqrt_top.s_1_reg_132[17] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I0_F ),
    .I2(\u_fxp_sqrt_top.s_5_loc_fu_48[17]_DFFE_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:122.1-126.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fxp_sqrt_top.s_1_reg_132[18]_DFFE_Q  (
    .CE(\u_fxp_sqrt_top.ap_CS_fsm_state1 ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\in_val[14] ),
    .Q(\u_fxp_sqrt_top.s_1_reg_132[18] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hb8)
  ) \u_fxp_sqrt_top.s_1_reg_132[18]_LUT3_I0  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[18]_DFFE_Q_D ),
    .I0(\u_fxp_sqrt_top.s_1_reg_132[18] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I0_F ),
    .I2(\u_fxp_sqrt_top.s_5_loc_fu_48[18]_DFFE_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:122.1-126.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fxp_sqrt_top.s_1_reg_132[19]_DFFE_Q  (
    .CE(\u_fxp_sqrt_top.ap_CS_fsm_state1 ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\in_val[15] ),
    .Q(\u_fxp_sqrt_top.s_1_reg_132[19] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hb8)
  ) \u_fxp_sqrt_top.s_1_reg_132[19]_LUT3_I0  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[19]_DFFE_Q_D ),
    .I0(\u_fxp_sqrt_top.s_1_reg_132[19] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I0_F ),
    .I2(\u_fxp_sqrt_top.s_5_loc_fu_48[19]_DFFE_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:122.1-126.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fxp_sqrt_top.s_1_reg_132[20]_DFFE_Q  (
    .CE(\u_fxp_sqrt_top.ap_CS_fsm_state1 ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\in_val[16] ),
    .Q(\u_fxp_sqrt_top.s_1_reg_132[20] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hb8)
  ) \u_fxp_sqrt_top.s_1_reg_132[20]_LUT3_I0  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[20]_DFFE_Q_D ),
    .I0(\u_fxp_sqrt_top.s_1_reg_132[20] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I0_F ),
    .I2(\u_fxp_sqrt_top.s_5_loc_fu_48[20]_DFFE_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:122.1-126.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fxp_sqrt_top.s_1_reg_132[21]_DFFE_Q  (
    .CE(\u_fxp_sqrt_top.ap_CS_fsm_state1 ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\in_val[17] ),
    .Q(\u_fxp_sqrt_top.s_1_reg_132[21] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hb8)
  ) \u_fxp_sqrt_top.s_1_reg_132[21]_LUT3_I0  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[21]_DFFE_Q_D ),
    .I0(\u_fxp_sqrt_top.s_1_reg_132[21] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I0_F ),
    .I2(\u_fxp_sqrt_top.s_5_loc_fu_48[21]_DFFE_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:122.1-126.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fxp_sqrt_top.s_1_reg_132[22]_DFFE_Q  (
    .CE(\u_fxp_sqrt_top.ap_CS_fsm_state1 ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\in_val[18] ),
    .Q(\u_fxp_sqrt_top.s_1_reg_132[22] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT2 #(
    .INIT(4'h8)
  ) \u_fxp_sqrt_top.s_1_reg_132[22]_LUT2_I0  (
    .F(\u_fxp_sqrt_top.s_1_reg_132[22]_LUT2_I0_F ),
    .I0(\u_fxp_sqrt_top.s_1_reg_132[22] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hc5cf)
  ) \u_fxp_sqrt_top.s_1_reg_132[22]_LUT4_I1  (
    .F(\u_fxp_sqrt_top.s_1_reg_132[22]_LUT4_I1_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I1(\u_fxp_sqrt_top.s_1_reg_132[22] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I0_F ),
    .I3(\u_fxp_sqrt_top.s_1_reg_132[22]_LUT4_I1_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.s_1_reg_132[22]_LUT4_I1_I3_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.s_1_reg_132[22]_LUT4_I1_I3_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_1_reg_132[22]_LUT4_I1_I3_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.s_1_reg_132[22]_LUT4_I1_I3 ),
    .S0(\u_fxp_sqrt_top.s_1_reg_132[22]_LUT4_I1_I3_MUX2_LUT5_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h69a5)
  ) \u_fxp_sqrt_top.s_1_reg_132[22]_LUT4_I1_I3_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_1_reg_132[22]_LUT4_I1_I3_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[21] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[20] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[22] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[21] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h5a69)
  ) \u_fxp_sqrt_top.s_1_reg_132[22]_LUT4_I1_I3_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_1_reg_132[22]_LUT4_I1_I3_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[21] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[20] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[22] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[21] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'heee8)
  ) \u_fxp_sqrt_top.s_1_reg_132[22]_LUT4_I1_I3_MUX2_LUT5_O_S0_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_1_reg_132[22]_LUT4_I1_I3_MUX2_LUT5_O_S0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[19] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[20] ),
    .I2(\u_fxp_sqrt_top.s_1_reg_132[22]_LUT4_I1_I3_MUX2_LUT5_O_S0_LUT4_F_I2 ),
    .I3(\u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:122.1-126.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fxp_sqrt_top.s_1_reg_132[23]_DFFE_Q  (
    .CE(\u_fxp_sqrt_top.ap_CS_fsm_state1 ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\in_val[19] ),
    .Q(\u_fxp_sqrt_top.s_1_reg_132[23] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hb8)
  ) \u_fxp_sqrt_top.s_1_reg_132[23]_LUT3_I0  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[23]_DFFE_Q_D ),
    .I0(\u_fxp_sqrt_top.s_1_reg_132[23] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I0_F ),
    .I2(\u_fxp_sqrt_top.s_5_loc_fu_48[23]_DFFE_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:122.1-126.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fxp_sqrt_top.s_1_reg_132[24]_DFFE_Q  (
    .CE(\u_fxp_sqrt_top.ap_CS_fsm_state1 ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\in_val[20] ),
    .Q(\u_fxp_sqrt_top.s_1_reg_132[24] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:122.1-126.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fxp_sqrt_top.s_1_reg_132[25]_DFFE_Q  (
    .CE(\u_fxp_sqrt_top.ap_CS_fsm_state1 ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\in_val[21] ),
    .Q(\u_fxp_sqrt_top.s_1_reg_132[25] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hb8)
  ) \u_fxp_sqrt_top.s_1_reg_132[25]_LUT3_I0  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[25]_DFFE_Q_D ),
    .I0(\u_fxp_sqrt_top.s_1_reg_132[25] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I0_F ),
    .I2(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:122.1-126.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fxp_sqrt_top.s_1_reg_132[26]_DFFE_Q  (
    .CE(\u_fxp_sqrt_top.ap_CS_fsm_state1 ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\in_val[22] ),
    .Q(\u_fxp_sqrt_top.s_1_reg_132[26] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hc0c5)
  ) \u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1  (
    .F(\u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I1(\u_fxp_sqrt_top.s_1_reg_132[26] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I0_F ),
    .I3(\u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hcacf)
  ) \u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_1  (
    .F(\u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_1_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I1(\u_fxp_sqrt_top.s_1_reg_132[26] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I0_F ),
    .I3(\u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:172.14-172.54" *)
  MUX2_LUT8 \u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O  (
    .I0(\u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I1 ),
    .O(\u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O  (
    .I0(\u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1 ),
    .O(\u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I0 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O  (
    .I0(\u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ),
    .O(\u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[23] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[24] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'ha8fe)
  ) \u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[24] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[23] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[22] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[25] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h80ea)
  ) \u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[24] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[23] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[22] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[25] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[24] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT3 #(
    .INIT(8'h8e)
  ) \u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT3_F  (
    .F(\u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[24] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[23] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[25] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT2 #(
    .INIT(4'h2)
  ) \u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT2_F  (
    .F(\u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[24] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[25] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O  (
    .I0(\u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ),
    .O(\u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[23] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[24] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h5701)
  ) \u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[24] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[23] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[22] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[25] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h7f15)
  ) \u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[24] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[23] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[22] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[25] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[24] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT3 #(
    .INIT(8'h71)
  ) \u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT3_F  (
    .F(\u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[24] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[23] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[25] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT2 #(
    .INIT(4'hd)
  ) \u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT2_F  (
    .F(\u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[24] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[25] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O  (
    .I0(\u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1 ),
    .O(\u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I1 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O  (
    .I0(\u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ),
    .O(\u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[23] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[24] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT2 #(
    .INIT(4'hb)
  ) \u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F  (
    .F(\u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[24] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[25] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT3 #(
    .INIT(8'h8e)
  ) \u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F  (
    .F(\u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[24] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[23] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[25] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[24] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'ha8fe)
  ) \u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[24] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[23] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[22] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[25] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h80ea)
  ) \u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[24] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[23] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[22] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[25] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O  (
    .I0(\u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ),
    .O(\u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[23] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[24] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT2 #(
    .INIT(4'h4)
  ) \u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F  (
    .F(\u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[24] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[25] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT3 #(
    .INIT(8'h71)
  ) \u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F  (
    .F(\u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[24] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[23] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[25] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[24] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h5701)
  ) \u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[24] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[23] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[22] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[25] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h7f15)
  ) \u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[24] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[23] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[22] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[25] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:122.1-126.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fxp_sqrt_top.s_1_reg_132[27]_DFFE_Q  (
    .CE(\u_fxp_sqrt_top.ap_CS_fsm_state1 ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\in_val[23] ),
    .Q(\u_fxp_sqrt_top.s_1_reg_132[27] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:122.1-126.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fxp_sqrt_top.s_1_reg_132[4]_DFFE_Q  (
    .CE(\u_fxp_sqrt_top.ap_CS_fsm_state1 ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\in_val[0] ),
    .Q(\u_fxp_sqrt_top.s_1_reg_132[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hb8)
  ) \u_fxp_sqrt_top.s_1_reg_132[4]_LUT3_I0  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[4]_DFFE_Q_D ),
    .I0(\u_fxp_sqrt_top.s_1_reg_132[4] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I0_F ),
    .I2(\u_fxp_sqrt_top.s_5_loc_fu_48[4]_DFFE_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:122.1-126.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fxp_sqrt_top.s_1_reg_132[5]_DFFE_Q  (
    .CE(\u_fxp_sqrt_top.ap_CS_fsm_state1 ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\in_val[1] ),
    .Q(\u_fxp_sqrt_top.s_1_reg_132[5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hb8)
  ) \u_fxp_sqrt_top.s_1_reg_132[5]_LUT3_I0  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[5]_DFFE_Q_D ),
    .I0(\u_fxp_sqrt_top.s_1_reg_132[5] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I0_F ),
    .I2(\u_fxp_sqrt_top.s_5_loc_fu_48[5]_DFFE_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:122.1-126.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fxp_sqrt_top.s_1_reg_132[6]_DFFE_Q  (
    .CE(\u_fxp_sqrt_top.ap_CS_fsm_state1 ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\in_val[2] ),
    .Q(\u_fxp_sqrt_top.s_1_reg_132[6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hb8)
  ) \u_fxp_sqrt_top.s_1_reg_132[6]_LUT3_I0  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[6]_DFFE_Q_D ),
    .I0(\u_fxp_sqrt_top.s_1_reg_132[6] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I0_F ),
    .I2(\u_fxp_sqrt_top.s_5_loc_fu_48[6]_DFFE_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:122.1-126.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fxp_sqrt_top.s_1_reg_132[7]_DFFE_Q  (
    .CE(\u_fxp_sqrt_top.ap_CS_fsm_state1 ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\in_val[3] ),
    .Q(\u_fxp_sqrt_top.s_1_reg_132[7] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT3 #(
    .INIT(8'h8b)
  ) \u_fxp_sqrt_top.s_1_reg_132[7]_LUT3_I0  (
    .F(\u_fxp_sqrt_top.s_1_reg_132[7]_LUT3_I0_F ),
    .I0(\u_fxp_sqrt_top.s_1_reg_132[7] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I0_F ),
    .I2(\u_fxp_sqrt_top.s_1_reg_132[7]_LUT3_I0_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h4884)
  ) \u_fxp_sqrt_top.s_1_reg_132[7]_LUT3_I0_I2_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_1_reg_132[7]_LUT3_I0_I2 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[6] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[7] ),
    .I3(\u_fxp_sqrt_top.s_1_reg_132[7]_LUT3_I0_I2_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he8)
  ) \u_fxp_sqrt_top.s_1_reg_132[7]_LUT3_I0_I2_LUT4_F_I3_LUT3_F  (
    .F(\u_fxp_sqrt_top.s_1_reg_132[7]_LUT3_I0_I2_LUT4_F_I3 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[5] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[6] ),
    .I2(\u_fxp_sqrt_top.s_5_loc_fu_48[6]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hc0ca)
  ) \u_fxp_sqrt_top.s_1_reg_132[7]_LUT4_I1  (
    .F(\u_fxp_sqrt_top.s_1_reg_132[7]_LUT4_I1_F ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I1(\u_fxp_sqrt_top.s_1_reg_132[7] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I0_F ),
    .I3(\u_fxp_sqrt_top.s_1_reg_132[7]_LUT3_I0_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:122.1-126.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fxp_sqrt_top.s_1_reg_132[8]_DFFE_Q  (
    .CE(\u_fxp_sqrt_top.ap_CS_fsm_state1 ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\in_val[4] ),
    .Q(\u_fxp_sqrt_top.s_1_reg_132[8] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hb8)
  ) \u_fxp_sqrt_top.s_1_reg_132[8]_LUT3_I0  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[8]_DFFE_Q_D ),
    .I0(\u_fxp_sqrt_top.s_1_reg_132[8] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I0_F ),
    .I2(\u_fxp_sqrt_top.s_5_loc_fu_48[8]_DFFE_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:122.1-126.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fxp_sqrt_top.s_1_reg_132[9]_DFFE_Q  (
    .CE(\u_fxp_sqrt_top.ap_CS_fsm_state1 ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\in_val[5] ),
    .Q(\u_fxp_sqrt_top.s_1_reg_132[9] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hb8)
  ) \u_fxp_sqrt_top.s_1_reg_132[9]_LUT3_I0  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[9]_DFFE_Q_D ),
    .I0(\u_fxp_sqrt_top.s_1_reg_132[9] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I0_F ),
    .I2(\u_fxp_sqrt_top.s_5_loc_fu_48[9]_DFFE_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:128.1-132.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fxp_sqrt_top.s_5_loc_fu_48[0]_DFFE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.icmp_ln104_reg_322_LUT3_I2_F ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[0] ),
    .Q(\u_fxp_sqrt_top.s_5_loc_fu_48[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:128.1-132.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fxp_sqrt_top.s_5_loc_fu_48[10]_DFFE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.icmp_ln104_reg_322_LUT3_I2_F ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.s_5_loc_fu_48[10]_DFFE_Q_D ),
    .Q(\u_fxp_sqrt_top.s_5_loc_fu_48[10] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hf4f1)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[10]_DFFE_Q_D_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[10]_DFFE_Q_D ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[10]_DFFE_Q_D_LUT4_F_I1 ),
    .I2(\u_fxp_sqrt_top.s_5_loc_fu_48[10]_DFFE_Q_D_LUT4_F_I2 ),
    .I3(\u_fxp_sqrt_top.s_5_loc_fu_48[10]_DFFE_Q_D_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h6)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[10]_DFFE_Q_D_LUT4_F_I1_LUT2_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[10]_DFFE_Q_D_LUT4_F_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[9] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[10] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.s_5_loc_fu_48[10]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[10]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[10]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[10]_DFFE_Q_D_LUT4_F_I2 ),
    .S0(\u_fxp_sqrt_top.s_5_loc_fu_48[9]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hc804)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[10]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[10]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[8] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[9] ),
    .I3(\u_fxp_sqrt_top.s_5_loc_fu_48[10]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_O_I0_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h9)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[10]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_O_I0_LUT4_F_I3_LUT2_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[10]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_O_I0_LUT4_F_I3 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[9] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[10] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h804c)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[10]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[10]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[8] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[9] ),
    .I3(\u_fxp_sqrt_top.s_5_loc_fu_48[10]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_O_I0_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.s_5_loc_fu_48[10]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[10]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[10]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[10]_DFFE_Q_D_LUT4_F_I3 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h8eaf)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[10]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[10]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[8] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[7] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[9] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[8] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0a8e)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[10]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[10]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[8] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[7] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[9] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[8] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:128.1-132.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fxp_sqrt_top.s_5_loc_fu_48[11]_DFFE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.icmp_ln104_reg_322_LUT3_I2_F ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.s_5_loc_fu_48[11]_DFFE_Q_D ),
    .Q(\u_fxp_sqrt_top.s_5_loc_fu_48[11] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h82d7)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[11]_DFFE_Q_D_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[11]_DFFE_Q_D ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[11]_DFFE_Q_D_LUT4_F_I1 ),
    .I2(\u_fxp_sqrt_top.s_5_loc_fu_48[11]_DFFE_Q_D_LUT4_F_I2 ),
    .I3(\u_fxp_sqrt_top.s_5_loc_fu_48[11]_DFFE_Q_D_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.s_5_loc_fu_48[11]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[11]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[11]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[11]_DFFE_Q_D_LUT4_F_I2 ),
    .S0(\u_fxp_sqrt_top.s_5_loc_fu_48[9]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hfae8)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[11]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[11]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[9] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[8] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[10] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[9] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'he8a0)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[11]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[11]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[9] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[8] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[10] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[9] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h96)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[11]_DFFE_Q_D_LUT4_F_I3_LUT3_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[11]_DFFE_Q_D_LUT4_F_I3 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[10] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[11] ),
    .I2(\u_fxp_sqrt_top.s_5_loc_fu_48[11]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:172.14-172.54" *)
  MUX2_LUT8 \u_fxp_sqrt_top.s_5_loc_fu_48[11]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_1_O ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_MUX2_LUT7_S0_O ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[11]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2 ),
    .S0(\u_fxp_sqrt_top.s_5_loc_fu_48[11]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:172.14-172.54" *)
  MUX2_LUT8 \u_fxp_sqrt_top.s_5_loc_fu_48[11]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_1_O ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[15]_LUT2_I1_F_MUX2_LUT5_S0_O_MUX2_LUT7_S0_O ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[11]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_O ),
    .S0(\u_fxp_sqrt_top.s_5_loc_fu_48[11]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:128.1-132.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fxp_sqrt_top.s_5_loc_fu_48[12]_DFFE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.icmp_ln104_reg_322_LUT3_I2_F ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.s_5_loc_fu_48[12]_DFFE_Q_D ),
    .Q(\u_fxp_sqrt_top.s_5_loc_fu_48[12] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.s_5_loc_fu_48[12]_DFFE_Q_D_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[12]_DFFE_Q_D_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[12]_DFFE_Q_D_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[12]_DFFE_Q_D ),
    .S0(\u_fxp_sqrt_top.s_5_loc_fu_48[12]_DFFE_Q_D_MUX2_LUT5_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hb77b)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[12]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[12]_DFFE_Q_D_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[11] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[12] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h8448)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[12]_DFFE_Q_D_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[12]_DFFE_Q_D_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[11] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[12] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h96)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[12]_DFFE_Q_D_MUX2_LUT5_O_S0_LUT3_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[12]_DFFE_Q_D_MUX2_LUT5_O_S0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[11] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[12] ),
    .I2(\u_fxp_sqrt_top.s_5_loc_fu_48[13]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:128.1-132.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fxp_sqrt_top.s_5_loc_fu_48[13]_DFFE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.icmp_ln104_reg_322_LUT3_I2_F ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.s_5_loc_fu_48[13]_DFFE_Q_D ),
    .Q(\u_fxp_sqrt_top.s_5_loc_fu_48[13] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h82d7)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[13]_DFFE_Q_D_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[13]_DFFE_Q_D ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[13]_DFFE_Q_D_LUT4_F_I1 ),
    .I2(\u_fxp_sqrt_top.s_5_loc_fu_48[13]_DFFE_Q_D_LUT4_F_I2 ),
    .I3(\u_fxp_sqrt_top.s_5_loc_fu_48[13]_DFFE_Q_D_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he8)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[13]_DFFE_Q_D_LUT4_F_I2_LUT3_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[13]_DFFE_Q_D_LUT4_F_I2 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[11] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[12] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'he0f0)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[13]_DFFE_Q_D_LUT4_F_I2_LUT4_I3  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[15]_DFFE_Q_D_LUT2_F_I1_LUT3_F_I2 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT2_I1_F ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[13]_DFFE_Q_D_LUT4_F_I1 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F ),
    .I3(\u_fxp_sqrt_top.s_5_loc_fu_48[13]_DFFE_Q_D_LUT4_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.s_5_loc_fu_48[13]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_S0  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[13]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_S0_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[13]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_S0_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[14]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3 ),
    .S0(\u_fxp_sqrt_top.s_5_loc_fu_48[13]_DFFE_Q_D_LUT4_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h804c)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[13]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_S0_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[13]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_S0_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[12] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[13] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT2_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hc804)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[13]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_S0_I1_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[13]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_S0_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[12] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[13] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT2_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.s_5_loc_fu_48[13]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[13]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[13]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[13]_DFFE_Q_D_LUT4_F_I3 ),
    .S0(\u_fxp_sqrt_top.s_5_loc_fu_48[13]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h5a96)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[13]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[13]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[12] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[11] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[13] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[12] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h96a5)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[13]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[13]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[12] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[11] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[13] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[12] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hb2)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[13]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_LUT3_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[13]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[10] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[11] ),
    .I2(\u_fxp_sqrt_top.s_5_loc_fu_48[11]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:128.1-132.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fxp_sqrt_top.s_5_loc_fu_48[14]_DFFE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.icmp_ln104_reg_322_LUT3_I2_F ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.s_5_loc_fu_48[14]_DFFE_Q_D ),
    .Q(\u_fxp_sqrt_top.s_5_loc_fu_48[14] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.s_5_loc_fu_48[14]_DFFE_Q_D_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[14]_DFFE_Q_D_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[14]_DFFE_Q_D_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[14]_DFFE_Q_D ),
    .S0(\u_fxp_sqrt_top.s_5_loc_fu_48[14]_DFFE_Q_D_MUX2_LUT5_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hff12)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[14]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[14]_DFFE_Q_D_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[13] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[14] ),
    .I3(\u_fxp_sqrt_top.s_5_loc_fu_48[14]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hff21)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[14]_DFFE_Q_D_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[14]_DFFE_Q_D_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[13] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[14] ),
    .I3(\u_fxp_sqrt_top.s_5_loc_fu_48[14]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.s_5_loc_fu_48[14]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[14]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[14]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[14]_DFFE_Q_D_MUX2_LUT5_O_S0 ),
    .S0(\u_fxp_sqrt_top.s_5_loc_fu_48[13]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hf571)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[14]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[14]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[12] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[11] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[13] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[12] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h7150)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[14]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[14]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[12] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[11] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[13] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[12] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:128.1-132.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fxp_sqrt_top.s_5_loc_fu_48[15]_DFFE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.icmp_ln104_reg_322_LUT3_I2_F ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.s_5_loc_fu_48[15]_DFFE_Q_D ),
    .Q(\u_fxp_sqrt_top.s_5_loc_fu_48[15] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'he)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[15]_DFFE_Q_D_LUT2_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[15]_DFFE_Q_D ),
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[15]_DFFE_Q_D_LUT2_F_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[15]_DFFE_Q_D_LUT2_F_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.s_5_loc_fu_48[15]_DFFE_Q_D_LUT2_F_I0_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[15]_DFFE_Q_D_LUT2_F_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[15]_DFFE_Q_D_LUT2_F_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[15]_DFFE_Q_D_LUT2_F_I0 ),
    .S0(\u_fxp_sqrt_top.s_5_loc_fu_48[14]_DFFE_Q_D_MUX2_LUT5_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h28)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[15]_DFFE_Q_D_LUT2_F_I1_LUT3_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[15]_DFFE_Q_D_LUT2_F_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[14]_LUT2_I0_F ),
    .I2(\u_fxp_sqrt_top.s_5_loc_fu_48[15]_DFFE_Q_D_LUT2_F_I1_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:128.1-132.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.icmp_ln104_reg_322_LUT3_I2_F ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D ),
    .Q(\u_fxp_sqrt_top.s_5_loc_fu_48[16] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h14be)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I1 ),
    .I2(\u_fxp_sqrt_top.s_5_loc_fu_48[11]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_O ),
    .I3(\u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h96)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[15] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[16] ),
    .I2(\u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:172.14-172.54" *)
  MUX2_LUT8 \u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_O  (
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_1_O ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[14]_LUT4_I2_F_MUX2_LUT7_S0_O ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:172.14-172.54" *)
  MUX2_LUT8 \u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_O ),
    .S0(\u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I0 ),
    .S0(\u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[16] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[17] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hea80)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[17] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[16] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[15] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[18] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hfea8)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[17] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[16] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[15] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[18] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[17] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT3 #(
    .INIT(8'he8)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT3_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[17] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[16] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[18] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT2 #(
    .INIT(4'he)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT2_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[17] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[18] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[16] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[17] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[17] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h9)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_LUT2_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[18] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[19] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I1_MUX2_LUT7_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I1 ),
    .S0(\u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[16] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[17] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT2 #(
    .INIT(4'h8)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[17] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[18] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT3 #(
    .INIT(8'he8)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[17] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[16] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[18] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[17] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hea80)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[17] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[16] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[15] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[18] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hfea8)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[17] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[16] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[15] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[18] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[16] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[17] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[17] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h6669)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_O_LUT4_I3  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[20]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[19] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[20] ),
    .I2(\u_fxp_sqrt_top.s_1_reg_132[22]_LUT4_I1_I3_MUX2_LUT5_O_S0_LUT4_F_I2 ),
    .I3(\u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:128.1-132.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fxp_sqrt_top.s_5_loc_fu_48[17]_DFFE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.icmp_ln104_reg_322_LUT3_I2_F ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.s_5_loc_fu_48[17]_DFFE_Q_D ),
    .Q(\u_fxp_sqrt_top.s_5_loc_fu_48[17] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.s_5_loc_fu_48[17]_DFFE_Q_D_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[17]_DFFE_Q_D_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[17]_DFFE_Q_D_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[17]_DFFE_Q_D ),
    .S0(\u_fxp_sqrt_top.s_5_loc_fu_48[17]_DFFE_Q_D_MUX2_LUT5_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h8448)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[17]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[17]_DFFE_Q_D_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[16] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[17] ),
    .I3(\u_fxp_sqrt_top.s_5_loc_fu_48[17]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h8e)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[17]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3_LUT3_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[17]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[15] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[16] ),
    .I2(\u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h3)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[17]_DFFE_Q_D_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[17]_DFFE_Q_D_MUX2_LUT5_O_I1 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.s_5_loc_fu_48[17]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[17]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[17]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[17]_DFFE_Q_D_MUX2_LUT5_O_S0 ),
    .S0(\u_fxp_sqrt_top.s_5_loc_fu_48[11]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h2310)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[17]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[17]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[15] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[16] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT2_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0231)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[17]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[17]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[15] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[16] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT2_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:128.1-132.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fxp_sqrt_top.s_5_loc_fu_48[18]_DFFE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.icmp_ln104_reg_322_LUT3_I2_F ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.s_5_loc_fu_48[18]_DFFE_Q_D ),
    .Q(\u_fxp_sqrt_top.s_5_loc_fu_48[18] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.s_5_loc_fu_48[18]_DFFE_Q_D_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[18]_DFFE_Q_D_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[18]_DFFE_Q_D_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[18]_DFFE_Q_D ),
    .S0(\u_fxp_sqrt_top.s_5_loc_fu_48[18]_DFFE_Q_D_MUX2_LUT5_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h2112)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[18]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[18]_DFFE_Q_D_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[17] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[18] ),
    .I3(\u_fxp_sqrt_top.s_5_loc_fu_48[18]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h3)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[18]_DFFE_Q_D_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[18]_DFFE_Q_D_MUX2_LUT5_O_I1 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.s_5_loc_fu_48[18]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[18]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[18]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[18]_DFFE_Q_D_MUX2_LUT5_O_S0 ),
    .S0(\u_fxp_sqrt_top.s_5_loc_fu_48[17]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h804c)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[18]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[18]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[16] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[17] ),
    .I3(\u_fxp_sqrt_top.s_5_loc_fu_48[18]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h9)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[18]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0_LUT4_F_I3_LUT2_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[18]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0_LUT4_F_I3 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[17] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[18] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hc804)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[18]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[18]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[16] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[17] ),
    .I3(\u_fxp_sqrt_top.s_5_loc_fu_48[18]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:128.1-132.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fxp_sqrt_top.s_5_loc_fu_48[19]_DFFE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.icmp_ln104_reg_322_LUT3_I2_F ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.s_5_loc_fu_48[19]_DFFE_Q_D ),
    .Q(\u_fxp_sqrt_top.s_5_loc_fu_48[19] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.s_5_loc_fu_48[19]_DFFE_Q_D_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[19]_DFFE_Q_D_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[19]_DFFE_Q_D_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[19]_DFFE_Q_D ),
    .S0(\u_fxp_sqrt_top.s_5_loc_fu_48[19]_DFFE_Q_D_MUX2_LUT5_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hb77b)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[19]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[19]_DFFE_Q_D_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[18] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[19] ),
    .I3(\u_fxp_sqrt_top.s_5_loc_fu_48[19]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.s_5_loc_fu_48[19]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[19]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[19]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[19]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3 ),
    .S0(\u_fxp_sqrt_top.s_5_loc_fu_48[17]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'he8a0)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[19]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[19]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[17] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[16] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[18] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[17] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hfae8)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[19]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[19]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[17] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[16] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[18] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[17] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h8448)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[19]_DFFE_Q_D_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[19]_DFFE_Q_D_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[18] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[19] ),
    .I3(\u_fxp_sqrt_top.s_5_loc_fu_48[19]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.s_5_loc_fu_48[19]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[19]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[19]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[19]_DFFE_Q_D_MUX2_LUT5_O_S0 ),
    .S0(\u_fxp_sqrt_top.s_5_loc_fu_48[18]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h96a5)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[19]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[19]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[18] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[17] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[19] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[18] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h5a96)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[19]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[19]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[18] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[17] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[19] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[18] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:128.1-132.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fxp_sqrt_top.s_5_loc_fu_48[1]_DFFE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.icmp_ln104_reg_322_LUT3_I2_F ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.s_5_loc_fu_48[1]_DFFE_Q_D ),
    .Q(\u_fxp_sqrt_top.s_5_loc_fu_48[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:128.1-132.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fxp_sqrt_top.s_5_loc_fu_48[20]_DFFE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.icmp_ln104_reg_322_LUT3_I2_F ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.s_5_loc_fu_48[20]_DFFE_Q_D ),
    .Q(\u_fxp_sqrt_top.s_5_loc_fu_48[20] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.s_5_loc_fu_48[20]_DFFE_Q_D_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[20]_DFFE_Q_D_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[20]_DFFE_Q_D_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[20]_DFFE_Q_D ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_LUT2_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h12de)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[20]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[20]_DFFE_Q_D_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[19] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[20] ),
    .I3(\u_fxp_sqrt_top.s_5_loc_fu_48[20]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h21ed)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[20]_DFFE_Q_D_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[20]_DFFE_Q_D_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[19] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[20] ),
    .I3(\u_fxp_sqrt_top.s_5_loc_fu_48[20]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0001)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[20]_LUT4_I0  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[20]_LUT4_I0_F ),
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[20] ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[19] ),
    .I2(\u_fxp_sqrt_top.s_5_loc_fu_48[17] ),
    .I3(\u_fxp_sqrt_top.s_5_loc_fu_48[14] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:128.1-132.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fxp_sqrt_top.s_5_loc_fu_48[21]_DFFE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.icmp_ln104_reg_322_LUT3_I2_F ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.s_5_loc_fu_48[21]_DFFE_Q_D ),
    .Q(\u_fxp_sqrt_top.s_5_loc_fu_48[21] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_fxp_sqrt_top.s_5_loc_fu_48[21]_DFFE_Q_D_MUX2_LUT6_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[21]_DFFE_Q_D_MUX2_LUT6_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[21]_DFFE_Q_D_MUX2_LUT6_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[21]_DFFE_Q_D ),
    .S0(\u_fxp_sqrt_top.s_5_loc_fu_48[21]_DFFE_Q_D_MUX2_LUT6_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.s_5_loc_fu_48[21]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[21]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[21]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[21]_DFFE_Q_D_MUX2_LUT6_O_I0 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_LUT2_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h2310)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[21]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[21]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[19] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[20] ),
    .I3(\u_fxp_sqrt_top.s_5_loc_fu_48[21]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h6)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[21]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_I3_LUT2_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[21]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_I3 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[20] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[21] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0231)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[21]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[21]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[19] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[20] ),
    .I3(\u_fxp_sqrt_top.s_5_loc_fu_48[21]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.s_5_loc_fu_48[21]_DFFE_Q_D_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[21]_DFFE_Q_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[21]_DFFE_Q_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[21]_DFFE_Q_D_MUX2_LUT6_O_I1 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_LUT2_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h3)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[21]_DFFE_Q_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[21]_DFFE_Q_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h3)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[21]_DFFE_Q_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[21]_DFFE_Q_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.s_5_loc_fu_48[21]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[21]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[21]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[21]_DFFE_Q_D_MUX2_LUT6_O_S0 ),
    .S0(\u_fxp_sqrt_top.s_5_loc_fu_48[21]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT5_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h1070)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[21]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[21]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[20]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[19] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[20] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'he080)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[21]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[21]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[20]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[19] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[20] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h9)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[21]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT5_O_S0_LUT2_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[21]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT5_O_S0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[20] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[21] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0001)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[21]_LUT4_I0  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[21]_LUT4_I0_F ),
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[21] ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[18] ),
    .I2(\u_fxp_sqrt_top.s_5_loc_fu_48[16] ),
    .I3(\u_fxp_sqrt_top.s_5_loc_fu_48[15] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:128.1-132.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fxp_sqrt_top.s_5_loc_fu_48[22]_DFFE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.icmp_ln104_reg_322_LUT3_I2_F ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.s_5_loc_fu_48[22]_DFFE_Q_D ),
    .Q(\u_fxp_sqrt_top.s_5_loc_fu_48[22] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h07)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[22]_DFFE_Q_D_LUT3_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[22]_DFFE_Q_D ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I1(\u_fxp_sqrt_top.s_1_reg_132[22]_LUT4_I1_I3 ),
    .I2(\u_fxp_sqrt_top.s_5_loc_fu_48[22]_DFFE_Q_D_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \u_fxp_sqrt_top.s_5_loc_fu_48[22]_DFFE_Q_D_LUT3_F_I2_MUX2_LUT7_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[22]_DFFE_Q_D_LUT3_F_I2_MUX2_LUT7_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[22]_DFFE_Q_D_LUT3_F_I2_MUX2_LUT7_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[22]_DFFE_Q_D_LUT3_F_I2 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_LUT2_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_fxp_sqrt_top.s_5_loc_fu_48[22]_DFFE_Q_D_LUT3_F_I2_MUX2_LUT7_O_I0_MUX2_LUT6_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[22]_DFFE_Q_D_LUT3_F_I2_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[22]_DFFE_Q_D_LUT3_F_I2_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[22]_DFFE_Q_D_LUT3_F_I2_MUX2_LUT7_O_I0 ),
    .S0(\u_fxp_sqrt_top.s_5_loc_fu_48[22]_DFFE_Q_D_LUT3_F_I2_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.s_5_loc_fu_48[22]_DFFE_Q_D_LUT3_F_I2_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[22]_DFFE_Q_D_LUT3_F_I2_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[22]_DFFE_Q_D_LUT3_F_I2_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[22]_DFFE_Q_D_LUT3_F_I2_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[20] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT3 #(
    .INIT(8'h23)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[22]_DFFE_Q_D_LUT3_F_I2_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT3_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[22]_DFFE_Q_D_LUT3_F_I2_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[20] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[21] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h080e)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[22]_DFFE_Q_D_LUT3_F_I2_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[22]_DFFE_Q_D_LUT3_F_I2_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[20] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[19] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[21] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.s_5_loc_fu_48[22]_DFFE_Q_D_LUT3_F_I2_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[22]_DFFE_Q_D_LUT3_F_I2_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[22]_DFFE_Q_D_LUT3_F_I2_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[22]_DFFE_Q_D_LUT3_F_I2_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[20] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT3 #(
    .INIT(8'h10)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[22]_DFFE_Q_D_LUT3_F_I2_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT3_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[22]_DFFE_Q_D_LUT3_F_I2_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[20] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[21] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0701)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[22]_DFFE_Q_D_LUT3_F_I2_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[22]_DFFE_Q_D_LUT3_F_I2_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[20] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[19] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[21] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_fxp_sqrt_top.s_5_loc_fu_48[22]_DFFE_Q_D_LUT3_F_I2_MUX2_LUT7_O_I1_MUX2_LUT6_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[22]_DFFE_Q_D_LUT3_F_I2_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[22]_DFFE_Q_D_LUT3_F_I2_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[22]_DFFE_Q_D_LUT3_F_I2_MUX2_LUT7_O_I1 ),
    .S0(\u_fxp_sqrt_top.s_5_loc_fu_48[22]_DFFE_Q_D_LUT3_F_I2_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.s_5_loc_fu_48[22]_DFFE_Q_D_LUT3_F_I2_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[22]_DFFE_Q_D_LUT3_F_I2_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[22]_DFFE_Q_D_LUT3_F_I2_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[22]_DFFE_Q_D_LUT3_F_I2_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[20] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h080e)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[22]_DFFE_Q_D_LUT3_F_I2_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[22]_DFFE_Q_D_LUT3_F_I2_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[20] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[19] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[21] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT3 #(
    .INIT(8'h02)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[22]_DFFE_Q_D_LUT3_F_I2_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[22]_DFFE_Q_D_LUT3_F_I2_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[20] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[21] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.s_5_loc_fu_48[22]_DFFE_Q_D_LUT3_F_I2_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[22]_DFFE_Q_D_LUT3_F_I2_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[22]_DFFE_Q_D_LUT3_F_I2_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[22]_DFFE_Q_D_LUT3_F_I2_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[20] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0701)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[22]_DFFE_Q_D_LUT3_F_I2_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[22]_DFFE_Q_D_LUT3_F_I2_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[20] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[19] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[21] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT3 #(
    .INIT(8'h31)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[22]_DFFE_Q_D_LUT3_F_I2_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT3_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[22]_DFFE_Q_D_LUT3_F_I2_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[20] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[21] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:128.1-132.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fxp_sqrt_top.s_5_loc_fu_48[23]_DFFE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.icmp_ln104_reg_322_LUT3_I2_F ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.s_5_loc_fu_48[23]_DFFE_Q_D ),
    .Q(\u_fxp_sqrt_top.s_5_loc_fu_48[23] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_fxp_sqrt_top.s_5_loc_fu_48[23]_DFFE_Q_D_MUX2_LUT6_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[23]_DFFE_Q_D_MUX2_LUT6_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[23]_DFFE_Q_D_MUX2_LUT6_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[23]_DFFE_Q_D ),
    .S0(\u_fxp_sqrt_top.s_5_loc_fu_48[23]_DFFE_Q_D_MUX2_LUT6_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.s_5_loc_fu_48[23]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[23]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[23]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[23]_DFFE_Q_D_MUX2_LUT6_O_I0 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h8d27)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[23]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[23]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[23]_LUT2_I1_F ),
    .I2(\u_fxp_sqrt_top.s_5_loc_fu_48[23]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_I2 ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[22]_LUT2_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h6)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[23]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_I2_LUT2_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[23]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_I2 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[22] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[23] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hd872)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[23]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[23]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[23]_LUT2_I1_F ),
    .I2(\u_fxp_sqrt_top.s_5_loc_fu_48[23]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_I2 ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[22]_LUT2_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.s_5_loc_fu_48[23]_DFFE_Q_D_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[23]_DFFE_Q_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[23]_DFFE_Q_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[23]_DFFE_Q_D_MUX2_LUT6_O_I1 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT3 #(
    .INIT(8'h8d)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[23]_DFFE_Q_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT3_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[23]_DFFE_Q_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[23]_LUT2_I1_F ),
    .I2(\u_fxp_sqrt_top.s_5_loc_fu_48[23]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT3 #(
    .INIT(8'hd8)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[23]_DFFE_Q_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT3_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[23]_DFFE_Q_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[23]_LUT2_I1_F ),
    .I2(\u_fxp_sqrt_top.s_5_loc_fu_48[23]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.s_5_loc_fu_48[23]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[23]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[23]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[23]_DFFE_Q_D_MUX2_LUT6_O_S0 ),
    .S0(\u_fxp_sqrt_top.s_1_reg_132[22]_LUT4_I1_I3_MUX2_LUT5_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h4800)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[23]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[23]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[21] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[20] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[22] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[21] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h5a48)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[23]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[23]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[21] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[20] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[22] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[21] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:128.1-132.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.icmp_ln104_reg_322_LUT3_I2_F ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D ),
    .Q(\u_fxp_sqrt_top.s_5_loc_fu_48[24] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h287d)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[24]_LUT2_I1_F ),
    .I2(\u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2 ),
    .I3(\u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h07)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[22] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[23] ),
    .I2(\u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:172.14-172.54" *)
  MUX2_LUT8 \u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2 ),
    .S0(\u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I0 ),
    .S0(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_I0_LUT4_F_I3_LUT2_F_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0 ),
    .S0(\u_fxp_sqrt_top.s_1_reg_132[22]_LUT4_I1_I3_MUX2_LUT5_O_S0_LUT4_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[22]_LUT2_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[22]_LUT2_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1 ),
    .S0(\u_fxp_sqrt_top.s_1_reg_132[22]_LUT4_I1_I3_MUX2_LUT5_O_S0_LUT4_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[22]_LUT2_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'he8a0)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[20] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[19] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[21] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[20] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h3)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[22]_LUT2_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hfae8)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[20] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[19] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[21] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[20] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h3)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I1 ),
    .S0(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_I0_LUT4_F_I3_LUT2_F_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0 ),
    .S0(\u_fxp_sqrt_top.s_1_reg_132[22]_LUT4_I1_I3_MUX2_LUT5_O_S0_LUT4_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[22]_LUT2_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[22]_LUT2_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1 ),
    .S0(\u_fxp_sqrt_top.s_1_reg_132[22]_LUT4_I1_I3_MUX2_LUT5_O_S0_LUT4_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[22]_LUT2_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hfae8)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[20] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[19] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[21] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[20] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h3)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[22]_LUT2_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hfae8)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[20] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[19] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[21] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[20] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h3)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h4bd2)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I3_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I3 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[22] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[23] ),
    .I2(\u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I3_LUT4_F_I2 ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h6)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I3_LUT4_F_I2_LUT2_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[24]_DFFE_Q_D_LUT4_F_I3_LUT4_F_I2 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[23] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[24] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:128.1-132.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.icmp_ln104_reg_322_LUT3_I2_F ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D ),
    .Q(\u_fxp_sqrt_top.s_5_loc_fu_48[25] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:172.14-172.54" *)
  MUX2_LUT8 \u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D ),
    .S0(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I0 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0 ),
    .S0(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[23] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hf7f1)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[23] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[22] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[24] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT3 #(
    .INIT(8'hfd)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[23] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[24] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[23] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hf8fe)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[23] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[22] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[24] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT3 #(
    .INIT(8'hce)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT3_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[23] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[24] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h6)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0_LUT2_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[24] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[25] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1 ),
    .S0(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[23] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT3 #(
    .INIT(8'hdc)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT3_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[23] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[24] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hf7f1)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[23] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[22] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[24] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[23] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT3 #(
    .INIT(8'hef)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT3_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[23] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[24] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hf8fe)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[23] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[22] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[24] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I1 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0 ),
    .S0(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[23] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0701)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[23] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[22] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[24] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT3 #(
    .INIT(8'h31)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[23] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[24] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[23] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h080e)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[23] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[22] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[24] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT3 #(
    .INIT(8'h02)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT3_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[23] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[24] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1 ),
    .S0(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[23] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT3 #(
    .INIT(8'h10)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT3_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[23] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[24] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0701)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[23] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[22] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[24] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[23] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT3 #(
    .INIT(8'h23)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT3_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[23] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[24] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h080e)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[23] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[22] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[24] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0 ),
    .S0(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h6696)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[24] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[25] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[24]_LUT4_I2_F ),
    .I3(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_I0_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h4)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_I0_LUT4_F_I3_LUT2_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_I0_LUT4_F_I3 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[24]_LUT2_I1_F ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_I0_LUT4_F_I3_LUT2_F_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h0e)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_I0_LUT4_F_I3_LUT2_F_I1_LUT3_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_I0_LUT4_F_I3_LUT2_F_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[21] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[22] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[23]_LUT2_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h1171)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I3  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT5_S0_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[24] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[25] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[24]_LUT4_I2_F ),
    .I3(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_I0_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT3 #(
    .INIT(8'h96)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_I1_LUT3_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[24] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[25] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[24]_LUT4_I2_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT5_S0  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT5_S0_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT5_S0_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O ),
    .S0(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT3 #(
    .INIT(8'h71)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT5_S0_I1_LUT3_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT5_S0_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[24] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[25] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[24]_LUT4_I2_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O ),
    .S0(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hfae8)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[26] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[25] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[27] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[26] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'he8a0)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_I1_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[26] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[25] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[27] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[26] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT7_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0 ),
    .S0(\u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0 ),
    .S0(\u_fxp_sqrt_top.s_1_reg_132[22]_LUT4_I1_I3_MUX2_LUT5_O_S0_LUT4_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[22]_LUT2_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h175f)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[20] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[19] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[21] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[20] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[22]_LUT2_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0517)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[20] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[19] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[21] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[20] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1 ),
    .S0(\u_fxp_sqrt_top.s_1_reg_132[22]_LUT4_I1_I3_MUX2_LUT5_O_S0_LUT4_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[22]_LUT2_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0517)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[20] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[19] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[21] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[20] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[22]_LUT2_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0517)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[20] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[19] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[21] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[20] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:128.1-132.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fxp_sqrt_top.s_5_loc_fu_48[26]_DFFE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.icmp_ln104_reg_322_LUT3_I2_F ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.s_5_loc_fu_48[26]_DFFE_Q_D ),
    .Q(\u_fxp_sqrt_top.s_5_loc_fu_48[26] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h1b)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[26]_DFFE_Q_D_LUT3_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[26]_DFFE_Q_D ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I1(\u_fxp_sqrt_top.s_1_reg_132[26]_LUT4_I1_I3 ),
    .I2(\u_fxp_sqrt_top.s_5_loc_fu_48[26]_DFFE_Q_D_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h96)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[26]_DFFE_Q_D_LUT3_F_I2_LUT3_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[26]_DFFE_Q_D_LUT3_F_I2 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[25] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[26] ),
    .I2(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:128.1-132.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fxp_sqrt_top.s_5_loc_fu_48[27]_DFFE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.icmp_ln104_reg_322_LUT3_I2_F ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.s_5_loc_fu_48[27]_DFFE_Q_D ),
    .Q(\u_fxp_sqrt_top.s_5_loc_fu_48[27] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.s_5_loc_fu_48[27]_DFFE_Q_D_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[27]_DFFE_Q_D_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[27]_DFFE_Q_D_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[27]_DFFE_Q_D ),
    .S0(\u_fxp_sqrt_top.s_5_loc_fu_48[27]_DFFE_Q_D_MUX2_LUT5_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'heeeb)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[27]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[27]_DFFE_Q_D_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[27]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I1 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_F ),
    .I3(\u_fxp_sqrt_top.s_5_loc_fu_48[27]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h6)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[27]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I1_LUT2_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[27]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[26] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[27] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT2 #(
    .INIT(4'he)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[27]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I1_LUT2_I1  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[27]_DFFE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[27]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT3 #(
    .INIT(8'heb)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[27]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I1_LUT3_I1  (
    .F(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[27]_DFFE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[27]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I1 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[27]_DFFE_Q_D_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[27]_DFFE_Q_D_MUX2_LUT5_O_I1 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.s_5_loc_fu_48[27]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[27]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[27]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[27]_DFFE_Q_D_MUX2_LUT5_O_S0 ),
    .S0(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h04c8)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[27]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[27]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[25] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[26] ),
    .I3(\u_fxp_sqrt_top.s_5_loc_fu_48[27]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h9)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[27]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0_LUT4_F_I3_LUT2_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[27]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0_LUT4_F_I3 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[26] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[27] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h4c80)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[27]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[27]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[25] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[26] ),
    .I3(\u_fxp_sqrt_top.s_5_loc_fu_48[27]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:128.1-132.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fxp_sqrt_top.s_5_loc_fu_48[28]_DFFE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.icmp_ln104_reg_322_LUT3_I2_F ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.s_5_loc_fu_48[28]_DFFE_Q_D ),
    .Q(\u_fxp_sqrt_top.s_5_loc_fu_48[28] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.s_5_loc_fu_48[28]_DFFE_Q_D_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[28]_DFFE_Q_D_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[28]_DFFE_Q_D_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[28]_DFFE_Q_D ),
    .S0(\u_fxp_sqrt_top.s_5_loc_fu_48[28]_DFFE_Q_D_MUX2_LUT5_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hb77b)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[28]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[28]_DFFE_Q_D_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[27] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[28] ),
    .I3(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h8448)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[28]_DFFE_Q_D_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[28]_DFFE_Q_D_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[27] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[28] ),
    .I3(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.s_5_loc_fu_48[28]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[28]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[28]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[28]_DFFE_Q_D_MUX2_LUT5_O_S0 ),
    .S0(\u_fxp_sqrt_top.s_5_loc_fu_48[27]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h4bd2)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[28]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[28]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[26] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[27] ),
    .I2(\u_fxp_sqrt_top.s_5_loc_fu_48[28]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0_LUT4_F_I2 ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h6)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[28]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0_LUT4_F_I2_LUT2_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[28]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0_LUT4_F_I2 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[27] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[28] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT3 #(
    .INIT(8'h4b)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[28]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_O_I1_LUT3_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[28]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[26] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[27] ),
    .I2(\u_fxp_sqrt_top.s_5_loc_fu_48[28]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0_LUT4_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0001)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[28]_LUT4_I0  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[28]_LUT4_I0_F ),
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[28] ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[27] ),
    .I2(\u_fxp_sqrt_top.s_5_loc_fu_48[25] ),
    .I3(\u_fxp_sqrt_top.s_5_loc_fu_48[22] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:128.1-132.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.icmp_ln104_reg_322_LUT3_I2_F ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D ),
    .Q(\u_fxp_sqrt_top.s_5_loc_fu_48[29] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D ),
    .S0(\u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_I0 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[28] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[29] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h6cff)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[28] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[27] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h93ff)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[28] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[27] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[29] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h36ff)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[28] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[27] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hc9ff)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[28] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[27] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_I1 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[28] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[29] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h6c00)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[28] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[27] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h9300)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[28] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[27] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[29] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h3600)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[28] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[27] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hc900)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[28] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[27] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_S0_MUX2_LUT7_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_S0_MUX2_LUT7_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_S0_MUX2_LUT7_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_S0 ),
    .S0(\u_fxp_sqrt_top.s_5_loc_fu_48[27]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_S0_MUX2_LUT7_O_I0 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ),
    .S0(\u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0a8e)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[27] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[26] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[28] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[27] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hf571)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[27] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[26] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[28] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[27] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h6)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_LUT2_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[28] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[29] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ),
    .S0(\u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h8eaf)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[27] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[26] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[28] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[27] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h7150)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[27] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[26] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[28] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[27] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_S0_MUX2_LUT7_O_I1 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ),
    .S0(\u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h8eaf)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[27] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[26] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[28] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[27] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h7150)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[27] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[26] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[28] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[27] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ),
    .S0(\u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h8eaf)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[27] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[26] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[28] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[27] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h7150)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[27] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[26] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[28] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[27] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0001)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[29]_LUT4_I0  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[29]_LUT4_I0_F ),
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[29] ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[26] ),
    .I2(\u_fxp_sqrt_top.s_5_loc_fu_48[24] ),
    .I3(\u_fxp_sqrt_top.s_5_loc_fu_48[23] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:128.1-132.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fxp_sqrt_top.s_5_loc_fu_48[2]_DFFE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.icmp_ln104_reg_322_LUT3_I2_F ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.s_5_loc_fu_48[2]_DFFE_Q_D ),
    .Q(\u_fxp_sqrt_top.s_5_loc_fu_48[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.s_5_loc_fu_48[2]_DFFE_Q_D_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[2]_DFFE_Q_D_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[2]_DFFE_Q_D_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[2]_DFFE_Q_D ),
    .S0(\u_fxp_sqrt_top.s_5_loc_fu_48[2]_DFFE_Q_D_MUX2_LUT5_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hdeed)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[2]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[2]_DFFE_Q_D_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[1] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[2] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[1]_LUT3_I2_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h1221)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[2]_DFFE_Q_D_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[2]_DFFE_Q_D_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[1] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[2] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[1]_LUT3_I2_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h69a5)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[2]_DFFE_Q_D_MUX2_LUT5_O_S0_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[2]_DFFE_Q_D_MUX2_LUT5_O_S0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[1] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[0] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[2] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:128.1-132.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.icmp_ln104_reg_322_LUT3_I2_F ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D ),
    .Q(\u_fxp_sqrt_top.s_5_loc_fu_48[30] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D ),
    .S0(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0 ),
    .S0(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h8d27)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[30]_LUT2_I1_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[30]_LUT2_I1_F ),
    .I3(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_I3_LUT2_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_I3 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[28] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[29] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT3 #(
    .INIT(8'h8d)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[30]_LUT2_I1_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[30]_LUT2_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:172.14-172.54" *)
  MUX2_LUT8 \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 ),
    .S0(\u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0 ),
    .S0(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[26] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[27] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hea80)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[27] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[26] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[25] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[28] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hfea8)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[27] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[26] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[25] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[28] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[27] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT3 #(
    .INIT(8'he8)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT3_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[27] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[26] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[28] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT2 #(
    .INIT(4'he)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT2_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[27] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[28] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[26] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[27] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[27] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h9)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0_LUT2_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[28] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[29] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1 ),
    .S0(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[26] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[27] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT2 #(
    .INIT(4'h8)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[27] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[28] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT3 #(
    .INIT(8'he8)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[27] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[26] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[28] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[27] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hea80)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[27] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[26] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[25] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[28] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hfea8)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[27] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[26] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[25] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[28] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[26] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[27] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[27] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I1 ),
    .S0(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hd872)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[30]_LUT2_I1_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[30]_LUT2_I1_F ),
    .I3(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT3 #(
    .INIT(8'hd8)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT3_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[30]_LUT2_I1_F ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[30]_LUT2_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:172.14-172.54" *)
  MUX2_LUT8 \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0 ),
    .S0(\u_fxp_sqrt_top.s_5_loc_fu_48[27]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[27] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[28] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'ha8fe)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[28] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[27] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[26] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[29] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h80ea)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[28] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[27] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[26] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[29] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[28] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT3 #(
    .INIT(8'h8e)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT3_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[28] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[27] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[29] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT2 #(
    .INIT(4'h2)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT2_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[28] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[29] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[27] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[28] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT2 #(
    .INIT(4'hb)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[28] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[29] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT3 #(
    .INIT(8'h8e)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[28] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[27] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[29] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[28] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'ha8fe)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[28] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[27] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[26] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[29] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h80ea)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[28] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[27] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[26] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[29] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[26]_LUT2_I1_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[27] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[28] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT2 #(
    .INIT(4'hb)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[28] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[29] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT3 #(
    .INIT(8'h8e)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[28] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[27] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[29] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[28] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'ha8fe)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[28] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[27] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[26] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[29] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h80ea)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[28] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[27] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[26] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[29] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[27] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[28] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT2 #(
    .INIT(4'hb)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[28] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[29] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT3 #(
    .INIT(8'h8e)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[28] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[27] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[29] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[28] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'ha8fe)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[28] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[27] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[26] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[29] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h80ea)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[28] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[27] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[26] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[29] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h1555)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[30]_LUT4_I0  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_LUT4_I0_F ),
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[30] ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[29]_LUT4_I0_F ),
    .I2(\u_fxp_sqrt_top.s_5_loc_fu_48[20]_LUT4_I0_F ),
    .I3(\u_fxp_sqrt_top.s_5_loc_fu_48[4]_LUT4_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:128.1-132.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fxp_sqrt_top.s_5_loc_fu_48[3]_DFFE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.icmp_ln104_reg_322_LUT3_I2_F ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.s_5_loc_fu_48[3]_DFFE_Q_D ),
    .Q(\u_fxp_sqrt_top.s_5_loc_fu_48[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.s_5_loc_fu_48[3]_DFFE_Q_D_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[3]_DFFE_Q_D_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[3]_DFFE_Q_D_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[3]_DFFE_Q_D ),
    .S0(\u_fxp_sqrt_top.s_5_loc_fu_48[3]_DFFE_Q_D_MUX2_LUT5_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h7bb7)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[3]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[3]_DFFE_Q_D_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[2] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3] ),
    .I3(\u_fxp_sqrt_top.s_5_loc_fu_48[3]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h175f)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[3]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[3]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[1] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[0] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[2] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h4884)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[3]_DFFE_Q_D_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[3]_DFFE_Q_D_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[2] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3] ),
    .I3(\u_fxp_sqrt_top.s_5_loc_fu_48[3]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h96)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[3]_DFFE_Q_D_MUX2_LUT5_O_S0_LUT3_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[3]_DFFE_Q_D_MUX2_LUT5_O_S0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[2] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[3] ),
    .I2(\u_fxp_sqrt_top.s_5_loc_fu_48[3]_DFFE_Q_D_MUX2_LUT5_O_S0_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hb2)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[3]_DFFE_Q_D_MUX2_LUT5_O_S0_LUT3_F_I2_LUT3_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[3]_DFFE_Q_D_MUX2_LUT5_O_S0_LUT3_F_I2 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[1] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[2] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[1]_LUT3_I2_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:128.1-132.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fxp_sqrt_top.s_5_loc_fu_48[4]_DFFE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.icmp_ln104_reg_322_LUT3_I2_F ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.s_5_loc_fu_48[4]_DFFE_Q_D ),
    .Q(\u_fxp_sqrt_top.s_5_loc_fu_48[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.s_5_loc_fu_48[4]_DFFE_Q_D_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[4]_DFFE_Q_D_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[4]_DFFE_Q_D_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[4]_DFFE_Q_D ),
    .S0(\u_fxp_sqrt_top.s_5_loc_fu_48[4]_DFFE_Q_D_MUX2_LUT5_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hb77b)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[4]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[4]_DFFE_Q_D_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[3] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[4] ),
    .I3(\u_fxp_sqrt_top.s_5_loc_fu_48[4]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h8e)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[4]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3_LUT3_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[4]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[2] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3] ),
    .I2(\u_fxp_sqrt_top.s_5_loc_fu_48[3]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h8448)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[4]_DFFE_Q_D_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[4]_DFFE_Q_D_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[3] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[4] ),
    .I3(\u_fxp_sqrt_top.s_5_loc_fu_48[4]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h96)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[4]_DFFE_Q_D_MUX2_LUT5_O_S0_LUT3_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[4]_DFFE_Q_D_MUX2_LUT5_O_S0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[3] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[4] ),
    .I2(\u_fxp_sqrt_top.s_5_loc_fu_48[4]_DFFE_Q_D_MUX2_LUT5_O_S0_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hb2)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[4]_DFFE_Q_D_MUX2_LUT5_O_S0_LUT3_F_I2_LUT3_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[4]_DFFE_Q_D_MUX2_LUT5_O_S0_LUT3_F_I2 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[2] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[3] ),
    .I2(\u_fxp_sqrt_top.s_5_loc_fu_48[3]_DFFE_Q_D_MUX2_LUT5_O_S0_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h1000)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[4]_LUT4_I0  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[4]_LUT4_I0_F ),
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[4] ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[3] ),
    .I2(\u_fxp_sqrt_top.s_5_loc_fu_48[9]_LUT4_I2_F ),
    .I3(\u_fxp_sqrt_top.s_5_loc_fu_48[4]_LUT4_I0_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:128.1-132.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fxp_sqrt_top.s_5_loc_fu_48[5]_DFFE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.icmp_ln104_reg_322_LUT3_I2_F ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.s_5_loc_fu_48[5]_DFFE_Q_D ),
    .Q(\u_fxp_sqrt_top.s_5_loc_fu_48[5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.s_5_loc_fu_48[5]_DFFE_Q_D_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[5]_DFFE_Q_D_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[5]_DFFE_Q_D_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[5]_DFFE_Q_D ),
    .S0(\u_fxp_sqrt_top.s_5_loc_fu_48[5]_DFFE_Q_D_MUX2_LUT5_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h7bb7)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[5]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[5]_DFFE_Q_D_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[4] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[5] ),
    .I3(\u_fxp_sqrt_top.s_5_loc_fu_48[5]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h4884)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[5]_DFFE_Q_D_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[5]_DFFE_Q_D_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[4] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[5] ),
    .I3(\u_fxp_sqrt_top.s_5_loc_fu_48[5]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h96)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[5]_DFFE_Q_D_MUX2_LUT5_O_S0_LUT3_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[5]_DFFE_Q_D_MUX2_LUT5_O_S0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[4] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[5] ),
    .I2(\u_fxp_sqrt_top.s_5_loc_fu_48[5]_DFFE_Q_D_MUX2_LUT5_O_S0_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hb2)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[5]_DFFE_Q_D_MUX2_LUT5_O_S0_LUT3_F_I2_LUT3_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[5]_DFFE_Q_D_MUX2_LUT5_O_S0_LUT3_F_I2 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[3] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[4] ),
    .I2(\u_fxp_sqrt_top.s_5_loc_fu_48[4]_DFFE_Q_D_MUX2_LUT5_O_S0_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0001)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[5]_LUT4_I0  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[5]_LUT4_I0_F ),
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[5] ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[2] ),
    .I2(\u_fxp_sqrt_top.s_5_loc_fu_48[1] ),
    .I3(\u_fxp_sqrt_top.s_5_loc_fu_48[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:128.1-132.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fxp_sqrt_top.s_5_loc_fu_48[6]_DFFE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.icmp_ln104_reg_322_LUT3_I2_F ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.s_5_loc_fu_48[6]_DFFE_Q_D ),
    .Q(\u_fxp_sqrt_top.s_5_loc_fu_48[6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.s_5_loc_fu_48[6]_DFFE_Q_D_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[6]_DFFE_Q_D_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[6]_DFFE_Q_D_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[6]_DFFE_Q_D ),
    .S0(\u_fxp_sqrt_top.s_5_loc_fu_48[6]_DFFE_Q_D_MUX2_LUT5_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hb77b)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[6]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[6]_DFFE_Q_D_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[5] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[6] ),
    .I3(\u_fxp_sqrt_top.s_5_loc_fu_48[6]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h8e)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[6]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3_LUT3_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[6]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[4] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[5] ),
    .I2(\u_fxp_sqrt_top.s_5_loc_fu_48[5]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h8448)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[6]_DFFE_Q_D_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[6]_DFFE_Q_D_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[5] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[6] ),
    .I3(\u_fxp_sqrt_top.s_5_loc_fu_48[6]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h9996)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[6]_DFFE_Q_D_MUX2_LUT5_O_S0_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[6]_DFFE_Q_D_MUX2_LUT5_O_S0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[5] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[6] ),
    .I2(\u_fxp_sqrt_top.s_5_loc_fu_48[6]_DFFE_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2 ),
    .I3(\u_fxp_sqrt_top.s_5_loc_fu_48[6]_DFFE_Q_D_MUX2_LUT5_O_S0_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h2)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[6]_DFFE_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[6]_DFFE_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[4] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h90)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[6]_DFFE_Q_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT3_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[6]_DFFE_Q_D_MUX2_LUT5_O_S0_LUT4_F_I3 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[4] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[5] ),
    .I2(\u_fxp_sqrt_top.s_5_loc_fu_48[5]_DFFE_Q_D_MUX2_LUT5_O_S0_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:128.1-132.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fxp_sqrt_top.s_5_loc_fu_48[7]_DFFE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.icmp_ln104_reg_322_LUT3_I2_F ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.s_5_loc_fu_48[7]_DFFE_Q_D ),
    .Q(\u_fxp_sqrt_top.s_5_loc_fu_48[7] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h23)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[7]_DFFE_Q_D_LUT3_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[7]_DFFE_Q_D ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I1(\u_fxp_sqrt_top.s_1_reg_132[7]_LUT3_I0_I2 ),
    .I2(\u_fxp_sqrt_top.s_5_loc_fu_48[7]_DFFE_Q_D_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h6)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[7]_DFFE_Q_D_LUT3_F_I2_LUT2_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[7]_DFFE_Q_D_LUT3_F_I2 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[7]_DFFE_Q_D_LUT3_F_I2_LUT2_F_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hbbb2)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[7]_DFFE_Q_D_LUT3_F_I2_LUT2_F_I1_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[7]_DFFE_Q_D_LUT3_F_I2_LUT2_F_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[5] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[6] ),
    .I2(\u_fxp_sqrt_top.s_5_loc_fu_48[6]_DFFE_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2 ),
    .I3(\u_fxp_sqrt_top.s_5_loc_fu_48[6]_DFFE_Q_D_MUX2_LUT5_O_S0_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:128.1-132.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fxp_sqrt_top.s_5_loc_fu_48[8]_DFFE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.icmp_ln104_reg_322_LUT3_I2_F ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.s_5_loc_fu_48[8]_DFFE_Q_D ),
    .Q(\u_fxp_sqrt_top.s_5_loc_fu_48[8] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.s_5_loc_fu_48[8]_DFFE_Q_D_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[8]_DFFE_Q_D_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[8]_DFFE_Q_D_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[8]_DFFE_Q_D ),
    .S0(\u_fxp_sqrt_top.s_5_loc_fu_48[8]_DFFE_Q_D_MUX2_LUT5_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hedde)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[8]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[8]_DFFE_Q_D_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[7] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[8] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h2112)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[8]_DFFE_Q_D_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[8]_DFFE_Q_D_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[7] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[8] ),
    .I3(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h1e78)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[8]_DFFE_Q_D_MUX2_LUT5_O_S0_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[8]_DFFE_Q_D_MUX2_LUT5_O_S0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[6] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[7] ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F ),
    .I3(\u_fxp_sqrt_top.s_1_reg_132[7]_LUT3_I0_I2_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0001)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[8]_LUT4_I2  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[8]_LUT4_I2_F ),
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[13] ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[10] ),
    .I2(\u_fxp_sqrt_top.s_5_loc_fu_48[8] ),
    .I3(\u_fxp_sqrt_top.s_5_loc_fu_48[7] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h8000)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[8]_LUT4_I2_F_LUT4_I0  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[4]_LUT4_I0_I3 ),
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[8]_LUT4_I2_F ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[5]_LUT4_I0_F ),
    .I2(\u_fxp_sqrt_top.s_5_loc_fu_48[28]_LUT4_I0_F ),
    .I3(\u_fxp_sqrt_top.s_5_loc_fu_48[21]_LUT4_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:128.1-132.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \u_fxp_sqrt_top.s_5_loc_fu_48[9]_DFFE_Q  (
    .CE(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.icmp_ln104_reg_322_LUT3_I2_F ),
    .CLK(\u_fxp_sqrt_top.ap_clk ),
    .D(\u_fxp_sqrt_top.s_5_loc_fu_48[9]_DFFE_Q_D ),
    .Q(\u_fxp_sqrt_top.s_5_loc_fu_48[9] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.s_5_loc_fu_48[9]_DFFE_Q_D_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[9]_DFFE_Q_D_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[9]_DFFE_Q_D_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[9]_DFFE_Q_D ),
    .S0(\u_fxp_sqrt_top.s_5_loc_fu_48[9]_DFFE_Q_D_MUX2_LUT5_O_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h4884)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[9]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[9]_DFFE_Q_D_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[8] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[9] ),
    .I3(\u_fxp_sqrt_top.s_5_loc_fu_48[9]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h3)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[9]_DFFE_Q_D_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[9]_DFFE_Q_D_MUX2_LUT5_O_I1 ),
    .I0(\stimIn[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \u_fxp_sqrt_top.s_5_loc_fu_48[9]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_O  (
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[9]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0 ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[9]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_O_I1 ),
    .O(\u_fxp_sqrt_top.s_5_loc_fu_48[9]_DFFE_Q_D_MUX2_LUT5_O_S0 ),
    .S0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_F_LUT2_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h2310)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[9]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[9]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[7] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[8] ),
    .I3(\u_fxp_sqrt_top.s_5_loc_fu_48[9]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h6)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[9]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0_LUT4_F_I3_LUT2_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[9]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0_LUT4_F_I3 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[8] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[9] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0231)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[9]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[9]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_O_I1 ),
    .I0(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[7] ),
    .I1(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ),
    .I2(\u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[8] ),
    .I3(\u_fxp_sqrt_top.s_5_loc_fu_48[9]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0001)
  ) \u_fxp_sqrt_top.s_5_loc_fu_48[9]_LUT4_I2  (
    .F(\u_fxp_sqrt_top.s_5_loc_fu_48[9]_LUT4_I2_F ),
    .I0(\u_fxp_sqrt_top.s_5_loc_fu_48[12] ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[11] ),
    .I2(\u_fxp_sqrt_top.s_5_loc_fu_48[9] ),
    .I3(\u_fxp_sqrt_top.s_5_loc_fu_48[6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../fxp_sqrt_top_wrapper.v:58.5-83.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \vectOut[0][0]_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\vectOut[0][0]_DFFE_Q_D ),
    .Q(\vectOut[0][0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h6)
  ) \vectOut[0][0]_DFFE_Q_D_LUT2_F  (
    .F(\vectOut[0][0]_DFFE_Q_D ),
    .I0(\u_fxp_sqrt_top.p_v_loc_fu_44[0] ),
    .I1(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_LUT4_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h8f)
  ) \vectOut[0][0]_LUT3_I0  (
    .F(\vectOut[0][0]_LUT3_I0_F ),
    .I0(\vectOut[0][0] ),
    .I1(\vectOut[0][2]_LUT3_I0_I1 ),
    .I2(\vectOut[3][0]_MUX2_LUT5_S0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../fxp_sqrt_top_wrapper.v:58.5-83.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \vectOut[0][1]_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\vectOut[0][1]_DFFE_Q_D ),
    .Q(\vectOut[0][1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h6)
  ) \vectOut[0][1]_DFFE_Q_D_LUT2_F  (
    .F(\vectOut[0][1]_DFFE_Q_D ),
    .I0(\u_fxp_sqrt_top.p_v_loc_fu_44[1] ),
    .I1(\vectOut[0][1]_DFFE_Q_D_LUT2_F_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h8f)
  ) \vectOut[0][1]_LUT3_I0  (
    .F(\vectOut[0][1]_LUT3_I0_F ),
    .I0(\vectOut[0][1] ),
    .I1(\vectOut[0][2]_LUT3_I0_I1 ),
    .I2(\vectOut[3][1]_MUX2_LUT5_S0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../fxp_sqrt_top_wrapper.v:58.5-83.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \vectOut[0][2]_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\vectOut[0][2]_DFFE_Q_D ),
    .Q(\vectOut[0][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h6)
  ) \vectOut[0][2]_DFFE_Q_D_LUT2_F  (
    .F(\vectOut[0][2]_DFFE_Q_D ),
    .I0(\u_fxp_sqrt_top.p_v_loc_fu_44[2] ),
    .I1(\vectOut[0][3]_DFFE_Q_D_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h8f)
  ) \vectOut[0][2]_LUT3_I0  (
    .F(\vectOut[0][2]_LUT3_I0_F ),
    .I0(\vectOut[0][2] ),
    .I1(\vectOut[0][2]_LUT3_I0_I1 ),
    .I2(\vectOut[3][2]_MUX2_LUT5_S0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h1)
  ) \vectOut[0][2]_LUT3_I0_I1_LUT2_F  (
    .F(\vectOut[0][2]_LUT3_I0_I1 ),
    .I0(\Addr_emu[1]_IBUF_I_O ),
    .I1(\Addr_emu[0]_IBUF_I_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../fxp_sqrt_top_wrapper.v:58.5-83.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \vectOut[0][3]_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\vectOut[0][3]_DFFE_Q_D ),
    .Q(\vectOut[0][3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h6a)
  ) \vectOut[0][3]_DFFE_Q_D_LUT3_F  (
    .F(\vectOut[0][3]_DFFE_Q_D ),
    .I0(\u_fxp_sqrt_top.p_v_loc_fu_44[3] ),
    .I1(\u_fxp_sqrt_top.p_v_loc_fu_44[2] ),
    .I2(\vectOut[0][3]_DFFE_Q_D_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h8f)
  ) \vectOut[0][3]_LUT3_I0  (
    .F(\vectOut[0][3]_LUT3_I0_F ),
    .I0(\vectOut[0][3] ),
    .I1(\vectOut[0][2]_LUT3_I0_I1 ),
    .I2(\vectOut[2][3]_MUX2_LUT5_S0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../fxp_sqrt_top_wrapper.v:58.5-83.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \vectOut[0][4]_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\vectOut[0][4]_DFFE_Q_D ),
    .Q(\vectOut[0][4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h6a)
  ) \vectOut[0][4]_DFFE_Q_D_LUT3_F  (
    .F(\vectOut[0][4]_DFFE_Q_D ),
    .I0(\u_fxp_sqrt_top.p_v_loc_fu_44[4] ),
    .I1(\vectOut[0][5]_DFFE_Q_D_LUT4_F_I2 ),
    .I2(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_LUT4_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hf8ff)
  ) \vectOut[0][4]_LUT4_I0  (
    .F(\vectOut[0][4]_LUT4_I0_F ),
    .I0(\vectOut[0][4] ),
    .I1(\vectOut[0][2]_LUT3_I0_I1 ),
    .I2(\vectOut[3][4]_LUT3_I0_F ),
    .I3(\vectOut[1][4]_LUT4_I2_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../fxp_sqrt_top_wrapper.v:58.5-83.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \vectOut[0][5]_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\vectOut[0][5]_DFFE_Q_D ),
    .Q(\vectOut[0][5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h6aaa)
  ) \vectOut[0][5]_DFFE_Q_D_LUT4_F  (
    .F(\vectOut[0][5]_DFFE_Q_D ),
    .I0(\u_fxp_sqrt_top.p_v_loc_fu_44[5] ),
    .I1(\u_fxp_sqrt_top.p_v_loc_fu_44[4] ),
    .I2(\vectOut[0][5]_DFFE_Q_D_LUT4_F_I2 ),
    .I3(\u_fxp_sqrt_top.s_5_loc_fu_48[30]_LUT4_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h8f)
  ) \vectOut[0][5]_LUT3_I0  (
    .F(\vectOut[0][5]_LUT3_I0_F ),
    .I0(\vectOut[0][5] ),
    .I1(\vectOut[0][2]_LUT3_I0_I1 ),
    .I2(\vectOut[2][5]_MUX2_LUT5_S0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../fxp_sqrt_top_wrapper.v:58.5-83.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \vectOut[0][6]_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\vectOut[0][6]_DFFE_Q_D ),
    .Q(\vectOut[0][6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h6)
  ) \vectOut[0][6]_DFFE_Q_D_LUT2_F  (
    .F(\vectOut[0][6]_DFFE_Q_D ),
    .I0(\u_fxp_sqrt_top.p_v_loc_fu_44[6] ),
    .I1(\u_fxp_sqrt_top.p_v_loc_fu_44[5]_LUT4_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hf8ff)
  ) \vectOut[0][6]_LUT4_I0  (
    .F(\vectOut[0][6]_LUT4_I0_F ),
    .I0(\vectOut[0][6] ),
    .I1(\vectOut[0][2]_LUT3_I0_I1 ),
    .I2(\vectOut[3][4]_LUT3_I0_F ),
    .I3(\vectOut[1][6]_LUT4_I2_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../fxp_sqrt_top_wrapper.v:58.5-83.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \vectOut[0][7]_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\vectOut[0][7]_DFFE_Q_D ),
    .Q(\vectOut[0][7] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h6a)
  ) \vectOut[0][7]_DFFE_Q_D_LUT3_F  (
    .F(\vectOut[0][7]_DFFE_Q_D ),
    .I0(\u_fxp_sqrt_top.p_v_loc_fu_44[7] ),
    .I1(\u_fxp_sqrt_top.p_v_loc_fu_44[6] ),
    .I2(\u_fxp_sqrt_top.p_v_loc_fu_44[5]_LUT4_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \vectOut[0][7]_MUX2_LUT5_S0  (
    .I0(\vectOut[0][7]_MUX2_LUT5_S0_I0 ),
    .I1(\vectOut[0][7]_MUX2_LUT5_S0_I1 ),
    .O(\vectOut[0][7]_MUX2_LUT5_S0_O ),
    .S0(\vectOut[0][7] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../fxp_sqrt_top_wrapper.v:58.5-83.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \vectOut[1][0]_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\vectOut[1][0]_DFFE_Q_D ),
    .Q(\vectOut[1][0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h6)
  ) \vectOut[1][0]_DFFE_Q_D_LUT2_F  (
    .F(\vectOut[1][0]_DFFE_Q_D ),
    .I0(\u_fxp_sqrt_top.p_v_loc_fu_44[8] ),
    .I1(\u_fxp_sqrt_top.p_v_loc_fu_44[7]_LUT3_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h1537)
  ) \vectOut[1][0]_LUT4_I2  (
    .F(\vectOut[3][0]_MUX2_LUT5_S0_I1 ),
    .I0(\Addr_emu[1]_IBUF_I_O ),
    .I1(\Addr_emu[0]_IBUF_I_O ),
    .I2(\vectOut[1][0] ),
    .I3(\vectOut[2][0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h9dbf)
  ) \vectOut[1][0]_LUT4_I2_1  (
    .F(\vectOut[3][0]_MUX2_LUT5_S0_I0 ),
    .I0(\Addr_emu[1]_IBUF_I_O ),
    .I1(\Addr_emu[0]_IBUF_I_O ),
    .I2(\vectOut[1][0] ),
    .I3(\vectOut[2][0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../fxp_sqrt_top_wrapper.v:58.5-83.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \vectOut[1][1]_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\vectOut[1][1]_DFFE_Q_D ),
    .Q(\vectOut[1][1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h6a)
  ) \vectOut[1][1]_DFFE_Q_D_LUT3_F  (
    .F(\vectOut[1][1]_DFFE_Q_D ),
    .I0(\u_fxp_sqrt_top.p_v_loc_fu_44[9] ),
    .I1(\u_fxp_sqrt_top.p_v_loc_fu_44[8] ),
    .I2(\u_fxp_sqrt_top.p_v_loc_fu_44[7]_LUT3_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../fxp_sqrt_top_wrapper.v:58.5-83.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \vectOut[1][2]_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\vectOut[1][2]_DFFE_Q_D ),
    .Q(\vectOut[1][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h6aaa)
  ) \vectOut[1][2]_DFFE_Q_D_LUT4_F  (
    .F(\vectOut[1][2]_DFFE_Q_D ),
    .I0(\u_fxp_sqrt_top.p_v_loc_fu_44[10] ),
    .I1(\u_fxp_sqrt_top.p_v_loc_fu_44[9] ),
    .I2(\u_fxp_sqrt_top.p_v_loc_fu_44[8] ),
    .I3(\u_fxp_sqrt_top.p_v_loc_fu_44[7]_LUT3_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h1537)
  ) \vectOut[1][2]_LUT4_I2  (
    .F(\vectOut[3][2]_MUX2_LUT5_S0_I1 ),
    .I0(\Addr_emu[1]_IBUF_I_O ),
    .I1(\Addr_emu[0]_IBUF_I_O ),
    .I2(\vectOut[1][2] ),
    .I3(\vectOut[2][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h9dbf)
  ) \vectOut[1][2]_LUT4_I2_1  (
    .F(\vectOut[3][2]_MUX2_LUT5_S0_I0 ),
    .I0(\Addr_emu[1]_IBUF_I_O ),
    .I1(\Addr_emu[0]_IBUF_I_O ),
    .I2(\vectOut[1][2] ),
    .I3(\vectOut[2][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../fxp_sqrt_top_wrapper.v:58.5-83.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \vectOut[1][3]_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\vectOut[1][3]_DFFE_Q_D ),
    .Q(\vectOut[1][3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \vectOut[1][3]_DFFE_Q_D_MUX2_LUT5_O  (
    .I0(\vectOut[1][3]_DFFE_Q_D_MUX2_LUT5_O_I0 ),
    .I1(\vectOut[1][3]_DFFE_Q_D_MUX2_LUT5_O_I1 ),
    .O(\vectOut[1][3]_DFFE_Q_D ),
    .S0(\u_fxp_sqrt_top.p_v_loc_fu_44[7]_LUT3_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h2)
  ) \vectOut[1][3]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\vectOut[1][3]_DFFE_Q_D_MUX2_LUT5_O_I0 ),
    .I0(\u_fxp_sqrt_top.p_v_loc_fu_44[11] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../fxp_sqrt_top_wrapper.v:58.5-83.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \vectOut[1][4]_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\vectOut[1][4]_DFFE_Q_D ),
    .Q(\vectOut[1][4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h6)
  ) \vectOut[1][4]_DFFE_Q_D_LUT2_F  (
    .F(\vectOut[1][4]_DFFE_Q_D ),
    .I0(\u_fxp_sqrt_top.p_v_loc_fu_44[12] ),
    .I1(\u_fxp_sqrt_top.p_v_loc_fu_44[7]_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h9dbf)
  ) \vectOut[1][4]_LUT4_I2  (
    .F(\vectOut[1][4]_LUT4_I2_F ),
    .I0(\Addr_emu[1]_IBUF_I_O ),
    .I1(\Addr_emu[0]_IBUF_I_O ),
    .I2(\vectOut[1][4] ),
    .I3(\vectOut[2][4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../fxp_sqrt_top_wrapper.v:58.5-83.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \vectOut[1][5]_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\vectOut[1][5]_DFFE_Q_D ),
    .Q(\vectOut[1][5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h6a)
  ) \vectOut[1][5]_DFFE_Q_D_LUT3_F  (
    .F(\vectOut[1][5]_DFFE_Q_D ),
    .I0(\u_fxp_sqrt_top.p_v_loc_fu_44[13] ),
    .I1(\u_fxp_sqrt_top.p_v_loc_fu_44[12] ),
    .I2(\u_fxp_sqrt_top.p_v_loc_fu_44[7]_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../fxp_sqrt_top_wrapper.v:58.5-83.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \vectOut[1][6]_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\vectOut[1][6]_DFFE_Q_D ),
    .Q(\vectOut[1][6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h6)
  ) \vectOut[1][6]_DFFE_Q_D_LUT2_F  (
    .F(\vectOut[1][6]_DFFE_Q_D ),
    .I0(\u_fxp_sqrt_top.p_v_loc_fu_44[14] ),
    .I1(\vectOut[1][7]_DFFE_Q_D_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h9dbf)
  ) \vectOut[1][6]_LUT4_I2  (
    .F(\vectOut[1][6]_LUT4_I2_F ),
    .I0(\Addr_emu[1]_IBUF_I_O ),
    .I1(\Addr_emu[0]_IBUF_I_O ),
    .I2(\vectOut[1][6] ),
    .I3(\vectOut[2][6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../fxp_sqrt_top_wrapper.v:58.5-83.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \vectOut[1][7]_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\vectOut[1][7]_DFFE_Q_D ),
    .Q(\vectOut[1][7] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h6a)
  ) \vectOut[1][7]_DFFE_Q_D_LUT3_F  (
    .F(\vectOut[1][7]_DFFE_Q_D ),
    .I0(\u_fxp_sqrt_top.p_v_loc_fu_44[15] ),
    .I1(\u_fxp_sqrt_top.p_v_loc_fu_44[14] ),
    .I2(\vectOut[1][7]_DFFE_Q_D_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h4)
  ) \vectOut[1][7]_DFFE_Q_D_LUT3_F_I2_LUT2_F  (
    .F(\vectOut[1][7]_DFFE_Q_D_LUT3_F_I2 ),
    .I0(\vectOut[1][5]_DFFE_Q_D ),
    .I1(\u_fxp_sqrt_top.p_v_loc_fu_44[13] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h7351)
  ) \vectOut[1][7]_LUT4_I2  (
    .F(\vectOut[0][7]_MUX2_LUT5_S0_I1 ),
    .I0(\Addr_emu[1]_IBUF_I_O ),
    .I1(\Addr_emu[0]_IBUF_I_O ),
    .I2(\vectOut[1][7] ),
    .I3(\vectOut[2][7] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h6240)
  ) \vectOut[1][7]_LUT4_I2_1  (
    .F(\vectOut[0][7]_MUX2_LUT5_S0_I0 ),
    .I0(\Addr_emu[1]_IBUF_I_O ),
    .I1(\Addr_emu[0]_IBUF_I_O ),
    .I2(\vectOut[1][7] ),
    .I3(\vectOut[2][7] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../fxp_sqrt_top_wrapper.v:58.5-83.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \vectOut[2][0]_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\vectOut[2][0]_DFFE_Q_D ),
    .Q(\vectOut[2][0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h6)
  ) \vectOut[2][0]_DFFE_Q_D_LUT2_F  (
    .F(\vectOut[2][0]_DFFE_Q_D ),
    .I0(\u_fxp_sqrt_top.p_v_loc_fu_44[16] ),
    .I1(\vectOut[2][1]_DFFE_Q_D_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../fxp_sqrt_top_wrapper.v:58.5-83.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \vectOut[2][1]_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\vectOut[2][1]_DFFE_Q_D ),
    .Q(\vectOut[2][1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h6a)
  ) \vectOut[2][1]_DFFE_Q_D_LUT3_F  (
    .F(\vectOut[2][1]_DFFE_Q_D ),
    .I0(\u_fxp_sqrt_top.p_v_loc_fu_44[17] ),
    .I1(\u_fxp_sqrt_top.p_v_loc_fu_44[16] ),
    .I2(\vectOut[2][1]_DFFE_Q_D_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h1357)
  ) \vectOut[2][1]_LUT4_I2  (
    .F(\vectOut[3][1]_MUX2_LUT5_S0_I1 ),
    .I0(\Addr_emu[1]_IBUF_I_O ),
    .I1(\Addr_emu[0]_IBUF_I_O ),
    .I2(\vectOut[2][1] ),
    .I3(\vectOut[1][1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h9bdf)
  ) \vectOut[2][1]_LUT4_I2_1  (
    .F(\vectOut[3][1]_MUX2_LUT5_S0_I0 ),
    .I0(\Addr_emu[1]_IBUF_I_O ),
    .I1(\Addr_emu[0]_IBUF_I_O ),
    .I2(\vectOut[2][1] ),
    .I3(\vectOut[1][1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../fxp_sqrt_top_wrapper.v:58.5-83.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \vectOut[2][2]_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\vectOut[2][2]_DFFE_Q_D ),
    .Q(\vectOut[2][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h6aaa)
  ) \vectOut[2][2]_DFFE_Q_D_LUT4_F  (
    .F(\vectOut[2][2]_DFFE_Q_D ),
    .I0(\u_fxp_sqrt_top.p_v_loc_fu_44[18] ),
    .I1(\u_fxp_sqrt_top.p_v_loc_fu_44[17] ),
    .I2(\u_fxp_sqrt_top.p_v_loc_fu_44[16] ),
    .I3(\vectOut[2][1]_DFFE_Q_D_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../fxp_sqrt_top_wrapper.v:58.5-83.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \vectOut[2][3]_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\vectOut[2][3]_DFFE_Q_D ),
    .Q(\vectOut[2][3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \vectOut[2][3]_DFFE_Q_D_MUX2_LUT5_O  (
    .I0(\vectOut[2][3]_DFFE_Q_D_MUX2_LUT5_O_I0 ),
    .I1(\vectOut[2][3]_DFFE_Q_D_MUX2_LUT5_O_I1 ),
    .O(\vectOut[2][3]_DFFE_Q_D ),
    .S0(\vectOut[2][1]_DFFE_Q_D_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \vectOut[2][3]_MUX2_LUT5_S0  (
    .I0(\vectOut[2][3]_MUX2_LUT5_S0_I0 ),
    .I1(\vectOut[2][3]_MUX2_LUT5_S0_I1 ),
    .O(\vectOut[2][3]_MUX2_LUT5_S0_O ),
    .S0(\vectOut[2][3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../fxp_sqrt_top_wrapper.v:58.5-83.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \vectOut[2][4]_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\vectOut[2][4]_DFFE_Q_D ),
    .Q(\vectOut[2][4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h6a)
  ) \vectOut[2][4]_DFFE_Q_D_LUT3_F  (
    .F(\vectOut[2][4]_DFFE_Q_D ),
    .I0(\u_fxp_sqrt_top.p_v_loc_fu_44[20] ),
    .I1(\u_fxp_sqrt_top.p_v_loc_fu_44[19]_LUT4_I0_1_F ),
    .I2(\vectOut[2][1]_DFFE_Q_D_LUT3_F_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../fxp_sqrt_top_wrapper.v:58.5-83.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \vectOut[2][5]_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\vectOut[2][5]_DFFE_Q_D ),
    .Q(\vectOut[2][5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h6)
  ) \vectOut[2][5]_DFFE_Q_D_LUT2_F  (
    .F(\vectOut[2][5]_DFFE_Q_D ),
    .I0(\u_fxp_sqrt_top.p_v_loc_fu_44[21] ),
    .I1(\u_fxp_sqrt_top.p_v_loc_fu_44[20]_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT7_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \vectOut[2][5]_MUX2_LUT5_S0  (
    .I0(\vectOut[2][5]_MUX2_LUT5_S0_I0 ),
    .I1(\vectOut[2][5]_MUX2_LUT5_S0_I1 ),
    .O(\vectOut[2][5]_MUX2_LUT5_S0_O ),
    .S0(\vectOut[2][5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../fxp_sqrt_top_wrapper.v:58.5-83.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \vectOut[2][6]_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\vectOut[2][6]_DFFE_Q_D ),
    .Q(\vectOut[2][6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h6a)
  ) \vectOut[2][6]_DFFE_Q_D_LUT3_F  (
    .F(\vectOut[2][6]_DFFE_Q_D ),
    .I0(\u_fxp_sqrt_top.p_v_loc_fu_44[22] ),
    .I1(\u_fxp_sqrt_top.p_v_loc_fu_44[21] ),
    .I2(\u_fxp_sqrt_top.p_v_loc_fu_44[20]_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT7_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../fxp_sqrt_top_wrapper.v:58.5-83.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \vectOut[2][7]_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\vectOut[2][7]_DFFE_Q_D ),
    .Q(\vectOut[2][7] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h6aaa)
  ) \vectOut[2][7]_DFFE_Q_D_LUT4_F  (
    .F(\vectOut[2][7]_DFFE_Q_D ),
    .I0(\u_fxp_sqrt_top.p_v_loc_fu_44[23] ),
    .I1(\u_fxp_sqrt_top.p_v_loc_fu_44[22] ),
    .I2(\u_fxp_sqrt_top.p_v_loc_fu_44[21] ),
    .I3(\u_fxp_sqrt_top.p_v_loc_fu_44[20]_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT7_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../fxp_sqrt_top_wrapper.v:58.5-83.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \vectOut[3][0]_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\vectOut[3][0]_DFFE_Q_D ),
    .Q(\vectOut[3][0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \vectOut[3][0]_DFFE_Q_D_MUX2_LUT5_O  (
    .I0(\vectOut[3][0]_DFFE_Q_D_MUX2_LUT5_O_I0 ),
    .I1(\vectOut[3][0]_DFFE_Q_D_MUX2_LUT5_O_I1 ),
    .O(\vectOut[3][0]_DFFE_Q_D ),
    .S0(\u_fxp_sqrt_top.p_v_loc_fu_44[20]_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT7_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \vectOut[3][0]_MUX2_LUT5_S0  (
    .I0(\vectOut[3][0]_MUX2_LUT5_S0_I0 ),
    .I1(\vectOut[3][0]_MUX2_LUT5_S0_I1 ),
    .O(\vectOut[3][0]_MUX2_LUT5_S0_O ),
    .S0(\vectOut[3][0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../fxp_sqrt_top_wrapper.v:58.5-83.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \vectOut[3][1]_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\vectOut[3][1]_DFFE_Q_D ),
    .Q(\vectOut[3][1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h6a)
  ) \vectOut[3][1]_DFFE_Q_D_LUT3_F  (
    .F(\vectOut[3][1]_DFFE_Q_D ),
    .I0(\u_fxp_sqrt_top.p_v_loc_fu_44[25] ),
    .I1(\vectOut[3][1]_DFFE_Q_D_LUT3_F_I1 ),
    .I2(\u_fxp_sqrt_top.p_v_loc_fu_44[7]_LUT3_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h8000)
  ) \vectOut[3][1]_DFFE_Q_D_LUT3_F_I1_LUT4_F  (
    .F(\vectOut[3][1]_DFFE_Q_D_LUT3_F_I1 ),
    .I0(\u_fxp_sqrt_top.p_v_loc_fu_44[10]_LUT2_I0_F ),
    .I1(\u_fxp_sqrt_top.p_v_loc_fu_44[19]_LUT4_I0_1_F ),
    .I2(\vectOut[3][1]_DFFE_Q_D_LUT3_F_I1_LUT4_F_I2 ),
    .I3(\vectOut[3][1]_DFFE_Q_D_LUT3_F_I1_LUT4_F_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \vectOut[3][1]_MUX2_LUT5_S0  (
    .I0(\vectOut[3][1]_MUX2_LUT5_S0_I0 ),
    .I1(\vectOut[3][1]_MUX2_LUT5_S0_I1 ),
    .O(\vectOut[3][1]_MUX2_LUT5_S0_O ),
    .S0(\vectOut[3][1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../fxp_sqrt_top_wrapper.v:58.5-83.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \vectOut[3][2]_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\vectOut[3][2]_DFFE_Q_D ),
    .Q(\vectOut[3][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h6aaa)
  ) \vectOut[3][2]_DFFE_Q_D_LUT4_F  (
    .F(\vectOut[3][2]_DFFE_Q_D ),
    .I0(\u_fxp_sqrt_top.p_v_loc_fu_44[26] ),
    .I1(\u_fxp_sqrt_top.p_v_loc_fu_44[25] ),
    .I2(\vectOut[3][1]_DFFE_Q_D_LUT3_F_I1 ),
    .I3(\u_fxp_sqrt_top.p_v_loc_fu_44[7]_LUT3_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \vectOut[3][2]_MUX2_LUT5_S0  (
    .I0(\vectOut[3][2]_MUX2_LUT5_S0_I0 ),
    .I1(\vectOut[3][2]_MUX2_LUT5_S0_I1 ),
    .O(\vectOut[3][2]_MUX2_LUT5_S0_O ),
    .S0(\vectOut[3][2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../fxp_sqrt_top_wrapper.v:58.5-83.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \vectOut[3][3]_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\vectOut[3][3]_DFFE_Q_D ),
    .Q(\vectOut[3][3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \vectOut[3][3]_DFFE_Q_D_MUX2_LUT5_O  (
    .I0(\vectOut[3][3]_DFFE_Q_D_MUX2_LUT5_O_I0 ),
    .I1(\vectOut[3][3]_DFFE_Q_D_MUX2_LUT5_O_I1 ),
    .O(\vectOut[3][3]_DFFE_Q_D ),
    .S0(\u_fxp_sqrt_top.p_v_loc_fu_44[7]_LUT3_I0_F )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h195d)
  ) \vectOut[3][3]_LUT4_I2  (
    .F(\vectOut[2][3]_MUX2_LUT5_S0_I1 ),
    .I0(\Addr_emu[1]_IBUF_I_O ),
    .I1(\Addr_emu[0]_IBUF_I_O ),
    .I2(\vectOut[3][3] ),
    .I3(\vectOut[1][3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h3b7f)
  ) \vectOut[3][3]_LUT4_I2_1  (
    .F(\vectOut[2][3]_MUX2_LUT5_S0_I0 ),
    .I0(\Addr_emu[1]_IBUF_I_O ),
    .I1(\Addr_emu[0]_IBUF_I_O ),
    .I2(\vectOut[3][3] ),
    .I3(\vectOut[1][3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../fxp_sqrt_top_wrapper.v:58.5-83.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \vectOut[3][4]_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(ap_done),
    .Q(\vectOut[3][4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h80)
  ) \vectOut[3][4]_LUT3_I0  (
    .F(\vectOut[3][4]_LUT3_I0_F ),
    .I0(\vectOut[3][4] ),
    .I1(\Addr_emu[1]_IBUF_I_O ),
    .I2(\Addr_emu[0]_IBUF_I_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../fxp_sqrt_top_wrapper.v:58.5-83.8|/usr/local/bin/../share/yosys/gowin/cells_map.v:19.7-19.56" *)
  DFFE \vectOut[3][5]_DFFE_Q  (
    .CE(get_emu_IBUF_I_O_LUT2_I1_F),
    .CLK(clk_emu_IBUF_I_O),
    .D(\vectOut[3][5]_DFFE_Q_D ),
    .Q(\vectOut[3][5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h4)
  ) \vectOut[3][5]_DFFE_Q_D_LUT2_F  (
    .F(\vectOut[3][5]_DFFE_Q_D ),
    .I0(ap_start),
    .I1(\u_fxp_sqrt_top.ap_CS_fsm_state1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h195d)
  ) \vectOut[3][5]_LUT4_I2  (
    .F(\vectOut[2][5]_MUX2_LUT5_S0_I1 ),
    .I0(\Addr_emu[1]_IBUF_I_O ),
    .I1(\Addr_emu[0]_IBUF_I_O ),
    .I2(\vectOut[3][5] ),
    .I3(\vectOut[1][5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h3b7f)
  ) \vectOut[3][5]_LUT4_I2_1  (
    .F(\vectOut[2][5]_MUX2_LUT5_S0_I0 ),
    .I0(\Addr_emu[1]_IBUF_I_O ),
    .I1(\Addr_emu[0]_IBUF_I_O ),
    .I2(\vectOut[3][5] ),
    .I3(\vectOut[1][5] )
  );
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_fu_174_p1[23]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_fu_174_p1[24]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_fu_174_p1[25]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln106_fu_142_p1[30]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln106_fu_142_p1[29]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln106_fu_142_p1[28]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln106_fu_142_p1[27]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln106_fu_142_p1[26]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln106_fu_142_p1[25]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln106_fu_142_p1[24]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln106_fu_142_p1[23]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln106_fu_142_p1[22]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln106_fu_142_p1[21]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln106_fu_142_p1[20]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln106_fu_142_p1[19]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln106_fu_142_p1[18]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln106_fu_142_p1[17]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln106_fu_142_p1[16]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln106_fu_142_p1[15]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln106_fu_142_p1[14]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln106_fu_142_p1[13]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln106_fu_142_p1[12]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln106_fu_142_p1[11]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln106_fu_142_p1[10]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln106_fu_142_p1[9]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln106_fu_142_p1[8]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln106_fu_142_p1[7]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln106_fu_142_p1[6]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln106_fu_142_p1[5]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln106_fu_142_p1[4]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln106_fu_142_p1[3]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln106_fu_142_p1[2]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln106_fu_142_p1[1]  = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[1] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln106_fu_142_p1[0]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_fu_174_p1[26]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_fu_174_p1[27]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_s_5_out[5]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_s_5_out[4]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_s_5_out[3]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_s_5_out[2]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_s_5_out[1]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_s_5_out[0]  = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[0] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_1_fu_216_p2[30]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_1_fu_216_p2[29]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_1_fu_216_p2[28]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_1_fu_216_p2[27]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_1_fu_216_p2[26]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_1_fu_216_p2[25]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_1_fu_216_p2[24]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_1_fu_216_p2[23]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_1_fu_216_p2[22]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_1_fu_216_p2[21]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_1_fu_216_p2[20]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_1_fu_216_p2[19]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_1_fu_216_p2[18]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_1_fu_216_p2[17]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_1_fu_216_p2[16]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_1_fu_216_p2[15]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_1_fu_216_p2[14]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_1_fu_216_p2[13]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_1_fu_216_p2[12]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_1_fu_216_p2[11]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_1_fu_216_p2[10]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_1_fu_216_p2[9]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_1_fu_216_p2[8]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_1_fu_216_p2[7]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_1_fu_216_p2[6]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_1_fu_216_p2[5]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_1_fu_216_p2[4]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_1_fu_216_p2[3]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_1_fu_216_p2[2]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_1_fu_216_p2[1]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_1_fu_216_p2[0]  = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[0] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90_cast_fu_103_p1[0]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90_cast_fu_103_p1[1]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90_cast_fu_103_p1[2]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90_cast_fu_103_p1[3]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90_cast_fu_103_p1[4]  = \u_fxp_sqrt_top.s_1_reg_132[4] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90_cast_fu_103_p1[5]  = \u_fxp_sqrt_top.s_1_reg_132[5] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90_cast_fu_103_p1[6]  = \u_fxp_sqrt_top.s_1_reg_132[6] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90_cast_fu_103_p1[7]  = \u_fxp_sqrt_top.s_1_reg_132[7] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90_cast_fu_103_p1[8]  = \u_fxp_sqrt_top.s_1_reg_132[8] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90_cast_fu_103_p1[9]  = \u_fxp_sqrt_top.s_1_reg_132[9] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90_cast_fu_103_p1[10]  = \u_fxp_sqrt_top.s_1_reg_132[10] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90_cast_fu_103_p1[11]  = \u_fxp_sqrt_top.s_1_reg_132[11] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90_cast_fu_103_p1[12]  = \u_fxp_sqrt_top.s_1_reg_132[12] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90_cast_fu_103_p1[13]  = \u_fxp_sqrt_top.s_1_reg_132[13] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90_cast_fu_103_p1[14]  = \u_fxp_sqrt_top.s_1_reg_132[14] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90_cast_fu_103_p1[15]  = \u_fxp_sqrt_top.s_1_reg_132[15] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90_cast_fu_103_p1[16]  = \u_fxp_sqrt_top.s_1_reg_132[16] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90_cast_fu_103_p1[17]  = \u_fxp_sqrt_top.s_1_reg_132[17] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90_cast_fu_103_p1[18]  = \u_fxp_sqrt_top.s_1_reg_132[18] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90_cast_fu_103_p1[19]  = \u_fxp_sqrt_top.s_1_reg_132[19] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90_cast_fu_103_p1[20]  = \u_fxp_sqrt_top.s_1_reg_132[20] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_2_fu_221_p2[30]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_2_fu_221_p2[29]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_2_fu_221_p2[28]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_2_fu_221_p2[27]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_2_fu_221_p2[26]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_2_fu_221_p2[25]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_2_fu_221_p2[24]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_2_fu_221_p2[23]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_2_fu_221_p2[22]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_2_fu_221_p2[21]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_2_fu_221_p2[20]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_2_fu_221_p2[19]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_2_fu_221_p2[18]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_2_fu_221_p2[17]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_2_fu_221_p2[16]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_2_fu_221_p2[15]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_2_fu_221_p2[14]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_2_fu_221_p2[13]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_2_fu_221_p2[12]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_2_fu_221_p2[11]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_2_fu_221_p2[10]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_2_fu_221_p2[9]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_2_fu_221_p2[8]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_2_fu_221_p2[7]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_2_fu_221_p2[6]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_2_fu_221_p2[5]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_2_fu_221_p2[4]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_2_fu_221_p2[3]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_2_fu_221_p2[2]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_2_fu_221_p2[1]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_2_fu_221_p2[0]  = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[0] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90_cast_fu_103_p1[21]  = \u_fxp_sqrt_top.s_1_reg_132[21] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90_cast_fu_103_p1[22]  = \u_fxp_sqrt_top.s_1_reg_132[22] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90_cast_fu_103_p1[23]  = \u_fxp_sqrt_top.s_1_reg_132[23] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90_cast_fu_103_p1[24]  = \u_fxp_sqrt_top.s_1_reg_132[24] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90_cast_fu_103_p1[25]  = \u_fxp_sqrt_top.s_1_reg_132[25] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90_cast_fu_103_p1[26]  = \u_fxp_sqrt_top.s_1_reg_132[26] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90_cast_fu_103_p1[27]  = \u_fxp_sqrt_top.s_1_reg_132[27] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90_cast_fu_103_p1[28]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90_cast_fu_103_p1[29]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90_cast_fu_103_p1[30]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[30]  = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3 ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln1_fu_160_p3[0]  = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_CS_fsm ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln1_fu_160_p3[1]  = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_CS_fsm ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln1_fu_160_p3[2]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln1_fu_160_p3[3]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_1_fu_210_p2[30]  = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[29] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_1_fu_210_p2[29]  = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[28] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_1_fu_210_p2[28]  = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[27] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_1_fu_210_p2[27]  = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[26] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_1_fu_210_p2[26]  = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[25] ;
  assign \u_fxp_sqrt_top.ap_CS_fsm[0]  = \u_fxp_sqrt_top.ap_CS_fsm_state1 ;
  assign \u_fxp_sqrt_top.ap_CS_fsm[1]  = \u_fxp_sqrt_top.ap_CS_fsm_state2 ;
  assign \u_fxp_sqrt_top.ap_CS_fsm[2]  = ap_done;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star_fu_242_p3[0]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star_fu_242_p3[1]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star_fu_242_p3[2]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star_fu_242_p3[3]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star_fu_242_p3[4]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star_fu_242_p3[5]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star_fu_242_p3[6]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star_fu_242_p3[7]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star_fu_242_p3[8]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star_fu_242_p3[9]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star_fu_242_p3[10]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.s_1_fu_66_p3[27]  = \in_val[23] ;
  assign \u_fxp_sqrt_top.s_1_fu_66_p3[26]  = \in_val[22] ;
  assign \u_fxp_sqrt_top.s_1_fu_66_p3[25]  = \in_val[21] ;
  assign \vectOut[3][7]  = \stimIn[0][2] ;
  assign \vectOut[3][6]  = \vectOut[3][4] ;
  assign \u_fxp_sqrt_top.s_1_fu_66_p3[24]  = \in_val[20] ;
  assign \u_fxp_sqrt_top.s_1_fu_66_p3[23]  = \in_val[19] ;
  assign \u_fxp_sqrt_top.s_1_fu_66_p3[22]  = \in_val[18] ;
  assign \u_fxp_sqrt_top.s_1_fu_66_p3[21]  = \in_val[17] ;
  assign \u_fxp_sqrt_top.s_1_fu_66_p3[20]  = \in_val[16] ;
  assign \u_fxp_sqrt_top.s_1_fu_66_p3[19]  = \in_val[15] ;
  assign \u_fxp_sqrt_top.s_1_fu_66_p3[18]  = \in_val[14] ;
  assign \u_fxp_sqrt_top.s_1_fu_66_p3[17]  = \in_val[13] ;
  assign \u_fxp_sqrt_top.tmp_fu_96_p4[0]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_1_out[28]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_1_out[27]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_1_out[26]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_1_out[25]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_1_out[24]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_1_out[23]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_1_out[22]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_1_out[21]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_1_out[20]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_1_out[19]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_1_out[18]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_1_out[17]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_1_out[16]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_1_out[15]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_1_out[14]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_1_out[13]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_1_out[12]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_1_out[11]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_1_out[10]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_1_out[9]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_1_out[8]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_1_out[7]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_1_out[6]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_1_out[5]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_1_out[4]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_1_out[3]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_1_out[2]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_1_out[1]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_1_out[0]  = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_CS_fsm ;
  assign \u_fxp_sqrt_top.tmp_fu_96_p4[1]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.tmp_fu_96_p4[2]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.tmp_fu_96_p4[3]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.tmp_fu_96_p4[4]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.tmp_fu_96_p4[5]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_fu_250_p3[28]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_fu_250_p3[27]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_fu_250_p3[26]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_fu_250_p3[25]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_fu_250_p3[24]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_fu_250_p3[23]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_fu_250_p3[22]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_fu_250_p3[21]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_fu_250_p3[20]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_fu_250_p3[19]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_fu_250_p3[18]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_fu_250_p3[17]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_fu_250_p3[16]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_fu_250_p3[15]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_fu_250_p3[14]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_fu_250_p3[13]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_fu_250_p3[12]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_fu_250_p3[11]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_fu_250_p3[10]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_fu_250_p3[9]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_fu_250_p3[8]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_fu_250_p3[7]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_fu_250_p3[6]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_fu_250_p3[5]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_fu_250_p3[4]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_fu_250_p3[3]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_fu_250_p3[2]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_fu_250_p3[1]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_fu_250_p3[0]  = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_CS_fsm ;
  assign \u_fxp_sqrt_top.tmp_fu_96_p4[6]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.tmp_fu_96_p4[7]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.tmp_fu_96_p4[8]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.tmp_fu_96_p4[9]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.tmp_fu_96_p4[10]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[0]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.tmp_fu_96_p4[11]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.tmp_fu_96_p4[12]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.tmp_fu_96_p4[13]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.tmp_fu_96_p4[14]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.tmp_fu_96_p4[15]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.tmp_fu_96_p4[16]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.tmp_fu_96_p4[17]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.tmp_fu_96_p4[18]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.tmp_fu_96_p4[19]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.tmp_fu_96_p4[20]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.tmp_fu_96_p4[21]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.tmp_fu_96_p4[22]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.tmp_fu_96_p4[23]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.tmp_fu_96_p4[24]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.tmp_fu_96_p4[25]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.tmp_fu_96_p4[26]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.tmp_fu_96_p4[27]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.s_1_fu_66_p3[16]  = \in_val[12] ;
  assign \u_fxp_sqrt_top.s_1_fu_66_p3[15]  = \in_val[11] ;
  assign \u_fxp_sqrt_top.s_1_fu_66_p3[14]  = \in_val[10] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.sub_ln106_fu_136_p2[0]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.sub_ln106_fu_136_p2[1]  = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[1] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.sub_ln106_fu_136_p2[2]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.sub_ln106_fu_136_p2[3]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.sub_ln106_fu_136_p2[4]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.s_1_fu_66_p3[13]  = \in_val[9] ;
  assign \u_fxp_sqrt_top.s_1_fu_66_p3[12]  = \in_val[8] ;
  assign \u_fxp_sqrt_top.s_1_fu_66_p3[11]  = \in_val[7] ;
  assign \u_fxp_sqrt_top.s_1_fu_66_p3[10]  = \in_val[6] ;
  assign \u_fxp_sqrt_top.s_1_fu_66_p3[9]  = \in_val[5] ;
  assign \u_fxp_sqrt_top.s_1_fu_66_p3[8]  = \in_val[4] ;
  assign \u_fxp_sqrt_top.s_1_fu_66_p3[7]  = \in_val[3] ;
  assign \u_fxp_sqrt_top.s_1_fu_66_p3[6]  = \in_val[2] ;
  assign \u_fxp_sqrt_top.s_1_fu_66_p3[5]  = \in_val[1] ;
  assign \u_fxp_sqrt_top.s_1_fu_66_p3[4]  = \in_val[0] ;
  assign \u_fxp_sqrt_top.s_1_fu_66_p3[3]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.s_1_fu_66_p3[2]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.s_1_fu_66_p3[1]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.s_1_fu_66_p3[0]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star_fu_242_p3[11]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star_fu_242_p3[12]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln_fu_146_p3[0]  = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_CS_fsm ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln_fu_146_p3[1]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln_fu_146_p3[2]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln_fu_146_p3[3]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln_fu_146_p3[4]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln_fu_146_p3[5]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln_fu_146_p3[6]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln_fu_146_p3[7]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln_fu_146_p3[8]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_5_out[30]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_5_out[29]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_5_out[28]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_5_out[27]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_5_out[26]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_5_out[25]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_5_out[24]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_5_out[23]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_5_out[22]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_5_out[21]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_5_out[20]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_5_out[19]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_5_out[18]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_5_out[17]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_5_out[16]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_5_out[15]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_5_out[14]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_5_out[13]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_5_out[12]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_5_out[11]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_5_out[10]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_5_out[9]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_5_out[8]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_5_out[7]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_5_out[6]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_5_out[5]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_5_out[4]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_5_out[3]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_5_out[2]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_5_out[1]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_5_out[0]  = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[0] ;
  assign \u_fxp_sqrt_top.in_val[23]  = \in_val[23] ;
  assign \u_fxp_sqrt_top.in_val[22]  = \in_val[22] ;
  assign \u_fxp_sqrt_top.in_val[21]  = \in_val[21] ;
  assign \u_fxp_sqrt_top.in_val[20]  = \in_val[20] ;
  assign \u_fxp_sqrt_top.in_val[19]  = \in_val[19] ;
  assign \u_fxp_sqrt_top.in_val[18]  = \in_val[18] ;
  assign \u_fxp_sqrt_top.in_val[17]  = \in_val[17] ;
  assign \u_fxp_sqrt_top.in_val[16]  = \in_val[16] ;
  assign \u_fxp_sqrt_top.in_val[15]  = \in_val[15] ;
  assign \u_fxp_sqrt_top.in_val[14]  = \in_val[14] ;
  assign \u_fxp_sqrt_top.in_val[13]  = \in_val[13] ;
  assign \u_fxp_sqrt_top.in_val[12]  = \in_val[12] ;
  assign \u_fxp_sqrt_top.in_val[11]  = \in_val[11] ;
  assign \u_fxp_sqrt_top.in_val[10]  = \in_val[10] ;
  assign \u_fxp_sqrt_top.in_val[9]  = \in_val[9] ;
  assign \u_fxp_sqrt_top.in_val[8]  = \in_val[8] ;
  assign \u_fxp_sqrt_top.in_val[7]  = \in_val[7] ;
  assign \u_fxp_sqrt_top.in_val[6]  = \in_val[6] ;
  assign \u_fxp_sqrt_top.in_val[5]  = \in_val[5] ;
  assign \u_fxp_sqrt_top.in_val[4]  = \in_val[4] ;
  assign \u_fxp_sqrt_top.in_val[3]  = \in_val[3] ;
  assign \u_fxp_sqrt_top.in_val[2]  = \in_val[2] ;
  assign \u_fxp_sqrt_top.in_val[1]  = \in_val[1] ;
  assign \u_fxp_sqrt_top.in_val[0]  = \in_val[0] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln_fu_146_p3[9]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln_fu_146_p3[10]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln_fu_146_p3[11]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln_fu_146_p3[12]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln_fu_146_p3[13]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln_fu_146_p3[14]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln_fu_146_p3[15]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln_fu_146_p3[16]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln_fu_146_p3[17]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln_fu_146_p3[18]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln_fu_146_p3[19]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln_fu_146_p3[20]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln_fu_146_p3[21]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln_fu_146_p3[22]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln_fu_146_p3[23]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln_fu_146_p3[24]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln_fu_146_p3[25]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln_fu_146_p3[26]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln_fu_146_p3[27]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln_fu_146_p3[28]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln_fu_146_p3[29]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln_fu_146_p3[30]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star_fu_242_p3[13]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star_fu_242_p3[14]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star_fu_242_p3[15]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star_fu_242_p3[16]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star_fu_242_p3[17]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star_fu_242_p3[18]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star_fu_242_p3[19]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star_fu_242_p3[20]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star_fu_242_p3[21]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[0]  = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[0] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star_fu_242_p3[22]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star_fu_242_p3[23]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star_fu_242_p3[24]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star_fu_242_p3[25]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star_fu_242_p3[26]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star_fu_242_p3[27]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star_fu_242_p3[28]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_1_fu_210_p2[25]  = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[24] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_1_fu_210_p2[24]  = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[23] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_1_fu_210_p2[23]  = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[22] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_1_fu_210_p2[22]  = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[21] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_1_fu_210_p2[21]  = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[20] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_1_fu_210_p2[20]  = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[19] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_1_fu_210_p2[19]  = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[18] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_1_fu_210_p2[18]  = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[17] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_1_fu_210_p2[17]  = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[16] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_1_fu_210_p2[16]  = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[15] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_1_fu_210_p2[15]  = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[14] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_1_fu_210_p2[14]  = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[13] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_1_fu_210_p2[13]  = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[12] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_1_fu_210_p2[12]  = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[11] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_1_fu_210_p2[11]  = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[10] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_1_fu_210_p2[10]  = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[9] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_1_fu_210_p2[9]  = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[8] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_1_fu_210_p2[8]  = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[7] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_1_fu_210_p2[7]  = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[6] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_1_fu_210_p2[6]  = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[5] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_1_fu_210_p2[5]  = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[4] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_1_fu_210_p2[4]  = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[3] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_1_fu_210_p2[3]  = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_1_fu_210_p2[2]  = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[1] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_1_fu_210_p2[1]  = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[0] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_1_fu_210_p2[0]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln1_fu_160_p3[4]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln1_fu_160_p3[5]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln1_fu_160_p3[6]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln1_fu_160_p3[7]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln1_fu_160_p3[8]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_fu_226_p3[30]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_fu_226_p3[29]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_fu_226_p3[28]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_fu_226_p3[27]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_fu_226_p3[26]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_fu_226_p3[25]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_fu_226_p3[24]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_fu_226_p3[23]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_fu_226_p3[22]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_fu_226_p3[21]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_fu_226_p3[20]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_fu_226_p3[19]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_fu_226_p3[18]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_fu_226_p3[17]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_fu_226_p3[16]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_fu_226_p3[15]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_fu_226_p3[14]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_fu_226_p3[13]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_fu_226_p3[12]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_fu_226_p3[11]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_fu_226_p3[10]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_fu_226_p3[9]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_fu_226_p3[8]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_fu_226_p3[7]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_fu_226_p3[6]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_fu_226_p3[5]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_fu_226_p3[4]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_fu_226_p3[3]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_fu_226_p3[2]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_fu_226_p3[1]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_fu_226_p3[0]  = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[0] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln1_fu_160_p3[9]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln1_fu_160_p3[10]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln1_fu_160_p3[11]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln1_fu_160_p3[12]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln1_fu_160_p3[13]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln1_fu_160_p3[14]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln1_fu_160_p3[15]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.add_ln118_fu_90_p2[28]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.add_ln118_fu_90_p2[27]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.add_ln118_fu_90_p2[26]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.add_ln118_fu_90_p2[25]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.add_ln118_fu_90_p2[24]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.add_ln118_fu_90_p2[23]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.add_ln118_fu_90_p2[22]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.add_ln118_fu_90_p2[21]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.add_ln118_fu_90_p2[20]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.add_ln118_fu_90_p2[19]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.add_ln118_fu_90_p2[18]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.add_ln118_fu_90_p2[17]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.add_ln118_fu_90_p2[16]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.add_ln118_fu_90_p2[15]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.add_ln118_fu_90_p2[14]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.add_ln118_fu_90_p2[13]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.add_ln118_fu_90_p2[12]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.add_ln118_fu_90_p2[11]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.add_ln118_fu_90_p2[10]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.add_ln118_fu_90_p2[9]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.add_ln118_fu_90_p2[8]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.add_ln118_fu_90_p2[7]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.add_ln118_fu_90_p2[6]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.add_ln118_fu_90_p2[5]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.add_ln118_fu_90_p2[4]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.add_ln118_fu_90_p2[3]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.add_ln118_fu_90_p2[2]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.add_ln118_fu_90_p2[1]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.add_ln118_fu_90_p2[0]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln1_fu_160_p3[16]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln1_fu_160_p3[17]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln1_fu_160_p3[18]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln1_fu_160_p3[19]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln1_fu_160_p3[20]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln1_fu_160_p3[21]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln1_fu_160_p3[22]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln1_fu_160_p3[23]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln1_fu_160_p3[24]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln1_fu_160_p3[25]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln1_fu_160_p3[26]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln1_fu_160_p3[27]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln1_fu_160_p3[28]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln1_fu_160_p3[29]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.or_ln1_fu_160_p3[30]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_sig_allocacmp_q_star4_load[28]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_sig_allocacmp_q_star4_load[27]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_sig_allocacmp_q_star4_load[26]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_sig_allocacmp_q_star4_load[25]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_sig_allocacmp_q_star4_load[24]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_sig_allocacmp_q_star4_load[23]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_sig_allocacmp_q_star4_load[22]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_sig_allocacmp_q_star4_load[21]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_sig_allocacmp_q_star4_load[20]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_sig_allocacmp_q_star4_load[19]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_sig_allocacmp_q_star4_load[18]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_sig_allocacmp_q_star4_load[17]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_sig_allocacmp_q_star4_load[16]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_sig_allocacmp_q_star4_load[15]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_sig_allocacmp_q_star4_load[14]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_sig_allocacmp_q_star4_load[13]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_sig_allocacmp_q_star4_load[12]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_sig_allocacmp_q_star4_load[11]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_sig_allocacmp_q_star4_load[10]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_sig_allocacmp_q_star4_load[9]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_sig_allocacmp_q_star4_load[8]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_sig_allocacmp_q_star4_load[7]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_sig_allocacmp_q_star4_load[6]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_sig_allocacmp_q_star4_load[5]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_sig_allocacmp_q_star4_load[4]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_sig_allocacmp_q_star4_load[3]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_sig_allocacmp_q_star4_load[2]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_sig_allocacmp_q_star4_load[1]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_sig_allocacmp_q_star4_load[0]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_q_1_out[28]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_q_1_out[27]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_q_1_out[26]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_q_1_out[25]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_q_1_out[24]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_q_1_out[23]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_q_1_out[22]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_q_1_out[21]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_q_1_out[20]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_q_1_out[19]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_q_1_out[18]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_q_1_out[17]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_q_1_out[16]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_q_1_out[15]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_q_1_out[14]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_q_1_out[13]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_q_1_out[12]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_q_1_out[11]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_q_1_out[10]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_q_1_out[9]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_q_1_out[8]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_q_1_out[7]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_q_1_out[6]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_q_1_out[5]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_q_1_out[4]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_q_1_out[3]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_q_1_out[2]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_q_1_out[1]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_q_1_out[0]  = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_CS_fsm ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[0]  = \stimIn[0][2] ;
  assign \stimIn[0][3]  = \stimIn[0][2] ;
  assign \stimIn[0][4]  = \stimIn[0][2] ;
  assign \stimIn[0][5]  = \stimIn[0][2] ;
  assign \stimIn[0][6]  = \stimIn[0][2] ;
  assign \stimIn[0][7]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_s_5_out[30]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_s_5_out[29]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_s_5_out[28]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_s_5_out[27]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_s_5_out[26]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_s_5_out[25]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_s_5_out[24]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_s_5_out[23]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_s_5_out[22]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_s_5_out[21]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_s_5_out[20]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_s_5_out[19]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_s_5_out[18]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_s_5_out[17]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.s_1_reg_132[3]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.s_1_reg_132[2]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.s_1_reg_132[1]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.s_1_reg_132[0]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90[27]  = \u_fxp_sqrt_top.s_1_reg_132[27] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90[26]  = \u_fxp_sqrt_top.s_1_reg_132[26] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90[25]  = \u_fxp_sqrt_top.s_1_reg_132[25] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90[24]  = \u_fxp_sqrt_top.s_1_reg_132[24] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90[23]  = \u_fxp_sqrt_top.s_1_reg_132[23] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90[22]  = \u_fxp_sqrt_top.s_1_reg_132[22] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90[21]  = \u_fxp_sqrt_top.s_1_reg_132[21] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90[20]  = \u_fxp_sqrt_top.s_1_reg_132[20] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90[19]  = \u_fxp_sqrt_top.s_1_reg_132[19] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90[18]  = \u_fxp_sqrt_top.s_1_reg_132[18] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90[17]  = \u_fxp_sqrt_top.s_1_reg_132[17] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90[16]  = \u_fxp_sqrt_top.s_1_reg_132[16] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90[15]  = \u_fxp_sqrt_top.s_1_reg_132[15] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90[14]  = \u_fxp_sqrt_top.s_1_reg_132[14] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90[13]  = \u_fxp_sqrt_top.s_1_reg_132[13] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90[12]  = \u_fxp_sqrt_top.s_1_reg_132[12] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90[11]  = \u_fxp_sqrt_top.s_1_reg_132[11] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90[10]  = \u_fxp_sqrt_top.s_1_reg_132[10] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90[9]  = \u_fxp_sqrt_top.s_1_reg_132[9] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90[8]  = \u_fxp_sqrt_top.s_1_reg_132[8] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90[7]  = \u_fxp_sqrt_top.s_1_reg_132[7] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90[6]  = \u_fxp_sqrt_top.s_1_reg_132[6] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90[5]  = \u_fxp_sqrt_top.s_1_reg_132[5] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90[4]  = \u_fxp_sqrt_top.s_1_reg_132[4] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90[3]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90[2]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90[1]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.zext_ln90[0]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.q_1_loc_fu_40[28]  = \u_fxp_sqrt_top.p_v_loc_fu_44[27] ;
  assign \u_fxp_sqrt_top.q_1_loc_fu_40[27]  = \u_fxp_sqrt_top.p_v_loc_fu_44[26] ;
  assign \u_fxp_sqrt_top.q_1_loc_fu_40[26]  = \u_fxp_sqrt_top.p_v_loc_fu_44[25] ;
  assign \u_fxp_sqrt_top.q_1_loc_fu_40[25]  = \u_fxp_sqrt_top.p_v_loc_fu_44[24] ;
  assign \u_fxp_sqrt_top.q_1_loc_fu_40[24]  = \u_fxp_sqrt_top.p_v_loc_fu_44[23] ;
  assign \u_fxp_sqrt_top.q_1_loc_fu_40[23]  = \u_fxp_sqrt_top.p_v_loc_fu_44[22] ;
  assign \u_fxp_sqrt_top.q_1_loc_fu_40[22]  = \u_fxp_sqrt_top.p_v_loc_fu_44[21] ;
  assign \u_fxp_sqrt_top.q_1_loc_fu_40[21]  = \u_fxp_sqrt_top.p_v_loc_fu_44[20] ;
  assign \u_fxp_sqrt_top.q_1_loc_fu_40[20]  = \u_fxp_sqrt_top.p_v_loc_fu_44[19] ;
  assign \u_fxp_sqrt_top.q_1_loc_fu_40[19]  = \u_fxp_sqrt_top.p_v_loc_fu_44[18] ;
  assign \u_fxp_sqrt_top.q_1_loc_fu_40[18]  = \u_fxp_sqrt_top.p_v_loc_fu_44[17] ;
  assign \u_fxp_sqrt_top.q_1_loc_fu_40[17]  = \u_fxp_sqrt_top.p_v_loc_fu_44[16] ;
  assign \u_fxp_sqrt_top.q_1_loc_fu_40[16]  = \u_fxp_sqrt_top.p_v_loc_fu_44[15] ;
  assign \u_fxp_sqrt_top.q_1_loc_fu_40[15]  = \u_fxp_sqrt_top.p_v_loc_fu_44[14] ;
  assign \u_fxp_sqrt_top.q_1_loc_fu_40[14]  = \u_fxp_sqrt_top.p_v_loc_fu_44[13] ;
  assign \u_fxp_sqrt_top.q_1_loc_fu_40[13]  = \u_fxp_sqrt_top.p_v_loc_fu_44[12] ;
  assign \u_fxp_sqrt_top.q_1_loc_fu_40[12]  = \u_fxp_sqrt_top.p_v_loc_fu_44[11] ;
  assign \u_fxp_sqrt_top.q_1_loc_fu_40[11]  = \u_fxp_sqrt_top.p_v_loc_fu_44[10] ;
  assign \u_fxp_sqrt_top.q_1_loc_fu_40[10]  = \u_fxp_sqrt_top.p_v_loc_fu_44[9] ;
  assign \u_fxp_sqrt_top.q_1_loc_fu_40[9]  = \u_fxp_sqrt_top.p_v_loc_fu_44[8] ;
  assign ap_ready = ap_done;
  assign \u_fxp_sqrt_top.q_1_loc_fu_40[8]  = \u_fxp_sqrt_top.p_v_loc_fu_44[7] ;
  assign \u_fxp_sqrt_top.q_1_loc_fu_40[7]  = \u_fxp_sqrt_top.p_v_loc_fu_44[6] ;
  assign \u_fxp_sqrt_top.q_1_loc_fu_40[6]  = \u_fxp_sqrt_top.p_v_loc_fu_44[5] ;
  assign \u_fxp_sqrt_top.q_1_loc_fu_40[5]  = \u_fxp_sqrt_top.p_v_loc_fu_44[4] ;
  assign \u_fxp_sqrt_top.q_1_loc_fu_40[4]  = \u_fxp_sqrt_top.p_v_loc_fu_44[3] ;
  assign \u_fxp_sqrt_top.q_1_loc_fu_40[3]  = \u_fxp_sqrt_top.p_v_loc_fu_44[2] ;
  assign \u_fxp_sqrt_top.q_1_loc_fu_40[2]  = \u_fxp_sqrt_top.p_v_loc_fu_44[1] ;
  assign \u_fxp_sqrt_top.ap_CS_fsm_state3  = ap_done;
  assign \u_fxp_sqrt_top.ap_ST_fsm_state3_blk  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.ap_done  = ap_done;
  assign \u_fxp_sqrt_top.ap_ready  = ap_done;
  assign \u_fxp_sqrt_top.ap_rst  = ap_rst;
  assign \u_fxp_sqrt_top.ap_start  = ap_start;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_CS_fsm_pp0_stage0  = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_CS_fsm ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_block_pp0_stage0  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_block_pp0_stage0_01001  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_block_pp0_stage0_11001  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_block_pp0_stage0_subdone  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_clk  = \u_fxp_sqrt_top.ap_clk ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_continue_int  = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_CS_fsm ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_done_int  = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_loop_exit_ready_pp0_iter2_reg ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_done_reg  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter0  = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_ap_start_reg ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_ready_int  = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_ap_start_reg ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_rst  = ap_rst;
  assign \u_fxp_sqrt_top.q_1_loc_fu_40[1]  = \u_fxp_sqrt_top.p_v_loc_fu_44[0] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_start  = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_ap_start_reg ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_start_int  = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_ap_start_reg ;
  assign \u_fxp_sqrt_top.q_1_loc_fu_40[0]  = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_CS_fsm ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_s_5_out[16]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_clk  = \u_fxp_sqrt_top.ap_clk ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_continue_int  = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_CS_fsm ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_done_int  = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_loop_exit_ready_pp0_iter2_reg ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_exit_done  = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_loop_exit_ready_pp0_iter2_reg ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_ready_int  = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_ap_start_reg ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_rst  = ap_rst;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_start  = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_ap_start_reg ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_start_int  = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_ap_start_reg ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_s_5_out[15]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_s_5_out[14]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_s_5_out[13]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_s_5_out[12]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_s_5_out[11]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_s_5_out[10]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_s_5_out[9]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_s_5_out[8]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_s_5_out[7]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_s_5_out[6]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_fu_174_p1[0]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_fu_174_p1[1]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_fu_174_p1[2]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_fu_174_p1[3]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_fu_174_p1[4]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_fu_174_p1[5]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_fu_174_p1[6]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_fu_174_p1[7]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_fu_174_p1[8]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_fu_174_p1[9]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_ap_start  = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_ap_start_reg ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_fu_174_p1[10]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_fu_174_p1[11]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_fu_174_p1[12]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_fu_174_p1[13]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_fu_174_p1[14]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_fu_174_p1[15]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_fu_174_p1[16]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_fu_174_p1[17]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_fu_174_p1[18]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_fu_174_p1[19]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_fu_174_p1[20]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_fu_174_p1[21]  = \stimIn[0][2] ;
  assign \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_fu_174_p1[22]  = \stimIn[0][2] ;
endmodule
