$date
	Fri Apr 12 15:36:37 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_InstMemory $end
$var wire 64 ! readData [63:0] $end
$var reg 5 " address [4:0] $end
$var reg 1 # clk $end
$scope module instMemory $end
$var wire 5 $ address [0:4] $end
$var wire 1 # clk $end
$var parameter 32 % BITS $end
$var parameter 32 & DEPTH $end
$var reg 64 ' readData [0:63] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100000 &
b1000000 %
$end
#0
$dumpvars
b1000000000000010010011 '
b0 $
0#
b0 "
b1000000000000010010011 !
$end
#5
1#
#10
0#
b1 "
b1 $
#15
b100001000000100110011 !
b100001000000100110011 '
1#
#20
0#
b10 "
b10 $
#25
b1000001000010001100011 !
b1000001000010001100011 '
1#
#30
0#
b11 "
b11 $
#35
b1000000000100010000000100110011 !
b1000000000100010000000100110011 '
1#
#40
0#
b100 "
b100 $
#45
b1000000011000000100011 !
b1000000011000000100011 '
1#
#50
0#
b101 "
b101 $
#55
b11000110000011 !
b11000110000011 '
1#
#60
0#
b110 "
b110 $
#65
bx !
bx '
1#
#70
0#
b111 "
b111 $
#75
1#
#80
0#
b0 "
b0 $
