Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed May  8 13:02:12 2019
| Host         : DESKTOP-M082MKH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 43 register/latch pins with no clock driven by root clock pin: U3/clk2_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 114 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.564        0.000                      0                  208        0.116        0.000                      0                  208        4.500        0.000                       0                    96  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.564        0.000                      0                  208        0.116        0.000                      0                  208        4.500        0.000                       0                    96  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.564ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.564ns  (required time - arrival time)
  Source:                 U2/U1/cont_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/U6/Q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.494ns  (logic 4.194ns (49.377%)  route 4.300ns (50.623%))
  Logic Levels:           14  (CARRY4=10 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.553     5.074    U2/U1/clk_IBUF_BUFG
    SLICE_X56Y26         FDRE                                         r  U2/U1/cont_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y26         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  U2/U1/cont_reg[1]/Q
                         net (fo=49, routed)          1.374     6.966    U2/U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X55Y23         LUT6 (Prop_lut6_I1_O)        0.124     7.090 r  U2/U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g2_b0/O
                         net (fo=1, routed)           0.805     7.895    U2/U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g2_b0_n_0
    SLICE_X54Y23         LUT6 (Prop_lut6_I1_O)        0.124     8.019 r  U2/U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/O
                         net (fo=2, routed)           0.560     8.579    U2/U6/spo[0]
    SLICE_X57Y23         LUT2 (Prop_lut2_I0_O)        0.124     8.703 r  U2/U6/soma2_carry_i_4/O
                         net (fo=1, routed)           0.000     8.703    U2/U4/S[0]
    SLICE_X57Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.235 r  U2/U4/soma2_carry/CO[3]
                         net (fo=1, routed)           0.000     9.235    U2/U4/soma2_carry_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.349 r  U2/U4/soma2_carry__0/CO[3]
                         net (fo=1, routed)           0.009     9.358    U2/U6/CO[0]
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.629 r  U2/U6/soma1_carry__0_i_5/CO[0]
                         net (fo=23, routed)          0.746    10.375    U2/U4/bbstub_spo[0]_0[0]
    SLICE_X59Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.923    11.298 r  U2/U4/soma1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.298    U2/U4/soma1_carry__0_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.412 r  U2/U4/soma1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.412    U2/U4/soma1_carry__1_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.526 r  U2/U4/soma1_carry__2/CO[3]
                         net (fo=7, routed)           0.797    12.323    U2/U4/soma1
    SLICE_X58Y24         LUT4 (Prop_lut4_I0_O)        0.124    12.447 r  U2/U4/Q[0]_i_4/O
                         net (fo=1, routed)           0.000    12.447    U2/U6/Q_reg[3]_0[0]
    SLICE_X58Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.997 r  U2/U6/Q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009    13.006    U2/U6/Q_reg[0]_i_1_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.120 r  U2/U6/Q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.120    U2/U6/Q_reg[4]_i_1_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.234 r  U2/U6/Q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.234    U2/U6/Q_reg[8]_i_1_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.568 r  U2/U6/Q_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.568    U2/U6/Q_reg[12]_i_1_n_6
    SLICE_X58Y27         FDRE                                         r  U2/U6/Q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.504    14.845    U2/U6/clk_IBUF_BUFG
    SLICE_X58Y27         FDRE                                         r  U2/U6/Q_reg[13]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X58Y27         FDRE (Setup_fdre_C_D)        0.062    15.132    U2/U6/Q_reg[13]
  -------------------------------------------------------------------
                         required time                         15.132    
                         arrival time                         -13.568    
  -------------------------------------------------------------------
                         slack                                  1.564    

Slack (MET) :             1.585ns  (required time - arrival time)
  Source:                 U2/U1/cont_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/U6/Q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.473ns  (logic 4.173ns (49.252%)  route 4.300ns (50.748%))
  Logic Levels:           14  (CARRY4=10 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.553     5.074    U2/U1/clk_IBUF_BUFG
    SLICE_X56Y26         FDRE                                         r  U2/U1/cont_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y26         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  U2/U1/cont_reg[1]/Q
                         net (fo=49, routed)          1.374     6.966    U2/U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X55Y23         LUT6 (Prop_lut6_I1_O)        0.124     7.090 r  U2/U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g2_b0/O
                         net (fo=1, routed)           0.805     7.895    U2/U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g2_b0_n_0
    SLICE_X54Y23         LUT6 (Prop_lut6_I1_O)        0.124     8.019 r  U2/U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/O
                         net (fo=2, routed)           0.560     8.579    U2/U6/spo[0]
    SLICE_X57Y23         LUT2 (Prop_lut2_I0_O)        0.124     8.703 r  U2/U6/soma2_carry_i_4/O
                         net (fo=1, routed)           0.000     8.703    U2/U4/S[0]
    SLICE_X57Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.235 r  U2/U4/soma2_carry/CO[3]
                         net (fo=1, routed)           0.000     9.235    U2/U4/soma2_carry_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.349 r  U2/U4/soma2_carry__0/CO[3]
                         net (fo=1, routed)           0.009     9.358    U2/U6/CO[0]
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.629 r  U2/U6/soma1_carry__0_i_5/CO[0]
                         net (fo=23, routed)          0.746    10.375    U2/U4/bbstub_spo[0]_0[0]
    SLICE_X59Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.923    11.298 r  U2/U4/soma1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.298    U2/U4/soma1_carry__0_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.412 r  U2/U4/soma1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.412    U2/U4/soma1_carry__1_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.526 r  U2/U4/soma1_carry__2/CO[3]
                         net (fo=7, routed)           0.797    12.323    U2/U4/soma1
    SLICE_X58Y24         LUT4 (Prop_lut4_I0_O)        0.124    12.447 r  U2/U4/Q[0]_i_4/O
                         net (fo=1, routed)           0.000    12.447    U2/U6/Q_reg[3]_0[0]
    SLICE_X58Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.997 r  U2/U6/Q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009    13.006    U2/U6/Q_reg[0]_i_1_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.120 r  U2/U6/Q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.120    U2/U6/Q_reg[4]_i_1_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.234 r  U2/U6/Q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.234    U2/U6/Q_reg[8]_i_1_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.547 r  U2/U6/Q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    13.547    U2/U6/Q_reg[12]_i_1_n_4
    SLICE_X58Y27         FDRE                                         r  U2/U6/Q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.504    14.845    U2/U6/clk_IBUF_BUFG
    SLICE_X58Y27         FDRE                                         r  U2/U6/Q_reg[15]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X58Y27         FDRE (Setup_fdre_C_D)        0.062    15.132    U2/U6/Q_reg[15]
  -------------------------------------------------------------------
                         required time                         15.132    
                         arrival time                         -13.547    
  -------------------------------------------------------------------
                         slack                                  1.585    

Slack (MET) :             1.659ns  (required time - arrival time)
  Source:                 U2/U1/cont_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/U6/Q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.399ns  (logic 4.099ns (48.805%)  route 4.300ns (51.195%))
  Logic Levels:           14  (CARRY4=10 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.553     5.074    U2/U1/clk_IBUF_BUFG
    SLICE_X56Y26         FDRE                                         r  U2/U1/cont_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y26         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  U2/U1/cont_reg[1]/Q
                         net (fo=49, routed)          1.374     6.966    U2/U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X55Y23         LUT6 (Prop_lut6_I1_O)        0.124     7.090 r  U2/U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g2_b0/O
                         net (fo=1, routed)           0.805     7.895    U2/U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g2_b0_n_0
    SLICE_X54Y23         LUT6 (Prop_lut6_I1_O)        0.124     8.019 r  U2/U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/O
                         net (fo=2, routed)           0.560     8.579    U2/U6/spo[0]
    SLICE_X57Y23         LUT2 (Prop_lut2_I0_O)        0.124     8.703 r  U2/U6/soma2_carry_i_4/O
                         net (fo=1, routed)           0.000     8.703    U2/U4/S[0]
    SLICE_X57Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.235 r  U2/U4/soma2_carry/CO[3]
                         net (fo=1, routed)           0.000     9.235    U2/U4/soma2_carry_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.349 r  U2/U4/soma2_carry__0/CO[3]
                         net (fo=1, routed)           0.009     9.358    U2/U6/CO[0]
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.629 r  U2/U6/soma1_carry__0_i_5/CO[0]
                         net (fo=23, routed)          0.746    10.375    U2/U4/bbstub_spo[0]_0[0]
    SLICE_X59Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.923    11.298 r  U2/U4/soma1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.298    U2/U4/soma1_carry__0_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.412 r  U2/U4/soma1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.412    U2/U4/soma1_carry__1_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.526 r  U2/U4/soma1_carry__2/CO[3]
                         net (fo=7, routed)           0.797    12.323    U2/U4/soma1
    SLICE_X58Y24         LUT4 (Prop_lut4_I0_O)        0.124    12.447 r  U2/U4/Q[0]_i_4/O
                         net (fo=1, routed)           0.000    12.447    U2/U6/Q_reg[3]_0[0]
    SLICE_X58Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.997 r  U2/U6/Q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009    13.006    U2/U6/Q_reg[0]_i_1_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.120 r  U2/U6/Q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.120    U2/U6/Q_reg[4]_i_1_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.234 r  U2/U6/Q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.234    U2/U6/Q_reg[8]_i_1_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.473 r  U2/U6/Q_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    13.473    U2/U6/Q_reg[12]_i_1_n_5
    SLICE_X58Y27         FDRE                                         r  U2/U6/Q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.504    14.845    U2/U6/clk_IBUF_BUFG
    SLICE_X58Y27         FDRE                                         r  U2/U6/Q_reg[14]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X58Y27         FDRE (Setup_fdre_C_D)        0.062    15.132    U2/U6/Q_reg[14]
  -------------------------------------------------------------------
                         required time                         15.132    
                         arrival time                         -13.473    
  -------------------------------------------------------------------
                         slack                                  1.659    

Slack (MET) :             1.675ns  (required time - arrival time)
  Source:                 U2/U1/cont_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/U6/Q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.383ns  (logic 4.083ns (48.707%)  route 4.300ns (51.293%))
  Logic Levels:           14  (CARRY4=10 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.553     5.074    U2/U1/clk_IBUF_BUFG
    SLICE_X56Y26         FDRE                                         r  U2/U1/cont_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y26         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  U2/U1/cont_reg[1]/Q
                         net (fo=49, routed)          1.374     6.966    U2/U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X55Y23         LUT6 (Prop_lut6_I1_O)        0.124     7.090 r  U2/U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g2_b0/O
                         net (fo=1, routed)           0.805     7.895    U2/U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g2_b0_n_0
    SLICE_X54Y23         LUT6 (Prop_lut6_I1_O)        0.124     8.019 r  U2/U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/O
                         net (fo=2, routed)           0.560     8.579    U2/U6/spo[0]
    SLICE_X57Y23         LUT2 (Prop_lut2_I0_O)        0.124     8.703 r  U2/U6/soma2_carry_i_4/O
                         net (fo=1, routed)           0.000     8.703    U2/U4/S[0]
    SLICE_X57Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.235 r  U2/U4/soma2_carry/CO[3]
                         net (fo=1, routed)           0.000     9.235    U2/U4/soma2_carry_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.349 r  U2/U4/soma2_carry__0/CO[3]
                         net (fo=1, routed)           0.009     9.358    U2/U6/CO[0]
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.629 r  U2/U6/soma1_carry__0_i_5/CO[0]
                         net (fo=23, routed)          0.746    10.375    U2/U4/bbstub_spo[0]_0[0]
    SLICE_X59Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.923    11.298 r  U2/U4/soma1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.298    U2/U4/soma1_carry__0_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.412 r  U2/U4/soma1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.412    U2/U4/soma1_carry__1_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.526 r  U2/U4/soma1_carry__2/CO[3]
                         net (fo=7, routed)           0.797    12.323    U2/U4/soma1
    SLICE_X58Y24         LUT4 (Prop_lut4_I0_O)        0.124    12.447 r  U2/U4/Q[0]_i_4/O
                         net (fo=1, routed)           0.000    12.447    U2/U6/Q_reg[3]_0[0]
    SLICE_X58Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.997 r  U2/U6/Q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009    13.006    U2/U6/Q_reg[0]_i_1_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.120 r  U2/U6/Q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.120    U2/U6/Q_reg[4]_i_1_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.234 r  U2/U6/Q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.234    U2/U6/Q_reg[8]_i_1_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.457 r  U2/U6/Q_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    13.457    U2/U6/Q_reg[12]_i_1_n_7
    SLICE_X58Y27         FDRE                                         r  U2/U6/Q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.504    14.845    U2/U6/clk_IBUF_BUFG
    SLICE_X58Y27         FDRE                                         r  U2/U6/Q_reg[12]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X58Y27         FDRE (Setup_fdre_C_D)        0.062    15.132    U2/U6/Q_reg[12]
  -------------------------------------------------------------------
                         required time                         15.132    
                         arrival time                         -13.457    
  -------------------------------------------------------------------
                         slack                                  1.675    

Slack (MET) :             1.677ns  (required time - arrival time)
  Source:                 U2/U1/cont_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/U6/Q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.380ns  (logic 4.080ns (48.689%)  route 4.300ns (51.311%))
  Logic Levels:           13  (CARRY4=9 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.553     5.074    U2/U1/clk_IBUF_BUFG
    SLICE_X56Y26         FDRE                                         r  U2/U1/cont_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y26         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  U2/U1/cont_reg[1]/Q
                         net (fo=49, routed)          1.374     6.966    U2/U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X55Y23         LUT6 (Prop_lut6_I1_O)        0.124     7.090 r  U2/U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g2_b0/O
                         net (fo=1, routed)           0.805     7.895    U2/U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g2_b0_n_0
    SLICE_X54Y23         LUT6 (Prop_lut6_I1_O)        0.124     8.019 r  U2/U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/O
                         net (fo=2, routed)           0.560     8.579    U2/U6/spo[0]
    SLICE_X57Y23         LUT2 (Prop_lut2_I0_O)        0.124     8.703 r  U2/U6/soma2_carry_i_4/O
                         net (fo=1, routed)           0.000     8.703    U2/U4/S[0]
    SLICE_X57Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.235 r  U2/U4/soma2_carry/CO[3]
                         net (fo=1, routed)           0.000     9.235    U2/U4/soma2_carry_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.349 r  U2/U4/soma2_carry__0/CO[3]
                         net (fo=1, routed)           0.009     9.358    U2/U6/CO[0]
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.629 r  U2/U6/soma1_carry__0_i_5/CO[0]
                         net (fo=23, routed)          0.746    10.375    U2/U4/bbstub_spo[0]_0[0]
    SLICE_X59Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.923    11.298 r  U2/U4/soma1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.298    U2/U4/soma1_carry__0_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.412 r  U2/U4/soma1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.412    U2/U4/soma1_carry__1_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.526 r  U2/U4/soma1_carry__2/CO[3]
                         net (fo=7, routed)           0.797    12.323    U2/U4/soma1
    SLICE_X58Y24         LUT4 (Prop_lut4_I0_O)        0.124    12.447 r  U2/U4/Q[0]_i_4/O
                         net (fo=1, routed)           0.000    12.447    U2/U6/Q_reg[3]_0[0]
    SLICE_X58Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.997 r  U2/U6/Q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009    13.006    U2/U6/Q_reg[0]_i_1_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.120 r  U2/U6/Q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.120    U2/U6/Q_reg[4]_i_1_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.454 r  U2/U6/Q_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.454    U2/U6/Q_reg[8]_i_1_n_6
    SLICE_X58Y26         FDRE                                         r  U2/U6/Q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.503    14.844    U2/U6/clk_IBUF_BUFG
    SLICE_X58Y26         FDRE                                         r  U2/U6/Q_reg[9]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X58Y26         FDRE (Setup_fdre_C_D)        0.062    15.131    U2/U6/Q_reg[9]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                         -13.454    
  -------------------------------------------------------------------
                         slack                                  1.677    

Slack (MET) :             1.698ns  (required time - arrival time)
  Source:                 U2/U1/cont_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/U6/Q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.359ns  (logic 4.059ns (48.560%)  route 4.300ns (51.440%))
  Logic Levels:           13  (CARRY4=9 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.553     5.074    U2/U1/clk_IBUF_BUFG
    SLICE_X56Y26         FDRE                                         r  U2/U1/cont_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y26         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  U2/U1/cont_reg[1]/Q
                         net (fo=49, routed)          1.374     6.966    U2/U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X55Y23         LUT6 (Prop_lut6_I1_O)        0.124     7.090 r  U2/U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g2_b0/O
                         net (fo=1, routed)           0.805     7.895    U2/U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g2_b0_n_0
    SLICE_X54Y23         LUT6 (Prop_lut6_I1_O)        0.124     8.019 r  U2/U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/O
                         net (fo=2, routed)           0.560     8.579    U2/U6/spo[0]
    SLICE_X57Y23         LUT2 (Prop_lut2_I0_O)        0.124     8.703 r  U2/U6/soma2_carry_i_4/O
                         net (fo=1, routed)           0.000     8.703    U2/U4/S[0]
    SLICE_X57Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.235 r  U2/U4/soma2_carry/CO[3]
                         net (fo=1, routed)           0.000     9.235    U2/U4/soma2_carry_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.349 r  U2/U4/soma2_carry__0/CO[3]
                         net (fo=1, routed)           0.009     9.358    U2/U6/CO[0]
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.629 r  U2/U6/soma1_carry__0_i_5/CO[0]
                         net (fo=23, routed)          0.746    10.375    U2/U4/bbstub_spo[0]_0[0]
    SLICE_X59Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.923    11.298 r  U2/U4/soma1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.298    U2/U4/soma1_carry__0_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.412 r  U2/U4/soma1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.412    U2/U4/soma1_carry__1_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.526 r  U2/U4/soma1_carry__2/CO[3]
                         net (fo=7, routed)           0.797    12.323    U2/U4/soma1
    SLICE_X58Y24         LUT4 (Prop_lut4_I0_O)        0.124    12.447 r  U2/U4/Q[0]_i_4/O
                         net (fo=1, routed)           0.000    12.447    U2/U6/Q_reg[3]_0[0]
    SLICE_X58Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.997 r  U2/U6/Q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009    13.006    U2/U6/Q_reg[0]_i_1_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.120 r  U2/U6/Q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.120    U2/U6/Q_reg[4]_i_1_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.433 r  U2/U6/Q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    13.433    U2/U6/Q_reg[8]_i_1_n_4
    SLICE_X58Y26         FDRE                                         r  U2/U6/Q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.503    14.844    U2/U6/clk_IBUF_BUFG
    SLICE_X58Y26         FDRE                                         r  U2/U6/Q_reg[11]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X58Y26         FDRE (Setup_fdre_C_D)        0.062    15.131    U2/U6/Q_reg[11]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                         -13.433    
  -------------------------------------------------------------------
                         slack                                  1.698    

Slack (MET) :             1.772ns  (required time - arrival time)
  Source:                 U2/U1/cont_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/U6/Q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.285ns  (logic 3.985ns (48.100%)  route 4.300ns (51.900%))
  Logic Levels:           13  (CARRY4=9 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.553     5.074    U2/U1/clk_IBUF_BUFG
    SLICE_X56Y26         FDRE                                         r  U2/U1/cont_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y26         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  U2/U1/cont_reg[1]/Q
                         net (fo=49, routed)          1.374     6.966    U2/U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X55Y23         LUT6 (Prop_lut6_I1_O)        0.124     7.090 r  U2/U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g2_b0/O
                         net (fo=1, routed)           0.805     7.895    U2/U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g2_b0_n_0
    SLICE_X54Y23         LUT6 (Prop_lut6_I1_O)        0.124     8.019 r  U2/U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/O
                         net (fo=2, routed)           0.560     8.579    U2/U6/spo[0]
    SLICE_X57Y23         LUT2 (Prop_lut2_I0_O)        0.124     8.703 r  U2/U6/soma2_carry_i_4/O
                         net (fo=1, routed)           0.000     8.703    U2/U4/S[0]
    SLICE_X57Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.235 r  U2/U4/soma2_carry/CO[3]
                         net (fo=1, routed)           0.000     9.235    U2/U4/soma2_carry_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.349 r  U2/U4/soma2_carry__0/CO[3]
                         net (fo=1, routed)           0.009     9.358    U2/U6/CO[0]
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.629 r  U2/U6/soma1_carry__0_i_5/CO[0]
                         net (fo=23, routed)          0.746    10.375    U2/U4/bbstub_spo[0]_0[0]
    SLICE_X59Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.923    11.298 r  U2/U4/soma1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.298    U2/U4/soma1_carry__0_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.412 r  U2/U4/soma1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.412    U2/U4/soma1_carry__1_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.526 r  U2/U4/soma1_carry__2/CO[3]
                         net (fo=7, routed)           0.797    12.323    U2/U4/soma1
    SLICE_X58Y24         LUT4 (Prop_lut4_I0_O)        0.124    12.447 r  U2/U4/Q[0]_i_4/O
                         net (fo=1, routed)           0.000    12.447    U2/U6/Q_reg[3]_0[0]
    SLICE_X58Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.997 r  U2/U6/Q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009    13.006    U2/U6/Q_reg[0]_i_1_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.120 r  U2/U6/Q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.120    U2/U6/Q_reg[4]_i_1_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.359 r  U2/U6/Q_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    13.359    U2/U6/Q_reg[8]_i_1_n_5
    SLICE_X58Y26         FDRE                                         r  U2/U6/Q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.503    14.844    U2/U6/clk_IBUF_BUFG
    SLICE_X58Y26         FDRE                                         r  U2/U6/Q_reg[10]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X58Y26         FDRE (Setup_fdre_C_D)        0.062    15.131    U2/U6/Q_reg[10]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                         -13.359    
  -------------------------------------------------------------------
                         slack                                  1.772    

Slack (MET) :             1.788ns  (required time - arrival time)
  Source:                 U2/U1/cont_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/U6/Q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.269ns  (logic 3.969ns (48.000%)  route 4.300ns (52.000%))
  Logic Levels:           13  (CARRY4=9 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.553     5.074    U2/U1/clk_IBUF_BUFG
    SLICE_X56Y26         FDRE                                         r  U2/U1/cont_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y26         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  U2/U1/cont_reg[1]/Q
                         net (fo=49, routed)          1.374     6.966    U2/U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X55Y23         LUT6 (Prop_lut6_I1_O)        0.124     7.090 r  U2/U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g2_b0/O
                         net (fo=1, routed)           0.805     7.895    U2/U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g2_b0_n_0
    SLICE_X54Y23         LUT6 (Prop_lut6_I1_O)        0.124     8.019 r  U2/U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/O
                         net (fo=2, routed)           0.560     8.579    U2/U6/spo[0]
    SLICE_X57Y23         LUT2 (Prop_lut2_I0_O)        0.124     8.703 r  U2/U6/soma2_carry_i_4/O
                         net (fo=1, routed)           0.000     8.703    U2/U4/S[0]
    SLICE_X57Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.235 r  U2/U4/soma2_carry/CO[3]
                         net (fo=1, routed)           0.000     9.235    U2/U4/soma2_carry_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.349 r  U2/U4/soma2_carry__0/CO[3]
                         net (fo=1, routed)           0.009     9.358    U2/U6/CO[0]
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.629 r  U2/U6/soma1_carry__0_i_5/CO[0]
                         net (fo=23, routed)          0.746    10.375    U2/U4/bbstub_spo[0]_0[0]
    SLICE_X59Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.923    11.298 r  U2/U4/soma1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.298    U2/U4/soma1_carry__0_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.412 r  U2/U4/soma1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.412    U2/U4/soma1_carry__1_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.526 r  U2/U4/soma1_carry__2/CO[3]
                         net (fo=7, routed)           0.797    12.323    U2/U4/soma1
    SLICE_X58Y24         LUT4 (Prop_lut4_I0_O)        0.124    12.447 r  U2/U4/Q[0]_i_4/O
                         net (fo=1, routed)           0.000    12.447    U2/U6/Q_reg[3]_0[0]
    SLICE_X58Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.997 r  U2/U6/Q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009    13.006    U2/U6/Q_reg[0]_i_1_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.120 r  U2/U6/Q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.120    U2/U6/Q_reg[4]_i_1_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.343 r  U2/U6/Q_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    13.343    U2/U6/Q_reg[8]_i_1_n_7
    SLICE_X58Y26         FDRE                                         r  U2/U6/Q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.503    14.844    U2/U6/clk_IBUF_BUFG
    SLICE_X58Y26         FDRE                                         r  U2/U6/Q_reg[8]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X58Y26         FDRE (Setup_fdre_C_D)        0.062    15.131    U2/U6/Q_reg[8]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                         -13.343    
  -------------------------------------------------------------------
                         slack                                  1.788    

Slack (MET) :             1.789ns  (required time - arrival time)
  Source:                 U2/U1/cont_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/U6/Q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.266ns  (logic 3.966ns (47.981%)  route 4.300ns (52.019%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.553     5.074    U2/U1/clk_IBUF_BUFG
    SLICE_X56Y26         FDRE                                         r  U2/U1/cont_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y26         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  U2/U1/cont_reg[1]/Q
                         net (fo=49, routed)          1.374     6.966    U2/U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X55Y23         LUT6 (Prop_lut6_I1_O)        0.124     7.090 r  U2/U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g2_b0/O
                         net (fo=1, routed)           0.805     7.895    U2/U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g2_b0_n_0
    SLICE_X54Y23         LUT6 (Prop_lut6_I1_O)        0.124     8.019 r  U2/U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/O
                         net (fo=2, routed)           0.560     8.579    U2/U6/spo[0]
    SLICE_X57Y23         LUT2 (Prop_lut2_I0_O)        0.124     8.703 r  U2/U6/soma2_carry_i_4/O
                         net (fo=1, routed)           0.000     8.703    U2/U4/S[0]
    SLICE_X57Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.235 r  U2/U4/soma2_carry/CO[3]
                         net (fo=1, routed)           0.000     9.235    U2/U4/soma2_carry_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.349 r  U2/U4/soma2_carry__0/CO[3]
                         net (fo=1, routed)           0.009     9.358    U2/U6/CO[0]
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.629 r  U2/U6/soma1_carry__0_i_5/CO[0]
                         net (fo=23, routed)          0.746    10.375    U2/U4/bbstub_spo[0]_0[0]
    SLICE_X59Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.923    11.298 r  U2/U4/soma1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.298    U2/U4/soma1_carry__0_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.412 r  U2/U4/soma1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.412    U2/U4/soma1_carry__1_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.526 r  U2/U4/soma1_carry__2/CO[3]
                         net (fo=7, routed)           0.797    12.323    U2/U4/soma1
    SLICE_X58Y24         LUT4 (Prop_lut4_I0_O)        0.124    12.447 r  U2/U4/Q[0]_i_4/O
                         net (fo=1, routed)           0.000    12.447    U2/U6/Q_reg[3]_0[0]
    SLICE_X58Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.997 r  U2/U6/Q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009    13.006    U2/U6/Q_reg[0]_i_1_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.340 r  U2/U6/Q_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.340    U2/U6/Q_reg[4]_i_1_n_6
    SLICE_X58Y25         FDRE                                         r  U2/U6/Q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.501    14.842    U2/U6/clk_IBUF_BUFG
    SLICE_X58Y25         FDRE                                         r  U2/U6/Q_reg[5]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X58Y25         FDRE (Setup_fdre_C_D)        0.062    15.129    U2/U6/Q_reg[5]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                         -13.340    
  -------------------------------------------------------------------
                         slack                                  1.789    

Slack (MET) :             1.810ns  (required time - arrival time)
  Source:                 U2/U1/cont_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/U6/Q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.245ns  (logic 3.945ns (47.848%)  route 4.300ns (52.152%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.553     5.074    U2/U1/clk_IBUF_BUFG
    SLICE_X56Y26         FDRE                                         r  U2/U1/cont_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y26         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  U2/U1/cont_reg[1]/Q
                         net (fo=49, routed)          1.374     6.966    U2/U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X55Y23         LUT6 (Prop_lut6_I1_O)        0.124     7.090 r  U2/U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g2_b0/O
                         net (fo=1, routed)           0.805     7.895    U2/U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g2_b0_n_0
    SLICE_X54Y23         LUT6 (Prop_lut6_I1_O)        0.124     8.019 r  U2/U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/O
                         net (fo=2, routed)           0.560     8.579    U2/U6/spo[0]
    SLICE_X57Y23         LUT2 (Prop_lut2_I0_O)        0.124     8.703 r  U2/U6/soma2_carry_i_4/O
                         net (fo=1, routed)           0.000     8.703    U2/U4/S[0]
    SLICE_X57Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.235 r  U2/U4/soma2_carry/CO[3]
                         net (fo=1, routed)           0.000     9.235    U2/U4/soma2_carry_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.349 r  U2/U4/soma2_carry__0/CO[3]
                         net (fo=1, routed)           0.009     9.358    U2/U6/CO[0]
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.629 r  U2/U6/soma1_carry__0_i_5/CO[0]
                         net (fo=23, routed)          0.746    10.375    U2/U4/bbstub_spo[0]_0[0]
    SLICE_X59Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.923    11.298 r  U2/U4/soma1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.298    U2/U4/soma1_carry__0_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.412 r  U2/U4/soma1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.412    U2/U4/soma1_carry__1_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.526 r  U2/U4/soma1_carry__2/CO[3]
                         net (fo=7, routed)           0.797    12.323    U2/U4/soma1
    SLICE_X58Y24         LUT4 (Prop_lut4_I0_O)        0.124    12.447 r  U2/U4/Q[0]_i_4/O
                         net (fo=1, routed)           0.000    12.447    U2/U6/Q_reg[3]_0[0]
    SLICE_X58Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.997 r  U2/U6/Q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009    13.006    U2/U6/Q_reg[0]_i_1_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.319 r  U2/U6/Q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    13.319    U2/U6/Q_reg[4]_i_1_n_4
    SLICE_X58Y25         FDRE                                         r  U2/U6/Q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.501    14.842    U2/U6/clk_IBUF_BUFG
    SLICE_X58Y25         FDRE                                         r  U2/U6/Q_reg[7]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X58Y25         FDRE (Setup_fdre_C_D)        0.062    15.129    U2/U6/Q_reg[7]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                         -13.319    
  -------------------------------------------------------------------
                         slack                                  1.810    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 U3/cont_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/cont_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.355ns (72.708%)  route 0.133ns (27.292%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.564     1.447    U3/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  U3/cont_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  U3/cont_reg[27]/Q
                         net (fo=2, routed)           0.133     1.721    U3/cont[27]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  U3/cont_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.881    U3/cont_reg[28]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.935 r  U3/cont_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.935    U3/data0[29]
    SLICE_X36Y50         FDRE                                         r  U3/cont_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.830     1.958    U3/clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  U3/cont_reg[29]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    U3/cont_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 U3/cont_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/cont_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.366ns (73.309%)  route 0.133ns (26.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.564     1.447    U3/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  U3/cont_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  U3/cont_reg[27]/Q
                         net (fo=2, routed)           0.133     1.721    U3/cont[27]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  U3/cont_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.881    U3/cont_reg[28]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.946 r  U3/cont_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.946    U3/data0[31]
    SLICE_X36Y50         FDRE                                         r  U3/cont_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.830     1.958    U3/clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  U3/cont_reg[31]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    U3/cont_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 U3/cont_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/cont_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.564     1.447    U3/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  U3/cont_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  U3/cont_reg[27]/Q
                         net (fo=2, routed)           0.133     1.721    U3/cont[27]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  U3/cont_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.881    U3/cont_reg[28]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.971 r  U3/cont_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.971    U3/data0[30]
    SLICE_X36Y50         FDRE                                         r  U3/cont_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.830     1.958    U3/clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  U3/cont_reg[30]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    U3/cont_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 U1/FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/FSM_onehot_current_state_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.186ns (71.276%)  route 0.075ns (28.724%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.553     1.436    U1/clk_IBUF_BUFG
    SLICE_X48Y25         FDCE                                         r  U1/FSM_onehot_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y25         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  U1/FSM_onehot_current_state_reg[2]/Q
                         net (fo=4, routed)           0.075     1.652    U1/FSM_onehot_current_state_reg_n_0_[2]
    SLICE_X49Y25         LUT4 (Prop_lut4_I2_O)        0.045     1.697 r  U1//FSM_onehot_current_state[4]_i_1/O
                         net (fo=1, routed)           0.000     1.697    U1//FSM_onehot_current_state[4]_i_1_n_0
    SLICE_X49Y25         FDCE                                         r  U1/FSM_onehot_current_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.820     1.947    U1/clk_IBUF_BUFG
    SLICE_X49Y25         FDCE                                         r  U1/FSM_onehot_current_state_reg[4]/C
                         clock pessimism             -0.498     1.449    
    SLICE_X49Y25         FDCE (Hold_fdce_C_D)         0.092     1.541    U1/FSM_onehot_current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 U1/FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/FSM_onehot_current_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (71.004%)  route 0.076ns (28.996%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.553     1.436    U1/clk_IBUF_BUFG
    SLICE_X48Y25         FDCE                                         r  U1/FSM_onehot_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y25         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  U1/FSM_onehot_current_state_reg[2]/Q
                         net (fo=4, routed)           0.076     1.653    U1/FSM_onehot_current_state_reg_n_0_[2]
    SLICE_X49Y25         LUT4 (Prop_lut4_I2_O)        0.045     1.698 r  U1//FSM_onehot_current_state[3]_i_1/O
                         net (fo=1, routed)           0.000     1.698    U1//FSM_onehot_current_state[3]_i_1_n_0
    SLICE_X49Y25         FDCE                                         r  U1/FSM_onehot_current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.820     1.947    U1/clk_IBUF_BUFG
    SLICE_X49Y25         FDCE                                         r  U1/FSM_onehot_current_state_reg[3]/C
                         clock pessimism             -0.498     1.449    
    SLICE_X49Y25         FDCE (Hold_fdce_C_D)         0.091     1.540    U1/FSM_onehot_current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 U2/U6/Q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/U8/S_reg[11]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.014%)  route 0.125ns (46.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.582     1.465    U2/U6/clk_IBUF_BUFG
    SLICE_X58Y26         FDRE                                         r  U2/U6/Q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  U2/U6/Q_reg[11]/Q
                         net (fo=3, routed)           0.125     1.731    U2/U8/D[11]
    SLICE_X59Y27         FDRE                                         r  U2/U8/S_reg[11]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.851     1.978    U2/U8/clk_IBUF_BUFG
    SLICE_X59Y27         FDRE                                         r  U2/U8/S_reg[11]_lopt_replica/C
                         clock pessimism             -0.498     1.480    
    SLICE_X59Y27         FDRE (Hold_fdre_C_D)         0.066     1.546    U2/U8/S_reg[11]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 U2/U6/Q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/U8/S_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.479%)  route 0.133ns (48.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.582     1.465    U2/U6/clk_IBUF_BUFG
    SLICE_X58Y26         FDRE                                         r  U2/U6/Q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  U2/U6/Q_reg[9]/Q
                         net (fo=3, routed)           0.133     1.739    U2/U8/D[9]
    SLICE_X59Y26         FDRE                                         r  U2/U8/S_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.849     1.976    U2/U8/clk_IBUF_BUFG
    SLICE_X59Y26         FDRE                                         r  U2/U8/S_reg[9]/C
                         clock pessimism             -0.498     1.478    
    SLICE_X59Y26         FDRE (Hold_fdre_C_D)         0.072     1.550    U2/U8/S_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 U1/FSM_onehot_current_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/FSM_onehot_current_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.763%)  route 0.120ns (39.237%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.553     1.436    U1/clk_IBUF_BUFG
    SLICE_X49Y25         FDCE                                         r  U1/FSM_onehot_current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y25         FDCE (Prop_fdce_C_Q)         0.141     1.577 f  U1/FSM_onehot_current_state_reg[3]/Q
                         net (fo=27, routed)          0.120     1.697    U1/out[1]
    SLICE_X48Y25         LUT5 (Prop_lut5_I2_O)        0.045     1.742 r  U1/FSM_onehot_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.742    U1/FSM_onehot_current_state[0]_i_1_n_0
    SLICE_X48Y25         FDPE                                         r  U1/FSM_onehot_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.820     1.947    U1/clk_IBUF_BUFG
    SLICE_X48Y25         FDPE                                         r  U1/FSM_onehot_current_state_reg[0]/C
                         clock pessimism             -0.498     1.449    
    SLICE_X48Y25         FDPE (Hold_fdpe_C_D)         0.091     1.540    U1/FSM_onehot_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 U2/U6/Q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/U8/S_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.348%)  route 0.177ns (55.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.584     1.467    U2/U6/clk_IBUF_BUFG
    SLICE_X58Y27         FDRE                                         r  U2/U6/Q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y27         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  U2/U6/Q_reg[14]/Q
                         net (fo=3, routed)           0.177     1.785    U2/U8/D[14]
    SLICE_X61Y27         FDRE                                         r  U2/U8/S_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.851     1.978    U2/U8/clk_IBUF_BUFG
    SLICE_X61Y27         FDRE                                         r  U2/U8/S_reg[14]/C
                         clock pessimism             -0.498     1.480    
    SLICE_X61Y27         FDRE (Hold_fdre_C_D)         0.070     1.550    U2/U8/S_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 U2/U6/Q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/U8/S_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.039%)  route 0.179ns (55.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.584     1.467    U2/U6/clk_IBUF_BUFG
    SLICE_X58Y27         FDRE                                         r  U2/U6/Q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y27         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  U2/U6/Q_reg[15]/Q
                         net (fo=3, routed)           0.179     1.787    U2/U8/D[15]
    SLICE_X61Y27         FDRE                                         r  U2/U8/S_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.851     1.978    U2/U8/clk_IBUF_BUFG
    SLICE_X61Y27         FDRE                                         r  U2/U8/S_reg[15]/C
                         clock pessimism             -0.498     1.480    
    SLICE_X61Y27         FDRE (Hold_fdre_C_D)         0.072     1.552    U2/U8/S_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.235    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X48Y25   U1/FSM_onehot_current_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y25   U1/FSM_onehot_current_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y25   U1/FSM_onehot_current_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X49Y25   U1/FSM_onehot_current_state_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X49Y25   U1/FSM_onehot_current_state_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y24   U2/U6/Q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y26   U2/U6/Q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y26   U2/U6/Q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y27   U2/U6/Q_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   U3/cont_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   U3/cont_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   U3/cont_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   U3/cont_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   U3/cont_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   U3/cont_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   U3/cont_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   U3/cont_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   U3/cont_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   U3/cont_reg[20]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X48Y25   U1/FSM_onehot_current_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y25   U1/FSM_onehot_current_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y25   U1/FSM_onehot_current_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y25   U1/FSM_onehot_current_state_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y25   U1/FSM_onehot_current_state_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y24   U2/U6/Q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y24   U2/U6/Q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y26   U2/U6/Q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y26   U2/U6/Q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y27   U2/U6/Q_reg[12]/C



