// Seed: 4154369548
module module_0 (
    input wand id_0,
    output uwire id_1,
    output supply0 id_2,
    input tri1 id_3,
    output tri id_4,
    input wor id_5,
    output tri1 id_6,
    output supply1 id_7,
    input supply0 id_8,
    output wire id_9,
    input tri0 id_10
    , id_26,
    output tri id_11,
    input wand id_12,
    input tri0 id_13,
    input uwire id_14,
    output tri0 id_15,
    input wor id_16,
    input tri0 id_17,
    output tri1 id_18,
    input uwire id_19,
    input supply1 id_20,
    input tri1 id_21,
    input tri1 id_22,
    input tri id_23,
    output supply0 id_24
);
  assign id_24 = id_8;
endmodule
module module_1 (
    output tri id_0,
    input supply0 id_1,
    output wand id_2
);
  wire id_4, id_5;
  wire id_6;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_2,
      id_1,
      id_0,
      id_1,
      id_2,
      id_0,
      id_1,
      id_0,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_2,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_2
  );
  assign modCall_1.id_20 = 0;
  wire id_7;
  wire id_8;
  assign id_5 = id_1;
  logic id_9;
  tri1  id_10 = -1;
  parameter id_11 = 1;
  wire id_12;
  wire id_13, id_14, id_15, id_16;
  assign id_4 = id_11;
endmodule
