/* ---------------------------------------------------------------------------- */
/*                  Atmel Microcontroller Software Support                      */
/*                       SAM Software Package License                           */
/* ---------------------------------------------------------------------------- */
/* Copyright (c) 2015, Atmel Corporation                                        */
/*                                                                              */
/* All rights reserved.                                                         */
/*                                                                              */
/* Redistribution and use in source and binary forms, with or without           */
/* modification, are permitted provided that the following condition is met:    */
/*                                                                              */
/* - Redistributions of source code must retain the above copyright notice,     */
/* this list of conditions and the disclaimer below.                            */
/*                                                                              */
/* Atmel's name may not be used to endorse or promote products derived from     */
/* this software without specific prior written permission.                     */
/*                                                                              */
/* DISCLAIMER:  THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR   */
/* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF */
/* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE   */
/* DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,      */
/* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT */
/* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,  */
/* OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF    */
/* LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING         */
/* NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, */
/* EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                           */
/* ---------------------------------------------------------------------------- */

#ifndef _SAMA5D2_TWIHS0_INSTANCE_
#define _SAMA5D2_TWIHS0_INSTANCE_

/* ========== Register definition for TWIHS0 peripheral ========== */
#if (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))
  #define REG_TWIHS0_CR                     (0xF8028000U) /**< \brief (TWIHS0) Control Register */
  #define REG_TWIHS0_MMR                    (0xF8028004U) /**< \brief (TWIHS0) Master Mode Register */
  #define REG_TWIHS0_SMR                    (0xF8028008U) /**< \brief (TWIHS0) Slave Mode Register */
  #define REG_TWIHS0_IADR                   (0xF802800CU) /**< \brief (TWIHS0) Internal Address Register */
  #define REG_TWIHS0_CWGR                   (0xF8028010U) /**< \brief (TWIHS0) Clock Waveform Generator Register */
  #define REG_TWIHS0_SR                     (0xF8028020U) /**< \brief (TWIHS0) Status Register */
  #define REG_TWIHS0_IER                    (0xF8028024U) /**< \brief (TWIHS0) Interrupt Enable Register */
  #define REG_TWIHS0_IDR                    (0xF8028028U) /**< \brief (TWIHS0) Interrupt Disable Register */
  #define REG_TWIHS0_IMR                    (0xF802802CU) /**< \brief (TWIHS0) Interrupt Mask Register */
  #define REG_TWIHS0_RHR                    (0xF8028030U) /**< \brief (TWIHS0) Receive Holding Register */
  #define REG_TWIHS0_THR                    (0xF8028034U) /**< \brief (TWIHS0) Transmit Holding Register */
  #define REG_TWIHS0_SMBTR                  (0xF8028038U) /**< \brief (TWIHS0) SMBus Timing Register */
  #define REG_TWIHS0_ACR                    (0xF8028040U) /**< \brief (TWIHS0) Alternative Command Register */
  #define REG_TWIHS0_FILTR                  (0xF8028044U) /**< \brief (TWIHS0) Filter Register */
  #define REG_TWIHS0_SWMR                   (0xF802804CU) /**< \brief (TWIHS0) SleepWalking Matching Register */
  #define REG_TWIHS0_FMR                    (0xF8028050U) /**< \brief (TWIHS0) FIFO Mode Register */
  #define REG_TWIHS0_FLR                    (0xF8028054U) /**< \brief (TWIHS0) FIFO Level Register */
  #define REG_TWIHS0_FSR                    (0xF8028060U) /**< \brief (TWIHS0) FIFO Status Register */
  #define REG_TWIHS0_FIER                   (0xF8028064U) /**< \brief (TWIHS0) FIFO Interrupt Enable Register */
  #define REG_TWIHS0_FIDR                   (0xF8028068U) /**< \brief (TWIHS0) FIFO Interrupt Disable Register */
  #define REG_TWIHS0_FIMR                   (0xF802806CU) /**< \brief (TWIHS0) FIFO Interrupt Mask Register */
  #define REG_TWIHS0_DR                     (0xF80280D0U) /**< \brief (TWIHS0) Debug Register */
  #define REG_TWIHS0_WPMR                   (0xF80280E4U) /**< \brief (TWIHS0) Write Protection Mode Register */
  #define REG_TWIHS0_WPSR                   (0xF80280E8U) /**< \brief (TWIHS0) Write Protection Status Register */
  #define REG_TWIHS0_VER                    (0xF80280FCU) /**< \brief (TWIHS0) Version Register */
#else
  #define REG_TWIHS0_CR    (*(__O  uint32_t*)0xF8028000U) /**< \brief (TWIHS0) Control Register */
  #define REG_TWIHS0_MMR   (*(__IO uint32_t*)0xF8028004U) /**< \brief (TWIHS0) Master Mode Register */
  #define REG_TWIHS0_SMR   (*(__IO uint32_t*)0xF8028008U) /**< \brief (TWIHS0) Slave Mode Register */
  #define REG_TWIHS0_IADR  (*(__IO uint32_t*)0xF802800CU) /**< \brief (TWIHS0) Internal Address Register */
  #define REG_TWIHS0_CWGR  (*(__IO uint32_t*)0xF8028010U) /**< \brief (TWIHS0) Clock Waveform Generator Register */
  #define REG_TWIHS0_SR    (*(__I  uint32_t*)0xF8028020U) /**< \brief (TWIHS0) Status Register */
  #define REG_TWIHS0_IER   (*(__O  uint32_t*)0xF8028024U) /**< \brief (TWIHS0) Interrupt Enable Register */
  #define REG_TWIHS0_IDR   (*(__O  uint32_t*)0xF8028028U) /**< \brief (TWIHS0) Interrupt Disable Register */
  #define REG_TWIHS0_IMR   (*(__I  uint32_t*)0xF802802CU) /**< \brief (TWIHS0) Interrupt Mask Register */
  #define REG_TWIHS0_RHR   (*(__I  uint32_t*)0xF8028030U) /**< \brief (TWIHS0) Receive Holding Register */
  #define REG_TWIHS0_THR   (*(__O  uint32_t*)0xF8028034U) /**< \brief (TWIHS0) Transmit Holding Register */
  #define REG_TWIHS0_SMBTR (*(__IO uint32_t*)0xF8028038U) /**< \brief (TWIHS0) SMBus Timing Register */
  #define REG_TWIHS0_ACR   (*(__IO uint32_t*)0xF8028040U) /**< \brief (TWIHS0) Alternative Command Register */
  #define REG_TWIHS0_FILTR (*(__IO uint32_t*)0xF8028044U) /**< \brief (TWIHS0) Filter Register */
  #define REG_TWIHS0_SWMR  (*(__IO uint32_t*)0xF802804CU) /**< \brief (TWIHS0) SleepWalking Matching Register */
  #define REG_TWIHS0_FMR   (*(__IO uint32_t*)0xF8028050U) /**< \brief (TWIHS0) FIFO Mode Register */
  #define REG_TWIHS0_FLR   (*(__I  uint32_t*)0xF8028054U) /**< \brief (TWIHS0) FIFO Level Register */
  #define REG_TWIHS0_FSR   (*(__I  uint32_t*)0xF8028060U) /**< \brief (TWIHS0) FIFO Status Register */
  #define REG_TWIHS0_FIER  (*(__O  uint32_t*)0xF8028064U) /**< \brief (TWIHS0) FIFO Interrupt Enable Register */
  #define REG_TWIHS0_FIDR  (*(__O  uint32_t*)0xF8028068U) /**< \brief (TWIHS0) FIFO Interrupt Disable Register */
  #define REG_TWIHS0_FIMR  (*(__I  uint32_t*)0xF802806CU) /**< \brief (TWIHS0) FIFO Interrupt Mask Register */
  #define REG_TWIHS0_DR    (*(__I  uint32_t*)0xF80280D0U) /**< \brief (TWIHS0) Debug Register */
  #define REG_TWIHS0_WPMR  (*(__IO uint32_t*)0xF80280E4U) /**< \brief (TWIHS0) Write Protection Mode Register */
  #define REG_TWIHS0_WPSR  (*(__I  uint32_t*)0xF80280E8U) /**< \brief (TWIHS0) Write Protection Status Register */
  #define REG_TWIHS0_VER   (*(__I  uint32_t*)0xF80280FCU) /**< \brief (TWIHS0) Version Register */
#endif /* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */

#endif /* _SAMA5D2_TWIHS0_INSTANCE_ */
