# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab03.srcs/sources_1/new/conditional.vhd" \
"../../../../Lab03.srcs/sources_1/new/converter_xs3_bcd_TB.vhd" \

# Do not sort compile order
nosort
