begin block
  name TEHB_1_1_32_32_I60_J34_R5_C1_placedRouted
  pblocks 1
  clocks 1
  inputs 36
  outputs 34

  begin pblock
    name pblock_1 
    grid_ranges SLICE_X48Y175:SLICE_X48Y179
  end pblock
  begin clock
    name clk 
    period 2.500
  end clock

  begin input
    name clk
    netname clk
    numprims 33
    type input clock local
    maxdelay 0.000
    begin connections
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/data_reg_reg[0]/C SLICE_X48Y177 SLICE_X48Y177/CLK2
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/data_reg_reg[10]/C SLICE_X48Y175 SLICE_X48Y175/CLK1
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/data_reg_reg[11]/C SLICE_X48Y175 SLICE_X48Y175/CLK1
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/data_reg_reg[12]/C SLICE_X48Y175 SLICE_X48Y175/CLK2
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/data_reg_reg[13]/C SLICE_X48Y175 SLICE_X48Y175/CLK2
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/data_reg_reg[14]/C SLICE_X48Y175 SLICE_X48Y175/CLK2
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/data_reg_reg[15]/C SLICE_X48Y175 SLICE_X48Y175/CLK2
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/data_reg_reg[16]/C SLICE_X48Y177 SLICE_X48Y177/CLK2
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/data_reg_reg[17]/C SLICE_X48Y179 SLICE_X48Y179/CLK1
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/data_reg_reg[18]/C SLICE_X48Y179 SLICE_X48Y179/CLK1
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/data_reg_reg[19]/C SLICE_X48Y178 SLICE_X48Y178/CLK2
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/data_reg_reg[1]/C SLICE_X48Y179 SLICE_X48Y179/CLK1
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/data_reg_reg[20]/C SLICE_X48Y179 SLICE_X48Y179/CLK1
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/data_reg_reg[21]/C SLICE_X48Y179 SLICE_X48Y179/CLK1
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/data_reg_reg[22]/C SLICE_X48Y177 SLICE_X48Y177/CLK1
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/data_reg_reg[23]/C SLICE_X48Y177 SLICE_X48Y177/CLK1
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/data_reg_reg[24]/C SLICE_X48Y177 SLICE_X48Y177/CLK1
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/data_reg_reg[25]/C SLICE_X48Y179 SLICE_X48Y179/CLK2
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/data_reg_reg[26]/C SLICE_X48Y179 SLICE_X48Y179/CLK2
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/data_reg_reg[27]/C SLICE_X48Y179 SLICE_X48Y179/CLK1
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/data_reg_reg[28]/C SLICE_X48Y177 SLICE_X48Y177/CLK1
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/data_reg_reg[29]/C SLICE_X48Y177 SLICE_X48Y177/CLK1
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/data_reg_reg[2]/C SLICE_X48Y177 SLICE_X48Y177/CLK1
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/data_reg_reg[30]/C SLICE_X48Y179 SLICE_X48Y179/CLK1
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/data_reg_reg[31]/C SLICE_X48Y179 SLICE_X48Y179/CLK1
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/data_reg_reg[3]/C SLICE_X48Y175 SLICE_X48Y175/CLK1
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/data_reg_reg[4]/C SLICE_X48Y177 SLICE_X48Y177/CLK2
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/data_reg_reg[5]/C SLICE_X48Y175 SLICE_X48Y175/CLK1
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/data_reg_reg[6]/C SLICE_X48Y177 SLICE_X48Y177/CLK2
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/data_reg_reg[7]/C SLICE_X48Y175 SLICE_X48Y175/CLK1
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/data_reg_reg[8]/C SLICE_X48Y175 SLICE_X48Y175/CLK1
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/data_reg_reg[9]/C SLICE_X48Y175 SLICE_X48Y175/CLK2
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/full_reg_reg/C SLICE_X48Y178 SLICE_X48Y178/CLK1
    end connections
  end input
  begin input
    name dataInArray_0[0]
    netname dataInArray_0_net[0]
    numprims 0
    type input signal
    maxdelay 0.120
    begin connections
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/data_reg_reg[0]/D SLICE_X48Y177 SLICE_X48Y177/EX
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/dataOutArray[0][0]_INST_0/I1 SLICE_X48Y177 SLICE_X48Y177/D5
    end connections
  end input
  begin input
    name dataInArray_0[10]
    netname dataInArray_0_net[10]
    numprims 0
    type input signal
    maxdelay 0.227
    begin connections
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/data_reg_reg[10]/D SLICE_X48Y175 SLICE_X48Y175/AX
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/dataOutArray[0][10]_INST_0/I1 SLICE_X48Y175 SLICE_X48Y175/H1
    end connections
  end input
  begin input
    name dataInArray_0[11]
    netname dataInArray_0_net[11]
    numprims 0
    type input signal
    maxdelay 0.121
    begin connections
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/data_reg_reg[11]/D SLICE_X48Y175 SLICE_X48Y175/A_I
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/dataOutArray[0][11]_INST_0/I1 SLICE_X48Y175 SLICE_X48Y175/H5
    end connections
  end input
  begin input
    name dataInArray_0[12]
    netname dataInArray_0_net[12]
    numprims 0
    type input signal
    maxdelay 0.136
    begin connections
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/data_reg_reg[12]/D SLICE_X48Y175 SLICE_X48Y175/EX
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/dataOutArray[0][12]_INST_0/I1 SLICE_X48Y175 SLICE_X48Y175/D4
    end connections
  end input
  begin input
    name dataInArray_0[13]
    netname dataInArray_0_net[13]
    numprims 0
    type input signal
    maxdelay 0.249
    begin connections
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/data_reg_reg[13]/D SLICE_X48Y175 SLICE_X48Y175/E_I
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/dataOutArray[0][13]_INST_0/I1 SLICE_X48Y175 SLICE_X48Y175/D1
    end connections
  end input
  begin input
    name dataInArray_0[14]
    netname dataInArray_0_net[14]
    numprims 0
    type input signal
    maxdelay 0.150
    begin connections
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/data_reg_reg[14]/D SLICE_X48Y175 SLICE_X48Y175/FX
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/dataOutArray[0][14]_INST_0/I1 SLICE_X48Y175 SLICE_X48Y175/C3
    end connections
  end input
  begin input
    name dataInArray_0[15]
    netname dataInArray_0_net[15]
    numprims 0
    type input signal
    maxdelay 0.254
    begin connections
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/data_reg_reg[15]/D SLICE_X48Y175 SLICE_X48Y175/F_I
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/dataOutArray[0][15]_INST_0/I1 SLICE_X48Y175 SLICE_X48Y175/C1
    end connections
  end input
  begin input
    name dataInArray_0[16]
    netname dataInArray_0_net[16]
    numprims 0
    type input signal
    maxdelay 0.221
    begin connections
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/data_reg_reg[16]/D SLICE_X48Y177 SLICE_X48Y177/E_I
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/dataOutArray[0][16]_INST_0/I1 SLICE_X48Y177 SLICE_X48Y177/C1
    end connections
  end input
  begin input
    name dataInArray_0[17]
    netname dataInArray_0_net[17]
    numprims 0
    type input signal
    maxdelay 0.137
    begin connections
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/data_reg_reg[17]/D SLICE_X48Y179 SLICE_X48Y179/AX
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/dataOutArray[0][17]_INST_0/I1 SLICE_X48Y179 SLICE_X48Y179/H4
    end connections
  end input
  begin input
    name dataInArray_0[18]
    netname dataInArray_0_net[18]
    numprims 0
    type input signal
    maxdelay 0.253
    begin connections
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/data_reg_reg[18]/D SLICE_X48Y179 SLICE_X48Y179/A_I
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/dataOutArray[0][18]_INST_0/I1 SLICE_X48Y179 SLICE_X48Y179/H1
    end connections
  end input
  begin input
    name dataInArray_0[19]
    netname dataInArray_0_net[19]
    numprims 0
    type input signal
    maxdelay 0.126
    begin connections
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/data_reg_reg[19]/D SLICE_X48Y178 SLICE_X48Y178/EX
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/dataOutArray[0][19]_INST_0/I1 SLICE_X48Y178 SLICE_X48Y178/C5
    end connections
  end input
  begin input
    name dataInArray_0[1]
    netname dataInArray_0_net[1]
    numprims 0
    type input signal
    maxdelay 0.226
    begin connections
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/data_reg_reg[1]/D SLICE_X48Y179 SLICE_X48Y179/BX
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/dataOutArray[0][1]_INST_0/I1 SLICE_X48Y179 SLICE_X48Y179/G1
    end connections
  end input
  begin input
    name dataInArray_0[20]
    netname dataInArray_0_net[20]
    numprims 0
    type input signal
    maxdelay 0.124
    begin connections
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/data_reg_reg[20]/D SLICE_X48Y179 SLICE_X48Y179/B_I
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/dataOutArray[0][20]_INST_0/I1 SLICE_X48Y179 SLICE_X48Y179/G5
    end connections
  end input
  begin input
    name dataInArray_0[21]
    netname dataInArray_0_net[21]
    numprims 0
    type input signal
    maxdelay 0.136
    begin connections
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/data_reg_reg[21]/D SLICE_X48Y179 SLICE_X48Y179/CX
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/dataOutArray[0][21]_INST_0/I1 SLICE_X48Y179 SLICE_X48Y179/F4
    end connections
  end input
  begin input
    name dataInArray_0[22]
    netname dataInArray_0_net[22]
    numprims 0
    type input signal
    maxdelay 0.188
    begin connections
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/data_reg_reg[22]/D SLICE_X48Y177 SLICE_X48Y177/AX
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/dataOutArray[0][22]_INST_0/I1 SLICE_X48Y177 SLICE_X48Y177/H2
    end connections
  end input
  begin input
    name dataInArray_0[23]
    netname dataInArray_0_net[23]
    numprims 0
    type input signal
    maxdelay 0.186
    begin connections
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/data_reg_reg[23]/D SLICE_X48Y177 SLICE_X48Y177/A_I
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/dataOutArray[0][23]_INST_0/I1 SLICE_X48Y177 SLICE_X48Y177/G2
    end connections
  end input
  begin input
    name dataInArray_0[24]
    netname dataInArray_0_net[24]
    numprims 0
    type input signal
    maxdelay 0.253
    begin connections
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/data_reg_reg[24]/D SLICE_X48Y177 SLICE_X48Y177/BX
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/dataOutArray[0][24]_INST_0/I1 SLICE_X48Y177 SLICE_X48Y177/H1
    end connections
  end input
  begin input
    name dataInArray_0[25]
    netname dataInArray_0_net[25]
    numprims 0
    type input signal
    maxdelay 0.221
    begin connections
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/data_reg_reg[25]/D SLICE_X48Y179 SLICE_X48Y179/EX
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/dataOutArray[0][25]_INST_0/I1 SLICE_X48Y179 SLICE_X48Y179/D1
    end connections
  end input
  begin input
    name dataInArray_0[26]
    netname dataInArray_0_net[26]
    numprims 0
    type input signal
    maxdelay 0.120
    begin connections
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/data_reg_reg[26]/D SLICE_X48Y179 SLICE_X48Y179/E_I
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/dataOutArray[0][26]_INST_0/I1 SLICE_X48Y179 SLICE_X48Y179/D5
    end connections
  end input
  begin input
    name dataInArray_0[27]
    netname dataInArray_0_net[27]
    numprims 0
    type input signal
    maxdelay 0.238
    begin connections
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/data_reg_reg[27]/D SLICE_X48Y179 SLICE_X48Y179/C_I
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/dataOutArray[0][27]_INST_0/I1 SLICE_X48Y179 SLICE_X48Y179/F2
    end connections
  end input
  begin input
    name dataInArray_0[28]
    netname dataInArray_0_net[28]
    numprims 0
    type input signal
    maxdelay 0.187
    begin connections
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/data_reg_reg[28]/D SLICE_X48Y177 SLICE_X48Y177/B_I
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/dataOutArray[0][28]_INST_0/I1 SLICE_X48Y177 SLICE_X48Y177/F2
    end connections
  end input
  begin input
    name dataInArray_0[29]
    netname dataInArray_0_net[29]
    numprims 0
    type input signal
    maxdelay 0.269
    begin connections
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/data_reg_reg[29]/D SLICE_X48Y177 SLICE_X48Y177/CX
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/dataOutArray[0][29]_INST_0/I1 SLICE_X48Y177 SLICE_X48Y177/F1
    end connections
  end input
  begin input
    name dataInArray_0[2]
    netname dataInArray_0_net[2]
    numprims 0
    type input signal
    maxdelay 0.187
    begin connections
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/data_reg_reg[2]/D SLICE_X48Y177 SLICE_X48Y177/C_I
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/dataOutArray[0][2]_INST_0/I1 SLICE_X48Y177 SLICE_X48Y177/G3
    end connections
  end input
  begin input
    name dataInArray_0[30]
    netname dataInArray_0_net[30]
    numprims 0
    type input signal
    maxdelay 0.152
    begin connections
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/data_reg_reg[30]/D SLICE_X48Y179 SLICE_X48Y179/DX
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/dataOutArray[0][30]_INST_0/I1 SLICE_X48Y179 SLICE_X48Y179/E3
    end connections
  end input
  begin input
    name dataInArray_0[31]
    netname dataInArray_0_net[31]
    numprims 0
    type input signal
    maxdelay 0.227
    begin connections
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/data_reg_reg[31]/D SLICE_X48Y179 SLICE_X48Y179/D_I
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/dataOutArray[0][31]_INST_0/I1 SLICE_X48Y179 SLICE_X48Y179/E2
    end connections
  end input
  begin input
    name dataInArray_0[3]
    netname dataInArray_0_net[3]
    numprims 0
    type input signal
    maxdelay 0.151
    begin connections
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/data_reg_reg[3]/D SLICE_X48Y175 SLICE_X48Y175/BX
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/dataOutArray[0][3]_INST_0/I1 SLICE_X48Y175 SLICE_X48Y175/G3
    end connections
  end input
  begin input
    name dataInArray_0[4]
    netname dataInArray_0_net[4]
    numprims 0
    type input signal
    maxdelay 0.221
    begin connections
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/data_reg_reg[4]/D SLICE_X48Y177 SLICE_X48Y177/FX
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/dataOutArray[0][4]_INST_0/I1 SLICE_X48Y177 SLICE_X48Y177/D1
    end connections
  end input
  begin input
    name dataInArray_0[5]
    netname dataInArray_0_net[5]
    numprims 0
    type input signal
    maxdelay 0.256
    begin connections
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/data_reg_reg[5]/D SLICE_X48Y175 SLICE_X48Y175/B_I
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/dataOutArray[0][5]_INST_0/I1 SLICE_X48Y175 SLICE_X48Y175/G1
    end connections
  end input
  begin input
    name dataInArray_0[6]
    netname dataInArray_0_net[6]
    numprims 0
    type input signal
    maxdelay 0.126
    begin connections
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/data_reg_reg[6]/D SLICE_X48Y177 SLICE_X48Y177/F_I
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/dataOutArray[0][6]_INST_0/I1 SLICE_X48Y177 SLICE_X48Y177/C5
    end connections
  end input
  begin input
    name dataInArray_0[7]
    netname dataInArray_0_net[7]
    numprims 0
    type input signal
    maxdelay 0.187
    begin connections
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/data_reg_reg[7]/D SLICE_X48Y175 SLICE_X48Y175/CX
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/dataOutArray[0][7]_INST_0/I1 SLICE_X48Y175 SLICE_X48Y175/F2
    end connections
  end input
  begin input
    name dataInArray_0[8]
    netname dataInArray_0_net[8]
    numprims 0
    type input signal
    maxdelay 0.183
    begin connections
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/data_reg_reg[8]/D SLICE_X48Y175 SLICE_X48Y175/C_I
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/dataOutArray[0][8]_INST_0/I1 SLICE_X48Y175 SLICE_X48Y175/F4
    end connections
  end input
  begin input
    name dataInArray_0[9]
    netname dataInArray_0_net[9]
    numprims 0
    type input signal
    maxdelay 0.196
    begin connections
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/data_reg_reg[9]/D SLICE_X48Y175 SLICE_X48Y175/GX
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/dataOutArray[0][9]_INST_0/I1 SLICE_X48Y175 SLICE_X48Y175/B3
    end connections
  end input
  begin input
    name nReadyArray_0
    netname nReadyArray_0_net
    numprims 0
    type input signal
    maxdelay 0.618
    begin connections
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/data_reg[31]_i_1/I0 SLICE_X48Y178 SLICE_X48Y178/H3
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/full_reg_i_1/I2 SLICE_X48Y178 SLICE_X48Y178/D4
    end connections
  end input
  begin input
    name pValidArray_0
    netname pValidArray_0_net
    numprims 0
    type input signal
    maxdelay 0.548
    begin connections
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/validArray[0]_INST_0/I0 SLICE_X48Y178 SLICE_X48Y178/C2
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/data_reg[31]_i_1/I1 SLICE_X48Y178 SLICE_X48Y178/H5
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/full_reg_i_1/I1 SLICE_X48Y178 SLICE_X48Y178/D5
    end connections
  end input
  begin input
    name rst
    netname rst
    numprims 33
    type input signal
    maxdelay 0.000
    begin connections
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/data_reg_reg[0]/CLR SLICE_X48Y177 SLICE_X48Y177/SRST2
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/data_reg_reg[10]/CLR SLICE_X48Y175 SLICE_X48Y175/SRST1
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/data_reg_reg[11]/CLR SLICE_X48Y175 SLICE_X48Y175/SRST1
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/data_reg_reg[12]/CLR SLICE_X48Y175 SLICE_X48Y175/SRST2
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/data_reg_reg[13]/CLR SLICE_X48Y175 SLICE_X48Y175/SRST2
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/data_reg_reg[14]/CLR SLICE_X48Y175 SLICE_X48Y175/SRST2
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/data_reg_reg[15]/CLR SLICE_X48Y175 SLICE_X48Y175/SRST2
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/data_reg_reg[16]/CLR SLICE_X48Y177 SLICE_X48Y177/SRST2
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/data_reg_reg[17]/CLR SLICE_X48Y179 SLICE_X48Y179/SRST1
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/data_reg_reg[18]/CLR SLICE_X48Y179 SLICE_X48Y179/SRST1
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/data_reg_reg[19]/CLR SLICE_X48Y178 SLICE_X48Y178/SRST2
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/data_reg_reg[1]/CLR SLICE_X48Y179 SLICE_X48Y179/SRST1
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/data_reg_reg[20]/CLR SLICE_X48Y179 SLICE_X48Y179/SRST1
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/data_reg_reg[21]/CLR SLICE_X48Y179 SLICE_X48Y179/SRST1
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/data_reg_reg[22]/CLR SLICE_X48Y177 SLICE_X48Y177/SRST1
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/data_reg_reg[23]/CLR SLICE_X48Y177 SLICE_X48Y177/SRST1
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/data_reg_reg[24]/CLR SLICE_X48Y177 SLICE_X48Y177/SRST1
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/data_reg_reg[25]/CLR SLICE_X48Y179 SLICE_X48Y179/SRST2
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/data_reg_reg[26]/CLR SLICE_X48Y179 SLICE_X48Y179/SRST2
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/data_reg_reg[27]/CLR SLICE_X48Y179 SLICE_X48Y179/SRST1
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/data_reg_reg[28]/CLR SLICE_X48Y177 SLICE_X48Y177/SRST1
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/data_reg_reg[29]/CLR SLICE_X48Y177 SLICE_X48Y177/SRST1
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/data_reg_reg[2]/CLR SLICE_X48Y177 SLICE_X48Y177/SRST1
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/data_reg_reg[30]/CLR SLICE_X48Y179 SLICE_X48Y179/SRST1
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/data_reg_reg[31]/CLR SLICE_X48Y179 SLICE_X48Y179/SRST1
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/data_reg_reg[3]/CLR SLICE_X48Y175 SLICE_X48Y175/SRST1
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/data_reg_reg[4]/CLR SLICE_X48Y177 SLICE_X48Y177/SRST2
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/data_reg_reg[5]/CLR SLICE_X48Y175 SLICE_X48Y175/SRST1
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/data_reg_reg[6]/CLR SLICE_X48Y177 SLICE_X48Y177/SRST2
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/data_reg_reg[7]/CLR SLICE_X48Y175 SLICE_X48Y175/SRST1
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/data_reg_reg[8]/CLR SLICE_X48Y175 SLICE_X48Y175/SRST1
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/data_reg_reg[9]/CLR SLICE_X48Y175 SLICE_X48Y175/SRST2
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/full_reg_reg/CLR SLICE_X48Y178 SLICE_X48Y178/SRST1
    end connections
  end input

  begin output
    name dataOutArray_0[0]
    netname dataOutArray_0_net[0]
    numprims 0
    type output signal
    maxdelay 0.515
    begin connections
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/dataOutArray[0][0]_INST_0/O SLICE_X48Y177 SLICE_X48Y177/DMUX
    end connections
  end output
  begin output
    name dataOutArray_0[10]
    netname dataOutArray_0_net[10]
    numprims 0
    type output signal
    maxdelay 0.431
    begin connections
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/dataOutArray[0][10]_INST_0/O SLICE_X48Y175 SLICE_X48Y175/H_O
    end connections
  end output
  begin output
    name dataOutArray_0[11]
    netname dataOutArray_0_net[11]
    numprims 0
    type output signal
    maxdelay 0.550
    begin connections
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/dataOutArray[0][11]_INST_0/O SLICE_X48Y175 SLICE_X48Y175/HMUX
    end connections
  end output
  begin output
    name dataOutArray_0[12]
    netname dataOutArray_0_net[12]
    numprims 0
    type output signal
    maxdelay 0.573
    begin connections
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/dataOutArray[0][12]_INST_0/O SLICE_X48Y175 SLICE_X48Y175/D_O
    end connections
  end output
  begin output
    name dataOutArray_0[13]
    netname dataOutArray_0_net[13]
    numprims 0
    type output signal
    maxdelay 0.601
    begin connections
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/dataOutArray[0][13]_INST_0/O SLICE_X48Y175 SLICE_X48Y175/DMUX
    end connections
  end output
  begin output
    name dataOutArray_0[14]
    netname dataOutArray_0_net[14]
    numprims 0
    type output signal
    maxdelay 0.669
    begin connections
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/dataOutArray[0][14]_INST_0/O SLICE_X48Y175 SLICE_X48Y175/C_O
    end connections
  end output
  begin output
    name dataOutArray_0[15]
    netname dataOutArray_0_net[15]
    numprims 0
    type output signal
    maxdelay 0.547
    begin connections
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/dataOutArray[0][15]_INST_0/O SLICE_X48Y175 SLICE_X48Y175/CMUX
    end connections
  end output
  begin output
    name dataOutArray_0[16]
    netname dataOutArray_0_net[16]
    numprims 0
    type output signal
    maxdelay 0.480
    begin connections
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/dataOutArray[0][16]_INST_0/O SLICE_X48Y177 SLICE_X48Y177/C_O
    end connections
  end output
  begin output
    name dataOutArray_0[17]
    netname dataOutArray_0_net[17]
    numprims 0
    type output signal
    maxdelay 0.416
    begin connections
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/dataOutArray[0][17]_INST_0/O SLICE_X48Y179 SLICE_X48Y179/H_O
    end connections
  end output
  begin output
    name dataOutArray_0[18]
    netname dataOutArray_0_net[18]
    numprims 0
    type output signal
    maxdelay 0.570
    begin connections
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/dataOutArray[0][18]_INST_0/O SLICE_X48Y179 SLICE_X48Y179/HMUX
    end connections
  end output
  begin output
    name dataOutArray_0[19]
    netname dataOutArray_0_net[19]
    numprims 0
    type output signal
    maxdelay 0.672
    begin connections
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/dataOutArray[0][19]_INST_0/O SLICE_X48Y178 SLICE_X48Y178/CMUX
    end connections
  end output
  begin output
    name dataOutArray_0[1]
    netname dataOutArray_0_net[1]
    numprims 0
    type output signal
    maxdelay 0.509
    begin connections
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/dataOutArray[0][1]_INST_0/O SLICE_X48Y179 SLICE_X48Y179/G_O
    end connections
  end output
  begin output
    name dataOutArray_0[20]
    netname dataOutArray_0_net[20]
    numprims 0
    type output signal
    maxdelay 0.480
    begin connections
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/dataOutArray[0][20]_INST_0/O SLICE_X48Y179 SLICE_X48Y179/GMUX
    end connections
  end output
  begin output
    name dataOutArray_0[21]
    netname dataOutArray_0_net[21]
    numprims 0
    type output signal
    maxdelay 0.415
    begin connections
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/dataOutArray[0][21]_INST_0/O SLICE_X48Y179 SLICE_X48Y179/F_O
    end connections
  end output
  begin output
    name dataOutArray_0[22]
    netname dataOutArray_0_net[22]
    numprims 0
    type output signal
    maxdelay 0.505
    begin connections
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/dataOutArray[0][22]_INST_0/O SLICE_X48Y177 SLICE_X48Y177/H_O
    end connections
  end output
  begin output
    name dataOutArray_0[23]
    netname dataOutArray_0_net[23]
    numprims 0
    type output signal
    maxdelay 0.503
    begin connections
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/dataOutArray[0][23]_INST_0/O SLICE_X48Y177 SLICE_X48Y177/G_O
    end connections
  end output
  begin output
    name dataOutArray_0[24]
    netname dataOutArray_0_net[24]
    numprims 0
    type output signal
    maxdelay 0.543
    begin connections
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/dataOutArray[0][24]_INST_0/O SLICE_X48Y177 SLICE_X48Y177/HMUX
    end connections
  end output
  begin output
    name dataOutArray_0[25]
    netname dataOutArray_0_net[25]
    numprims 0
    type output signal
    maxdelay 0.501
    begin connections
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/dataOutArray[0][25]_INST_0/O SLICE_X48Y179 SLICE_X48Y179/D_O
    end connections
  end output
  begin output
    name dataOutArray_0[26]
    netname dataOutArray_0_net[26]
    numprims 0
    type output signal
    maxdelay 0.535
    begin connections
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/dataOutArray[0][26]_INST_0/O SLICE_X48Y179 SLICE_X48Y179/DMUX
    end connections
  end output
  begin output
    name dataOutArray_0[27]
    netname dataOutArray_0_net[27]
    numprims 0
    type output signal
    maxdelay 0.539
    begin connections
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/dataOutArray[0][27]_INST_0/O SLICE_X48Y179 SLICE_X48Y179/FMUX
    end connections
  end output
  begin output
    name dataOutArray_0[28]
    netname dataOutArray_0_net[28]
    numprims 0
    type output signal
    maxdelay 0.541
    begin connections
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/dataOutArray[0][28]_INST_0/O SLICE_X48Y177 SLICE_X48Y177/F_O
    end connections
  end output
  begin output
    name dataOutArray_0[29]
    netname dataOutArray_0_net[29]
    numprims 0
    type output signal
    maxdelay 0.588
    begin connections
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/dataOutArray[0][29]_INST_0/O SLICE_X48Y177 SLICE_X48Y177/FMUX
    end connections
  end output
  begin output
    name dataOutArray_0[2]
    netname dataOutArray_0_net[2]
    numprims 0
    type output signal
    maxdelay 0.545
    begin connections
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/dataOutArray[0][2]_INST_0/O SLICE_X48Y177 SLICE_X48Y177/GMUX
    end connections
  end output
  begin output
    name dataOutArray_0[30]
    netname dataOutArray_0_net[30]
    numprims 0
    type output signal
    maxdelay 0.405
    begin connections
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/dataOutArray[0][30]_INST_0/O SLICE_X48Y179 SLICE_X48Y179/E_O
    end connections
  end output
  begin output
    name dataOutArray_0[31]
    netname dataOutArray_0_net[31]
    numprims 0
    type output signal
    maxdelay 0.455
    begin connections
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/dataOutArray[0][31]_INST_0/O SLICE_X48Y179 SLICE_X48Y179/EMUX
    end connections
  end output
  begin output
    name dataOutArray_0[3]
    netname dataOutArray_0_net[3]
    numprims 0
    type output signal
    maxdelay 0.560
    begin connections
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/dataOutArray[0][3]_INST_0/O SLICE_X48Y175 SLICE_X48Y175/G_O
    end connections
  end output
  begin output
    name dataOutArray_0[4]
    netname dataOutArray_0_net[4]
    numprims 0
    type output signal
    maxdelay 0.427
    begin connections
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/dataOutArray[0][4]_INST_0/O SLICE_X48Y177 SLICE_X48Y177/D_O
    end connections
  end output
  begin output
    name dataOutArray_0[5]
    netname dataOutArray_0_net[5]
    numprims 0
    type output signal
    maxdelay 0.597
    begin connections
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/dataOutArray[0][5]_INST_0/O SLICE_X48Y175 SLICE_X48Y175/GMUX
    end connections
  end output
  begin output
    name dataOutArray_0[6]
    netname dataOutArray_0_net[6]
    numprims 0
    type output signal
    maxdelay 0.500
    begin connections
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/dataOutArray[0][6]_INST_0/O SLICE_X48Y177 SLICE_X48Y177/CMUX
    end connections
  end output
  begin output
    name dataOutArray_0[7]
    netname dataOutArray_0_net[7]
    numprims 0
    type output signal
    maxdelay 0.525
    begin connections
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/dataOutArray[0][7]_INST_0/O SLICE_X48Y175 SLICE_X48Y175/F_O
    end connections
  end output
  begin output
    name dataOutArray_0[8]
    netname dataOutArray_0_net[8]
    numprims 0
    type output signal
    maxdelay 0.576
    begin connections
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/dataOutArray[0][8]_INST_0/O SLICE_X48Y175 SLICE_X48Y175/FMUX
    end connections
  end output
  begin output
    name dataOutArray_0[9]
    netname dataOutArray_0_net[9]
    numprims 0
    type output signal
    maxdelay 0.595
    begin connections
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/dataOutArray[0][9]_INST_0/O SLICE_X48Y175 SLICE_X48Y175/BMUX
    end connections
  end output
  begin output
    name readyArray_0
    netname readyArray_0_net
    numprims 0
    type output signal
    maxdelay 0.556
    begin connections
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/readyArray[0]_INST_0/O SLICE_X48Y175 SLICE_X48Y175/B_O
    end connections
  end output
  begin output
    name validArray_0
    netname validArray_0_net
    numprims 0
    type output signal
    maxdelay 0.635
    begin connections
      pin TEHB_1_1_32_32_I60_J34_R5_C1_cell/TEHB/validArray[0]_INST_0/O SLICE_X48Y178 SLICE_X48Y178/C_O
    end connections
  end output

end block
