# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../ECE410_lab1_AD_ZL.srcs/sources_1/new/ASCII_decryptor.vhd" \
"../../../../ECE410_lab1_AD_ZL.srcs/sources_1/new/ASCII_encryptor.vhd" \
"../../../../ECE410_lab1_AD_ZL.srcs/sources_1/new/top_ed_system.vhd" \
"../../../../ECE410_lab1_AD_ZL.srcs/sim_1/new/test_bench.vhd" \

# Do not sort compile order
nosort
