---
layout: project
type: project
image: images/vacay-square.png
title: Processor Design
permalink: projects/ProcessorDesign
# All dates must be YYYY-MM-DD format!
date: 2017-12-01
labels:
  - ComputerHardware
  - Verlilog
summary: A pipelined processor designed in Verilog for Digital Systems and Computer Design Course (EE361).
---

<img class="ui medium right floated rounded image" src="../images/vacay-home-page.png">

 
 
Source: <a href="https://github.com/theVacay/vacay"><i class="large github icon"></i>theVacay/vacay</a>
