// Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition"

// DATE "10/23/2018 18:09:52"

// 
// Device: Altera 5CGXFC7C7F23C8 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module bancoRegistradores (
	HAB_ESCRITA_REG,
	CLK,
	END1,
	END2,
	END3,
	DADO_W_REG3,
	DADO_R_REG1,
	DADO_R_REG2);
input 	HAB_ESCRITA_REG;
input 	CLK;
input 	[4:0] END1;
input 	[4:0] END2;
input 	[4:0] END3;
input 	[31:0] DADO_W_REG3;
output 	[31:0] DADO_R_REG1;
output 	[31:0] DADO_R_REG2;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \DADO_R_REG1[0]~output_o ;
wire \DADO_R_REG1[1]~output_o ;
wire \DADO_R_REG1[2]~output_o ;
wire \DADO_R_REG1[3]~output_o ;
wire \DADO_R_REG1[4]~output_o ;
wire \DADO_R_REG1[5]~output_o ;
wire \DADO_R_REG1[6]~output_o ;
wire \DADO_R_REG1[7]~output_o ;
wire \DADO_R_REG1[8]~output_o ;
wire \DADO_R_REG1[9]~output_o ;
wire \DADO_R_REG1[10]~output_o ;
wire \DADO_R_REG1[11]~output_o ;
wire \DADO_R_REG1[12]~output_o ;
wire \DADO_R_REG1[13]~output_o ;
wire \DADO_R_REG1[14]~output_o ;
wire \DADO_R_REG1[15]~output_o ;
wire \DADO_R_REG1[16]~output_o ;
wire \DADO_R_REG1[17]~output_o ;
wire \DADO_R_REG1[18]~output_o ;
wire \DADO_R_REG1[19]~output_o ;
wire \DADO_R_REG1[20]~output_o ;
wire \DADO_R_REG1[21]~output_o ;
wire \DADO_R_REG1[22]~output_o ;
wire \DADO_R_REG1[23]~output_o ;
wire \DADO_R_REG1[24]~output_o ;
wire \DADO_R_REG1[25]~output_o ;
wire \DADO_R_REG1[26]~output_o ;
wire \DADO_R_REG1[27]~output_o ;
wire \DADO_R_REG1[28]~output_o ;
wire \DADO_R_REG1[29]~output_o ;
wire \DADO_R_REG1[30]~output_o ;
wire \DADO_R_REG1[31]~output_o ;
wire \DADO_R_REG2[0]~output_o ;
wire \DADO_R_REG2[1]~output_o ;
wire \DADO_R_REG2[2]~output_o ;
wire \DADO_R_REG2[3]~output_o ;
wire \DADO_R_REG2[4]~output_o ;
wire \DADO_R_REG2[5]~output_o ;
wire \DADO_R_REG2[6]~output_o ;
wire \DADO_R_REG2[7]~output_o ;
wire \DADO_R_REG2[8]~output_o ;
wire \DADO_R_REG2[9]~output_o ;
wire \DADO_R_REG2[10]~output_o ;
wire \DADO_R_REG2[11]~output_o ;
wire \DADO_R_REG2[12]~output_o ;
wire \DADO_R_REG2[13]~output_o ;
wire \DADO_R_REG2[14]~output_o ;
wire \DADO_R_REG2[15]~output_o ;
wire \DADO_R_REG2[16]~output_o ;
wire \DADO_R_REG2[17]~output_o ;
wire \DADO_R_REG2[18]~output_o ;
wire \DADO_R_REG2[19]~output_o ;
wire \DADO_R_REG2[20]~output_o ;
wire \DADO_R_REG2[21]~output_o ;
wire \DADO_R_REG2[22]~output_o ;
wire \DADO_R_REG2[23]~output_o ;
wire \DADO_R_REG2[24]~output_o ;
wire \DADO_R_REG2[25]~output_o ;
wire \DADO_R_REG2[26]~output_o ;
wire \DADO_R_REG2[27]~output_o ;
wire \DADO_R_REG2[28]~output_o ;
wire \DADO_R_REG2[29]~output_o ;
wire \DADO_R_REG2[30]~output_o ;
wire \DADO_R_REG2[31]~output_o ;
wire \END1[1]~input_o ;
wire \CLK~input_o ;
wire \DADO_W_REG3[0]~input_o ;
wire \END3[1]~input_o ;
wire \END3[4]~input_o ;
wire \HAB_ESCRITA_REG~input_o ;
wire \END3[0]~input_o ;
wire \END3[2]~input_o ;
wire \END3[3]~input_o ;
wire \enable_write[2]~0_combout ;
wire \enable_write[18]~1_combout ;
wire \END1[3]~input_o ;
wire \enable_write[3]~2_combout ;
wire \END1[4]~input_o ;
wire \enable_write[27]~3_combout ;
wire \enable_write[11]~4_combout ;
wire \MUX_END_REG_1|Q_OUT[0]~0_combout ;
wire \enable_write[26]~5_combout ;
wire \END1[0]~input_o ;
wire \MUX_END_REG_1|Q_OUT[1]~1_combout ;
wire \MUX_END_REG_1|Q_OUT[1]~2_combout ;
wire \MUX_END_REG_1|Q_OUT[0]~3_combout ;
wire \enable_write[10]~6_combout ;
wire \enable_write[6]~7_combout ;
wire \enable_write[22]~8_combout ;
wire \enable_write[14]~9_combout ;
wire \enable_write[30]~10_combout ;
wire \MUX_END_REG_1|Q_OUT[0]~4_combout ;
wire \enable_write[7]~11_combout ;
wire \enable_write[23]~12_combout ;
wire \enable_write[15]~13_combout ;
wire \enable_write[31]~14_combout ;
wire \MUX_END_REG_1|Q_OUT[0]~5_combout ;
wire \END1[2]~input_o ;
wire \MUX_END_REG_1|Q_OUT[1]~6_combout ;
wire \MUX_END_REG_1|Q_OUT[0]~7_combout ;
wire \enable_write[1]~15_combout ;
wire \enable_write[17]~16_combout ;
wire \enable_write[9]~17_combout ;
wire \enable_write[25]~18_combout ;
wire \MUX_END_REG_1|Q_OUT[0]~8_combout ;
wire \enable_write[5]~19_combout ;
wire \enable_write[21]~20_combout ;
wire \enable_write[13]~21_combout ;
wire \enable_write[29]~22_combout ;
wire \MUX_END_REG_1|Q_OUT[0]~9_combout ;
wire \enable_write[0]~23_combout ;
wire \enable_write[16]~24_combout ;
wire \enable_write[8]~25_combout ;
wire \enable_write[24]~26_combout ;
wire \MUX_END_REG_1|Q_OUT[0]~10_combout ;
wire \enable_write[4]~27_combout ;
wire \enable_write[20]~28_combout ;
wire \enable_write[12]~29_combout ;
wire \enable_write[28]~30_combout ;
wire \MUX_END_REG_1|Q_OUT[0]~11_combout ;
wire \MUX_END_REG_1|Q_OUT[0]~12_combout ;
wire \MUX_END_REG_1|Q_OUT[0]~13_combout ;
wire \DADO_W_REG3[1]~input_o ;
wire \MUX_END_REG_1|Q_OUT[1]~14_combout ;
wire \MUX_END_REG_1|Q_OUT[1]~15_combout ;
wire \MUX_END_REG_1|Q_OUT[1]~16_combout ;
wire \MUX_END_REG_1|Q_OUT[1]~17_combout ;
wire \MUX_END_REG_1|Q_OUT[1]~18_combout ;
wire \MUX_END_REG_1|Q_OUT[1]~19_combout ;
wire \MUX_END_REG_1|Q_OUT[1]~20_combout ;
wire \MUX_END_REG_1|Q_OUT[1]~21_combout ;
wire \MUX_END_REG_1|Q_OUT[1]~22_combout ;
wire \MUX_END_REG_1|Q_OUT[1]~23_combout ;
wire \MUX_END_REG_1|Q_OUT[1]~24_combout ;
wire \DADO_W_REG3[2]~input_o ;
wire \MUX_END_REG_1|Q_OUT[2]~25_combout ;
wire \MUX_END_REG_1|Q_OUT[2]~26_combout ;
wire \MUX_END_REG_1|Q_OUT[2]~27_combout ;
wire \MUX_END_REG_1|Q_OUT[2]~28_combout ;
wire \MUX_END_REG_1|Q_OUT[2]~29_combout ;
wire \MUX_END_REG_1|Q_OUT[2]~30_combout ;
wire \MUX_END_REG_1|Q_OUT[2]~31_combout ;
wire \MUX_END_REG_1|Q_OUT[2]~32_combout ;
wire \MUX_END_REG_1|Q_OUT[2]~33_combout ;
wire \MUX_END_REG_1|Q_OUT[2]~34_combout ;
wire \MUX_END_REG_1|Q_OUT[2]~35_combout ;
wire \DADO_W_REG3[3]~input_o ;
wire \MUX_END_REG_1|Q_OUT[3]~36_combout ;
wire \MUX_END_REG_1|Q_OUT[3]~37_combout ;
wire \MUX_END_REG_1|Q_OUT[3]~38_combout ;
wire \MUX_END_REG_1|Q_OUT[3]~39_combout ;
wire \MUX_END_REG_1|Q_OUT[3]~40_combout ;
wire \MUX_END_REG_1|Q_OUT[3]~41_combout ;
wire \MUX_END_REG_1|Q_OUT[3]~42_combout ;
wire \MUX_END_REG_1|Q_OUT[3]~43_combout ;
wire \MUX_END_REG_1|Q_OUT[3]~44_combout ;
wire \MUX_END_REG_1|Q_OUT[3]~45_combout ;
wire \MUX_END_REG_1|Q_OUT[3]~46_combout ;
wire \DADO_W_REG3[4]~input_o ;
wire \MUX_END_REG_1|Q_OUT[4]~47_combout ;
wire \MUX_END_REG_1|Q_OUT[4]~48_combout ;
wire \MUX_END_REG_1|Q_OUT[4]~49_combout ;
wire \MUX_END_REG_1|Q_OUT[4]~50_combout ;
wire \MUX_END_REG_1|Q_OUT[4]~51_combout ;
wire \MUX_END_REG_1|Q_OUT[4]~52_combout ;
wire \MUX_END_REG_1|Q_OUT[4]~53_combout ;
wire \MUX_END_REG_1|Q_OUT[4]~54_combout ;
wire \MUX_END_REG_1|Q_OUT[4]~55_combout ;
wire \MUX_END_REG_1|Q_OUT[4]~56_combout ;
wire \MUX_END_REG_1|Q_OUT[4]~57_combout ;
wire \DADO_W_REG3[5]~input_o ;
wire \MUX_END_REG_1|Q_OUT[5]~58_combout ;
wire \MUX_END_REG_1|Q_OUT[5]~59_combout ;
wire \MUX_END_REG_1|Q_OUT[5]~60_combout ;
wire \MUX_END_REG_1|Q_OUT[5]~61_combout ;
wire \MUX_END_REG_1|Q_OUT[5]~62_combout ;
wire \MUX_END_REG_1|Q_OUT[5]~63_combout ;
wire \MUX_END_REG_1|Q_OUT[5]~64_combout ;
wire \MUX_END_REG_1|Q_OUT[5]~65_combout ;
wire \MUX_END_REG_1|Q_OUT[5]~66_combout ;
wire \MUX_END_REG_1|Q_OUT[5]~67_combout ;
wire \MUX_END_REG_1|Q_OUT[5]~68_combout ;
wire \DADO_W_REG3[6]~input_o ;
wire \MUX_END_REG_1|Q_OUT[6]~69_combout ;
wire \MUX_END_REG_1|Q_OUT[6]~70_combout ;
wire \MUX_END_REG_1|Q_OUT[6]~71_combout ;
wire \MUX_END_REG_1|Q_OUT[6]~72_combout ;
wire \MUX_END_REG_1|Q_OUT[6]~73_combout ;
wire \MUX_END_REG_1|Q_OUT[6]~74_combout ;
wire \MUX_END_REG_1|Q_OUT[6]~75_combout ;
wire \MUX_END_REG_1|Q_OUT[6]~76_combout ;
wire \MUX_END_REG_1|Q_OUT[6]~77_combout ;
wire \MUX_END_REG_1|Q_OUT[6]~78_combout ;
wire \MUX_END_REG_1|Q_OUT[6]~79_combout ;
wire \DADO_W_REG3[7]~input_o ;
wire \MUX_END_REG_1|Q_OUT[7]~80_combout ;
wire \MUX_END_REG_1|Q_OUT[7]~81_combout ;
wire \MUX_END_REG_1|Q_OUT[7]~82_combout ;
wire \MUX_END_REG_1|Q_OUT[7]~83_combout ;
wire \MUX_END_REG_1|Q_OUT[7]~84_combout ;
wire \MUX_END_REG_1|Q_OUT[7]~85_combout ;
wire \MUX_END_REG_1|Q_OUT[7]~86_combout ;
wire \MUX_END_REG_1|Q_OUT[7]~87_combout ;
wire \MUX_END_REG_1|Q_OUT[7]~88_combout ;
wire \MUX_END_REG_1|Q_OUT[7]~89_combout ;
wire \MUX_END_REG_1|Q_OUT[7]~90_combout ;
wire \DADO_W_REG3[8]~input_o ;
wire \MUX_END_REG_1|Q_OUT[8]~91_combout ;
wire \MUX_END_REG_1|Q_OUT[8]~92_combout ;
wire \MUX_END_REG_1|Q_OUT[8]~93_combout ;
wire \MUX_END_REG_1|Q_OUT[8]~94_combout ;
wire \MUX_END_REG_1|Q_OUT[8]~95_combout ;
wire \MUX_END_REG_1|Q_OUT[8]~96_combout ;
wire \MUX_END_REG_1|Q_OUT[8]~97_combout ;
wire \MUX_END_REG_1|Q_OUT[8]~98_combout ;
wire \MUX_END_REG_1|Q_OUT[8]~99_combout ;
wire \MUX_END_REG_1|Q_OUT[8]~100_combout ;
wire \MUX_END_REG_1|Q_OUT[8]~101_combout ;
wire \DADO_W_REG3[9]~input_o ;
wire \MUX_END_REG_1|Q_OUT[9]~102_combout ;
wire \MUX_END_REG_1|Q_OUT[9]~103_combout ;
wire \MUX_END_REG_1|Q_OUT[9]~104_combout ;
wire \MUX_END_REG_1|Q_OUT[9]~105_combout ;
wire \MUX_END_REG_1|Q_OUT[9]~106_combout ;
wire \MUX_END_REG_1|Q_OUT[9]~107_combout ;
wire \MUX_END_REG_1|Q_OUT[9]~108_combout ;
wire \MUX_END_REG_1|Q_OUT[9]~109_combout ;
wire \MUX_END_REG_1|Q_OUT[9]~110_combout ;
wire \MUX_END_REG_1|Q_OUT[9]~111_combout ;
wire \MUX_END_REG_1|Q_OUT[9]~112_combout ;
wire \DADO_W_REG3[10]~input_o ;
wire \MUX_END_REG_1|Q_OUT[10]~113_combout ;
wire \MUX_END_REG_1|Q_OUT[10]~114_combout ;
wire \MUX_END_REG_1|Q_OUT[10]~115_combout ;
wire \MUX_END_REG_1|Q_OUT[10]~116_combout ;
wire \MUX_END_REG_1|Q_OUT[10]~117_combout ;
wire \MUX_END_REG_1|Q_OUT[10]~118_combout ;
wire \MUX_END_REG_1|Q_OUT[10]~119_combout ;
wire \MUX_END_REG_1|Q_OUT[10]~120_combout ;
wire \MUX_END_REG_1|Q_OUT[10]~121_combout ;
wire \MUX_END_REG_1|Q_OUT[10]~122_combout ;
wire \MUX_END_REG_1|Q_OUT[10]~123_combout ;
wire \DADO_W_REG3[11]~input_o ;
wire \MUX_END_REG_1|Q_OUT[11]~124_combout ;
wire \MUX_END_REG_1|Q_OUT[11]~125_combout ;
wire \MUX_END_REG_1|Q_OUT[11]~126_combout ;
wire \MUX_END_REG_1|Q_OUT[11]~127_combout ;
wire \MUX_END_REG_1|Q_OUT[11]~128_combout ;
wire \MUX_END_REG_1|Q_OUT[11]~129_combout ;
wire \MUX_END_REG_1|Q_OUT[11]~130_combout ;
wire \MUX_END_REG_1|Q_OUT[11]~131_combout ;
wire \MUX_END_REG_1|Q_OUT[11]~132_combout ;
wire \MUX_END_REG_1|Q_OUT[11]~133_combout ;
wire \MUX_END_REG_1|Q_OUT[11]~134_combout ;
wire \DADO_W_REG3[12]~input_o ;
wire \MUX_END_REG_1|Q_OUT[12]~135_combout ;
wire \MUX_END_REG_1|Q_OUT[12]~136_combout ;
wire \MUX_END_REG_1|Q_OUT[12]~137_combout ;
wire \MUX_END_REG_1|Q_OUT[12]~138_combout ;
wire \MUX_END_REG_1|Q_OUT[12]~139_combout ;
wire \MUX_END_REG_1|Q_OUT[12]~140_combout ;
wire \MUX_END_REG_1|Q_OUT[12]~141_combout ;
wire \MUX_END_REG_1|Q_OUT[12]~142_combout ;
wire \MUX_END_REG_1|Q_OUT[12]~143_combout ;
wire \MUX_END_REG_1|Q_OUT[12]~144_combout ;
wire \MUX_END_REG_1|Q_OUT[12]~145_combout ;
wire \DADO_W_REG3[13]~input_o ;
wire \MUX_END_REG_1|Q_OUT[13]~146_combout ;
wire \MUX_END_REG_1|Q_OUT[13]~147_combout ;
wire \MUX_END_REG_1|Q_OUT[13]~148_combout ;
wire \MUX_END_REG_1|Q_OUT[13]~149_combout ;
wire \MUX_END_REG_1|Q_OUT[13]~150_combout ;
wire \MUX_END_REG_1|Q_OUT[13]~151_combout ;
wire \MUX_END_REG_1|Q_OUT[13]~152_combout ;
wire \MUX_END_REG_1|Q_OUT[13]~153_combout ;
wire \MUX_END_REG_1|Q_OUT[13]~154_combout ;
wire \MUX_END_REG_1|Q_OUT[13]~155_combout ;
wire \MUX_END_REG_1|Q_OUT[13]~156_combout ;
wire \DADO_W_REG3[14]~input_o ;
wire \MUX_END_REG_1|Q_OUT[14]~157_combout ;
wire \MUX_END_REG_1|Q_OUT[14]~158_combout ;
wire \MUX_END_REG_1|Q_OUT[14]~159_combout ;
wire \MUX_END_REG_1|Q_OUT[14]~160_combout ;
wire \MUX_END_REG_1|Q_OUT[14]~161_combout ;
wire \MUX_END_REG_1|Q_OUT[14]~162_combout ;
wire \MUX_END_REG_1|Q_OUT[14]~163_combout ;
wire \MUX_END_REG_1|Q_OUT[14]~164_combout ;
wire \MUX_END_REG_1|Q_OUT[14]~165_combout ;
wire \MUX_END_REG_1|Q_OUT[14]~166_combout ;
wire \MUX_END_REG_1|Q_OUT[14]~167_combout ;
wire \DADO_W_REG3[15]~input_o ;
wire \MUX_END_REG_1|Q_OUT[15]~168_combout ;
wire \MUX_END_REG_1|Q_OUT[15]~169_combout ;
wire \MUX_END_REG_1|Q_OUT[15]~170_combout ;
wire \MUX_END_REG_1|Q_OUT[15]~171_combout ;
wire \MUX_END_REG_1|Q_OUT[15]~172_combout ;
wire \MUX_END_REG_1|Q_OUT[15]~173_combout ;
wire \MUX_END_REG_1|Q_OUT[15]~174_combout ;
wire \MUX_END_REG_1|Q_OUT[15]~175_combout ;
wire \MUX_END_REG_1|Q_OUT[15]~176_combout ;
wire \MUX_END_REG_1|Q_OUT[15]~177_combout ;
wire \MUX_END_REG_1|Q_OUT[15]~178_combout ;
wire \DADO_W_REG3[16]~input_o ;
wire \MUX_END_REG_1|Q_OUT[16]~179_combout ;
wire \MUX_END_REG_1|Q_OUT[16]~180_combout ;
wire \MUX_END_REG_1|Q_OUT[16]~181_combout ;
wire \MUX_END_REG_1|Q_OUT[16]~182_combout ;
wire \MUX_END_REG_1|Q_OUT[16]~183_combout ;
wire \MUX_END_REG_1|Q_OUT[16]~184_combout ;
wire \MUX_END_REG_1|Q_OUT[16]~185_combout ;
wire \MUX_END_REG_1|Q_OUT[16]~186_combout ;
wire \MUX_END_REG_1|Q_OUT[16]~187_combout ;
wire \MUX_END_REG_1|Q_OUT[16]~188_combout ;
wire \MUX_END_REG_1|Q_OUT[16]~189_combout ;
wire \DADO_W_REG3[17]~input_o ;
wire \MUX_END_REG_1|Q_OUT[17]~190_combout ;
wire \MUX_END_REG_1|Q_OUT[17]~191_combout ;
wire \MUX_END_REG_1|Q_OUT[17]~192_combout ;
wire \MUX_END_REG_1|Q_OUT[17]~193_combout ;
wire \MUX_END_REG_1|Q_OUT[17]~194_combout ;
wire \MUX_END_REG_1|Q_OUT[17]~195_combout ;
wire \MUX_END_REG_1|Q_OUT[17]~196_combout ;
wire \MUX_END_REG_1|Q_OUT[17]~197_combout ;
wire \MUX_END_REG_1|Q_OUT[17]~198_combout ;
wire \MUX_END_REG_1|Q_OUT[17]~199_combout ;
wire \MUX_END_REG_1|Q_OUT[17]~200_combout ;
wire \DADO_W_REG3[18]~input_o ;
wire \MUX_END_REG_1|Q_OUT[18]~201_combout ;
wire \MUX_END_REG_1|Q_OUT[18]~202_combout ;
wire \MUX_END_REG_1|Q_OUT[18]~203_combout ;
wire \MUX_END_REG_1|Q_OUT[18]~204_combout ;
wire \MUX_END_REG_1|Q_OUT[18]~205_combout ;
wire \MUX_END_REG_1|Q_OUT[18]~206_combout ;
wire \MUX_END_REG_1|Q_OUT[18]~207_combout ;
wire \MUX_END_REG_1|Q_OUT[18]~208_combout ;
wire \MUX_END_REG_1|Q_OUT[18]~209_combout ;
wire \MUX_END_REG_1|Q_OUT[18]~210_combout ;
wire \MUX_END_REG_1|Q_OUT[18]~211_combout ;
wire \DADO_W_REG3[19]~input_o ;
wire \MUX_END_REG_1|Q_OUT[19]~212_combout ;
wire \MUX_END_REG_1|Q_OUT[19]~213_combout ;
wire \MUX_END_REG_1|Q_OUT[19]~214_combout ;
wire \MUX_END_REG_1|Q_OUT[19]~215_combout ;
wire \MUX_END_REG_1|Q_OUT[19]~216_combout ;
wire \MUX_END_REG_1|Q_OUT[19]~217_combout ;
wire \MUX_END_REG_1|Q_OUT[19]~218_combout ;
wire \MUX_END_REG_1|Q_OUT[19]~219_combout ;
wire \MUX_END_REG_1|Q_OUT[19]~220_combout ;
wire \MUX_END_REG_1|Q_OUT[19]~221_combout ;
wire \MUX_END_REG_1|Q_OUT[19]~222_combout ;
wire \DADO_W_REG3[20]~input_o ;
wire \MUX_END_REG_1|Q_OUT[20]~223_combout ;
wire \MUX_END_REG_1|Q_OUT[20]~224_combout ;
wire \MUX_END_REG_1|Q_OUT[20]~225_combout ;
wire \MUX_END_REG_1|Q_OUT[20]~226_combout ;
wire \MUX_END_REG_1|Q_OUT[20]~227_combout ;
wire \MUX_END_REG_1|Q_OUT[20]~228_combout ;
wire \MUX_END_REG_1|Q_OUT[20]~229_combout ;
wire \MUX_END_REG_1|Q_OUT[20]~230_combout ;
wire \MUX_END_REG_1|Q_OUT[20]~231_combout ;
wire \MUX_END_REG_1|Q_OUT[20]~232_combout ;
wire \MUX_END_REG_1|Q_OUT[20]~233_combout ;
wire \DADO_W_REG3[21]~input_o ;
wire \MUX_END_REG_1|Q_OUT[21]~234_combout ;
wire \MUX_END_REG_1|Q_OUT[21]~235_combout ;
wire \MUX_END_REG_1|Q_OUT[21]~236_combout ;
wire \MUX_END_REG_1|Q_OUT[21]~237_combout ;
wire \MUX_END_REG_1|Q_OUT[21]~238_combout ;
wire \MUX_END_REG_1|Q_OUT[21]~239_combout ;
wire \MUX_END_REG_1|Q_OUT[21]~240_combout ;
wire \MUX_END_REG_1|Q_OUT[21]~241_combout ;
wire \MUX_END_REG_1|Q_OUT[21]~242_combout ;
wire \MUX_END_REG_1|Q_OUT[21]~243_combout ;
wire \MUX_END_REG_1|Q_OUT[21]~244_combout ;
wire \DADO_W_REG3[22]~input_o ;
wire \MUX_END_REG_1|Q_OUT[22]~245_combout ;
wire \MUX_END_REG_1|Q_OUT[22]~246_combout ;
wire \MUX_END_REG_1|Q_OUT[22]~247_combout ;
wire \MUX_END_REG_1|Q_OUT[22]~248_combout ;
wire \MUX_END_REG_1|Q_OUT[22]~249_combout ;
wire \MUX_END_REG_1|Q_OUT[22]~250_combout ;
wire \MUX_END_REG_1|Q_OUT[22]~251_combout ;
wire \MUX_END_REG_1|Q_OUT[22]~252_combout ;
wire \MUX_END_REG_1|Q_OUT[22]~253_combout ;
wire \MUX_END_REG_1|Q_OUT[22]~254_combout ;
wire \MUX_END_REG_1|Q_OUT[22]~255_combout ;
wire \DADO_W_REG3[23]~input_o ;
wire \MUX_END_REG_1|Q_OUT[23]~256_combout ;
wire \MUX_END_REG_1|Q_OUT[23]~257_combout ;
wire \MUX_END_REG_1|Q_OUT[23]~258_combout ;
wire \MUX_END_REG_1|Q_OUT[23]~259_combout ;
wire \MUX_END_REG_1|Q_OUT[23]~260_combout ;
wire \MUX_END_REG_1|Q_OUT[23]~261_combout ;
wire \MUX_END_REG_1|Q_OUT[23]~262_combout ;
wire \MUX_END_REG_1|Q_OUT[23]~263_combout ;
wire \MUX_END_REG_1|Q_OUT[23]~264_combout ;
wire \MUX_END_REG_1|Q_OUT[23]~265_combout ;
wire \MUX_END_REG_1|Q_OUT[23]~266_combout ;
wire \DADO_W_REG3[24]~input_o ;
wire \MUX_END_REG_1|Q_OUT[24]~267_combout ;
wire \MUX_END_REG_1|Q_OUT[24]~268_combout ;
wire \MUX_END_REG_1|Q_OUT[24]~269_combout ;
wire \MUX_END_REG_1|Q_OUT[24]~270_combout ;
wire \MUX_END_REG_1|Q_OUT[24]~271_combout ;
wire \MUX_END_REG_1|Q_OUT[24]~272_combout ;
wire \MUX_END_REG_1|Q_OUT[24]~273_combout ;
wire \MUX_END_REG_1|Q_OUT[24]~274_combout ;
wire \MUX_END_REG_1|Q_OUT[24]~275_combout ;
wire \MUX_END_REG_1|Q_OUT[24]~276_combout ;
wire \MUX_END_REG_1|Q_OUT[24]~277_combout ;
wire \DADO_W_REG3[25]~input_o ;
wire \MUX_END_REG_1|Q_OUT[25]~278_combout ;
wire \MUX_END_REG_1|Q_OUT[25]~279_combout ;
wire \MUX_END_REG_1|Q_OUT[25]~280_combout ;
wire \MUX_END_REG_1|Q_OUT[25]~281_combout ;
wire \MUX_END_REG_1|Q_OUT[25]~282_combout ;
wire \MUX_END_REG_1|Q_OUT[25]~283_combout ;
wire \MUX_END_REG_1|Q_OUT[25]~284_combout ;
wire \MUX_END_REG_1|Q_OUT[25]~285_combout ;
wire \MUX_END_REG_1|Q_OUT[25]~286_combout ;
wire \MUX_END_REG_1|Q_OUT[25]~287_combout ;
wire \MUX_END_REG_1|Q_OUT[25]~288_combout ;
wire \DADO_W_REG3[26]~input_o ;
wire \MUX_END_REG_1|Q_OUT[26]~289_combout ;
wire \MUX_END_REG_1|Q_OUT[26]~290_combout ;
wire \MUX_END_REG_1|Q_OUT[26]~291_combout ;
wire \MUX_END_REG_1|Q_OUT[26]~292_combout ;
wire \MUX_END_REG_1|Q_OUT[26]~293_combout ;
wire \MUX_END_REG_1|Q_OUT[26]~294_combout ;
wire \MUX_END_REG_1|Q_OUT[26]~295_combout ;
wire \MUX_END_REG_1|Q_OUT[26]~296_combout ;
wire \MUX_END_REG_1|Q_OUT[26]~297_combout ;
wire \MUX_END_REG_1|Q_OUT[26]~298_combout ;
wire \MUX_END_REG_1|Q_OUT[26]~299_combout ;
wire \DADO_W_REG3[27]~input_o ;
wire \MUX_END_REG_1|Q_OUT[27]~300_combout ;
wire \MUX_END_REG_1|Q_OUT[27]~301_combout ;
wire \MUX_END_REG_1|Q_OUT[27]~302_combout ;
wire \MUX_END_REG_1|Q_OUT[27]~303_combout ;
wire \MUX_END_REG_1|Q_OUT[27]~304_combout ;
wire \MUX_END_REG_1|Q_OUT[27]~305_combout ;
wire \MUX_END_REG_1|Q_OUT[27]~306_combout ;
wire \MUX_END_REG_1|Q_OUT[27]~307_combout ;
wire \MUX_END_REG_1|Q_OUT[27]~308_combout ;
wire \MUX_END_REG_1|Q_OUT[27]~309_combout ;
wire \MUX_END_REG_1|Q_OUT[27]~310_combout ;
wire \DADO_W_REG3[28]~input_o ;
wire \MUX_END_REG_1|Q_OUT[28]~311_combout ;
wire \MUX_END_REG_1|Q_OUT[28]~312_combout ;
wire \MUX_END_REG_1|Q_OUT[28]~313_combout ;
wire \MUX_END_REG_1|Q_OUT[28]~314_combout ;
wire \MUX_END_REG_1|Q_OUT[28]~315_combout ;
wire \MUX_END_REG_1|Q_OUT[28]~316_combout ;
wire \MUX_END_REG_1|Q_OUT[28]~317_combout ;
wire \MUX_END_REG_1|Q_OUT[28]~318_combout ;
wire \MUX_END_REG_1|Q_OUT[28]~319_combout ;
wire \MUX_END_REG_1|Q_OUT[28]~320_combout ;
wire \MUX_END_REG_1|Q_OUT[28]~321_combout ;
wire \DADO_W_REG3[29]~input_o ;
wire \MUX_END_REG_1|Q_OUT[29]~322_combout ;
wire \MUX_END_REG_1|Q_OUT[29]~323_combout ;
wire \MUX_END_REG_1|Q_OUT[29]~324_combout ;
wire \MUX_END_REG_1|Q_OUT[29]~325_combout ;
wire \MUX_END_REG_1|Q_OUT[29]~326_combout ;
wire \MUX_END_REG_1|Q_OUT[29]~327_combout ;
wire \MUX_END_REG_1|Q_OUT[29]~328_combout ;
wire \MUX_END_REG_1|Q_OUT[29]~329_combout ;
wire \MUX_END_REG_1|Q_OUT[29]~330_combout ;
wire \MUX_END_REG_1|Q_OUT[29]~331_combout ;
wire \MUX_END_REG_1|Q_OUT[29]~332_combout ;
wire \DADO_W_REG3[30]~input_o ;
wire \MUX_END_REG_1|Q_OUT[30]~333_combout ;
wire \MUX_END_REG_1|Q_OUT[30]~334_combout ;
wire \MUX_END_REG_1|Q_OUT[30]~335_combout ;
wire \MUX_END_REG_1|Q_OUT[30]~336_combout ;
wire \MUX_END_REG_1|Q_OUT[30]~337_combout ;
wire \MUX_END_REG_1|Q_OUT[30]~338_combout ;
wire \MUX_END_REG_1|Q_OUT[30]~339_combout ;
wire \MUX_END_REG_1|Q_OUT[30]~340_combout ;
wire \MUX_END_REG_1|Q_OUT[30]~341_combout ;
wire \MUX_END_REG_1|Q_OUT[30]~342_combout ;
wire \MUX_END_REG_1|Q_OUT[30]~343_combout ;
wire \DADO_W_REG3[31]~input_o ;
wire \MUX_END_REG_1|Q_OUT[31]~344_combout ;
wire \MUX_END_REG_1|Q_OUT[31]~345_combout ;
wire \MUX_END_REG_1|Q_OUT[31]~346_combout ;
wire \MUX_END_REG_1|Q_OUT[31]~347_combout ;
wire \MUX_END_REG_1|Q_OUT[31]~348_combout ;
wire \MUX_END_REG_1|Q_OUT[31]~349_combout ;
wire \MUX_END_REG_1|Q_OUT[31]~350_combout ;
wire \MUX_END_REG_1|Q_OUT[31]~351_combout ;
wire \MUX_END_REG_1|Q_OUT[31]~352_combout ;
wire \MUX_END_REG_1|Q_OUT[31]~353_combout ;
wire \MUX_END_REG_1|Q_OUT[31]~354_combout ;
wire \END2[1]~input_o ;
wire \END2[3]~input_o ;
wire \END2[4]~input_o ;
wire \MUX_END_REG_2|Q_OUT[0]~0_combout ;
wire \END2[0]~input_o ;
wire \MUX_END_REG_2|Q_OUT[31]~1_combout ;
wire \MUX_END_REG_2|Q_OUT[31]~2_combout ;
wire \MUX_END_REG_2|Q_OUT[0]~3_combout ;
wire \MUX_END_REG_2|Q_OUT[0]~4_combout ;
wire \MUX_END_REG_2|Q_OUT[0]~5_combout ;
wire \END2[2]~input_o ;
wire \MUX_END_REG_2|Q_OUT[31]~6_combout ;
wire \MUX_END_REG_2|Q_OUT[0]~7_combout ;
wire \MUX_END_REG_2|Q_OUT[0]~8_combout ;
wire \MUX_END_REG_2|Q_OUT[0]~9_combout ;
wire \MUX_END_REG_2|Q_OUT[0]~10_combout ;
wire \MUX_END_REG_2|Q_OUT[0]~11_combout ;
wire \MUX_END_REG_2|Q_OUT[0]~12_combout ;
wire \MUX_END_REG_2|Q_OUT[0]~13_combout ;
wire \MUX_END_REG_2|Q_OUT[1]~14_combout ;
wire \MUX_END_REG_2|Q_OUT[1]~15_combout ;
wire \MUX_END_REG_2|Q_OUT[1]~16_combout ;
wire \MUX_END_REG_2|Q_OUT[1]~17_combout ;
wire \MUX_END_REG_2|Q_OUT[1]~18_combout ;
wire \MUX_END_REG_2|Q_OUT[1]~19_combout ;
wire \MUX_END_REG_2|Q_OUT[1]~20_combout ;
wire \MUX_END_REG_2|Q_OUT[1]~21_combout ;
wire \MUX_END_REG_2|Q_OUT[1]~22_combout ;
wire \MUX_END_REG_2|Q_OUT[1]~23_combout ;
wire \MUX_END_REG_2|Q_OUT[1]~24_combout ;
wire \MUX_END_REG_2|Q_OUT[2]~25_combout ;
wire \MUX_END_REG_2|Q_OUT[2]~26_combout ;
wire \MUX_END_REG_2|Q_OUT[2]~27_combout ;
wire \MUX_END_REG_2|Q_OUT[2]~28_combout ;
wire \MUX_END_REG_2|Q_OUT[2]~29_combout ;
wire \MUX_END_REG_2|Q_OUT[2]~30_combout ;
wire \MUX_END_REG_2|Q_OUT[2]~31_combout ;
wire \MUX_END_REG_2|Q_OUT[2]~32_combout ;
wire \MUX_END_REG_2|Q_OUT[2]~33_combout ;
wire \MUX_END_REG_2|Q_OUT[2]~34_combout ;
wire \MUX_END_REG_2|Q_OUT[2]~35_combout ;
wire \MUX_END_REG_2|Q_OUT[3]~36_combout ;
wire \MUX_END_REG_2|Q_OUT[3]~37_combout ;
wire \MUX_END_REG_2|Q_OUT[3]~38_combout ;
wire \MUX_END_REG_2|Q_OUT[3]~39_combout ;
wire \MUX_END_REG_2|Q_OUT[3]~40_combout ;
wire \MUX_END_REG_2|Q_OUT[3]~41_combout ;
wire \MUX_END_REG_2|Q_OUT[3]~42_combout ;
wire \MUX_END_REG_2|Q_OUT[3]~43_combout ;
wire \MUX_END_REG_2|Q_OUT[3]~44_combout ;
wire \MUX_END_REG_2|Q_OUT[3]~45_combout ;
wire \MUX_END_REG_2|Q_OUT[3]~46_combout ;
wire \MUX_END_REG_2|Q_OUT[4]~47_combout ;
wire \MUX_END_REG_2|Q_OUT[4]~48_combout ;
wire \MUX_END_REG_2|Q_OUT[4]~49_combout ;
wire \MUX_END_REG_2|Q_OUT[4]~50_combout ;
wire \MUX_END_REG_2|Q_OUT[4]~51_combout ;
wire \MUX_END_REG_2|Q_OUT[4]~52_combout ;
wire \MUX_END_REG_2|Q_OUT[4]~53_combout ;
wire \MUX_END_REG_2|Q_OUT[4]~54_combout ;
wire \MUX_END_REG_2|Q_OUT[4]~55_combout ;
wire \MUX_END_REG_2|Q_OUT[4]~56_combout ;
wire \MUX_END_REG_2|Q_OUT[4]~57_combout ;
wire \MUX_END_REG_2|Q_OUT[5]~58_combout ;
wire \MUX_END_REG_2|Q_OUT[5]~59_combout ;
wire \MUX_END_REG_2|Q_OUT[5]~60_combout ;
wire \MUX_END_REG_2|Q_OUT[5]~61_combout ;
wire \MUX_END_REG_2|Q_OUT[5]~62_combout ;
wire \MUX_END_REG_2|Q_OUT[5]~63_combout ;
wire \MUX_END_REG_2|Q_OUT[5]~64_combout ;
wire \MUX_END_REG_2|Q_OUT[5]~65_combout ;
wire \MUX_END_REG_2|Q_OUT[5]~66_combout ;
wire \MUX_END_REG_2|Q_OUT[5]~67_combout ;
wire \MUX_END_REG_2|Q_OUT[5]~68_combout ;
wire \MUX_END_REG_2|Q_OUT[6]~69_combout ;
wire \MUX_END_REG_2|Q_OUT[6]~70_combout ;
wire \MUX_END_REG_2|Q_OUT[6]~71_combout ;
wire \MUX_END_REG_2|Q_OUT[6]~72_combout ;
wire \MUX_END_REG_2|Q_OUT[6]~73_combout ;
wire \MUX_END_REG_2|Q_OUT[6]~74_combout ;
wire \MUX_END_REG_2|Q_OUT[6]~75_combout ;
wire \MUX_END_REG_2|Q_OUT[6]~76_combout ;
wire \MUX_END_REG_2|Q_OUT[6]~77_combout ;
wire \MUX_END_REG_2|Q_OUT[6]~78_combout ;
wire \MUX_END_REG_2|Q_OUT[6]~79_combout ;
wire \MUX_END_REG_2|Q_OUT[7]~80_combout ;
wire \MUX_END_REG_2|Q_OUT[7]~81_combout ;
wire \MUX_END_REG_2|Q_OUT[7]~82_combout ;
wire \MUX_END_REG_2|Q_OUT[7]~83_combout ;
wire \MUX_END_REG_2|Q_OUT[7]~84_combout ;
wire \MUX_END_REG_2|Q_OUT[7]~85_combout ;
wire \MUX_END_REG_2|Q_OUT[7]~86_combout ;
wire \MUX_END_REG_2|Q_OUT[7]~87_combout ;
wire \MUX_END_REG_2|Q_OUT[7]~88_combout ;
wire \MUX_END_REG_2|Q_OUT[7]~89_combout ;
wire \MUX_END_REG_2|Q_OUT[7]~90_combout ;
wire \MUX_END_REG_2|Q_OUT[8]~91_combout ;
wire \MUX_END_REG_2|Q_OUT[8]~92_combout ;
wire \MUX_END_REG_2|Q_OUT[8]~93_combout ;
wire \MUX_END_REG_2|Q_OUT[8]~94_combout ;
wire \MUX_END_REG_2|Q_OUT[8]~95_combout ;
wire \MUX_END_REG_2|Q_OUT[8]~96_combout ;
wire \MUX_END_REG_2|Q_OUT[8]~97_combout ;
wire \MUX_END_REG_2|Q_OUT[8]~98_combout ;
wire \MUX_END_REG_2|Q_OUT[8]~99_combout ;
wire \MUX_END_REG_2|Q_OUT[8]~100_combout ;
wire \MUX_END_REG_2|Q_OUT[8]~101_combout ;
wire \MUX_END_REG_2|Q_OUT[9]~102_combout ;
wire \MUX_END_REG_2|Q_OUT[9]~103_combout ;
wire \MUX_END_REG_2|Q_OUT[9]~104_combout ;
wire \MUX_END_REG_2|Q_OUT[9]~105_combout ;
wire \MUX_END_REG_2|Q_OUT[9]~106_combout ;
wire \MUX_END_REG_2|Q_OUT[9]~107_combout ;
wire \MUX_END_REG_2|Q_OUT[9]~108_combout ;
wire \MUX_END_REG_2|Q_OUT[9]~109_combout ;
wire \MUX_END_REG_2|Q_OUT[9]~110_combout ;
wire \MUX_END_REG_2|Q_OUT[9]~111_combout ;
wire \MUX_END_REG_2|Q_OUT[9]~112_combout ;
wire \MUX_END_REG_2|Q_OUT[10]~113_combout ;
wire \MUX_END_REG_2|Q_OUT[10]~114_combout ;
wire \MUX_END_REG_2|Q_OUT[10]~115_combout ;
wire \MUX_END_REG_2|Q_OUT[10]~116_combout ;
wire \MUX_END_REG_2|Q_OUT[10]~117_combout ;
wire \MUX_END_REG_2|Q_OUT[10]~118_combout ;
wire \MUX_END_REG_2|Q_OUT[10]~119_combout ;
wire \MUX_END_REG_2|Q_OUT[10]~120_combout ;
wire \MUX_END_REG_2|Q_OUT[10]~121_combout ;
wire \MUX_END_REG_2|Q_OUT[10]~122_combout ;
wire \MUX_END_REG_2|Q_OUT[10]~123_combout ;
wire \MUX_END_REG_2|Q_OUT[11]~124_combout ;
wire \MUX_END_REG_2|Q_OUT[11]~125_combout ;
wire \MUX_END_REG_2|Q_OUT[11]~126_combout ;
wire \MUX_END_REG_2|Q_OUT[11]~127_combout ;
wire \MUX_END_REG_2|Q_OUT[11]~128_combout ;
wire \MUX_END_REG_2|Q_OUT[11]~129_combout ;
wire \MUX_END_REG_2|Q_OUT[11]~130_combout ;
wire \MUX_END_REG_2|Q_OUT[11]~131_combout ;
wire \MUX_END_REG_2|Q_OUT[11]~132_combout ;
wire \MUX_END_REG_2|Q_OUT[11]~133_combout ;
wire \MUX_END_REG_2|Q_OUT[11]~134_combout ;
wire \MUX_END_REG_2|Q_OUT[12]~135_combout ;
wire \MUX_END_REG_2|Q_OUT[12]~136_combout ;
wire \MUX_END_REG_2|Q_OUT[12]~137_combout ;
wire \MUX_END_REG_2|Q_OUT[12]~138_combout ;
wire \MUX_END_REG_2|Q_OUT[12]~139_combout ;
wire \MUX_END_REG_2|Q_OUT[12]~140_combout ;
wire \MUX_END_REG_2|Q_OUT[12]~141_combout ;
wire \MUX_END_REG_2|Q_OUT[12]~142_combout ;
wire \MUX_END_REG_2|Q_OUT[12]~143_combout ;
wire \MUX_END_REG_2|Q_OUT[12]~144_combout ;
wire \MUX_END_REG_2|Q_OUT[12]~145_combout ;
wire \MUX_END_REG_2|Q_OUT[13]~146_combout ;
wire \MUX_END_REG_2|Q_OUT[13]~147_combout ;
wire \MUX_END_REG_2|Q_OUT[13]~148_combout ;
wire \MUX_END_REG_2|Q_OUT[13]~149_combout ;
wire \MUX_END_REG_2|Q_OUT[13]~150_combout ;
wire \MUX_END_REG_2|Q_OUT[13]~151_combout ;
wire \MUX_END_REG_2|Q_OUT[13]~152_combout ;
wire \MUX_END_REG_2|Q_OUT[13]~153_combout ;
wire \MUX_END_REG_2|Q_OUT[13]~154_combout ;
wire \MUX_END_REG_2|Q_OUT[13]~155_combout ;
wire \MUX_END_REG_2|Q_OUT[13]~156_combout ;
wire \MUX_END_REG_2|Q_OUT[14]~157_combout ;
wire \MUX_END_REG_2|Q_OUT[14]~158_combout ;
wire \MUX_END_REG_2|Q_OUT[14]~159_combout ;
wire \MUX_END_REG_2|Q_OUT[14]~160_combout ;
wire \MUX_END_REG_2|Q_OUT[14]~161_combout ;
wire \MUX_END_REG_2|Q_OUT[14]~162_combout ;
wire \MUX_END_REG_2|Q_OUT[14]~163_combout ;
wire \MUX_END_REG_2|Q_OUT[14]~164_combout ;
wire \MUX_END_REG_2|Q_OUT[14]~165_combout ;
wire \MUX_END_REG_2|Q_OUT[14]~166_combout ;
wire \MUX_END_REG_2|Q_OUT[14]~167_combout ;
wire \MUX_END_REG_2|Q_OUT[15]~168_combout ;
wire \MUX_END_REG_2|Q_OUT[15]~169_combout ;
wire \MUX_END_REG_2|Q_OUT[15]~170_combout ;
wire \MUX_END_REG_2|Q_OUT[15]~171_combout ;
wire \MUX_END_REG_2|Q_OUT[15]~172_combout ;
wire \MUX_END_REG_2|Q_OUT[15]~173_combout ;
wire \MUX_END_REG_2|Q_OUT[15]~174_combout ;
wire \MUX_END_REG_2|Q_OUT[15]~175_combout ;
wire \MUX_END_REG_2|Q_OUT[15]~176_combout ;
wire \MUX_END_REG_2|Q_OUT[15]~177_combout ;
wire \MUX_END_REG_2|Q_OUT[15]~178_combout ;
wire \MUX_END_REG_2|Q_OUT[16]~179_combout ;
wire \MUX_END_REG_2|Q_OUT[16]~180_combout ;
wire \MUX_END_REG_2|Q_OUT[16]~181_combout ;
wire \MUX_END_REG_2|Q_OUT[16]~182_combout ;
wire \MUX_END_REG_2|Q_OUT[16]~183_combout ;
wire \MUX_END_REG_2|Q_OUT[16]~184_combout ;
wire \MUX_END_REG_2|Q_OUT[16]~185_combout ;
wire \MUX_END_REG_2|Q_OUT[16]~186_combout ;
wire \MUX_END_REG_2|Q_OUT[16]~187_combout ;
wire \MUX_END_REG_2|Q_OUT[16]~188_combout ;
wire \MUX_END_REG_2|Q_OUT[16]~189_combout ;
wire \MUX_END_REG_2|Q_OUT[17]~190_combout ;
wire \MUX_END_REG_2|Q_OUT[17]~191_combout ;
wire \MUX_END_REG_2|Q_OUT[17]~192_combout ;
wire \MUX_END_REG_2|Q_OUT[17]~193_combout ;
wire \MUX_END_REG_2|Q_OUT[17]~194_combout ;
wire \MUX_END_REG_2|Q_OUT[17]~195_combout ;
wire \MUX_END_REG_2|Q_OUT[17]~196_combout ;
wire \MUX_END_REG_2|Q_OUT[17]~197_combout ;
wire \MUX_END_REG_2|Q_OUT[17]~198_combout ;
wire \MUX_END_REG_2|Q_OUT[17]~199_combout ;
wire \MUX_END_REG_2|Q_OUT[17]~200_combout ;
wire \MUX_END_REG_2|Q_OUT[18]~201_combout ;
wire \MUX_END_REG_2|Q_OUT[18]~202_combout ;
wire \MUX_END_REG_2|Q_OUT[18]~203_combout ;
wire \MUX_END_REG_2|Q_OUT[18]~204_combout ;
wire \MUX_END_REG_2|Q_OUT[18]~205_combout ;
wire \MUX_END_REG_2|Q_OUT[18]~206_combout ;
wire \MUX_END_REG_2|Q_OUT[18]~207_combout ;
wire \MUX_END_REG_2|Q_OUT[18]~208_combout ;
wire \MUX_END_REG_2|Q_OUT[18]~209_combout ;
wire \MUX_END_REG_2|Q_OUT[18]~210_combout ;
wire \MUX_END_REG_2|Q_OUT[18]~211_combout ;
wire \MUX_END_REG_2|Q_OUT[19]~212_combout ;
wire \MUX_END_REG_2|Q_OUT[19]~213_combout ;
wire \MUX_END_REG_2|Q_OUT[19]~214_combout ;
wire \MUX_END_REG_2|Q_OUT[19]~215_combout ;
wire \MUX_END_REG_2|Q_OUT[19]~216_combout ;
wire \MUX_END_REG_2|Q_OUT[19]~217_combout ;
wire \MUX_END_REG_2|Q_OUT[19]~218_combout ;
wire \MUX_END_REG_2|Q_OUT[19]~219_combout ;
wire \MUX_END_REG_2|Q_OUT[19]~220_combout ;
wire \MUX_END_REG_2|Q_OUT[19]~221_combout ;
wire \MUX_END_REG_2|Q_OUT[19]~222_combout ;
wire \MUX_END_REG_2|Q_OUT[20]~223_combout ;
wire \MUX_END_REG_2|Q_OUT[20]~224_combout ;
wire \MUX_END_REG_2|Q_OUT[20]~225_combout ;
wire \MUX_END_REG_2|Q_OUT[20]~226_combout ;
wire \MUX_END_REG_2|Q_OUT[20]~227_combout ;
wire \MUX_END_REG_2|Q_OUT[20]~228_combout ;
wire \MUX_END_REG_2|Q_OUT[20]~229_combout ;
wire \MUX_END_REG_2|Q_OUT[20]~230_combout ;
wire \MUX_END_REG_2|Q_OUT[20]~231_combout ;
wire \MUX_END_REG_2|Q_OUT[20]~232_combout ;
wire \MUX_END_REG_2|Q_OUT[20]~233_combout ;
wire \MUX_END_REG_2|Q_OUT[21]~234_combout ;
wire \MUX_END_REG_2|Q_OUT[21]~235_combout ;
wire \MUX_END_REG_2|Q_OUT[21]~236_combout ;
wire \MUX_END_REG_2|Q_OUT[21]~237_combout ;
wire \MUX_END_REG_2|Q_OUT[21]~238_combout ;
wire \MUX_END_REG_2|Q_OUT[21]~239_combout ;
wire \MUX_END_REG_2|Q_OUT[21]~240_combout ;
wire \MUX_END_REG_2|Q_OUT[21]~241_combout ;
wire \MUX_END_REG_2|Q_OUT[21]~242_combout ;
wire \MUX_END_REG_2|Q_OUT[21]~243_combout ;
wire \MUX_END_REG_2|Q_OUT[21]~244_combout ;
wire \MUX_END_REG_2|Q_OUT[22]~245_combout ;
wire \MUX_END_REG_2|Q_OUT[22]~246_combout ;
wire \MUX_END_REG_2|Q_OUT[22]~247_combout ;
wire \MUX_END_REG_2|Q_OUT[22]~248_combout ;
wire \MUX_END_REG_2|Q_OUT[22]~249_combout ;
wire \MUX_END_REG_2|Q_OUT[22]~250_combout ;
wire \MUX_END_REG_2|Q_OUT[22]~251_combout ;
wire \MUX_END_REG_2|Q_OUT[22]~252_combout ;
wire \MUX_END_REG_2|Q_OUT[22]~253_combout ;
wire \MUX_END_REG_2|Q_OUT[22]~254_combout ;
wire \MUX_END_REG_2|Q_OUT[22]~255_combout ;
wire \MUX_END_REG_2|Q_OUT[23]~256_combout ;
wire \MUX_END_REG_2|Q_OUT[23]~257_combout ;
wire \MUX_END_REG_2|Q_OUT[23]~258_combout ;
wire \MUX_END_REG_2|Q_OUT[23]~259_combout ;
wire \MUX_END_REG_2|Q_OUT[23]~260_combout ;
wire \MUX_END_REG_2|Q_OUT[23]~261_combout ;
wire \MUX_END_REG_2|Q_OUT[23]~262_combout ;
wire \MUX_END_REG_2|Q_OUT[23]~263_combout ;
wire \MUX_END_REG_2|Q_OUT[23]~264_combout ;
wire \MUX_END_REG_2|Q_OUT[23]~265_combout ;
wire \MUX_END_REG_2|Q_OUT[23]~266_combout ;
wire \MUX_END_REG_2|Q_OUT[24]~267_combout ;
wire \MUX_END_REG_2|Q_OUT[24]~268_combout ;
wire \MUX_END_REG_2|Q_OUT[24]~269_combout ;
wire \MUX_END_REG_2|Q_OUT[24]~270_combout ;
wire \MUX_END_REG_2|Q_OUT[24]~271_combout ;
wire \MUX_END_REG_2|Q_OUT[24]~272_combout ;
wire \MUX_END_REG_2|Q_OUT[24]~273_combout ;
wire \MUX_END_REG_2|Q_OUT[24]~274_combout ;
wire \MUX_END_REG_2|Q_OUT[24]~275_combout ;
wire \MUX_END_REG_2|Q_OUT[24]~276_combout ;
wire \MUX_END_REG_2|Q_OUT[24]~277_combout ;
wire \MUX_END_REG_2|Q_OUT[25]~278_combout ;
wire \MUX_END_REG_2|Q_OUT[25]~279_combout ;
wire \MUX_END_REG_2|Q_OUT[25]~280_combout ;
wire \MUX_END_REG_2|Q_OUT[25]~281_combout ;
wire \MUX_END_REG_2|Q_OUT[25]~282_combout ;
wire \MUX_END_REG_2|Q_OUT[25]~283_combout ;
wire \MUX_END_REG_2|Q_OUT[25]~284_combout ;
wire \MUX_END_REG_2|Q_OUT[25]~285_combout ;
wire \MUX_END_REG_2|Q_OUT[25]~286_combout ;
wire \MUX_END_REG_2|Q_OUT[25]~287_combout ;
wire \MUX_END_REG_2|Q_OUT[25]~288_combout ;
wire \MUX_END_REG_2|Q_OUT[26]~289_combout ;
wire \MUX_END_REG_2|Q_OUT[26]~290_combout ;
wire \MUX_END_REG_2|Q_OUT[26]~291_combout ;
wire \MUX_END_REG_2|Q_OUT[26]~292_combout ;
wire \MUX_END_REG_2|Q_OUT[26]~293_combout ;
wire \MUX_END_REG_2|Q_OUT[26]~294_combout ;
wire \MUX_END_REG_2|Q_OUT[26]~295_combout ;
wire \MUX_END_REG_2|Q_OUT[26]~296_combout ;
wire \MUX_END_REG_2|Q_OUT[26]~297_combout ;
wire \MUX_END_REG_2|Q_OUT[26]~298_combout ;
wire \MUX_END_REG_2|Q_OUT[26]~299_combout ;
wire \MUX_END_REG_2|Q_OUT[27]~300_combout ;
wire \MUX_END_REG_2|Q_OUT[27]~301_combout ;
wire \MUX_END_REG_2|Q_OUT[27]~302_combout ;
wire \MUX_END_REG_2|Q_OUT[27]~303_combout ;
wire \MUX_END_REG_2|Q_OUT[27]~304_combout ;
wire \MUX_END_REG_2|Q_OUT[27]~305_combout ;
wire \MUX_END_REG_2|Q_OUT[27]~306_combout ;
wire \MUX_END_REG_2|Q_OUT[27]~307_combout ;
wire \MUX_END_REG_2|Q_OUT[27]~308_combout ;
wire \MUX_END_REG_2|Q_OUT[27]~309_combout ;
wire \MUX_END_REG_2|Q_OUT[27]~310_combout ;
wire \MUX_END_REG_2|Q_OUT[28]~311_combout ;
wire \MUX_END_REG_2|Q_OUT[28]~312_combout ;
wire \MUX_END_REG_2|Q_OUT[28]~313_combout ;
wire \MUX_END_REG_2|Q_OUT[28]~314_combout ;
wire \MUX_END_REG_2|Q_OUT[28]~315_combout ;
wire \MUX_END_REG_2|Q_OUT[28]~316_combout ;
wire \MUX_END_REG_2|Q_OUT[28]~317_combout ;
wire \MUX_END_REG_2|Q_OUT[28]~318_combout ;
wire \MUX_END_REG_2|Q_OUT[28]~319_combout ;
wire \MUX_END_REG_2|Q_OUT[28]~320_combout ;
wire \MUX_END_REG_2|Q_OUT[28]~321_combout ;
wire \MUX_END_REG_2|Q_OUT[29]~322_combout ;
wire \MUX_END_REG_2|Q_OUT[29]~323_combout ;
wire \MUX_END_REG_2|Q_OUT[29]~324_combout ;
wire \MUX_END_REG_2|Q_OUT[29]~325_combout ;
wire \MUX_END_REG_2|Q_OUT[29]~326_combout ;
wire \MUX_END_REG_2|Q_OUT[29]~327_combout ;
wire \MUX_END_REG_2|Q_OUT[29]~328_combout ;
wire \MUX_END_REG_2|Q_OUT[29]~329_combout ;
wire \MUX_END_REG_2|Q_OUT[29]~330_combout ;
wire \MUX_END_REG_2|Q_OUT[29]~331_combout ;
wire \MUX_END_REG_2|Q_OUT[29]~332_combout ;
wire \MUX_END_REG_2|Q_OUT[30]~333_combout ;
wire \MUX_END_REG_2|Q_OUT[30]~334_combout ;
wire \MUX_END_REG_2|Q_OUT[30]~335_combout ;
wire \MUX_END_REG_2|Q_OUT[30]~336_combout ;
wire \MUX_END_REG_2|Q_OUT[30]~337_combout ;
wire \MUX_END_REG_2|Q_OUT[30]~338_combout ;
wire \MUX_END_REG_2|Q_OUT[30]~339_combout ;
wire \MUX_END_REG_2|Q_OUT[30]~340_combout ;
wire \MUX_END_REG_2|Q_OUT[30]~341_combout ;
wire \MUX_END_REG_2|Q_OUT[30]~342_combout ;
wire \MUX_END_REG_2|Q_OUT[30]~343_combout ;
wire \MUX_END_REG_2|Q_OUT[31]~344_combout ;
wire \MUX_END_REG_2|Q_OUT[31]~345_combout ;
wire \MUX_END_REG_2|Q_OUT[31]~346_combout ;
wire \MUX_END_REG_2|Q_OUT[31]~347_combout ;
wire \MUX_END_REG_2|Q_OUT[31]~348_combout ;
wire \MUX_END_REG_2|Q_OUT[31]~349_combout ;
wire \MUX_END_REG_2|Q_OUT[31]~350_combout ;
wire \MUX_END_REG_2|Q_OUT[31]~351_combout ;
wire \MUX_END_REG_2|Q_OUT[31]~352_combout ;
wire \MUX_END_REG_2|Q_OUT[31]~353_combout ;
wire \MUX_END_REG_2|Q_OUT[31]~354_combout ;
wire [31:0] \REG28|DOUT ;
wire [31:0] \REG12|DOUT ;
wire [31:0] \REG20|DOUT ;
wire [31:0] \REG4|DOUT ;
wire [31:0] \REG8|DOUT ;
wire [31:0] \REG16|DOUT ;
wire [31:0] \REG24|DOUT ;
wire [31:0] \REG0|DOUT ;
wire [31:0] \REG29|DOUT ;
wire [31:0] \REG14|DOUT ;
wire [31:0] \REG22|DOUT ;
wire [31:0] \REG6|DOUT ;
wire [31:0] \REG30|DOUT ;
wire [31:0] \REG10|DOUT ;
wire [31:0] \REG26|DOUT ;
wire [31:0] \REG2|DOUT ;
wire [31:0] \REG11|DOUT ;
wire [31:0] \REG27|DOUT ;
wire [31:0] \REG3|DOUT ;
wire [31:0] \REG18|DOUT ;
wire [31:0] \REG7|DOUT ;
wire [31:0] \REG31|DOUT ;
wire [31:0] \REG23|DOUT ;
wire [31:0] \REG15|DOUT ;
wire [31:0] \REG1|DOUT ;
wire [31:0] \REG25|DOUT ;
wire [31:0] \REG17|DOUT ;
wire [31:0] \REG9|DOUT ;
wire [31:0] \REG5|DOUT ;
wire [31:0] \REG21|DOUT ;
wire [31:0] \REG13|DOUT ;


cyclonev_io_obuf \DADO_R_REG1[0]~output (
	.i(\MUX_END_REG_1|Q_OUT[0]~13_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DADO_R_REG1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \DADO_R_REG1[0]~output .bus_hold = "false";
defparam \DADO_R_REG1[0]~output .open_drain_output = "false";
defparam \DADO_R_REG1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DADO_R_REG1[1]~output (
	.i(\MUX_END_REG_1|Q_OUT[1]~24_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DADO_R_REG1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \DADO_R_REG1[1]~output .bus_hold = "false";
defparam \DADO_R_REG1[1]~output .open_drain_output = "false";
defparam \DADO_R_REG1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DADO_R_REG1[2]~output (
	.i(\MUX_END_REG_1|Q_OUT[2]~35_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DADO_R_REG1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \DADO_R_REG1[2]~output .bus_hold = "false";
defparam \DADO_R_REG1[2]~output .open_drain_output = "false";
defparam \DADO_R_REG1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DADO_R_REG1[3]~output (
	.i(\MUX_END_REG_1|Q_OUT[3]~46_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DADO_R_REG1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \DADO_R_REG1[3]~output .bus_hold = "false";
defparam \DADO_R_REG1[3]~output .open_drain_output = "false";
defparam \DADO_R_REG1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DADO_R_REG1[4]~output (
	.i(\MUX_END_REG_1|Q_OUT[4]~57_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DADO_R_REG1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \DADO_R_REG1[4]~output .bus_hold = "false";
defparam \DADO_R_REG1[4]~output .open_drain_output = "false";
defparam \DADO_R_REG1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DADO_R_REG1[5]~output (
	.i(\MUX_END_REG_1|Q_OUT[5]~68_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DADO_R_REG1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \DADO_R_REG1[5]~output .bus_hold = "false";
defparam \DADO_R_REG1[5]~output .open_drain_output = "false";
defparam \DADO_R_REG1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DADO_R_REG1[6]~output (
	.i(\MUX_END_REG_1|Q_OUT[6]~79_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DADO_R_REG1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \DADO_R_REG1[6]~output .bus_hold = "false";
defparam \DADO_R_REG1[6]~output .open_drain_output = "false";
defparam \DADO_R_REG1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DADO_R_REG1[7]~output (
	.i(\MUX_END_REG_1|Q_OUT[7]~90_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DADO_R_REG1[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \DADO_R_REG1[7]~output .bus_hold = "false";
defparam \DADO_R_REG1[7]~output .open_drain_output = "false";
defparam \DADO_R_REG1[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DADO_R_REG1[8]~output (
	.i(\MUX_END_REG_1|Q_OUT[8]~101_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DADO_R_REG1[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \DADO_R_REG1[8]~output .bus_hold = "false";
defparam \DADO_R_REG1[8]~output .open_drain_output = "false";
defparam \DADO_R_REG1[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DADO_R_REG1[9]~output (
	.i(\MUX_END_REG_1|Q_OUT[9]~112_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DADO_R_REG1[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \DADO_R_REG1[9]~output .bus_hold = "false";
defparam \DADO_R_REG1[9]~output .open_drain_output = "false";
defparam \DADO_R_REG1[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DADO_R_REG1[10]~output (
	.i(\MUX_END_REG_1|Q_OUT[10]~123_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DADO_R_REG1[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \DADO_R_REG1[10]~output .bus_hold = "false";
defparam \DADO_R_REG1[10]~output .open_drain_output = "false";
defparam \DADO_R_REG1[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DADO_R_REG1[11]~output (
	.i(\MUX_END_REG_1|Q_OUT[11]~134_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DADO_R_REG1[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \DADO_R_REG1[11]~output .bus_hold = "false";
defparam \DADO_R_REG1[11]~output .open_drain_output = "false";
defparam \DADO_R_REG1[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DADO_R_REG1[12]~output (
	.i(\MUX_END_REG_1|Q_OUT[12]~145_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DADO_R_REG1[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \DADO_R_REG1[12]~output .bus_hold = "false";
defparam \DADO_R_REG1[12]~output .open_drain_output = "false";
defparam \DADO_R_REG1[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DADO_R_REG1[13]~output (
	.i(\MUX_END_REG_1|Q_OUT[13]~156_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DADO_R_REG1[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \DADO_R_REG1[13]~output .bus_hold = "false";
defparam \DADO_R_REG1[13]~output .open_drain_output = "false";
defparam \DADO_R_REG1[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DADO_R_REG1[14]~output (
	.i(\MUX_END_REG_1|Q_OUT[14]~167_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DADO_R_REG1[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \DADO_R_REG1[14]~output .bus_hold = "false";
defparam \DADO_R_REG1[14]~output .open_drain_output = "false";
defparam \DADO_R_REG1[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DADO_R_REG1[15]~output (
	.i(\MUX_END_REG_1|Q_OUT[15]~178_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DADO_R_REG1[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \DADO_R_REG1[15]~output .bus_hold = "false";
defparam \DADO_R_REG1[15]~output .open_drain_output = "false";
defparam \DADO_R_REG1[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DADO_R_REG1[16]~output (
	.i(\MUX_END_REG_1|Q_OUT[16]~189_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DADO_R_REG1[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \DADO_R_REG1[16]~output .bus_hold = "false";
defparam \DADO_R_REG1[16]~output .open_drain_output = "false";
defparam \DADO_R_REG1[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DADO_R_REG1[17]~output (
	.i(\MUX_END_REG_1|Q_OUT[17]~200_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DADO_R_REG1[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \DADO_R_REG1[17]~output .bus_hold = "false";
defparam \DADO_R_REG1[17]~output .open_drain_output = "false";
defparam \DADO_R_REG1[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DADO_R_REG1[18]~output (
	.i(\MUX_END_REG_1|Q_OUT[18]~211_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DADO_R_REG1[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \DADO_R_REG1[18]~output .bus_hold = "false";
defparam \DADO_R_REG1[18]~output .open_drain_output = "false";
defparam \DADO_R_REG1[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DADO_R_REG1[19]~output (
	.i(\MUX_END_REG_1|Q_OUT[19]~222_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DADO_R_REG1[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \DADO_R_REG1[19]~output .bus_hold = "false";
defparam \DADO_R_REG1[19]~output .open_drain_output = "false";
defparam \DADO_R_REG1[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DADO_R_REG1[20]~output (
	.i(\MUX_END_REG_1|Q_OUT[20]~233_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DADO_R_REG1[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \DADO_R_REG1[20]~output .bus_hold = "false";
defparam \DADO_R_REG1[20]~output .open_drain_output = "false";
defparam \DADO_R_REG1[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DADO_R_REG1[21]~output (
	.i(\MUX_END_REG_1|Q_OUT[21]~244_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DADO_R_REG1[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \DADO_R_REG1[21]~output .bus_hold = "false";
defparam \DADO_R_REG1[21]~output .open_drain_output = "false";
defparam \DADO_R_REG1[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DADO_R_REG1[22]~output (
	.i(\MUX_END_REG_1|Q_OUT[22]~255_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DADO_R_REG1[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \DADO_R_REG1[22]~output .bus_hold = "false";
defparam \DADO_R_REG1[22]~output .open_drain_output = "false";
defparam \DADO_R_REG1[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DADO_R_REG1[23]~output (
	.i(\MUX_END_REG_1|Q_OUT[23]~266_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DADO_R_REG1[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \DADO_R_REG1[23]~output .bus_hold = "false";
defparam \DADO_R_REG1[23]~output .open_drain_output = "false";
defparam \DADO_R_REG1[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DADO_R_REG1[24]~output (
	.i(\MUX_END_REG_1|Q_OUT[24]~277_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DADO_R_REG1[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \DADO_R_REG1[24]~output .bus_hold = "false";
defparam \DADO_R_REG1[24]~output .open_drain_output = "false";
defparam \DADO_R_REG1[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DADO_R_REG1[25]~output (
	.i(\MUX_END_REG_1|Q_OUT[25]~288_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DADO_R_REG1[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \DADO_R_REG1[25]~output .bus_hold = "false";
defparam \DADO_R_REG1[25]~output .open_drain_output = "false";
defparam \DADO_R_REG1[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DADO_R_REG1[26]~output (
	.i(\MUX_END_REG_1|Q_OUT[26]~299_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DADO_R_REG1[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \DADO_R_REG1[26]~output .bus_hold = "false";
defparam \DADO_R_REG1[26]~output .open_drain_output = "false";
defparam \DADO_R_REG1[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DADO_R_REG1[27]~output (
	.i(\MUX_END_REG_1|Q_OUT[27]~310_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DADO_R_REG1[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \DADO_R_REG1[27]~output .bus_hold = "false";
defparam \DADO_R_REG1[27]~output .open_drain_output = "false";
defparam \DADO_R_REG1[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DADO_R_REG1[28]~output (
	.i(\MUX_END_REG_1|Q_OUT[28]~321_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DADO_R_REG1[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \DADO_R_REG1[28]~output .bus_hold = "false";
defparam \DADO_R_REG1[28]~output .open_drain_output = "false";
defparam \DADO_R_REG1[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DADO_R_REG1[29]~output (
	.i(\MUX_END_REG_1|Q_OUT[29]~332_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DADO_R_REG1[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \DADO_R_REG1[29]~output .bus_hold = "false";
defparam \DADO_R_REG1[29]~output .open_drain_output = "false";
defparam \DADO_R_REG1[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DADO_R_REG1[30]~output (
	.i(\MUX_END_REG_1|Q_OUT[30]~343_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DADO_R_REG1[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \DADO_R_REG1[30]~output .bus_hold = "false";
defparam \DADO_R_REG1[30]~output .open_drain_output = "false";
defparam \DADO_R_REG1[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DADO_R_REG1[31]~output (
	.i(\MUX_END_REG_1|Q_OUT[31]~354_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DADO_R_REG1[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \DADO_R_REG1[31]~output .bus_hold = "false";
defparam \DADO_R_REG1[31]~output .open_drain_output = "false";
defparam \DADO_R_REG1[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DADO_R_REG2[0]~output (
	.i(\MUX_END_REG_2|Q_OUT[0]~13_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DADO_R_REG2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \DADO_R_REG2[0]~output .bus_hold = "false";
defparam \DADO_R_REG2[0]~output .open_drain_output = "false";
defparam \DADO_R_REG2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DADO_R_REG2[1]~output (
	.i(\MUX_END_REG_2|Q_OUT[1]~24_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DADO_R_REG2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \DADO_R_REG2[1]~output .bus_hold = "false";
defparam \DADO_R_REG2[1]~output .open_drain_output = "false";
defparam \DADO_R_REG2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DADO_R_REG2[2]~output (
	.i(\MUX_END_REG_2|Q_OUT[2]~35_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DADO_R_REG2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \DADO_R_REG2[2]~output .bus_hold = "false";
defparam \DADO_R_REG2[2]~output .open_drain_output = "false";
defparam \DADO_R_REG2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DADO_R_REG2[3]~output (
	.i(\MUX_END_REG_2|Q_OUT[3]~46_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DADO_R_REG2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \DADO_R_REG2[3]~output .bus_hold = "false";
defparam \DADO_R_REG2[3]~output .open_drain_output = "false";
defparam \DADO_R_REG2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DADO_R_REG2[4]~output (
	.i(\MUX_END_REG_2|Q_OUT[4]~57_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DADO_R_REG2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \DADO_R_REG2[4]~output .bus_hold = "false";
defparam \DADO_R_REG2[4]~output .open_drain_output = "false";
defparam \DADO_R_REG2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DADO_R_REG2[5]~output (
	.i(\MUX_END_REG_2|Q_OUT[5]~68_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DADO_R_REG2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \DADO_R_REG2[5]~output .bus_hold = "false";
defparam \DADO_R_REG2[5]~output .open_drain_output = "false";
defparam \DADO_R_REG2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DADO_R_REG2[6]~output (
	.i(\MUX_END_REG_2|Q_OUT[6]~79_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DADO_R_REG2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \DADO_R_REG2[6]~output .bus_hold = "false";
defparam \DADO_R_REG2[6]~output .open_drain_output = "false";
defparam \DADO_R_REG2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DADO_R_REG2[7]~output (
	.i(\MUX_END_REG_2|Q_OUT[7]~90_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DADO_R_REG2[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \DADO_R_REG2[7]~output .bus_hold = "false";
defparam \DADO_R_REG2[7]~output .open_drain_output = "false";
defparam \DADO_R_REG2[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DADO_R_REG2[8]~output (
	.i(\MUX_END_REG_2|Q_OUT[8]~101_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DADO_R_REG2[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \DADO_R_REG2[8]~output .bus_hold = "false";
defparam \DADO_R_REG2[8]~output .open_drain_output = "false";
defparam \DADO_R_REG2[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DADO_R_REG2[9]~output (
	.i(\MUX_END_REG_2|Q_OUT[9]~112_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DADO_R_REG2[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \DADO_R_REG2[9]~output .bus_hold = "false";
defparam \DADO_R_REG2[9]~output .open_drain_output = "false";
defparam \DADO_R_REG2[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DADO_R_REG2[10]~output (
	.i(\MUX_END_REG_2|Q_OUT[10]~123_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DADO_R_REG2[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \DADO_R_REG2[10]~output .bus_hold = "false";
defparam \DADO_R_REG2[10]~output .open_drain_output = "false";
defparam \DADO_R_REG2[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DADO_R_REG2[11]~output (
	.i(\MUX_END_REG_2|Q_OUT[11]~134_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DADO_R_REG2[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \DADO_R_REG2[11]~output .bus_hold = "false";
defparam \DADO_R_REG2[11]~output .open_drain_output = "false";
defparam \DADO_R_REG2[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DADO_R_REG2[12]~output (
	.i(\MUX_END_REG_2|Q_OUT[12]~145_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DADO_R_REG2[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \DADO_R_REG2[12]~output .bus_hold = "false";
defparam \DADO_R_REG2[12]~output .open_drain_output = "false";
defparam \DADO_R_REG2[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DADO_R_REG2[13]~output (
	.i(\MUX_END_REG_2|Q_OUT[13]~156_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DADO_R_REG2[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \DADO_R_REG2[13]~output .bus_hold = "false";
defparam \DADO_R_REG2[13]~output .open_drain_output = "false";
defparam \DADO_R_REG2[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DADO_R_REG2[14]~output (
	.i(\MUX_END_REG_2|Q_OUT[14]~167_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DADO_R_REG2[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \DADO_R_REG2[14]~output .bus_hold = "false";
defparam \DADO_R_REG2[14]~output .open_drain_output = "false";
defparam \DADO_R_REG2[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DADO_R_REG2[15]~output (
	.i(\MUX_END_REG_2|Q_OUT[15]~178_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DADO_R_REG2[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \DADO_R_REG2[15]~output .bus_hold = "false";
defparam \DADO_R_REG2[15]~output .open_drain_output = "false";
defparam \DADO_R_REG2[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DADO_R_REG2[16]~output (
	.i(\MUX_END_REG_2|Q_OUT[16]~189_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DADO_R_REG2[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \DADO_R_REG2[16]~output .bus_hold = "false";
defparam \DADO_R_REG2[16]~output .open_drain_output = "false";
defparam \DADO_R_REG2[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DADO_R_REG2[17]~output (
	.i(\MUX_END_REG_2|Q_OUT[17]~200_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DADO_R_REG2[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \DADO_R_REG2[17]~output .bus_hold = "false";
defparam \DADO_R_REG2[17]~output .open_drain_output = "false";
defparam \DADO_R_REG2[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DADO_R_REG2[18]~output (
	.i(\MUX_END_REG_2|Q_OUT[18]~211_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DADO_R_REG2[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \DADO_R_REG2[18]~output .bus_hold = "false";
defparam \DADO_R_REG2[18]~output .open_drain_output = "false";
defparam \DADO_R_REG2[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DADO_R_REG2[19]~output (
	.i(\MUX_END_REG_2|Q_OUT[19]~222_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DADO_R_REG2[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \DADO_R_REG2[19]~output .bus_hold = "false";
defparam \DADO_R_REG2[19]~output .open_drain_output = "false";
defparam \DADO_R_REG2[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DADO_R_REG2[20]~output (
	.i(\MUX_END_REG_2|Q_OUT[20]~233_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DADO_R_REG2[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \DADO_R_REG2[20]~output .bus_hold = "false";
defparam \DADO_R_REG2[20]~output .open_drain_output = "false";
defparam \DADO_R_REG2[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DADO_R_REG2[21]~output (
	.i(\MUX_END_REG_2|Q_OUT[21]~244_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DADO_R_REG2[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \DADO_R_REG2[21]~output .bus_hold = "false";
defparam \DADO_R_REG2[21]~output .open_drain_output = "false";
defparam \DADO_R_REG2[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DADO_R_REG2[22]~output (
	.i(\MUX_END_REG_2|Q_OUT[22]~255_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DADO_R_REG2[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \DADO_R_REG2[22]~output .bus_hold = "false";
defparam \DADO_R_REG2[22]~output .open_drain_output = "false";
defparam \DADO_R_REG2[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DADO_R_REG2[23]~output (
	.i(\MUX_END_REG_2|Q_OUT[23]~266_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DADO_R_REG2[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \DADO_R_REG2[23]~output .bus_hold = "false";
defparam \DADO_R_REG2[23]~output .open_drain_output = "false";
defparam \DADO_R_REG2[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DADO_R_REG2[24]~output (
	.i(\MUX_END_REG_2|Q_OUT[24]~277_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DADO_R_REG2[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \DADO_R_REG2[24]~output .bus_hold = "false";
defparam \DADO_R_REG2[24]~output .open_drain_output = "false";
defparam \DADO_R_REG2[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DADO_R_REG2[25]~output (
	.i(\MUX_END_REG_2|Q_OUT[25]~288_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DADO_R_REG2[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \DADO_R_REG2[25]~output .bus_hold = "false";
defparam \DADO_R_REG2[25]~output .open_drain_output = "false";
defparam \DADO_R_REG2[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DADO_R_REG2[26]~output (
	.i(\MUX_END_REG_2|Q_OUT[26]~299_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DADO_R_REG2[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \DADO_R_REG2[26]~output .bus_hold = "false";
defparam \DADO_R_REG2[26]~output .open_drain_output = "false";
defparam \DADO_R_REG2[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DADO_R_REG2[27]~output (
	.i(\MUX_END_REG_2|Q_OUT[27]~310_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DADO_R_REG2[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \DADO_R_REG2[27]~output .bus_hold = "false";
defparam \DADO_R_REG2[27]~output .open_drain_output = "false";
defparam \DADO_R_REG2[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DADO_R_REG2[28]~output (
	.i(\MUX_END_REG_2|Q_OUT[28]~321_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DADO_R_REG2[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \DADO_R_REG2[28]~output .bus_hold = "false";
defparam \DADO_R_REG2[28]~output .open_drain_output = "false";
defparam \DADO_R_REG2[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DADO_R_REG2[29]~output (
	.i(\MUX_END_REG_2|Q_OUT[29]~332_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DADO_R_REG2[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \DADO_R_REG2[29]~output .bus_hold = "false";
defparam \DADO_R_REG2[29]~output .open_drain_output = "false";
defparam \DADO_R_REG2[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DADO_R_REG2[30]~output (
	.i(\MUX_END_REG_2|Q_OUT[30]~343_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DADO_R_REG2[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \DADO_R_REG2[30]~output .bus_hold = "false";
defparam \DADO_R_REG2[30]~output .open_drain_output = "false";
defparam \DADO_R_REG2[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DADO_R_REG2[31]~output (
	.i(\MUX_END_REG_2|Q_OUT[31]~354_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DADO_R_REG2[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \DADO_R_REG2[31]~output .bus_hold = "false";
defparam \DADO_R_REG2[31]~output .open_drain_output = "false";
defparam \DADO_R_REG2[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_ibuf \END1[1]~input (
	.i(END1[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\END1[1]~input_o ));
// synopsys translate_off
defparam \END1[1]~input .bus_hold = "false";
defparam \END1[1]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \CLK~input (
	.i(CLK),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLK~input_o ));
// synopsys translate_off
defparam \CLK~input .bus_hold = "false";
defparam \CLK~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \DADO_W_REG3[0]~input (
	.i(DADO_W_REG3[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DADO_W_REG3[0]~input_o ));
// synopsys translate_off
defparam \DADO_W_REG3[0]~input .bus_hold = "false";
defparam \DADO_W_REG3[0]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \END3[1]~input (
	.i(END3[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\END3[1]~input_o ));
// synopsys translate_off
defparam \END3[1]~input .bus_hold = "false";
defparam \END3[1]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \END3[4]~input (
	.i(END3[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\END3[4]~input_o ));
// synopsys translate_off
defparam \END3[4]~input .bus_hold = "false";
defparam \END3[4]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \HAB_ESCRITA_REG~input (
	.i(HAB_ESCRITA_REG),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HAB_ESCRITA_REG~input_o ));
// synopsys translate_off
defparam \HAB_ESCRITA_REG~input .bus_hold = "false";
defparam \HAB_ESCRITA_REG~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \END3[0]~input (
	.i(END3[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\END3[0]~input_o ));
// synopsys translate_off
defparam \END3[0]~input .bus_hold = "false";
defparam \END3[0]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \END3[2]~input (
	.i(END3[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\END3[2]~input_o ));
// synopsys translate_off
defparam \END3[2]~input .bus_hold = "false";
defparam \END3[2]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \END3[3]~input (
	.i(END3[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\END3[3]~input_o ));
// synopsys translate_off
defparam \END3[3]~input .bus_hold = "false";
defparam \END3[3]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \enable_write[2]~0 (
// Equation(s):
// \enable_write[2]~0_combout  = ( !\END3[2]~input_o  & ( !\END3[3]~input_o  & ( (\END3[1]~input_o  & (!\END3[4]~input_o  & (\HAB_ESCRITA_REG~input_o  & !\END3[0]~input_o ))) ) ) )

	.dataa(!\END3[1]~input_o ),
	.datab(!\END3[4]~input_o ),
	.datac(!\HAB_ESCRITA_REG~input_o ),
	.datad(!\END3[0]~input_o ),
	.datae(!\END3[2]~input_o ),
	.dataf(!\END3[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\enable_write[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \enable_write[2]~0 .extended_lut = "off";
defparam \enable_write[2]~0 .lut_mask = 64'h0400000000000000;
defparam \enable_write[2]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \REG2|DOUT[0] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG2|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG2|DOUT[0] .is_wysiwyg = "true";
defparam \REG2|DOUT[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \enable_write[18]~1 (
// Equation(s):
// \enable_write[18]~1_combout  = ( !\END3[2]~input_o  & ( !\END3[3]~input_o  & ( (\END3[1]~input_o  & (\END3[4]~input_o  & (\HAB_ESCRITA_REG~input_o  & !\END3[0]~input_o ))) ) ) )

	.dataa(!\END3[1]~input_o ),
	.datab(!\END3[4]~input_o ),
	.datac(!\HAB_ESCRITA_REG~input_o ),
	.datad(!\END3[0]~input_o ),
	.datae(!\END3[2]~input_o ),
	.dataf(!\END3[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\enable_write[18]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \enable_write[18]~1 .extended_lut = "off";
defparam \enable_write[18]~1 .lut_mask = 64'h0100000000000000;
defparam \enable_write[18]~1 .shared_arith = "off";
// synopsys translate_on

dffeas \REG18|DOUT[0] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG18|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG18|DOUT[0] .is_wysiwyg = "true";
defparam \REG18|DOUT[0] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \END1[3]~input (
	.i(END1[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\END1[3]~input_o ));
// synopsys translate_off
defparam \END1[3]~input .bus_hold = "false";
defparam \END1[3]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \enable_write[3]~2 (
// Equation(s):
// \enable_write[3]~2_combout  = ( !\END3[2]~input_o  & ( !\END3[3]~input_o  & ( (\END3[1]~input_o  & (!\END3[4]~input_o  & (\HAB_ESCRITA_REG~input_o  & \END3[0]~input_o ))) ) ) )

	.dataa(!\END3[1]~input_o ),
	.datab(!\END3[4]~input_o ),
	.datac(!\HAB_ESCRITA_REG~input_o ),
	.datad(!\END3[0]~input_o ),
	.datae(!\END3[2]~input_o ),
	.dataf(!\END3[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\enable_write[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \enable_write[3]~2 .extended_lut = "off";
defparam \enable_write[3]~2 .lut_mask = 64'h0004000000000000;
defparam \enable_write[3]~2 .shared_arith = "off";
// synopsys translate_on

dffeas \REG3|DOUT[0] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG3|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG3|DOUT[0] .is_wysiwyg = "true";
defparam \REG3|DOUT[0] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \END1[4]~input (
	.i(END1[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\END1[4]~input_o ));
// synopsys translate_off
defparam \END1[4]~input .bus_hold = "false";
defparam \END1[4]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \enable_write[27]~3 (
// Equation(s):
// \enable_write[27]~3_combout  = ( !\END3[2]~input_o  & ( \END3[3]~input_o  & ( (\END3[1]~input_o  & (\END3[4]~input_o  & (\HAB_ESCRITA_REG~input_o  & \END3[0]~input_o ))) ) ) )

	.dataa(!\END3[1]~input_o ),
	.datab(!\END3[4]~input_o ),
	.datac(!\HAB_ESCRITA_REG~input_o ),
	.datad(!\END3[0]~input_o ),
	.datae(!\END3[2]~input_o ),
	.dataf(!\END3[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\enable_write[27]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \enable_write[27]~3 .extended_lut = "off";
defparam \enable_write[27]~3 .lut_mask = 64'h0000000000010000;
defparam \enable_write[27]~3 .shared_arith = "off";
// synopsys translate_on

dffeas \REG27|DOUT[0] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[27]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG27|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG27|DOUT[0] .is_wysiwyg = "true";
defparam \REG27|DOUT[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \enable_write[11]~4 (
// Equation(s):
// \enable_write[11]~4_combout  = ( !\END3[2]~input_o  & ( \END3[3]~input_o  & ( (\END3[1]~input_o  & (!\END3[4]~input_o  & (\HAB_ESCRITA_REG~input_o  & \END3[0]~input_o ))) ) ) )

	.dataa(!\END3[1]~input_o ),
	.datab(!\END3[4]~input_o ),
	.datac(!\HAB_ESCRITA_REG~input_o ),
	.datad(!\END3[0]~input_o ),
	.datae(!\END3[2]~input_o ),
	.dataf(!\END3[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\enable_write[11]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \enable_write[11]~4 .extended_lut = "off";
defparam \enable_write[11]~4 .lut_mask = 64'h0000000000040000;
defparam \enable_write[11]~4 .shared_arith = "off";
// synopsys translate_on

dffeas \REG11|DOUT[0] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[11]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG11|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG11|DOUT[0] .is_wysiwyg = "true";
defparam \REG11|DOUT[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[0]~0 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[0]~0_combout  = ( \REG11|DOUT [0] & ( (!\END1[3]~input_o  & (\REG3|DOUT [0])) # (\END1[3]~input_o  & (((!\END1[4]~input_o ) # (\REG27|DOUT [0])))) ) ) # ( !\REG11|DOUT [0] & ( (!\END1[3]~input_o  & (\REG3|DOUT [0])) # 
// (\END1[3]~input_o  & (((\END1[4]~input_o  & \REG27|DOUT [0])))) ) )

	.dataa(!\END1[3]~input_o ),
	.datab(!\REG3|DOUT [0]),
	.datac(!\END1[4]~input_o ),
	.datad(!\REG27|DOUT [0]),
	.datae(!\REG11|DOUT [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[0]~0 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[0]~0 .lut_mask = 64'h2227727722277277;
defparam \MUX_END_REG_1|Q_OUT[0]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \enable_write[26]~5 (
// Equation(s):
// \enable_write[26]~5_combout  = ( !\END3[2]~input_o  & ( \END3[3]~input_o  & ( (\END3[1]~input_o  & (\END3[4]~input_o  & (\HAB_ESCRITA_REG~input_o  & !\END3[0]~input_o ))) ) ) )

	.dataa(!\END3[1]~input_o ),
	.datab(!\END3[4]~input_o ),
	.datac(!\HAB_ESCRITA_REG~input_o ),
	.datad(!\END3[0]~input_o ),
	.datae(!\END3[2]~input_o ),
	.dataf(!\END3[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\enable_write[26]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \enable_write[26]~5 .extended_lut = "off";
defparam \enable_write[26]~5 .lut_mask = 64'h0000000001000000;
defparam \enable_write[26]~5 .shared_arith = "off";
// synopsys translate_on

dffeas \REG26|DOUT[0] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[26]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG26|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG26|DOUT[0] .is_wysiwyg = "true";
defparam \REG26|DOUT[0] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \END1[0]~input (
	.i(END1[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\END1[0]~input_o ));
// synopsys translate_off
defparam \END1[0]~input .bus_hold = "false";
defparam \END1[0]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[1]~1 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[1]~1_combout  = (!\END1[0]~input_o  & ((\END1[4]~input_o ) # (\END1[3]~input_o )))

	.dataa(!\END1[3]~input_o ),
	.datab(!\END1[4]~input_o ),
	.datac(!\END1[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[1]~1 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[1]~1 .lut_mask = 64'h7070707070707070;
defparam \MUX_END_REG_1|Q_OUT[1]~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[1]~2 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[1]~2_combout  = (!\END1[3]~input_o  & !\END1[0]~input_o )

	.dataa(!\END1[3]~input_o ),
	.datab(!\END1[0]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[1]~2 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[1]~2 .lut_mask = 64'h8888888888888888;
defparam \MUX_END_REG_1|Q_OUT[1]~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[0]~3 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[0]~3_combout  = ( \MUX_END_REG_1|Q_OUT[1]~1_combout  & ( \MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \REG18|DOUT [0] ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~1_combout  & ( \MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \REG2|DOUT [0] ) ) ) # ( 
// \MUX_END_REG_1|Q_OUT[1]~1_combout  & ( !\MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \REG26|DOUT [0] ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~1_combout  & ( !\MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \MUX_END_REG_1|Q_OUT[0]~0_combout  ) ) )

	.dataa(!\REG2|DOUT [0]),
	.datab(!\REG18|DOUT [0]),
	.datac(!\MUX_END_REG_1|Q_OUT[0]~0_combout ),
	.datad(!\REG26|DOUT [0]),
	.datae(!\MUX_END_REG_1|Q_OUT[1]~1_combout ),
	.dataf(!\MUX_END_REG_1|Q_OUT[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[0]~3 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[0]~3 .lut_mask = 64'h0F0F00FF55553333;
defparam \MUX_END_REG_1|Q_OUT[0]~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \enable_write[10]~6 (
// Equation(s):
// \enable_write[10]~6_combout  = ( !\END3[2]~input_o  & ( \END3[3]~input_o  & ( (\END3[1]~input_o  & (!\END3[4]~input_o  & (\HAB_ESCRITA_REG~input_o  & !\END3[0]~input_o ))) ) ) )

	.dataa(!\END3[1]~input_o ),
	.datab(!\END3[4]~input_o ),
	.datac(!\HAB_ESCRITA_REG~input_o ),
	.datad(!\END3[0]~input_o ),
	.datae(!\END3[2]~input_o ),
	.dataf(!\END3[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\enable_write[10]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \enable_write[10]~6 .extended_lut = "off";
defparam \enable_write[10]~6 .lut_mask = 64'h0000000004000000;
defparam \enable_write[10]~6 .shared_arith = "off";
// synopsys translate_on

dffeas \REG10|DOUT[0] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[10]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG10|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG10|DOUT[0] .is_wysiwyg = "true";
defparam \REG10|DOUT[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \enable_write[6]~7 (
// Equation(s):
// \enable_write[6]~7_combout  = ( \END3[2]~input_o  & ( !\END3[3]~input_o  & ( (\END3[1]~input_o  & (!\END3[4]~input_o  & (\HAB_ESCRITA_REG~input_o  & !\END3[0]~input_o ))) ) ) )

	.dataa(!\END3[1]~input_o ),
	.datab(!\END3[4]~input_o ),
	.datac(!\HAB_ESCRITA_REG~input_o ),
	.datad(!\END3[0]~input_o ),
	.datae(!\END3[2]~input_o ),
	.dataf(!\END3[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\enable_write[6]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \enable_write[6]~7 .extended_lut = "off";
defparam \enable_write[6]~7 .lut_mask = 64'h0000040000000000;
defparam \enable_write[6]~7 .shared_arith = "off";
// synopsys translate_on

dffeas \REG6|DOUT[0] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[6]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG6|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG6|DOUT[0] .is_wysiwyg = "true";
defparam \REG6|DOUT[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \enable_write[22]~8 (
// Equation(s):
// \enable_write[22]~8_combout  = ( \END3[2]~input_o  & ( !\END3[3]~input_o  & ( (\END3[1]~input_o  & (\END3[4]~input_o  & (\HAB_ESCRITA_REG~input_o  & !\END3[0]~input_o ))) ) ) )

	.dataa(!\END3[1]~input_o ),
	.datab(!\END3[4]~input_o ),
	.datac(!\HAB_ESCRITA_REG~input_o ),
	.datad(!\END3[0]~input_o ),
	.datae(!\END3[2]~input_o ),
	.dataf(!\END3[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\enable_write[22]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \enable_write[22]~8 .extended_lut = "off";
defparam \enable_write[22]~8 .lut_mask = 64'h0000010000000000;
defparam \enable_write[22]~8 .shared_arith = "off";
// synopsys translate_on

dffeas \REG22|DOUT[0] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[22]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG22|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG22|DOUT[0] .is_wysiwyg = "true";
defparam \REG22|DOUT[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \enable_write[14]~9 (
// Equation(s):
// \enable_write[14]~9_combout  = ( \END3[2]~input_o  & ( \END3[3]~input_o  & ( (\END3[1]~input_o  & (!\END3[4]~input_o  & (\HAB_ESCRITA_REG~input_o  & !\END3[0]~input_o ))) ) ) )

	.dataa(!\END3[1]~input_o ),
	.datab(!\END3[4]~input_o ),
	.datac(!\HAB_ESCRITA_REG~input_o ),
	.datad(!\END3[0]~input_o ),
	.datae(!\END3[2]~input_o ),
	.dataf(!\END3[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\enable_write[14]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \enable_write[14]~9 .extended_lut = "off";
defparam \enable_write[14]~9 .lut_mask = 64'h0000000000000400;
defparam \enable_write[14]~9 .shared_arith = "off";
// synopsys translate_on

dffeas \REG14|DOUT[0] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[14]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG14|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG14|DOUT[0] .is_wysiwyg = "true";
defparam \REG14|DOUT[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \enable_write[30]~10 (
// Equation(s):
// \enable_write[30]~10_combout  = ( \END3[2]~input_o  & ( \END3[3]~input_o  & ( (\END3[1]~input_o  & (\END3[4]~input_o  & (\HAB_ESCRITA_REG~input_o  & !\END3[0]~input_o ))) ) ) )

	.dataa(!\END3[1]~input_o ),
	.datab(!\END3[4]~input_o ),
	.datac(!\HAB_ESCRITA_REG~input_o ),
	.datad(!\END3[0]~input_o ),
	.datae(!\END3[2]~input_o ),
	.dataf(!\END3[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\enable_write[30]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \enable_write[30]~10 .extended_lut = "off";
defparam \enable_write[30]~10 .lut_mask = 64'h0000000000000100;
defparam \enable_write[30]~10 .shared_arith = "off";
// synopsys translate_on

dffeas \REG30|DOUT[0] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[30]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG30|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG30|DOUT[0] .is_wysiwyg = "true";
defparam \REG30|DOUT[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[0]~4 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[0]~4_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG30|DOUT [0] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG14|DOUT [0] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG22|DOUT [0] ) ) ) # ( 
// !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG6|DOUT [0] ) ) )

	.dataa(!\REG6|DOUT [0]),
	.datab(!\REG22|DOUT [0]),
	.datac(!\REG14|DOUT [0]),
	.datad(!\REG30|DOUT [0]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[0]~4 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[0]~4 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[0]~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \enable_write[7]~11 (
// Equation(s):
// \enable_write[7]~11_combout  = ( \END3[2]~input_o  & ( !\END3[3]~input_o  & ( (\END3[1]~input_o  & (!\END3[4]~input_o  & (\HAB_ESCRITA_REG~input_o  & \END3[0]~input_o ))) ) ) )

	.dataa(!\END3[1]~input_o ),
	.datab(!\END3[4]~input_o ),
	.datac(!\HAB_ESCRITA_REG~input_o ),
	.datad(!\END3[0]~input_o ),
	.datae(!\END3[2]~input_o ),
	.dataf(!\END3[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\enable_write[7]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \enable_write[7]~11 .extended_lut = "off";
defparam \enable_write[7]~11 .lut_mask = 64'h0000000400000000;
defparam \enable_write[7]~11 .shared_arith = "off";
// synopsys translate_on

dffeas \REG7|DOUT[0] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[7]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG7|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG7|DOUT[0] .is_wysiwyg = "true";
defparam \REG7|DOUT[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \enable_write[23]~12 (
// Equation(s):
// \enable_write[23]~12_combout  = ( \END3[2]~input_o  & ( !\END3[3]~input_o  & ( (\END3[1]~input_o  & (\END3[4]~input_o  & (\HAB_ESCRITA_REG~input_o  & \END3[0]~input_o ))) ) ) )

	.dataa(!\END3[1]~input_o ),
	.datab(!\END3[4]~input_o ),
	.datac(!\HAB_ESCRITA_REG~input_o ),
	.datad(!\END3[0]~input_o ),
	.datae(!\END3[2]~input_o ),
	.dataf(!\END3[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\enable_write[23]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \enable_write[23]~12 .extended_lut = "off";
defparam \enable_write[23]~12 .lut_mask = 64'h0000000100000000;
defparam \enable_write[23]~12 .shared_arith = "off";
// synopsys translate_on

dffeas \REG23|DOUT[0] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[23]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG23|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG23|DOUT[0] .is_wysiwyg = "true";
defparam \REG23|DOUT[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \enable_write[15]~13 (
// Equation(s):
// \enable_write[15]~13_combout  = ( \END3[2]~input_o  & ( \END3[3]~input_o  & ( (\END3[1]~input_o  & (!\END3[4]~input_o  & (\HAB_ESCRITA_REG~input_o  & \END3[0]~input_o ))) ) ) )

	.dataa(!\END3[1]~input_o ),
	.datab(!\END3[4]~input_o ),
	.datac(!\HAB_ESCRITA_REG~input_o ),
	.datad(!\END3[0]~input_o ),
	.datae(!\END3[2]~input_o ),
	.dataf(!\END3[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\enable_write[15]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \enable_write[15]~13 .extended_lut = "off";
defparam \enable_write[15]~13 .lut_mask = 64'h0000000000000004;
defparam \enable_write[15]~13 .shared_arith = "off";
// synopsys translate_on

dffeas \REG15|DOUT[0] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[15]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG15|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG15|DOUT[0] .is_wysiwyg = "true";
defparam \REG15|DOUT[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \enable_write[31]~14 (
// Equation(s):
// \enable_write[31]~14_combout  = ( \END3[2]~input_o  & ( \END3[3]~input_o  & ( (\END3[1]~input_o  & (\END3[4]~input_o  & (\HAB_ESCRITA_REG~input_o  & \END3[0]~input_o ))) ) ) )

	.dataa(!\END3[1]~input_o ),
	.datab(!\END3[4]~input_o ),
	.datac(!\HAB_ESCRITA_REG~input_o ),
	.datad(!\END3[0]~input_o ),
	.datae(!\END3[2]~input_o ),
	.dataf(!\END3[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\enable_write[31]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \enable_write[31]~14 .extended_lut = "off";
defparam \enable_write[31]~14 .lut_mask = 64'h0000000000000001;
defparam \enable_write[31]~14 .shared_arith = "off";
// synopsys translate_on

dffeas \REG31|DOUT[0] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[31]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG31|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG31|DOUT[0] .is_wysiwyg = "true";
defparam \REG31|DOUT[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[0]~5 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[0]~5_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG31|DOUT [0] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG15|DOUT [0] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG23|DOUT [0] ) ) ) # ( 
// !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG7|DOUT [0] ) ) )

	.dataa(!\REG7|DOUT [0]),
	.datab(!\REG23|DOUT [0]),
	.datac(!\REG15|DOUT [0]),
	.datad(!\REG31|DOUT [0]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[0]~5 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[0]~5 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[0]~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \END1[2]~input (
	.i(END1[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\END1[2]~input_o ));
// synopsys translate_off
defparam \END1[2]~input .bus_hold = "false";
defparam \END1[2]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[1]~6 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[1]~6_combout  = (!\END1[0]~input_o  & (\END1[3]~input_o  & (!\END1[4]~input_o  & !\END1[2]~input_o ))) # (\END1[0]~input_o  & (((!\END1[3]~input_o  & \END1[4]~input_o )) # (\END1[2]~input_o )))

	.dataa(!\END1[3]~input_o ),
	.datab(!\END1[4]~input_o ),
	.datac(!\END1[0]~input_o ),
	.datad(!\END1[2]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[1]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[1]~6 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[1]~6 .lut_mask = 64'h420F420F420F420F;
defparam \MUX_END_REG_1|Q_OUT[1]~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[0]~7 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[0]~7_combout  = ( \MUX_END_REG_1|Q_OUT[1]~6_combout  & ( \END1[2]~input_o  & ( \MUX_END_REG_1|Q_OUT[0]~5_combout  ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~6_combout  & ( \END1[2]~input_o  & ( \MUX_END_REG_1|Q_OUT[0]~4_combout  ) ) ) # ( 
// \MUX_END_REG_1|Q_OUT[1]~6_combout  & ( !\END1[2]~input_o  & ( \REG10|DOUT [0] ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~6_combout  & ( !\END1[2]~input_o  & ( \MUX_END_REG_1|Q_OUT[0]~3_combout  ) ) )

	.dataa(!\MUX_END_REG_1|Q_OUT[0]~3_combout ),
	.datab(!\REG10|DOUT [0]),
	.datac(!\MUX_END_REG_1|Q_OUT[0]~4_combout ),
	.datad(!\MUX_END_REG_1|Q_OUT[0]~5_combout ),
	.datae(!\MUX_END_REG_1|Q_OUT[1]~6_combout ),
	.dataf(!\END1[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[0]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[0]~7 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[0]~7 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[0]~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \enable_write[1]~15 (
// Equation(s):
// \enable_write[1]~15_combout  = ( !\END3[2]~input_o  & ( !\END3[3]~input_o  & ( (!\END3[1]~input_o  & (!\END3[4]~input_o  & (\HAB_ESCRITA_REG~input_o  & \END3[0]~input_o ))) ) ) )

	.dataa(!\END3[1]~input_o ),
	.datab(!\END3[4]~input_o ),
	.datac(!\HAB_ESCRITA_REG~input_o ),
	.datad(!\END3[0]~input_o ),
	.datae(!\END3[2]~input_o ),
	.dataf(!\END3[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\enable_write[1]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \enable_write[1]~15 .extended_lut = "off";
defparam \enable_write[1]~15 .lut_mask = 64'h0008000000000000;
defparam \enable_write[1]~15 .shared_arith = "off";
// synopsys translate_on

dffeas \REG1|DOUT[0] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG1|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG1|DOUT[0] .is_wysiwyg = "true";
defparam \REG1|DOUT[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \enable_write[17]~16 (
// Equation(s):
// \enable_write[17]~16_combout  = ( !\END3[2]~input_o  & ( !\END3[3]~input_o  & ( (!\END3[1]~input_o  & (\END3[4]~input_o  & (\HAB_ESCRITA_REG~input_o  & \END3[0]~input_o ))) ) ) )

	.dataa(!\END3[1]~input_o ),
	.datab(!\END3[4]~input_o ),
	.datac(!\HAB_ESCRITA_REG~input_o ),
	.datad(!\END3[0]~input_o ),
	.datae(!\END3[2]~input_o ),
	.dataf(!\END3[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\enable_write[17]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \enable_write[17]~16 .extended_lut = "off";
defparam \enable_write[17]~16 .lut_mask = 64'h0002000000000000;
defparam \enable_write[17]~16 .shared_arith = "off";
// synopsys translate_on

dffeas \REG17|DOUT[0] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[17]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG17|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG17|DOUT[0] .is_wysiwyg = "true";
defparam \REG17|DOUT[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \enable_write[9]~17 (
// Equation(s):
// \enable_write[9]~17_combout  = ( !\END3[2]~input_o  & ( \END3[3]~input_o  & ( (!\END3[1]~input_o  & (!\END3[4]~input_o  & (\HAB_ESCRITA_REG~input_o  & \END3[0]~input_o ))) ) ) )

	.dataa(!\END3[1]~input_o ),
	.datab(!\END3[4]~input_o ),
	.datac(!\HAB_ESCRITA_REG~input_o ),
	.datad(!\END3[0]~input_o ),
	.datae(!\END3[2]~input_o ),
	.dataf(!\END3[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\enable_write[9]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \enable_write[9]~17 .extended_lut = "off";
defparam \enable_write[9]~17 .lut_mask = 64'h0000000000080000;
defparam \enable_write[9]~17 .shared_arith = "off";
// synopsys translate_on

dffeas \REG9|DOUT[0] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[9]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG9|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG9|DOUT[0] .is_wysiwyg = "true";
defparam \REG9|DOUT[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \enable_write[25]~18 (
// Equation(s):
// \enable_write[25]~18_combout  = ( !\END3[2]~input_o  & ( \END3[3]~input_o  & ( (!\END3[1]~input_o  & (\END3[4]~input_o  & (\HAB_ESCRITA_REG~input_o  & \END3[0]~input_o ))) ) ) )

	.dataa(!\END3[1]~input_o ),
	.datab(!\END3[4]~input_o ),
	.datac(!\HAB_ESCRITA_REG~input_o ),
	.datad(!\END3[0]~input_o ),
	.datae(!\END3[2]~input_o ),
	.dataf(!\END3[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\enable_write[25]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \enable_write[25]~18 .extended_lut = "off";
defparam \enable_write[25]~18 .lut_mask = 64'h0000000000020000;
defparam \enable_write[25]~18 .shared_arith = "off";
// synopsys translate_on

dffeas \REG25|DOUT[0] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[25]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG25|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG25|DOUT[0] .is_wysiwyg = "true";
defparam \REG25|DOUT[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[0]~8 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[0]~8_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG25|DOUT [0] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG9|DOUT [0] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG17|DOUT [0] ) ) ) # ( 
// !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG1|DOUT [0] ) ) )

	.dataa(!\REG1|DOUT [0]),
	.datab(!\REG17|DOUT [0]),
	.datac(!\REG9|DOUT [0]),
	.datad(!\REG25|DOUT [0]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[0]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[0]~8 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[0]~8 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[0]~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \enable_write[5]~19 (
// Equation(s):
// \enable_write[5]~19_combout  = ( \END3[2]~input_o  & ( !\END3[3]~input_o  & ( (!\END3[1]~input_o  & (!\END3[4]~input_o  & (\HAB_ESCRITA_REG~input_o  & \END3[0]~input_o ))) ) ) )

	.dataa(!\END3[1]~input_o ),
	.datab(!\END3[4]~input_o ),
	.datac(!\HAB_ESCRITA_REG~input_o ),
	.datad(!\END3[0]~input_o ),
	.datae(!\END3[2]~input_o ),
	.dataf(!\END3[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\enable_write[5]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \enable_write[5]~19 .extended_lut = "off";
defparam \enable_write[5]~19 .lut_mask = 64'h0000000800000000;
defparam \enable_write[5]~19 .shared_arith = "off";
// synopsys translate_on

dffeas \REG5|DOUT[0] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG5|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG5|DOUT[0] .is_wysiwyg = "true";
defparam \REG5|DOUT[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \enable_write[21]~20 (
// Equation(s):
// \enable_write[21]~20_combout  = ( \END3[2]~input_o  & ( !\END3[3]~input_o  & ( (!\END3[1]~input_o  & (\END3[4]~input_o  & (\HAB_ESCRITA_REG~input_o  & \END3[0]~input_o ))) ) ) )

	.dataa(!\END3[1]~input_o ),
	.datab(!\END3[4]~input_o ),
	.datac(!\HAB_ESCRITA_REG~input_o ),
	.datad(!\END3[0]~input_o ),
	.datae(!\END3[2]~input_o ),
	.dataf(!\END3[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\enable_write[21]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \enable_write[21]~20 .extended_lut = "off";
defparam \enable_write[21]~20 .lut_mask = 64'h0000000200000000;
defparam \enable_write[21]~20 .shared_arith = "off";
// synopsys translate_on

dffeas \REG21|DOUT[0] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[21]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG21|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG21|DOUT[0] .is_wysiwyg = "true";
defparam \REG21|DOUT[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \enable_write[13]~21 (
// Equation(s):
// \enable_write[13]~21_combout  = ( \END3[2]~input_o  & ( \END3[3]~input_o  & ( (!\END3[1]~input_o  & (!\END3[4]~input_o  & (\HAB_ESCRITA_REG~input_o  & \END3[0]~input_o ))) ) ) )

	.dataa(!\END3[1]~input_o ),
	.datab(!\END3[4]~input_o ),
	.datac(!\HAB_ESCRITA_REG~input_o ),
	.datad(!\END3[0]~input_o ),
	.datae(!\END3[2]~input_o ),
	.dataf(!\END3[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\enable_write[13]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \enable_write[13]~21 .extended_lut = "off";
defparam \enable_write[13]~21 .lut_mask = 64'h0000000000000008;
defparam \enable_write[13]~21 .shared_arith = "off";
// synopsys translate_on

dffeas \REG13|DOUT[0] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[13]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG13|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG13|DOUT[0] .is_wysiwyg = "true";
defparam \REG13|DOUT[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \enable_write[29]~22 (
// Equation(s):
// \enable_write[29]~22_combout  = ( \END3[2]~input_o  & ( \END3[3]~input_o  & ( (!\END3[1]~input_o  & (\END3[4]~input_o  & (\HAB_ESCRITA_REG~input_o  & \END3[0]~input_o ))) ) ) )

	.dataa(!\END3[1]~input_o ),
	.datab(!\END3[4]~input_o ),
	.datac(!\HAB_ESCRITA_REG~input_o ),
	.datad(!\END3[0]~input_o ),
	.datae(!\END3[2]~input_o ),
	.dataf(!\END3[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\enable_write[29]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \enable_write[29]~22 .extended_lut = "off";
defparam \enable_write[29]~22 .lut_mask = 64'h0000000000000002;
defparam \enable_write[29]~22 .shared_arith = "off";
// synopsys translate_on

dffeas \REG29|DOUT[0] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[29]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG29|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG29|DOUT[0] .is_wysiwyg = "true";
defparam \REG29|DOUT[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[0]~9 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[0]~9_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG29|DOUT [0] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG13|DOUT [0] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG21|DOUT [0] ) ) ) # ( 
// !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG5|DOUT [0] ) ) )

	.dataa(!\REG5|DOUT [0]),
	.datab(!\REG21|DOUT [0]),
	.datac(!\REG13|DOUT [0]),
	.datad(!\REG29|DOUT [0]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[0]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[0]~9 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[0]~9 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[0]~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \enable_write[0]~23 (
// Equation(s):
// \enable_write[0]~23_combout  = ( !\END3[2]~input_o  & ( !\END3[3]~input_o  & ( (!\END3[1]~input_o  & (!\END3[4]~input_o  & (\HAB_ESCRITA_REG~input_o  & !\END3[0]~input_o ))) ) ) )

	.dataa(!\END3[1]~input_o ),
	.datab(!\END3[4]~input_o ),
	.datac(!\HAB_ESCRITA_REG~input_o ),
	.datad(!\END3[0]~input_o ),
	.datae(!\END3[2]~input_o ),
	.dataf(!\END3[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\enable_write[0]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \enable_write[0]~23 .extended_lut = "off";
defparam \enable_write[0]~23 .lut_mask = 64'h0800000000000000;
defparam \enable_write[0]~23 .shared_arith = "off";
// synopsys translate_on

dffeas \REG0|DOUT[0] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG0|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG0|DOUT[0] .is_wysiwyg = "true";
defparam \REG0|DOUT[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \enable_write[16]~24 (
// Equation(s):
// \enable_write[16]~24_combout  = ( !\END3[2]~input_o  & ( !\END3[3]~input_o  & ( (!\END3[1]~input_o  & (\END3[4]~input_o  & (\HAB_ESCRITA_REG~input_o  & !\END3[0]~input_o ))) ) ) )

	.dataa(!\END3[1]~input_o ),
	.datab(!\END3[4]~input_o ),
	.datac(!\HAB_ESCRITA_REG~input_o ),
	.datad(!\END3[0]~input_o ),
	.datae(!\END3[2]~input_o ),
	.dataf(!\END3[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\enable_write[16]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \enable_write[16]~24 .extended_lut = "off";
defparam \enable_write[16]~24 .lut_mask = 64'h0200000000000000;
defparam \enable_write[16]~24 .shared_arith = "off";
// synopsys translate_on

dffeas \REG16|DOUT[0] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[16]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG16|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG16|DOUT[0] .is_wysiwyg = "true";
defparam \REG16|DOUT[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \enable_write[8]~25 (
// Equation(s):
// \enable_write[8]~25_combout  = ( !\END3[2]~input_o  & ( \END3[3]~input_o  & ( (!\END3[1]~input_o  & (!\END3[4]~input_o  & (\HAB_ESCRITA_REG~input_o  & !\END3[0]~input_o ))) ) ) )

	.dataa(!\END3[1]~input_o ),
	.datab(!\END3[4]~input_o ),
	.datac(!\HAB_ESCRITA_REG~input_o ),
	.datad(!\END3[0]~input_o ),
	.datae(!\END3[2]~input_o ),
	.dataf(!\END3[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\enable_write[8]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \enable_write[8]~25 .extended_lut = "off";
defparam \enable_write[8]~25 .lut_mask = 64'h0000000008000000;
defparam \enable_write[8]~25 .shared_arith = "off";
// synopsys translate_on

dffeas \REG8|DOUT[0] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[8]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG8|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG8|DOUT[0] .is_wysiwyg = "true";
defparam \REG8|DOUT[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \enable_write[24]~26 (
// Equation(s):
// \enable_write[24]~26_combout  = ( !\END3[2]~input_o  & ( \END3[3]~input_o  & ( (!\END3[1]~input_o  & (\END3[4]~input_o  & (\HAB_ESCRITA_REG~input_o  & !\END3[0]~input_o ))) ) ) )

	.dataa(!\END3[1]~input_o ),
	.datab(!\END3[4]~input_o ),
	.datac(!\HAB_ESCRITA_REG~input_o ),
	.datad(!\END3[0]~input_o ),
	.datae(!\END3[2]~input_o ),
	.dataf(!\END3[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\enable_write[24]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \enable_write[24]~26 .extended_lut = "off";
defparam \enable_write[24]~26 .lut_mask = 64'h0000000002000000;
defparam \enable_write[24]~26 .shared_arith = "off";
// synopsys translate_on

dffeas \REG24|DOUT[0] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[24]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG24|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG24|DOUT[0] .is_wysiwyg = "true";
defparam \REG24|DOUT[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[0]~10 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[0]~10_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG24|DOUT [0] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG8|DOUT [0] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG16|DOUT [0] ) ) ) # ( 
// !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG0|DOUT [0] ) ) )

	.dataa(!\REG0|DOUT [0]),
	.datab(!\REG16|DOUT [0]),
	.datac(!\REG8|DOUT [0]),
	.datad(!\REG24|DOUT [0]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[0]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[0]~10 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[0]~10 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[0]~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \enable_write[4]~27 (
// Equation(s):
// \enable_write[4]~27_combout  = ( \END3[2]~input_o  & ( !\END3[3]~input_o  & ( (!\END3[1]~input_o  & (!\END3[4]~input_o  & (\HAB_ESCRITA_REG~input_o  & !\END3[0]~input_o ))) ) ) )

	.dataa(!\END3[1]~input_o ),
	.datab(!\END3[4]~input_o ),
	.datac(!\HAB_ESCRITA_REG~input_o ),
	.datad(!\END3[0]~input_o ),
	.datae(!\END3[2]~input_o ),
	.dataf(!\END3[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\enable_write[4]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \enable_write[4]~27 .extended_lut = "off";
defparam \enable_write[4]~27 .lut_mask = 64'h0000080000000000;
defparam \enable_write[4]~27 .shared_arith = "off";
// synopsys translate_on

dffeas \REG4|DOUT[0] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[4]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG4|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG4|DOUT[0] .is_wysiwyg = "true";
defparam \REG4|DOUT[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \enable_write[20]~28 (
// Equation(s):
// \enable_write[20]~28_combout  = ( \END3[2]~input_o  & ( !\END3[3]~input_o  & ( (!\END3[1]~input_o  & (\END3[4]~input_o  & (\HAB_ESCRITA_REG~input_o  & !\END3[0]~input_o ))) ) ) )

	.dataa(!\END3[1]~input_o ),
	.datab(!\END3[4]~input_o ),
	.datac(!\HAB_ESCRITA_REG~input_o ),
	.datad(!\END3[0]~input_o ),
	.datae(!\END3[2]~input_o ),
	.dataf(!\END3[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\enable_write[20]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \enable_write[20]~28 .extended_lut = "off";
defparam \enable_write[20]~28 .lut_mask = 64'h0000020000000000;
defparam \enable_write[20]~28 .shared_arith = "off";
// synopsys translate_on

dffeas \REG20|DOUT[0] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[20]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG20|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG20|DOUT[0] .is_wysiwyg = "true";
defparam \REG20|DOUT[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \enable_write[12]~29 (
// Equation(s):
// \enable_write[12]~29_combout  = ( \END3[2]~input_o  & ( \END3[3]~input_o  & ( (!\END3[1]~input_o  & (!\END3[4]~input_o  & (\HAB_ESCRITA_REG~input_o  & !\END3[0]~input_o ))) ) ) )

	.dataa(!\END3[1]~input_o ),
	.datab(!\END3[4]~input_o ),
	.datac(!\HAB_ESCRITA_REG~input_o ),
	.datad(!\END3[0]~input_o ),
	.datae(!\END3[2]~input_o ),
	.dataf(!\END3[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\enable_write[12]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \enable_write[12]~29 .extended_lut = "off";
defparam \enable_write[12]~29 .lut_mask = 64'h0000000000000800;
defparam \enable_write[12]~29 .shared_arith = "off";
// synopsys translate_on

dffeas \REG12|DOUT[0] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[12]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG12|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG12|DOUT[0] .is_wysiwyg = "true";
defparam \REG12|DOUT[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \enable_write[28]~30 (
// Equation(s):
// \enable_write[28]~30_combout  = ( \END3[2]~input_o  & ( \END3[3]~input_o  & ( (!\END3[1]~input_o  & (\END3[4]~input_o  & (\HAB_ESCRITA_REG~input_o  & !\END3[0]~input_o ))) ) ) )

	.dataa(!\END3[1]~input_o ),
	.datab(!\END3[4]~input_o ),
	.datac(!\HAB_ESCRITA_REG~input_o ),
	.datad(!\END3[0]~input_o ),
	.datae(!\END3[2]~input_o ),
	.dataf(!\END3[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\enable_write[28]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \enable_write[28]~30 .extended_lut = "off";
defparam \enable_write[28]~30 .lut_mask = 64'h0000000000000200;
defparam \enable_write[28]~30 .shared_arith = "off";
// synopsys translate_on

dffeas \REG28|DOUT[0] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[28]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG28|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG28|DOUT[0] .is_wysiwyg = "true";
defparam \REG28|DOUT[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[0]~11 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[0]~11_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG28|DOUT [0] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG12|DOUT [0] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG20|DOUT [0] ) ) ) # ( 
// !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG4|DOUT [0] ) ) )

	.dataa(!\REG4|DOUT [0]),
	.datab(!\REG20|DOUT [0]),
	.datac(!\REG12|DOUT [0]),
	.datad(!\REG28|DOUT [0]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[0]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[0]~11 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[0]~11 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[0]~11 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[0]~12 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[0]~12_combout  = ( \MUX_END_REG_1|Q_OUT[0]~10_combout  & ( \MUX_END_REG_1|Q_OUT[0]~11_combout  & ( (!\END1[0]~input_o ) # ((!\END1[2]~input_o  & (\MUX_END_REG_1|Q_OUT[0]~8_combout )) # (\END1[2]~input_o  & 
// ((\MUX_END_REG_1|Q_OUT[0]~9_combout )))) ) ) ) # ( !\MUX_END_REG_1|Q_OUT[0]~10_combout  & ( \MUX_END_REG_1|Q_OUT[0]~11_combout  & ( (!\END1[0]~input_o  & (\END1[2]~input_o )) # (\END1[0]~input_o  & ((!\END1[2]~input_o  & (\MUX_END_REG_1|Q_OUT[0]~8_combout 
// )) # (\END1[2]~input_o  & ((\MUX_END_REG_1|Q_OUT[0]~9_combout ))))) ) ) ) # ( \MUX_END_REG_1|Q_OUT[0]~10_combout  & ( !\MUX_END_REG_1|Q_OUT[0]~11_combout  & ( (!\END1[0]~input_o  & (!\END1[2]~input_o )) # (\END1[0]~input_o  & ((!\END1[2]~input_o  & 
// (\MUX_END_REG_1|Q_OUT[0]~8_combout )) # (\END1[2]~input_o  & ((\MUX_END_REG_1|Q_OUT[0]~9_combout ))))) ) ) ) # ( !\MUX_END_REG_1|Q_OUT[0]~10_combout  & ( !\MUX_END_REG_1|Q_OUT[0]~11_combout  & ( (\END1[0]~input_o  & ((!\END1[2]~input_o  & 
// (\MUX_END_REG_1|Q_OUT[0]~8_combout )) # (\END1[2]~input_o  & ((\MUX_END_REG_1|Q_OUT[0]~9_combout ))))) ) ) )

	.dataa(!\END1[0]~input_o ),
	.datab(!\END1[2]~input_o ),
	.datac(!\MUX_END_REG_1|Q_OUT[0]~8_combout ),
	.datad(!\MUX_END_REG_1|Q_OUT[0]~9_combout ),
	.datae(!\MUX_END_REG_1|Q_OUT[0]~10_combout ),
	.dataf(!\MUX_END_REG_1|Q_OUT[0]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[0]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[0]~12 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[0]~12 .lut_mask = 64'h04158C9D2637AEBF;
defparam \MUX_END_REG_1|Q_OUT[0]~12 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[0]~13 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[0]~13_combout  = (!\END1[1]~input_o  & ((\MUX_END_REG_1|Q_OUT[0]~12_combout ))) # (\END1[1]~input_o  & (\MUX_END_REG_1|Q_OUT[0]~7_combout ))

	.dataa(!\END1[1]~input_o ),
	.datab(!\MUX_END_REG_1|Q_OUT[0]~7_combout ),
	.datac(!\MUX_END_REG_1|Q_OUT[0]~12_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[0]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[0]~13 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[0]~13 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX_END_REG_1|Q_OUT[0]~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \DADO_W_REG3[1]~input (
	.i(DADO_W_REG3[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DADO_W_REG3[1]~input_o ));
// synopsys translate_off
defparam \DADO_W_REG3[1]~input .bus_hold = "false";
defparam \DADO_W_REG3[1]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \REG2|DOUT[1] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG2|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG2|DOUT[1] .is_wysiwyg = "true";
defparam \REG2|DOUT[1] .power_up = "low";
// synopsys translate_on

dffeas \REG18|DOUT[1] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG18|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG18|DOUT[1] .is_wysiwyg = "true";
defparam \REG18|DOUT[1] .power_up = "low";
// synopsys translate_on

dffeas \REG3|DOUT[1] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG3|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG3|DOUT[1] .is_wysiwyg = "true";
defparam \REG3|DOUT[1] .power_up = "low";
// synopsys translate_on

dffeas \REG27|DOUT[1] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[27]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG27|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG27|DOUT[1] .is_wysiwyg = "true";
defparam \REG27|DOUT[1] .power_up = "low";
// synopsys translate_on

dffeas \REG11|DOUT[1] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[11]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG11|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG11|DOUT[1] .is_wysiwyg = "true";
defparam \REG11|DOUT[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[1]~14 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[1]~14_combout  = ( \REG11|DOUT [1] & ( (!\END1[3]~input_o  & (((\REG3|DOUT [1])))) # (\END1[3]~input_o  & ((!\END1[4]~input_o ) # ((\REG27|DOUT [1])))) ) ) # ( !\REG11|DOUT [1] & ( (!\END1[3]~input_o  & (((\REG3|DOUT [1])))) # 
// (\END1[3]~input_o  & (\END1[4]~input_o  & ((\REG27|DOUT [1])))) ) )

	.dataa(!\END1[3]~input_o ),
	.datab(!\END1[4]~input_o ),
	.datac(!\REG3|DOUT [1]),
	.datad(!\REG27|DOUT [1]),
	.datae(!\REG11|DOUT [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[1]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[1]~14 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[1]~14 .lut_mask = 64'h0A1B4E5F0A1B4E5F;
defparam \MUX_END_REG_1|Q_OUT[1]~14 .shared_arith = "off";
// synopsys translate_on

dffeas \REG26|DOUT[1] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[26]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG26|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG26|DOUT[1] .is_wysiwyg = "true";
defparam \REG26|DOUT[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[1]~15 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[1]~15_combout  = ( \MUX_END_REG_1|Q_OUT[1]~1_combout  & ( \MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \REG18|DOUT [1] ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~1_combout  & ( \MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \REG2|DOUT [1] ) ) ) # ( 
// \MUX_END_REG_1|Q_OUT[1]~1_combout  & ( !\MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \REG26|DOUT [1] ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~1_combout  & ( !\MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \MUX_END_REG_1|Q_OUT[1]~14_combout  ) ) )

	.dataa(!\REG2|DOUT [1]),
	.datab(!\REG18|DOUT [1]),
	.datac(!\MUX_END_REG_1|Q_OUT[1]~14_combout ),
	.datad(!\REG26|DOUT [1]),
	.datae(!\MUX_END_REG_1|Q_OUT[1]~1_combout ),
	.dataf(!\MUX_END_REG_1|Q_OUT[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[1]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[1]~15 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[1]~15 .lut_mask = 64'h0F0F00FF55553333;
defparam \MUX_END_REG_1|Q_OUT[1]~15 .shared_arith = "off";
// synopsys translate_on

dffeas \REG10|DOUT[1] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[10]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG10|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG10|DOUT[1] .is_wysiwyg = "true";
defparam \REG10|DOUT[1] .power_up = "low";
// synopsys translate_on

dffeas \REG6|DOUT[1] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[6]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG6|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG6|DOUT[1] .is_wysiwyg = "true";
defparam \REG6|DOUT[1] .power_up = "low";
// synopsys translate_on

dffeas \REG22|DOUT[1] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[22]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG22|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG22|DOUT[1] .is_wysiwyg = "true";
defparam \REG22|DOUT[1] .power_up = "low";
// synopsys translate_on

dffeas \REG14|DOUT[1] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[14]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG14|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG14|DOUT[1] .is_wysiwyg = "true";
defparam \REG14|DOUT[1] .power_up = "low";
// synopsys translate_on

dffeas \REG30|DOUT[1] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[30]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG30|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG30|DOUT[1] .is_wysiwyg = "true";
defparam \REG30|DOUT[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[1]~16 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[1]~16_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG30|DOUT [1] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG14|DOUT [1] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG22|DOUT [1] ) ) ) # ( 
// !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG6|DOUT [1] ) ) )

	.dataa(!\REG6|DOUT [1]),
	.datab(!\REG22|DOUT [1]),
	.datac(!\REG14|DOUT [1]),
	.datad(!\REG30|DOUT [1]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[1]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[1]~16 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[1]~16 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[1]~16 .shared_arith = "off";
// synopsys translate_on

dffeas \REG7|DOUT[1] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[7]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG7|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG7|DOUT[1] .is_wysiwyg = "true";
defparam \REG7|DOUT[1] .power_up = "low";
// synopsys translate_on

dffeas \REG23|DOUT[1] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[23]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG23|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG23|DOUT[1] .is_wysiwyg = "true";
defparam \REG23|DOUT[1] .power_up = "low";
// synopsys translate_on

dffeas \REG15|DOUT[1] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[15]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG15|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG15|DOUT[1] .is_wysiwyg = "true";
defparam \REG15|DOUT[1] .power_up = "low";
// synopsys translate_on

dffeas \REG31|DOUT[1] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[31]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG31|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG31|DOUT[1] .is_wysiwyg = "true";
defparam \REG31|DOUT[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[1]~17 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[1]~17_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG31|DOUT [1] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG15|DOUT [1] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG23|DOUT [1] ) ) ) # ( 
// !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG7|DOUT [1] ) ) )

	.dataa(!\REG7|DOUT [1]),
	.datab(!\REG23|DOUT [1]),
	.datac(!\REG15|DOUT [1]),
	.datad(!\REG31|DOUT [1]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[1]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[1]~17 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[1]~17 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[1]~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[1]~18 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[1]~18_combout  = ( \MUX_END_REG_1|Q_OUT[1]~6_combout  & ( \END1[2]~input_o  & ( \MUX_END_REG_1|Q_OUT[1]~17_combout  ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~6_combout  & ( \END1[2]~input_o  & ( \MUX_END_REG_1|Q_OUT[1]~16_combout  ) ) ) # ( 
// \MUX_END_REG_1|Q_OUT[1]~6_combout  & ( !\END1[2]~input_o  & ( \REG10|DOUT [1] ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~6_combout  & ( !\END1[2]~input_o  & ( \MUX_END_REG_1|Q_OUT[1]~15_combout  ) ) )

	.dataa(!\MUX_END_REG_1|Q_OUT[1]~15_combout ),
	.datab(!\REG10|DOUT [1]),
	.datac(!\MUX_END_REG_1|Q_OUT[1]~16_combout ),
	.datad(!\MUX_END_REG_1|Q_OUT[1]~17_combout ),
	.datae(!\MUX_END_REG_1|Q_OUT[1]~6_combout ),
	.dataf(!\END1[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[1]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[1]~18 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[1]~18 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[1]~18 .shared_arith = "off";
// synopsys translate_on

dffeas \REG1|DOUT[1] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG1|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG1|DOUT[1] .is_wysiwyg = "true";
defparam \REG1|DOUT[1] .power_up = "low";
// synopsys translate_on

dffeas \REG17|DOUT[1] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[17]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG17|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG17|DOUT[1] .is_wysiwyg = "true";
defparam \REG17|DOUT[1] .power_up = "low";
// synopsys translate_on

dffeas \REG9|DOUT[1] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[9]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG9|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG9|DOUT[1] .is_wysiwyg = "true";
defparam \REG9|DOUT[1] .power_up = "low";
// synopsys translate_on

dffeas \REG25|DOUT[1] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[25]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG25|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG25|DOUT[1] .is_wysiwyg = "true";
defparam \REG25|DOUT[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[1]~19 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[1]~19_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG25|DOUT [1] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG9|DOUT [1] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG17|DOUT [1] ) ) ) # ( 
// !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG1|DOUT [1] ) ) )

	.dataa(!\REG1|DOUT [1]),
	.datab(!\REG17|DOUT [1]),
	.datac(!\REG9|DOUT [1]),
	.datad(!\REG25|DOUT [1]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[1]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[1]~19 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[1]~19 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[1]~19 .shared_arith = "off";
// synopsys translate_on

dffeas \REG5|DOUT[1] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG5|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG5|DOUT[1] .is_wysiwyg = "true";
defparam \REG5|DOUT[1] .power_up = "low";
// synopsys translate_on

dffeas \REG21|DOUT[1] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[21]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG21|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG21|DOUT[1] .is_wysiwyg = "true";
defparam \REG21|DOUT[1] .power_up = "low";
// synopsys translate_on

dffeas \REG13|DOUT[1] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[13]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG13|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG13|DOUT[1] .is_wysiwyg = "true";
defparam \REG13|DOUT[1] .power_up = "low";
// synopsys translate_on

dffeas \REG29|DOUT[1] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[29]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG29|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG29|DOUT[1] .is_wysiwyg = "true";
defparam \REG29|DOUT[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[1]~20 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[1]~20_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG29|DOUT [1] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG13|DOUT [1] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG21|DOUT [1] ) ) ) # ( 
// !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG5|DOUT [1] ) ) )

	.dataa(!\REG5|DOUT [1]),
	.datab(!\REG21|DOUT [1]),
	.datac(!\REG13|DOUT [1]),
	.datad(!\REG29|DOUT [1]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[1]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[1]~20 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[1]~20 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[1]~20 .shared_arith = "off";
// synopsys translate_on

dffeas \REG0|DOUT[1] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG0|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG0|DOUT[1] .is_wysiwyg = "true";
defparam \REG0|DOUT[1] .power_up = "low";
// synopsys translate_on

dffeas \REG16|DOUT[1] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[16]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG16|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG16|DOUT[1] .is_wysiwyg = "true";
defparam \REG16|DOUT[1] .power_up = "low";
// synopsys translate_on

dffeas \REG8|DOUT[1] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[8]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG8|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG8|DOUT[1] .is_wysiwyg = "true";
defparam \REG8|DOUT[1] .power_up = "low";
// synopsys translate_on

dffeas \REG24|DOUT[1] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[24]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG24|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG24|DOUT[1] .is_wysiwyg = "true";
defparam \REG24|DOUT[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[1]~21 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[1]~21_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG24|DOUT [1] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG8|DOUT [1] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG16|DOUT [1] ) ) ) # ( 
// !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG0|DOUT [1] ) ) )

	.dataa(!\REG0|DOUT [1]),
	.datab(!\REG16|DOUT [1]),
	.datac(!\REG8|DOUT [1]),
	.datad(!\REG24|DOUT [1]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[1]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[1]~21 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[1]~21 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[1]~21 .shared_arith = "off";
// synopsys translate_on

dffeas \REG4|DOUT[1] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[4]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG4|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG4|DOUT[1] .is_wysiwyg = "true";
defparam \REG4|DOUT[1] .power_up = "low";
// synopsys translate_on

dffeas \REG20|DOUT[1] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[20]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG20|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG20|DOUT[1] .is_wysiwyg = "true";
defparam \REG20|DOUT[1] .power_up = "low";
// synopsys translate_on

dffeas \REG12|DOUT[1] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[12]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG12|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG12|DOUT[1] .is_wysiwyg = "true";
defparam \REG12|DOUT[1] .power_up = "low";
// synopsys translate_on

dffeas \REG28|DOUT[1] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[28]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG28|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG28|DOUT[1] .is_wysiwyg = "true";
defparam \REG28|DOUT[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[1]~22 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[1]~22_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG28|DOUT [1] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG12|DOUT [1] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG20|DOUT [1] ) ) ) # ( 
// !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG4|DOUT [1] ) ) )

	.dataa(!\REG4|DOUT [1]),
	.datab(!\REG20|DOUT [1]),
	.datac(!\REG12|DOUT [1]),
	.datad(!\REG28|DOUT [1]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[1]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[1]~22 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[1]~22 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[1]~22 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[1]~23 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[1]~23_combout  = ( \MUX_END_REG_1|Q_OUT[1]~21_combout  & ( \MUX_END_REG_1|Q_OUT[1]~22_combout  & ( (!\END1[0]~input_o ) # ((!\END1[2]~input_o  & (\MUX_END_REG_1|Q_OUT[1]~19_combout )) # (\END1[2]~input_o  & 
// ((\MUX_END_REG_1|Q_OUT[1]~20_combout )))) ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~21_combout  & ( \MUX_END_REG_1|Q_OUT[1]~22_combout  & ( (!\END1[0]~input_o  & (\END1[2]~input_o )) # (\END1[0]~input_o  & ((!\END1[2]~input_o  & 
// (\MUX_END_REG_1|Q_OUT[1]~19_combout )) # (\END1[2]~input_o  & ((\MUX_END_REG_1|Q_OUT[1]~20_combout ))))) ) ) ) # ( \MUX_END_REG_1|Q_OUT[1]~21_combout  & ( !\MUX_END_REG_1|Q_OUT[1]~22_combout  & ( (!\END1[0]~input_o  & (!\END1[2]~input_o )) # 
// (\END1[0]~input_o  & ((!\END1[2]~input_o  & (\MUX_END_REG_1|Q_OUT[1]~19_combout )) # (\END1[2]~input_o  & ((\MUX_END_REG_1|Q_OUT[1]~20_combout ))))) ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~21_combout  & ( !\MUX_END_REG_1|Q_OUT[1]~22_combout  & ( 
// (\END1[0]~input_o  & ((!\END1[2]~input_o  & (\MUX_END_REG_1|Q_OUT[1]~19_combout )) # (\END1[2]~input_o  & ((\MUX_END_REG_1|Q_OUT[1]~20_combout ))))) ) ) )

	.dataa(!\END1[0]~input_o ),
	.datab(!\END1[2]~input_o ),
	.datac(!\MUX_END_REG_1|Q_OUT[1]~19_combout ),
	.datad(!\MUX_END_REG_1|Q_OUT[1]~20_combout ),
	.datae(!\MUX_END_REG_1|Q_OUT[1]~21_combout ),
	.dataf(!\MUX_END_REG_1|Q_OUT[1]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[1]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[1]~23 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[1]~23 .lut_mask = 64'h04158C9D2637AEBF;
defparam \MUX_END_REG_1|Q_OUT[1]~23 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[1]~24 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[1]~24_combout  = (!\END1[1]~input_o  & ((\MUX_END_REG_1|Q_OUT[1]~23_combout ))) # (\END1[1]~input_o  & (\MUX_END_REG_1|Q_OUT[1]~18_combout ))

	.dataa(!\END1[1]~input_o ),
	.datab(!\MUX_END_REG_1|Q_OUT[1]~18_combout ),
	.datac(!\MUX_END_REG_1|Q_OUT[1]~23_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[1]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[1]~24 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[1]~24 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX_END_REG_1|Q_OUT[1]~24 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \DADO_W_REG3[2]~input (
	.i(DADO_W_REG3[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DADO_W_REG3[2]~input_o ));
// synopsys translate_off
defparam \DADO_W_REG3[2]~input .bus_hold = "false";
defparam \DADO_W_REG3[2]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \REG2|DOUT[2] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG2|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG2|DOUT[2] .is_wysiwyg = "true";
defparam \REG2|DOUT[2] .power_up = "low";
// synopsys translate_on

dffeas \REG18|DOUT[2] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG18|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG18|DOUT[2] .is_wysiwyg = "true";
defparam \REG18|DOUT[2] .power_up = "low";
// synopsys translate_on

dffeas \REG3|DOUT[2] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG3|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG3|DOUT[2] .is_wysiwyg = "true";
defparam \REG3|DOUT[2] .power_up = "low";
// synopsys translate_on

dffeas \REG27|DOUT[2] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[27]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG27|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG27|DOUT[2] .is_wysiwyg = "true";
defparam \REG27|DOUT[2] .power_up = "low";
// synopsys translate_on

dffeas \REG11|DOUT[2] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[11]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG11|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG11|DOUT[2] .is_wysiwyg = "true";
defparam \REG11|DOUT[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[2]~25 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[2]~25_combout  = ( \REG11|DOUT [2] & ( (!\END1[3]~input_o  & (((\REG3|DOUT [2])))) # (\END1[3]~input_o  & ((!\END1[4]~input_o ) # ((\REG27|DOUT [2])))) ) ) # ( !\REG11|DOUT [2] & ( (!\END1[3]~input_o  & (((\REG3|DOUT [2])))) # 
// (\END1[3]~input_o  & (\END1[4]~input_o  & ((\REG27|DOUT [2])))) ) )

	.dataa(!\END1[3]~input_o ),
	.datab(!\END1[4]~input_o ),
	.datac(!\REG3|DOUT [2]),
	.datad(!\REG27|DOUT [2]),
	.datae(!\REG11|DOUT [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[2]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[2]~25 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[2]~25 .lut_mask = 64'h0A1B4E5F0A1B4E5F;
defparam \MUX_END_REG_1|Q_OUT[2]~25 .shared_arith = "off";
// synopsys translate_on

dffeas \REG26|DOUT[2] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[26]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG26|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG26|DOUT[2] .is_wysiwyg = "true";
defparam \REG26|DOUT[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[2]~26 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[2]~26_combout  = ( \MUX_END_REG_1|Q_OUT[1]~1_combout  & ( \MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \REG18|DOUT [2] ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~1_combout  & ( \MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \REG2|DOUT [2] ) ) ) # ( 
// \MUX_END_REG_1|Q_OUT[1]~1_combout  & ( !\MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \REG26|DOUT [2] ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~1_combout  & ( !\MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \MUX_END_REG_1|Q_OUT[2]~25_combout  ) ) )

	.dataa(!\REG2|DOUT [2]),
	.datab(!\REG18|DOUT [2]),
	.datac(!\MUX_END_REG_1|Q_OUT[2]~25_combout ),
	.datad(!\REG26|DOUT [2]),
	.datae(!\MUX_END_REG_1|Q_OUT[1]~1_combout ),
	.dataf(!\MUX_END_REG_1|Q_OUT[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[2]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[2]~26 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[2]~26 .lut_mask = 64'h0F0F00FF55553333;
defparam \MUX_END_REG_1|Q_OUT[2]~26 .shared_arith = "off";
// synopsys translate_on

dffeas \REG10|DOUT[2] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[10]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG10|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG10|DOUT[2] .is_wysiwyg = "true";
defparam \REG10|DOUT[2] .power_up = "low";
// synopsys translate_on

dffeas \REG6|DOUT[2] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[6]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG6|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG6|DOUT[2] .is_wysiwyg = "true";
defparam \REG6|DOUT[2] .power_up = "low";
// synopsys translate_on

dffeas \REG22|DOUT[2] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[22]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG22|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG22|DOUT[2] .is_wysiwyg = "true";
defparam \REG22|DOUT[2] .power_up = "low";
// synopsys translate_on

dffeas \REG14|DOUT[2] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[14]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG14|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG14|DOUT[2] .is_wysiwyg = "true";
defparam \REG14|DOUT[2] .power_up = "low";
// synopsys translate_on

dffeas \REG30|DOUT[2] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[30]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG30|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG30|DOUT[2] .is_wysiwyg = "true";
defparam \REG30|DOUT[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[2]~27 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[2]~27_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG30|DOUT [2] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG14|DOUT [2] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG22|DOUT [2] ) ) ) # ( 
// !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG6|DOUT [2] ) ) )

	.dataa(!\REG6|DOUT [2]),
	.datab(!\REG22|DOUT [2]),
	.datac(!\REG14|DOUT [2]),
	.datad(!\REG30|DOUT [2]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[2]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[2]~27 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[2]~27 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[2]~27 .shared_arith = "off";
// synopsys translate_on

dffeas \REG7|DOUT[2] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[7]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG7|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG7|DOUT[2] .is_wysiwyg = "true";
defparam \REG7|DOUT[2] .power_up = "low";
// synopsys translate_on

dffeas \REG23|DOUT[2] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[23]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG23|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG23|DOUT[2] .is_wysiwyg = "true";
defparam \REG23|DOUT[2] .power_up = "low";
// synopsys translate_on

dffeas \REG15|DOUT[2] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[15]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG15|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG15|DOUT[2] .is_wysiwyg = "true";
defparam \REG15|DOUT[2] .power_up = "low";
// synopsys translate_on

dffeas \REG31|DOUT[2] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[31]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG31|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG31|DOUT[2] .is_wysiwyg = "true";
defparam \REG31|DOUT[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[2]~28 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[2]~28_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG31|DOUT [2] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG15|DOUT [2] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG23|DOUT [2] ) ) ) # ( 
// !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG7|DOUT [2] ) ) )

	.dataa(!\REG7|DOUT [2]),
	.datab(!\REG23|DOUT [2]),
	.datac(!\REG15|DOUT [2]),
	.datad(!\REG31|DOUT [2]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[2]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[2]~28 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[2]~28 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[2]~28 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[2]~29 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[2]~29_combout  = ( \MUX_END_REG_1|Q_OUT[1]~6_combout  & ( \END1[2]~input_o  & ( \MUX_END_REG_1|Q_OUT[2]~28_combout  ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~6_combout  & ( \END1[2]~input_o  & ( \MUX_END_REG_1|Q_OUT[2]~27_combout  ) ) ) # ( 
// \MUX_END_REG_1|Q_OUT[1]~6_combout  & ( !\END1[2]~input_o  & ( \REG10|DOUT [2] ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~6_combout  & ( !\END1[2]~input_o  & ( \MUX_END_REG_1|Q_OUT[2]~26_combout  ) ) )

	.dataa(!\MUX_END_REG_1|Q_OUT[2]~26_combout ),
	.datab(!\REG10|DOUT [2]),
	.datac(!\MUX_END_REG_1|Q_OUT[2]~27_combout ),
	.datad(!\MUX_END_REG_1|Q_OUT[2]~28_combout ),
	.datae(!\MUX_END_REG_1|Q_OUT[1]~6_combout ),
	.dataf(!\END1[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[2]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[2]~29 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[2]~29 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[2]~29 .shared_arith = "off";
// synopsys translate_on

dffeas \REG1|DOUT[2] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG1|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG1|DOUT[2] .is_wysiwyg = "true";
defparam \REG1|DOUT[2] .power_up = "low";
// synopsys translate_on

dffeas \REG17|DOUT[2] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[17]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG17|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG17|DOUT[2] .is_wysiwyg = "true";
defparam \REG17|DOUT[2] .power_up = "low";
// synopsys translate_on

dffeas \REG9|DOUT[2] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[9]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG9|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG9|DOUT[2] .is_wysiwyg = "true";
defparam \REG9|DOUT[2] .power_up = "low";
// synopsys translate_on

dffeas \REG25|DOUT[2] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[25]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG25|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG25|DOUT[2] .is_wysiwyg = "true";
defparam \REG25|DOUT[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[2]~30 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[2]~30_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG25|DOUT [2] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG9|DOUT [2] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG17|DOUT [2] ) ) ) # ( 
// !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG1|DOUT [2] ) ) )

	.dataa(!\REG1|DOUT [2]),
	.datab(!\REG17|DOUT [2]),
	.datac(!\REG9|DOUT [2]),
	.datad(!\REG25|DOUT [2]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[2]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[2]~30 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[2]~30 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[2]~30 .shared_arith = "off";
// synopsys translate_on

dffeas \REG5|DOUT[2] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG5|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG5|DOUT[2] .is_wysiwyg = "true";
defparam \REG5|DOUT[2] .power_up = "low";
// synopsys translate_on

dffeas \REG21|DOUT[2] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[21]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG21|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG21|DOUT[2] .is_wysiwyg = "true";
defparam \REG21|DOUT[2] .power_up = "low";
// synopsys translate_on

dffeas \REG13|DOUT[2] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[13]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG13|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG13|DOUT[2] .is_wysiwyg = "true";
defparam \REG13|DOUT[2] .power_up = "low";
// synopsys translate_on

dffeas \REG29|DOUT[2] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[29]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG29|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG29|DOUT[2] .is_wysiwyg = "true";
defparam \REG29|DOUT[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[2]~31 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[2]~31_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG29|DOUT [2] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG13|DOUT [2] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG21|DOUT [2] ) ) ) # ( 
// !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG5|DOUT [2] ) ) )

	.dataa(!\REG5|DOUT [2]),
	.datab(!\REG21|DOUT [2]),
	.datac(!\REG13|DOUT [2]),
	.datad(!\REG29|DOUT [2]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[2]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[2]~31 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[2]~31 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[2]~31 .shared_arith = "off";
// synopsys translate_on

dffeas \REG0|DOUT[2] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG0|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG0|DOUT[2] .is_wysiwyg = "true";
defparam \REG0|DOUT[2] .power_up = "low";
// synopsys translate_on

dffeas \REG16|DOUT[2] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[16]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG16|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG16|DOUT[2] .is_wysiwyg = "true";
defparam \REG16|DOUT[2] .power_up = "low";
// synopsys translate_on

dffeas \REG8|DOUT[2] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[8]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG8|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG8|DOUT[2] .is_wysiwyg = "true";
defparam \REG8|DOUT[2] .power_up = "low";
// synopsys translate_on

dffeas \REG24|DOUT[2] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[24]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG24|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG24|DOUT[2] .is_wysiwyg = "true";
defparam \REG24|DOUT[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[2]~32 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[2]~32_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG24|DOUT [2] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG8|DOUT [2] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG16|DOUT [2] ) ) ) # ( 
// !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG0|DOUT [2] ) ) )

	.dataa(!\REG0|DOUT [2]),
	.datab(!\REG16|DOUT [2]),
	.datac(!\REG8|DOUT [2]),
	.datad(!\REG24|DOUT [2]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[2]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[2]~32 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[2]~32 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[2]~32 .shared_arith = "off";
// synopsys translate_on

dffeas \REG4|DOUT[2] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[4]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG4|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG4|DOUT[2] .is_wysiwyg = "true";
defparam \REG4|DOUT[2] .power_up = "low";
// synopsys translate_on

dffeas \REG20|DOUT[2] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[20]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG20|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG20|DOUT[2] .is_wysiwyg = "true";
defparam \REG20|DOUT[2] .power_up = "low";
// synopsys translate_on

dffeas \REG12|DOUT[2] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[12]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG12|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG12|DOUT[2] .is_wysiwyg = "true";
defparam \REG12|DOUT[2] .power_up = "low";
// synopsys translate_on

dffeas \REG28|DOUT[2] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[28]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG28|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG28|DOUT[2] .is_wysiwyg = "true";
defparam \REG28|DOUT[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[2]~33 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[2]~33_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG28|DOUT [2] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG12|DOUT [2] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG20|DOUT [2] ) ) ) # ( 
// !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG4|DOUT [2] ) ) )

	.dataa(!\REG4|DOUT [2]),
	.datab(!\REG20|DOUT [2]),
	.datac(!\REG12|DOUT [2]),
	.datad(!\REG28|DOUT [2]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[2]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[2]~33 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[2]~33 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[2]~33 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[2]~34 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[2]~34_combout  = ( \MUX_END_REG_1|Q_OUT[2]~32_combout  & ( \MUX_END_REG_1|Q_OUT[2]~33_combout  & ( (!\END1[0]~input_o ) # ((!\END1[2]~input_o  & (\MUX_END_REG_1|Q_OUT[2]~30_combout )) # (\END1[2]~input_o  & 
// ((\MUX_END_REG_1|Q_OUT[2]~31_combout )))) ) ) ) # ( !\MUX_END_REG_1|Q_OUT[2]~32_combout  & ( \MUX_END_REG_1|Q_OUT[2]~33_combout  & ( (!\END1[0]~input_o  & (\END1[2]~input_o )) # (\END1[0]~input_o  & ((!\END1[2]~input_o  & 
// (\MUX_END_REG_1|Q_OUT[2]~30_combout )) # (\END1[2]~input_o  & ((\MUX_END_REG_1|Q_OUT[2]~31_combout ))))) ) ) ) # ( \MUX_END_REG_1|Q_OUT[2]~32_combout  & ( !\MUX_END_REG_1|Q_OUT[2]~33_combout  & ( (!\END1[0]~input_o  & (!\END1[2]~input_o )) # 
// (\END1[0]~input_o  & ((!\END1[2]~input_o  & (\MUX_END_REG_1|Q_OUT[2]~30_combout )) # (\END1[2]~input_o  & ((\MUX_END_REG_1|Q_OUT[2]~31_combout ))))) ) ) ) # ( !\MUX_END_REG_1|Q_OUT[2]~32_combout  & ( !\MUX_END_REG_1|Q_OUT[2]~33_combout  & ( 
// (\END1[0]~input_o  & ((!\END1[2]~input_o  & (\MUX_END_REG_1|Q_OUT[2]~30_combout )) # (\END1[2]~input_o  & ((\MUX_END_REG_1|Q_OUT[2]~31_combout ))))) ) ) )

	.dataa(!\END1[0]~input_o ),
	.datab(!\END1[2]~input_o ),
	.datac(!\MUX_END_REG_1|Q_OUT[2]~30_combout ),
	.datad(!\MUX_END_REG_1|Q_OUT[2]~31_combout ),
	.datae(!\MUX_END_REG_1|Q_OUT[2]~32_combout ),
	.dataf(!\MUX_END_REG_1|Q_OUT[2]~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[2]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[2]~34 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[2]~34 .lut_mask = 64'h04158C9D2637AEBF;
defparam \MUX_END_REG_1|Q_OUT[2]~34 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[2]~35 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[2]~35_combout  = (!\END1[1]~input_o  & ((\MUX_END_REG_1|Q_OUT[2]~34_combout ))) # (\END1[1]~input_o  & (\MUX_END_REG_1|Q_OUT[2]~29_combout ))

	.dataa(!\END1[1]~input_o ),
	.datab(!\MUX_END_REG_1|Q_OUT[2]~29_combout ),
	.datac(!\MUX_END_REG_1|Q_OUT[2]~34_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[2]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[2]~35 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[2]~35 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX_END_REG_1|Q_OUT[2]~35 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \DADO_W_REG3[3]~input (
	.i(DADO_W_REG3[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DADO_W_REG3[3]~input_o ));
// synopsys translate_off
defparam \DADO_W_REG3[3]~input .bus_hold = "false";
defparam \DADO_W_REG3[3]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \REG2|DOUT[3] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG2|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG2|DOUT[3] .is_wysiwyg = "true";
defparam \REG2|DOUT[3] .power_up = "low";
// synopsys translate_on

dffeas \REG18|DOUT[3] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG18|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG18|DOUT[3] .is_wysiwyg = "true";
defparam \REG18|DOUT[3] .power_up = "low";
// synopsys translate_on

dffeas \REG3|DOUT[3] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG3|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG3|DOUT[3] .is_wysiwyg = "true";
defparam \REG3|DOUT[3] .power_up = "low";
// synopsys translate_on

dffeas \REG27|DOUT[3] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[27]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG27|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG27|DOUT[3] .is_wysiwyg = "true";
defparam \REG27|DOUT[3] .power_up = "low";
// synopsys translate_on

dffeas \REG11|DOUT[3] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[11]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG11|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG11|DOUT[3] .is_wysiwyg = "true";
defparam \REG11|DOUT[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[3]~36 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[3]~36_combout  = ( \REG11|DOUT [3] & ( (!\END1[3]~input_o  & (((\REG3|DOUT [3])))) # (\END1[3]~input_o  & ((!\END1[4]~input_o ) # ((\REG27|DOUT [3])))) ) ) # ( !\REG11|DOUT [3] & ( (!\END1[3]~input_o  & (((\REG3|DOUT [3])))) # 
// (\END1[3]~input_o  & (\END1[4]~input_o  & ((\REG27|DOUT [3])))) ) )

	.dataa(!\END1[3]~input_o ),
	.datab(!\END1[4]~input_o ),
	.datac(!\REG3|DOUT [3]),
	.datad(!\REG27|DOUT [3]),
	.datae(!\REG11|DOUT [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[3]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[3]~36 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[3]~36 .lut_mask = 64'h0A1B4E5F0A1B4E5F;
defparam \MUX_END_REG_1|Q_OUT[3]~36 .shared_arith = "off";
// synopsys translate_on

dffeas \REG26|DOUT[3] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[26]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG26|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG26|DOUT[3] .is_wysiwyg = "true";
defparam \REG26|DOUT[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[3]~37 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[3]~37_combout  = ( \MUX_END_REG_1|Q_OUT[1]~1_combout  & ( \MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \REG18|DOUT [3] ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~1_combout  & ( \MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \REG2|DOUT [3] ) ) ) # ( 
// \MUX_END_REG_1|Q_OUT[1]~1_combout  & ( !\MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \REG26|DOUT [3] ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~1_combout  & ( !\MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \MUX_END_REG_1|Q_OUT[3]~36_combout  ) ) )

	.dataa(!\REG2|DOUT [3]),
	.datab(!\REG18|DOUT [3]),
	.datac(!\MUX_END_REG_1|Q_OUT[3]~36_combout ),
	.datad(!\REG26|DOUT [3]),
	.datae(!\MUX_END_REG_1|Q_OUT[1]~1_combout ),
	.dataf(!\MUX_END_REG_1|Q_OUT[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[3]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[3]~37 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[3]~37 .lut_mask = 64'h0F0F00FF55553333;
defparam \MUX_END_REG_1|Q_OUT[3]~37 .shared_arith = "off";
// synopsys translate_on

dffeas \REG10|DOUT[3] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[10]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG10|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG10|DOUT[3] .is_wysiwyg = "true";
defparam \REG10|DOUT[3] .power_up = "low";
// synopsys translate_on

dffeas \REG6|DOUT[3] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[6]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG6|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG6|DOUT[3] .is_wysiwyg = "true";
defparam \REG6|DOUT[3] .power_up = "low";
// synopsys translate_on

dffeas \REG22|DOUT[3] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[22]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG22|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG22|DOUT[3] .is_wysiwyg = "true";
defparam \REG22|DOUT[3] .power_up = "low";
// synopsys translate_on

dffeas \REG14|DOUT[3] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[14]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG14|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG14|DOUT[3] .is_wysiwyg = "true";
defparam \REG14|DOUT[3] .power_up = "low";
// synopsys translate_on

dffeas \REG30|DOUT[3] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[30]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG30|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG30|DOUT[3] .is_wysiwyg = "true";
defparam \REG30|DOUT[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[3]~38 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[3]~38_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG30|DOUT [3] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG14|DOUT [3] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG22|DOUT [3] ) ) ) # ( 
// !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG6|DOUT [3] ) ) )

	.dataa(!\REG6|DOUT [3]),
	.datab(!\REG22|DOUT [3]),
	.datac(!\REG14|DOUT [3]),
	.datad(!\REG30|DOUT [3]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[3]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[3]~38 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[3]~38 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[3]~38 .shared_arith = "off";
// synopsys translate_on

dffeas \REG7|DOUT[3] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[7]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG7|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG7|DOUT[3] .is_wysiwyg = "true";
defparam \REG7|DOUT[3] .power_up = "low";
// synopsys translate_on

dffeas \REG23|DOUT[3] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[23]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG23|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG23|DOUT[3] .is_wysiwyg = "true";
defparam \REG23|DOUT[3] .power_up = "low";
// synopsys translate_on

dffeas \REG15|DOUT[3] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[15]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG15|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG15|DOUT[3] .is_wysiwyg = "true";
defparam \REG15|DOUT[3] .power_up = "low";
// synopsys translate_on

dffeas \REG31|DOUT[3] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[31]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG31|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG31|DOUT[3] .is_wysiwyg = "true";
defparam \REG31|DOUT[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[3]~39 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[3]~39_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG31|DOUT [3] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG15|DOUT [3] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG23|DOUT [3] ) ) ) # ( 
// !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG7|DOUT [3] ) ) )

	.dataa(!\REG7|DOUT [3]),
	.datab(!\REG23|DOUT [3]),
	.datac(!\REG15|DOUT [3]),
	.datad(!\REG31|DOUT [3]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[3]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[3]~39 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[3]~39 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[3]~39 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[3]~40 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[3]~40_combout  = ( \MUX_END_REG_1|Q_OUT[1]~6_combout  & ( \END1[2]~input_o  & ( \MUX_END_REG_1|Q_OUT[3]~39_combout  ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~6_combout  & ( \END1[2]~input_o  & ( \MUX_END_REG_1|Q_OUT[3]~38_combout  ) ) ) # ( 
// \MUX_END_REG_1|Q_OUT[1]~6_combout  & ( !\END1[2]~input_o  & ( \REG10|DOUT [3] ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~6_combout  & ( !\END1[2]~input_o  & ( \MUX_END_REG_1|Q_OUT[3]~37_combout  ) ) )

	.dataa(!\MUX_END_REG_1|Q_OUT[3]~37_combout ),
	.datab(!\REG10|DOUT [3]),
	.datac(!\MUX_END_REG_1|Q_OUT[3]~38_combout ),
	.datad(!\MUX_END_REG_1|Q_OUT[3]~39_combout ),
	.datae(!\MUX_END_REG_1|Q_OUT[1]~6_combout ),
	.dataf(!\END1[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[3]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[3]~40 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[3]~40 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[3]~40 .shared_arith = "off";
// synopsys translate_on

dffeas \REG1|DOUT[3] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG1|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG1|DOUT[3] .is_wysiwyg = "true";
defparam \REG1|DOUT[3] .power_up = "low";
// synopsys translate_on

dffeas \REG17|DOUT[3] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[17]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG17|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG17|DOUT[3] .is_wysiwyg = "true";
defparam \REG17|DOUT[3] .power_up = "low";
// synopsys translate_on

dffeas \REG9|DOUT[3] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[9]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG9|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG9|DOUT[3] .is_wysiwyg = "true";
defparam \REG9|DOUT[3] .power_up = "low";
// synopsys translate_on

dffeas \REG25|DOUT[3] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[25]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG25|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG25|DOUT[3] .is_wysiwyg = "true";
defparam \REG25|DOUT[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[3]~41 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[3]~41_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG25|DOUT [3] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG9|DOUT [3] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG17|DOUT [3] ) ) ) # ( 
// !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG1|DOUT [3] ) ) )

	.dataa(!\REG1|DOUT [3]),
	.datab(!\REG17|DOUT [3]),
	.datac(!\REG9|DOUT [3]),
	.datad(!\REG25|DOUT [3]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[3]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[3]~41 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[3]~41 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[3]~41 .shared_arith = "off";
// synopsys translate_on

dffeas \REG5|DOUT[3] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG5|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG5|DOUT[3] .is_wysiwyg = "true";
defparam \REG5|DOUT[3] .power_up = "low";
// synopsys translate_on

dffeas \REG21|DOUT[3] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[21]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG21|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG21|DOUT[3] .is_wysiwyg = "true";
defparam \REG21|DOUT[3] .power_up = "low";
// synopsys translate_on

dffeas \REG13|DOUT[3] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[13]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG13|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG13|DOUT[3] .is_wysiwyg = "true";
defparam \REG13|DOUT[3] .power_up = "low";
// synopsys translate_on

dffeas \REG29|DOUT[3] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[29]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG29|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG29|DOUT[3] .is_wysiwyg = "true";
defparam \REG29|DOUT[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[3]~42 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[3]~42_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG29|DOUT [3] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG13|DOUT [3] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG21|DOUT [3] ) ) ) # ( 
// !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG5|DOUT [3] ) ) )

	.dataa(!\REG5|DOUT [3]),
	.datab(!\REG21|DOUT [3]),
	.datac(!\REG13|DOUT [3]),
	.datad(!\REG29|DOUT [3]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[3]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[3]~42 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[3]~42 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[3]~42 .shared_arith = "off";
// synopsys translate_on

dffeas \REG0|DOUT[3] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG0|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG0|DOUT[3] .is_wysiwyg = "true";
defparam \REG0|DOUT[3] .power_up = "low";
// synopsys translate_on

dffeas \REG16|DOUT[3] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[16]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG16|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG16|DOUT[3] .is_wysiwyg = "true";
defparam \REG16|DOUT[3] .power_up = "low";
// synopsys translate_on

dffeas \REG8|DOUT[3] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[8]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG8|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG8|DOUT[3] .is_wysiwyg = "true";
defparam \REG8|DOUT[3] .power_up = "low";
// synopsys translate_on

dffeas \REG24|DOUT[3] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[24]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG24|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG24|DOUT[3] .is_wysiwyg = "true";
defparam \REG24|DOUT[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[3]~43 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[3]~43_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG24|DOUT [3] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG8|DOUT [3] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG16|DOUT [3] ) ) ) # ( 
// !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG0|DOUT [3] ) ) )

	.dataa(!\REG0|DOUT [3]),
	.datab(!\REG16|DOUT [3]),
	.datac(!\REG8|DOUT [3]),
	.datad(!\REG24|DOUT [3]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[3]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[3]~43 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[3]~43 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[3]~43 .shared_arith = "off";
// synopsys translate_on

dffeas \REG4|DOUT[3] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[4]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG4|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG4|DOUT[3] .is_wysiwyg = "true";
defparam \REG4|DOUT[3] .power_up = "low";
// synopsys translate_on

dffeas \REG20|DOUT[3] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[20]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG20|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG20|DOUT[3] .is_wysiwyg = "true";
defparam \REG20|DOUT[3] .power_up = "low";
// synopsys translate_on

dffeas \REG12|DOUT[3] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[12]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG12|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG12|DOUT[3] .is_wysiwyg = "true";
defparam \REG12|DOUT[3] .power_up = "low";
// synopsys translate_on

dffeas \REG28|DOUT[3] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[28]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG28|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG28|DOUT[3] .is_wysiwyg = "true";
defparam \REG28|DOUT[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[3]~44 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[3]~44_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG28|DOUT [3] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG12|DOUT [3] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG20|DOUT [3] ) ) ) # ( 
// !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG4|DOUT [3] ) ) )

	.dataa(!\REG4|DOUT [3]),
	.datab(!\REG20|DOUT [3]),
	.datac(!\REG12|DOUT [3]),
	.datad(!\REG28|DOUT [3]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[3]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[3]~44 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[3]~44 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[3]~44 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[3]~45 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[3]~45_combout  = ( \MUX_END_REG_1|Q_OUT[3]~43_combout  & ( \MUX_END_REG_1|Q_OUT[3]~44_combout  & ( (!\END1[0]~input_o ) # ((!\END1[2]~input_o  & (\MUX_END_REG_1|Q_OUT[3]~41_combout )) # (\END1[2]~input_o  & 
// ((\MUX_END_REG_1|Q_OUT[3]~42_combout )))) ) ) ) # ( !\MUX_END_REG_1|Q_OUT[3]~43_combout  & ( \MUX_END_REG_1|Q_OUT[3]~44_combout  & ( (!\END1[0]~input_o  & (\END1[2]~input_o )) # (\END1[0]~input_o  & ((!\END1[2]~input_o  & 
// (\MUX_END_REG_1|Q_OUT[3]~41_combout )) # (\END1[2]~input_o  & ((\MUX_END_REG_1|Q_OUT[3]~42_combout ))))) ) ) ) # ( \MUX_END_REG_1|Q_OUT[3]~43_combout  & ( !\MUX_END_REG_1|Q_OUT[3]~44_combout  & ( (!\END1[0]~input_o  & (!\END1[2]~input_o )) # 
// (\END1[0]~input_o  & ((!\END1[2]~input_o  & (\MUX_END_REG_1|Q_OUT[3]~41_combout )) # (\END1[2]~input_o  & ((\MUX_END_REG_1|Q_OUT[3]~42_combout ))))) ) ) ) # ( !\MUX_END_REG_1|Q_OUT[3]~43_combout  & ( !\MUX_END_REG_1|Q_OUT[3]~44_combout  & ( 
// (\END1[0]~input_o  & ((!\END1[2]~input_o  & (\MUX_END_REG_1|Q_OUT[3]~41_combout )) # (\END1[2]~input_o  & ((\MUX_END_REG_1|Q_OUT[3]~42_combout ))))) ) ) )

	.dataa(!\END1[0]~input_o ),
	.datab(!\END1[2]~input_o ),
	.datac(!\MUX_END_REG_1|Q_OUT[3]~41_combout ),
	.datad(!\MUX_END_REG_1|Q_OUT[3]~42_combout ),
	.datae(!\MUX_END_REG_1|Q_OUT[3]~43_combout ),
	.dataf(!\MUX_END_REG_1|Q_OUT[3]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[3]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[3]~45 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[3]~45 .lut_mask = 64'h04158C9D2637AEBF;
defparam \MUX_END_REG_1|Q_OUT[3]~45 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[3]~46 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[3]~46_combout  = (!\END1[1]~input_o  & ((\MUX_END_REG_1|Q_OUT[3]~45_combout ))) # (\END1[1]~input_o  & (\MUX_END_REG_1|Q_OUT[3]~40_combout ))

	.dataa(!\END1[1]~input_o ),
	.datab(!\MUX_END_REG_1|Q_OUT[3]~40_combout ),
	.datac(!\MUX_END_REG_1|Q_OUT[3]~45_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[3]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[3]~46 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[3]~46 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX_END_REG_1|Q_OUT[3]~46 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \DADO_W_REG3[4]~input (
	.i(DADO_W_REG3[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DADO_W_REG3[4]~input_o ));
// synopsys translate_off
defparam \DADO_W_REG3[4]~input .bus_hold = "false";
defparam \DADO_W_REG3[4]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \REG2|DOUT[4] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG2|DOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \REG2|DOUT[4] .is_wysiwyg = "true";
defparam \REG2|DOUT[4] .power_up = "low";
// synopsys translate_on

dffeas \REG18|DOUT[4] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG18|DOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \REG18|DOUT[4] .is_wysiwyg = "true";
defparam \REG18|DOUT[4] .power_up = "low";
// synopsys translate_on

dffeas \REG3|DOUT[4] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG3|DOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \REG3|DOUT[4] .is_wysiwyg = "true";
defparam \REG3|DOUT[4] .power_up = "low";
// synopsys translate_on

dffeas \REG27|DOUT[4] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[27]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG27|DOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \REG27|DOUT[4] .is_wysiwyg = "true";
defparam \REG27|DOUT[4] .power_up = "low";
// synopsys translate_on

dffeas \REG11|DOUT[4] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[11]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG11|DOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \REG11|DOUT[4] .is_wysiwyg = "true";
defparam \REG11|DOUT[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[4]~47 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[4]~47_combout  = ( \REG11|DOUT [4] & ( (!\END1[3]~input_o  & (((\REG3|DOUT [4])))) # (\END1[3]~input_o  & ((!\END1[4]~input_o ) # ((\REG27|DOUT [4])))) ) ) # ( !\REG11|DOUT [4] & ( (!\END1[3]~input_o  & (((\REG3|DOUT [4])))) # 
// (\END1[3]~input_o  & (\END1[4]~input_o  & ((\REG27|DOUT [4])))) ) )

	.dataa(!\END1[3]~input_o ),
	.datab(!\END1[4]~input_o ),
	.datac(!\REG3|DOUT [4]),
	.datad(!\REG27|DOUT [4]),
	.datae(!\REG11|DOUT [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[4]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[4]~47 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[4]~47 .lut_mask = 64'h0A1B4E5F0A1B4E5F;
defparam \MUX_END_REG_1|Q_OUT[4]~47 .shared_arith = "off";
// synopsys translate_on

dffeas \REG26|DOUT[4] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[26]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG26|DOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \REG26|DOUT[4] .is_wysiwyg = "true";
defparam \REG26|DOUT[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[4]~48 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[4]~48_combout  = ( \MUX_END_REG_1|Q_OUT[1]~1_combout  & ( \MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \REG18|DOUT [4] ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~1_combout  & ( \MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \REG2|DOUT [4] ) ) ) # ( 
// \MUX_END_REG_1|Q_OUT[1]~1_combout  & ( !\MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \REG26|DOUT [4] ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~1_combout  & ( !\MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \MUX_END_REG_1|Q_OUT[4]~47_combout  ) ) )

	.dataa(!\REG2|DOUT [4]),
	.datab(!\REG18|DOUT [4]),
	.datac(!\MUX_END_REG_1|Q_OUT[4]~47_combout ),
	.datad(!\REG26|DOUT [4]),
	.datae(!\MUX_END_REG_1|Q_OUT[1]~1_combout ),
	.dataf(!\MUX_END_REG_1|Q_OUT[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[4]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[4]~48 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[4]~48 .lut_mask = 64'h0F0F00FF55553333;
defparam \MUX_END_REG_1|Q_OUT[4]~48 .shared_arith = "off";
// synopsys translate_on

dffeas \REG10|DOUT[4] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[10]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG10|DOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \REG10|DOUT[4] .is_wysiwyg = "true";
defparam \REG10|DOUT[4] .power_up = "low";
// synopsys translate_on

dffeas \REG6|DOUT[4] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[6]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG6|DOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \REG6|DOUT[4] .is_wysiwyg = "true";
defparam \REG6|DOUT[4] .power_up = "low";
// synopsys translate_on

dffeas \REG22|DOUT[4] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[22]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG22|DOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \REG22|DOUT[4] .is_wysiwyg = "true";
defparam \REG22|DOUT[4] .power_up = "low";
// synopsys translate_on

dffeas \REG14|DOUT[4] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[14]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG14|DOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \REG14|DOUT[4] .is_wysiwyg = "true";
defparam \REG14|DOUT[4] .power_up = "low";
// synopsys translate_on

dffeas \REG30|DOUT[4] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[30]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG30|DOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \REG30|DOUT[4] .is_wysiwyg = "true";
defparam \REG30|DOUT[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[4]~49 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[4]~49_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG30|DOUT [4] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG14|DOUT [4] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG22|DOUT [4] ) ) ) # ( 
// !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG6|DOUT [4] ) ) )

	.dataa(!\REG6|DOUT [4]),
	.datab(!\REG22|DOUT [4]),
	.datac(!\REG14|DOUT [4]),
	.datad(!\REG30|DOUT [4]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[4]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[4]~49 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[4]~49 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[4]~49 .shared_arith = "off";
// synopsys translate_on

dffeas \REG7|DOUT[4] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[7]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG7|DOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \REG7|DOUT[4] .is_wysiwyg = "true";
defparam \REG7|DOUT[4] .power_up = "low";
// synopsys translate_on

dffeas \REG23|DOUT[4] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[23]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG23|DOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \REG23|DOUT[4] .is_wysiwyg = "true";
defparam \REG23|DOUT[4] .power_up = "low";
// synopsys translate_on

dffeas \REG15|DOUT[4] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[15]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG15|DOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \REG15|DOUT[4] .is_wysiwyg = "true";
defparam \REG15|DOUT[4] .power_up = "low";
// synopsys translate_on

dffeas \REG31|DOUT[4] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[31]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG31|DOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \REG31|DOUT[4] .is_wysiwyg = "true";
defparam \REG31|DOUT[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[4]~50 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[4]~50_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG31|DOUT [4] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG15|DOUT [4] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG23|DOUT [4] ) ) ) # ( 
// !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG7|DOUT [4] ) ) )

	.dataa(!\REG7|DOUT [4]),
	.datab(!\REG23|DOUT [4]),
	.datac(!\REG15|DOUT [4]),
	.datad(!\REG31|DOUT [4]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[4]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[4]~50 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[4]~50 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[4]~50 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[4]~51 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[4]~51_combout  = ( \MUX_END_REG_1|Q_OUT[1]~6_combout  & ( \END1[2]~input_o  & ( \MUX_END_REG_1|Q_OUT[4]~50_combout  ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~6_combout  & ( \END1[2]~input_o  & ( \MUX_END_REG_1|Q_OUT[4]~49_combout  ) ) ) # ( 
// \MUX_END_REG_1|Q_OUT[1]~6_combout  & ( !\END1[2]~input_o  & ( \REG10|DOUT [4] ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~6_combout  & ( !\END1[2]~input_o  & ( \MUX_END_REG_1|Q_OUT[4]~48_combout  ) ) )

	.dataa(!\MUX_END_REG_1|Q_OUT[4]~48_combout ),
	.datab(!\REG10|DOUT [4]),
	.datac(!\MUX_END_REG_1|Q_OUT[4]~49_combout ),
	.datad(!\MUX_END_REG_1|Q_OUT[4]~50_combout ),
	.datae(!\MUX_END_REG_1|Q_OUT[1]~6_combout ),
	.dataf(!\END1[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[4]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[4]~51 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[4]~51 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[4]~51 .shared_arith = "off";
// synopsys translate_on

dffeas \REG1|DOUT[4] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG1|DOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \REG1|DOUT[4] .is_wysiwyg = "true";
defparam \REG1|DOUT[4] .power_up = "low";
// synopsys translate_on

dffeas \REG17|DOUT[4] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[17]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG17|DOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \REG17|DOUT[4] .is_wysiwyg = "true";
defparam \REG17|DOUT[4] .power_up = "low";
// synopsys translate_on

dffeas \REG9|DOUT[4] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[9]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG9|DOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \REG9|DOUT[4] .is_wysiwyg = "true";
defparam \REG9|DOUT[4] .power_up = "low";
// synopsys translate_on

dffeas \REG25|DOUT[4] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[25]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG25|DOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \REG25|DOUT[4] .is_wysiwyg = "true";
defparam \REG25|DOUT[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[4]~52 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[4]~52_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG25|DOUT [4] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG9|DOUT [4] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG17|DOUT [4] ) ) ) # ( 
// !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG1|DOUT [4] ) ) )

	.dataa(!\REG1|DOUT [4]),
	.datab(!\REG17|DOUT [4]),
	.datac(!\REG9|DOUT [4]),
	.datad(!\REG25|DOUT [4]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[4]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[4]~52 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[4]~52 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[4]~52 .shared_arith = "off";
// synopsys translate_on

dffeas \REG5|DOUT[4] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG5|DOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \REG5|DOUT[4] .is_wysiwyg = "true";
defparam \REG5|DOUT[4] .power_up = "low";
// synopsys translate_on

dffeas \REG21|DOUT[4] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[21]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG21|DOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \REG21|DOUT[4] .is_wysiwyg = "true";
defparam \REG21|DOUT[4] .power_up = "low";
// synopsys translate_on

dffeas \REG13|DOUT[4] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[13]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG13|DOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \REG13|DOUT[4] .is_wysiwyg = "true";
defparam \REG13|DOUT[4] .power_up = "low";
// synopsys translate_on

dffeas \REG29|DOUT[4] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[29]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG29|DOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \REG29|DOUT[4] .is_wysiwyg = "true";
defparam \REG29|DOUT[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[4]~53 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[4]~53_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG29|DOUT [4] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG13|DOUT [4] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG21|DOUT [4] ) ) ) # ( 
// !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG5|DOUT [4] ) ) )

	.dataa(!\REG5|DOUT [4]),
	.datab(!\REG21|DOUT [4]),
	.datac(!\REG13|DOUT [4]),
	.datad(!\REG29|DOUT [4]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[4]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[4]~53 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[4]~53 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[4]~53 .shared_arith = "off";
// synopsys translate_on

dffeas \REG0|DOUT[4] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG0|DOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \REG0|DOUT[4] .is_wysiwyg = "true";
defparam \REG0|DOUT[4] .power_up = "low";
// synopsys translate_on

dffeas \REG16|DOUT[4] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[16]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG16|DOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \REG16|DOUT[4] .is_wysiwyg = "true";
defparam \REG16|DOUT[4] .power_up = "low";
// synopsys translate_on

dffeas \REG8|DOUT[4] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[8]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG8|DOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \REG8|DOUT[4] .is_wysiwyg = "true";
defparam \REG8|DOUT[4] .power_up = "low";
// synopsys translate_on

dffeas \REG24|DOUT[4] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[24]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG24|DOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \REG24|DOUT[4] .is_wysiwyg = "true";
defparam \REG24|DOUT[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[4]~54 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[4]~54_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG24|DOUT [4] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG8|DOUT [4] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG16|DOUT [4] ) ) ) # ( 
// !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG0|DOUT [4] ) ) )

	.dataa(!\REG0|DOUT [4]),
	.datab(!\REG16|DOUT [4]),
	.datac(!\REG8|DOUT [4]),
	.datad(!\REG24|DOUT [4]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[4]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[4]~54 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[4]~54 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[4]~54 .shared_arith = "off";
// synopsys translate_on

dffeas \REG4|DOUT[4] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[4]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG4|DOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \REG4|DOUT[4] .is_wysiwyg = "true";
defparam \REG4|DOUT[4] .power_up = "low";
// synopsys translate_on

dffeas \REG20|DOUT[4] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[20]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG20|DOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \REG20|DOUT[4] .is_wysiwyg = "true";
defparam \REG20|DOUT[4] .power_up = "low";
// synopsys translate_on

dffeas \REG12|DOUT[4] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[12]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG12|DOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \REG12|DOUT[4] .is_wysiwyg = "true";
defparam \REG12|DOUT[4] .power_up = "low";
// synopsys translate_on

dffeas \REG28|DOUT[4] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[28]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG28|DOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \REG28|DOUT[4] .is_wysiwyg = "true";
defparam \REG28|DOUT[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[4]~55 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[4]~55_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG28|DOUT [4] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG12|DOUT [4] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG20|DOUT [4] ) ) ) # ( 
// !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG4|DOUT [4] ) ) )

	.dataa(!\REG4|DOUT [4]),
	.datab(!\REG20|DOUT [4]),
	.datac(!\REG12|DOUT [4]),
	.datad(!\REG28|DOUT [4]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[4]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[4]~55 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[4]~55 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[4]~55 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[4]~56 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[4]~56_combout  = ( \MUX_END_REG_1|Q_OUT[4]~54_combout  & ( \MUX_END_REG_1|Q_OUT[4]~55_combout  & ( (!\END1[0]~input_o ) # ((!\END1[2]~input_o  & (\MUX_END_REG_1|Q_OUT[4]~52_combout )) # (\END1[2]~input_o  & 
// ((\MUX_END_REG_1|Q_OUT[4]~53_combout )))) ) ) ) # ( !\MUX_END_REG_1|Q_OUT[4]~54_combout  & ( \MUX_END_REG_1|Q_OUT[4]~55_combout  & ( (!\END1[0]~input_o  & (\END1[2]~input_o )) # (\END1[0]~input_o  & ((!\END1[2]~input_o  & 
// (\MUX_END_REG_1|Q_OUT[4]~52_combout )) # (\END1[2]~input_o  & ((\MUX_END_REG_1|Q_OUT[4]~53_combout ))))) ) ) ) # ( \MUX_END_REG_1|Q_OUT[4]~54_combout  & ( !\MUX_END_REG_1|Q_OUT[4]~55_combout  & ( (!\END1[0]~input_o  & (!\END1[2]~input_o )) # 
// (\END1[0]~input_o  & ((!\END1[2]~input_o  & (\MUX_END_REG_1|Q_OUT[4]~52_combout )) # (\END1[2]~input_o  & ((\MUX_END_REG_1|Q_OUT[4]~53_combout ))))) ) ) ) # ( !\MUX_END_REG_1|Q_OUT[4]~54_combout  & ( !\MUX_END_REG_1|Q_OUT[4]~55_combout  & ( 
// (\END1[0]~input_o  & ((!\END1[2]~input_o  & (\MUX_END_REG_1|Q_OUT[4]~52_combout )) # (\END1[2]~input_o  & ((\MUX_END_REG_1|Q_OUT[4]~53_combout ))))) ) ) )

	.dataa(!\END1[0]~input_o ),
	.datab(!\END1[2]~input_o ),
	.datac(!\MUX_END_REG_1|Q_OUT[4]~52_combout ),
	.datad(!\MUX_END_REG_1|Q_OUT[4]~53_combout ),
	.datae(!\MUX_END_REG_1|Q_OUT[4]~54_combout ),
	.dataf(!\MUX_END_REG_1|Q_OUT[4]~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[4]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[4]~56 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[4]~56 .lut_mask = 64'h04158C9D2637AEBF;
defparam \MUX_END_REG_1|Q_OUT[4]~56 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[4]~57 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[4]~57_combout  = (!\END1[1]~input_o  & ((\MUX_END_REG_1|Q_OUT[4]~56_combout ))) # (\END1[1]~input_o  & (\MUX_END_REG_1|Q_OUT[4]~51_combout ))

	.dataa(!\END1[1]~input_o ),
	.datab(!\MUX_END_REG_1|Q_OUT[4]~51_combout ),
	.datac(!\MUX_END_REG_1|Q_OUT[4]~56_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[4]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[4]~57 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[4]~57 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX_END_REG_1|Q_OUT[4]~57 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \DADO_W_REG3[5]~input (
	.i(DADO_W_REG3[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DADO_W_REG3[5]~input_o ));
// synopsys translate_off
defparam \DADO_W_REG3[5]~input .bus_hold = "false";
defparam \DADO_W_REG3[5]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \REG2|DOUT[5] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG2|DOUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \REG2|DOUT[5] .is_wysiwyg = "true";
defparam \REG2|DOUT[5] .power_up = "low";
// synopsys translate_on

dffeas \REG18|DOUT[5] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG18|DOUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \REG18|DOUT[5] .is_wysiwyg = "true";
defparam \REG18|DOUT[5] .power_up = "low";
// synopsys translate_on

dffeas \REG3|DOUT[5] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG3|DOUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \REG3|DOUT[5] .is_wysiwyg = "true";
defparam \REG3|DOUT[5] .power_up = "low";
// synopsys translate_on

dffeas \REG27|DOUT[5] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[27]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG27|DOUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \REG27|DOUT[5] .is_wysiwyg = "true";
defparam \REG27|DOUT[5] .power_up = "low";
// synopsys translate_on

dffeas \REG11|DOUT[5] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[11]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG11|DOUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \REG11|DOUT[5] .is_wysiwyg = "true";
defparam \REG11|DOUT[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[5]~58 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[5]~58_combout  = ( \REG11|DOUT [5] & ( (!\END1[3]~input_o  & (((\REG3|DOUT [5])))) # (\END1[3]~input_o  & ((!\END1[4]~input_o ) # ((\REG27|DOUT [5])))) ) ) # ( !\REG11|DOUT [5] & ( (!\END1[3]~input_o  & (((\REG3|DOUT [5])))) # 
// (\END1[3]~input_o  & (\END1[4]~input_o  & ((\REG27|DOUT [5])))) ) )

	.dataa(!\END1[3]~input_o ),
	.datab(!\END1[4]~input_o ),
	.datac(!\REG3|DOUT [5]),
	.datad(!\REG27|DOUT [5]),
	.datae(!\REG11|DOUT [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[5]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[5]~58 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[5]~58 .lut_mask = 64'h0A1B4E5F0A1B4E5F;
defparam \MUX_END_REG_1|Q_OUT[5]~58 .shared_arith = "off";
// synopsys translate_on

dffeas \REG26|DOUT[5] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[26]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG26|DOUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \REG26|DOUT[5] .is_wysiwyg = "true";
defparam \REG26|DOUT[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[5]~59 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[5]~59_combout  = ( \MUX_END_REG_1|Q_OUT[1]~1_combout  & ( \MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \REG18|DOUT [5] ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~1_combout  & ( \MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \REG2|DOUT [5] ) ) ) # ( 
// \MUX_END_REG_1|Q_OUT[1]~1_combout  & ( !\MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \REG26|DOUT [5] ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~1_combout  & ( !\MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \MUX_END_REG_1|Q_OUT[5]~58_combout  ) ) )

	.dataa(!\REG2|DOUT [5]),
	.datab(!\REG18|DOUT [5]),
	.datac(!\MUX_END_REG_1|Q_OUT[5]~58_combout ),
	.datad(!\REG26|DOUT [5]),
	.datae(!\MUX_END_REG_1|Q_OUT[1]~1_combout ),
	.dataf(!\MUX_END_REG_1|Q_OUT[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[5]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[5]~59 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[5]~59 .lut_mask = 64'h0F0F00FF55553333;
defparam \MUX_END_REG_1|Q_OUT[5]~59 .shared_arith = "off";
// synopsys translate_on

dffeas \REG10|DOUT[5] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[10]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG10|DOUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \REG10|DOUT[5] .is_wysiwyg = "true";
defparam \REG10|DOUT[5] .power_up = "low";
// synopsys translate_on

dffeas \REG6|DOUT[5] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[6]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG6|DOUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \REG6|DOUT[5] .is_wysiwyg = "true";
defparam \REG6|DOUT[5] .power_up = "low";
// synopsys translate_on

dffeas \REG22|DOUT[5] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[22]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG22|DOUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \REG22|DOUT[5] .is_wysiwyg = "true";
defparam \REG22|DOUT[5] .power_up = "low";
// synopsys translate_on

dffeas \REG14|DOUT[5] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[14]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG14|DOUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \REG14|DOUT[5] .is_wysiwyg = "true";
defparam \REG14|DOUT[5] .power_up = "low";
// synopsys translate_on

dffeas \REG30|DOUT[5] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[30]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG30|DOUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \REG30|DOUT[5] .is_wysiwyg = "true";
defparam \REG30|DOUT[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[5]~60 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[5]~60_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG30|DOUT [5] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG14|DOUT [5] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG22|DOUT [5] ) ) ) # ( 
// !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG6|DOUT [5] ) ) )

	.dataa(!\REG6|DOUT [5]),
	.datab(!\REG22|DOUT [5]),
	.datac(!\REG14|DOUT [5]),
	.datad(!\REG30|DOUT [5]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[5]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[5]~60 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[5]~60 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[5]~60 .shared_arith = "off";
// synopsys translate_on

dffeas \REG7|DOUT[5] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[7]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG7|DOUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \REG7|DOUT[5] .is_wysiwyg = "true";
defparam \REG7|DOUT[5] .power_up = "low";
// synopsys translate_on

dffeas \REG23|DOUT[5] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[23]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG23|DOUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \REG23|DOUT[5] .is_wysiwyg = "true";
defparam \REG23|DOUT[5] .power_up = "low";
// synopsys translate_on

dffeas \REG15|DOUT[5] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[15]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG15|DOUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \REG15|DOUT[5] .is_wysiwyg = "true";
defparam \REG15|DOUT[5] .power_up = "low";
// synopsys translate_on

dffeas \REG31|DOUT[5] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[31]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG31|DOUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \REG31|DOUT[5] .is_wysiwyg = "true";
defparam \REG31|DOUT[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[5]~61 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[5]~61_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG31|DOUT [5] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG15|DOUT [5] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG23|DOUT [5] ) ) ) # ( 
// !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG7|DOUT [5] ) ) )

	.dataa(!\REG7|DOUT [5]),
	.datab(!\REG23|DOUT [5]),
	.datac(!\REG15|DOUT [5]),
	.datad(!\REG31|DOUT [5]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[5]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[5]~61 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[5]~61 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[5]~61 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[5]~62 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[5]~62_combout  = ( \MUX_END_REG_1|Q_OUT[1]~6_combout  & ( \END1[2]~input_o  & ( \MUX_END_REG_1|Q_OUT[5]~61_combout  ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~6_combout  & ( \END1[2]~input_o  & ( \MUX_END_REG_1|Q_OUT[5]~60_combout  ) ) ) # ( 
// \MUX_END_REG_1|Q_OUT[1]~6_combout  & ( !\END1[2]~input_o  & ( \REG10|DOUT [5] ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~6_combout  & ( !\END1[2]~input_o  & ( \MUX_END_REG_1|Q_OUT[5]~59_combout  ) ) )

	.dataa(!\MUX_END_REG_1|Q_OUT[5]~59_combout ),
	.datab(!\REG10|DOUT [5]),
	.datac(!\MUX_END_REG_1|Q_OUT[5]~60_combout ),
	.datad(!\MUX_END_REG_1|Q_OUT[5]~61_combout ),
	.datae(!\MUX_END_REG_1|Q_OUT[1]~6_combout ),
	.dataf(!\END1[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[5]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[5]~62 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[5]~62 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[5]~62 .shared_arith = "off";
// synopsys translate_on

dffeas \REG1|DOUT[5] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG1|DOUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \REG1|DOUT[5] .is_wysiwyg = "true";
defparam \REG1|DOUT[5] .power_up = "low";
// synopsys translate_on

dffeas \REG17|DOUT[5] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[17]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG17|DOUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \REG17|DOUT[5] .is_wysiwyg = "true";
defparam \REG17|DOUT[5] .power_up = "low";
// synopsys translate_on

dffeas \REG9|DOUT[5] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[9]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG9|DOUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \REG9|DOUT[5] .is_wysiwyg = "true";
defparam \REG9|DOUT[5] .power_up = "low";
// synopsys translate_on

dffeas \REG25|DOUT[5] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[25]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG25|DOUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \REG25|DOUT[5] .is_wysiwyg = "true";
defparam \REG25|DOUT[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[5]~63 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[5]~63_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG25|DOUT [5] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG9|DOUT [5] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG17|DOUT [5] ) ) ) # ( 
// !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG1|DOUT [5] ) ) )

	.dataa(!\REG1|DOUT [5]),
	.datab(!\REG17|DOUT [5]),
	.datac(!\REG9|DOUT [5]),
	.datad(!\REG25|DOUT [5]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[5]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[5]~63 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[5]~63 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[5]~63 .shared_arith = "off";
// synopsys translate_on

dffeas \REG5|DOUT[5] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG5|DOUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \REG5|DOUT[5] .is_wysiwyg = "true";
defparam \REG5|DOUT[5] .power_up = "low";
// synopsys translate_on

dffeas \REG21|DOUT[5] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[21]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG21|DOUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \REG21|DOUT[5] .is_wysiwyg = "true";
defparam \REG21|DOUT[5] .power_up = "low";
// synopsys translate_on

dffeas \REG13|DOUT[5] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[13]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG13|DOUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \REG13|DOUT[5] .is_wysiwyg = "true";
defparam \REG13|DOUT[5] .power_up = "low";
// synopsys translate_on

dffeas \REG29|DOUT[5] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[29]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG29|DOUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \REG29|DOUT[5] .is_wysiwyg = "true";
defparam \REG29|DOUT[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[5]~64 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[5]~64_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG29|DOUT [5] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG13|DOUT [5] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG21|DOUT [5] ) ) ) # ( 
// !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG5|DOUT [5] ) ) )

	.dataa(!\REG5|DOUT [5]),
	.datab(!\REG21|DOUT [5]),
	.datac(!\REG13|DOUT [5]),
	.datad(!\REG29|DOUT [5]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[5]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[5]~64 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[5]~64 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[5]~64 .shared_arith = "off";
// synopsys translate_on

dffeas \REG0|DOUT[5] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG0|DOUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \REG0|DOUT[5] .is_wysiwyg = "true";
defparam \REG0|DOUT[5] .power_up = "low";
// synopsys translate_on

dffeas \REG16|DOUT[5] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[16]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG16|DOUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \REG16|DOUT[5] .is_wysiwyg = "true";
defparam \REG16|DOUT[5] .power_up = "low";
// synopsys translate_on

dffeas \REG8|DOUT[5] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[8]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG8|DOUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \REG8|DOUT[5] .is_wysiwyg = "true";
defparam \REG8|DOUT[5] .power_up = "low";
// synopsys translate_on

dffeas \REG24|DOUT[5] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[24]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG24|DOUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \REG24|DOUT[5] .is_wysiwyg = "true";
defparam \REG24|DOUT[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[5]~65 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[5]~65_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG24|DOUT [5] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG8|DOUT [5] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG16|DOUT [5] ) ) ) # ( 
// !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG0|DOUT [5] ) ) )

	.dataa(!\REG0|DOUT [5]),
	.datab(!\REG16|DOUT [5]),
	.datac(!\REG8|DOUT [5]),
	.datad(!\REG24|DOUT [5]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[5]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[5]~65 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[5]~65 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[5]~65 .shared_arith = "off";
// synopsys translate_on

dffeas \REG4|DOUT[5] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[4]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG4|DOUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \REG4|DOUT[5] .is_wysiwyg = "true";
defparam \REG4|DOUT[5] .power_up = "low";
// synopsys translate_on

dffeas \REG20|DOUT[5] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[20]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG20|DOUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \REG20|DOUT[5] .is_wysiwyg = "true";
defparam \REG20|DOUT[5] .power_up = "low";
// synopsys translate_on

dffeas \REG12|DOUT[5] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[12]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG12|DOUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \REG12|DOUT[5] .is_wysiwyg = "true";
defparam \REG12|DOUT[5] .power_up = "low";
// synopsys translate_on

dffeas \REG28|DOUT[5] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[28]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG28|DOUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \REG28|DOUT[5] .is_wysiwyg = "true";
defparam \REG28|DOUT[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[5]~66 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[5]~66_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG28|DOUT [5] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG12|DOUT [5] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG20|DOUT [5] ) ) ) # ( 
// !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG4|DOUT [5] ) ) )

	.dataa(!\REG4|DOUT [5]),
	.datab(!\REG20|DOUT [5]),
	.datac(!\REG12|DOUT [5]),
	.datad(!\REG28|DOUT [5]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[5]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[5]~66 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[5]~66 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[5]~66 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[5]~67 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[5]~67_combout  = ( \MUX_END_REG_1|Q_OUT[5]~65_combout  & ( \MUX_END_REG_1|Q_OUT[5]~66_combout  & ( (!\END1[0]~input_o ) # ((!\END1[2]~input_o  & (\MUX_END_REG_1|Q_OUT[5]~63_combout )) # (\END1[2]~input_o  & 
// ((\MUX_END_REG_1|Q_OUT[5]~64_combout )))) ) ) ) # ( !\MUX_END_REG_1|Q_OUT[5]~65_combout  & ( \MUX_END_REG_1|Q_OUT[5]~66_combout  & ( (!\END1[0]~input_o  & (\END1[2]~input_o )) # (\END1[0]~input_o  & ((!\END1[2]~input_o  & 
// (\MUX_END_REG_1|Q_OUT[5]~63_combout )) # (\END1[2]~input_o  & ((\MUX_END_REG_1|Q_OUT[5]~64_combout ))))) ) ) ) # ( \MUX_END_REG_1|Q_OUT[5]~65_combout  & ( !\MUX_END_REG_1|Q_OUT[5]~66_combout  & ( (!\END1[0]~input_o  & (!\END1[2]~input_o )) # 
// (\END1[0]~input_o  & ((!\END1[2]~input_o  & (\MUX_END_REG_1|Q_OUT[5]~63_combout )) # (\END1[2]~input_o  & ((\MUX_END_REG_1|Q_OUT[5]~64_combout ))))) ) ) ) # ( !\MUX_END_REG_1|Q_OUT[5]~65_combout  & ( !\MUX_END_REG_1|Q_OUT[5]~66_combout  & ( 
// (\END1[0]~input_o  & ((!\END1[2]~input_o  & (\MUX_END_REG_1|Q_OUT[5]~63_combout )) # (\END1[2]~input_o  & ((\MUX_END_REG_1|Q_OUT[5]~64_combout ))))) ) ) )

	.dataa(!\END1[0]~input_o ),
	.datab(!\END1[2]~input_o ),
	.datac(!\MUX_END_REG_1|Q_OUT[5]~63_combout ),
	.datad(!\MUX_END_REG_1|Q_OUT[5]~64_combout ),
	.datae(!\MUX_END_REG_1|Q_OUT[5]~65_combout ),
	.dataf(!\MUX_END_REG_1|Q_OUT[5]~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[5]~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[5]~67 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[5]~67 .lut_mask = 64'h04158C9D2637AEBF;
defparam \MUX_END_REG_1|Q_OUT[5]~67 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[5]~68 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[5]~68_combout  = (!\END1[1]~input_o  & ((\MUX_END_REG_1|Q_OUT[5]~67_combout ))) # (\END1[1]~input_o  & (\MUX_END_REG_1|Q_OUT[5]~62_combout ))

	.dataa(!\END1[1]~input_o ),
	.datab(!\MUX_END_REG_1|Q_OUT[5]~62_combout ),
	.datac(!\MUX_END_REG_1|Q_OUT[5]~67_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[5]~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[5]~68 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[5]~68 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX_END_REG_1|Q_OUT[5]~68 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \DADO_W_REG3[6]~input (
	.i(DADO_W_REG3[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DADO_W_REG3[6]~input_o ));
// synopsys translate_off
defparam \DADO_W_REG3[6]~input .bus_hold = "false";
defparam \DADO_W_REG3[6]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \REG2|DOUT[6] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG2|DOUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \REG2|DOUT[6] .is_wysiwyg = "true";
defparam \REG2|DOUT[6] .power_up = "low";
// synopsys translate_on

dffeas \REG18|DOUT[6] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG18|DOUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \REG18|DOUT[6] .is_wysiwyg = "true";
defparam \REG18|DOUT[6] .power_up = "low";
// synopsys translate_on

dffeas \REG3|DOUT[6] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG3|DOUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \REG3|DOUT[6] .is_wysiwyg = "true";
defparam \REG3|DOUT[6] .power_up = "low";
// synopsys translate_on

dffeas \REG27|DOUT[6] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[27]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG27|DOUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \REG27|DOUT[6] .is_wysiwyg = "true";
defparam \REG27|DOUT[6] .power_up = "low";
// synopsys translate_on

dffeas \REG11|DOUT[6] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[11]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG11|DOUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \REG11|DOUT[6] .is_wysiwyg = "true";
defparam \REG11|DOUT[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[6]~69 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[6]~69_combout  = ( \REG11|DOUT [6] & ( (!\END1[3]~input_o  & (((\REG3|DOUT [6])))) # (\END1[3]~input_o  & ((!\END1[4]~input_o ) # ((\REG27|DOUT [6])))) ) ) # ( !\REG11|DOUT [6] & ( (!\END1[3]~input_o  & (((\REG3|DOUT [6])))) # 
// (\END1[3]~input_o  & (\END1[4]~input_o  & ((\REG27|DOUT [6])))) ) )

	.dataa(!\END1[3]~input_o ),
	.datab(!\END1[4]~input_o ),
	.datac(!\REG3|DOUT [6]),
	.datad(!\REG27|DOUT [6]),
	.datae(!\REG11|DOUT [6]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[6]~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[6]~69 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[6]~69 .lut_mask = 64'h0A1B4E5F0A1B4E5F;
defparam \MUX_END_REG_1|Q_OUT[6]~69 .shared_arith = "off";
// synopsys translate_on

dffeas \REG26|DOUT[6] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[26]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG26|DOUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \REG26|DOUT[6] .is_wysiwyg = "true";
defparam \REG26|DOUT[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[6]~70 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[6]~70_combout  = ( \MUX_END_REG_1|Q_OUT[1]~1_combout  & ( \MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \REG18|DOUT [6] ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~1_combout  & ( \MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \REG2|DOUT [6] ) ) ) # ( 
// \MUX_END_REG_1|Q_OUT[1]~1_combout  & ( !\MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \REG26|DOUT [6] ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~1_combout  & ( !\MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \MUX_END_REG_1|Q_OUT[6]~69_combout  ) ) )

	.dataa(!\REG2|DOUT [6]),
	.datab(!\REG18|DOUT [6]),
	.datac(!\MUX_END_REG_1|Q_OUT[6]~69_combout ),
	.datad(!\REG26|DOUT [6]),
	.datae(!\MUX_END_REG_1|Q_OUT[1]~1_combout ),
	.dataf(!\MUX_END_REG_1|Q_OUT[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[6]~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[6]~70 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[6]~70 .lut_mask = 64'h0F0F00FF55553333;
defparam \MUX_END_REG_1|Q_OUT[6]~70 .shared_arith = "off";
// synopsys translate_on

dffeas \REG10|DOUT[6] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[10]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG10|DOUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \REG10|DOUT[6] .is_wysiwyg = "true";
defparam \REG10|DOUT[6] .power_up = "low";
// synopsys translate_on

dffeas \REG6|DOUT[6] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[6]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG6|DOUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \REG6|DOUT[6] .is_wysiwyg = "true";
defparam \REG6|DOUT[6] .power_up = "low";
// synopsys translate_on

dffeas \REG22|DOUT[6] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[22]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG22|DOUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \REG22|DOUT[6] .is_wysiwyg = "true";
defparam \REG22|DOUT[6] .power_up = "low";
// synopsys translate_on

dffeas \REG14|DOUT[6] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[14]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG14|DOUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \REG14|DOUT[6] .is_wysiwyg = "true";
defparam \REG14|DOUT[6] .power_up = "low";
// synopsys translate_on

dffeas \REG30|DOUT[6] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[30]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG30|DOUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \REG30|DOUT[6] .is_wysiwyg = "true";
defparam \REG30|DOUT[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[6]~71 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[6]~71_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG30|DOUT [6] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG14|DOUT [6] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG22|DOUT [6] ) ) ) # ( 
// !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG6|DOUT [6] ) ) )

	.dataa(!\REG6|DOUT [6]),
	.datab(!\REG22|DOUT [6]),
	.datac(!\REG14|DOUT [6]),
	.datad(!\REG30|DOUT [6]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[6]~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[6]~71 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[6]~71 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[6]~71 .shared_arith = "off";
// synopsys translate_on

dffeas \REG7|DOUT[6] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[7]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG7|DOUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \REG7|DOUT[6] .is_wysiwyg = "true";
defparam \REG7|DOUT[6] .power_up = "low";
// synopsys translate_on

dffeas \REG23|DOUT[6] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[23]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG23|DOUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \REG23|DOUT[6] .is_wysiwyg = "true";
defparam \REG23|DOUT[6] .power_up = "low";
// synopsys translate_on

dffeas \REG15|DOUT[6] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[15]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG15|DOUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \REG15|DOUT[6] .is_wysiwyg = "true";
defparam \REG15|DOUT[6] .power_up = "low";
// synopsys translate_on

dffeas \REG31|DOUT[6] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[31]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG31|DOUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \REG31|DOUT[6] .is_wysiwyg = "true";
defparam \REG31|DOUT[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[6]~72 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[6]~72_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG31|DOUT [6] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG15|DOUT [6] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG23|DOUT [6] ) ) ) # ( 
// !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG7|DOUT [6] ) ) )

	.dataa(!\REG7|DOUT [6]),
	.datab(!\REG23|DOUT [6]),
	.datac(!\REG15|DOUT [6]),
	.datad(!\REG31|DOUT [6]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[6]~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[6]~72 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[6]~72 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[6]~72 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[6]~73 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[6]~73_combout  = ( \MUX_END_REG_1|Q_OUT[1]~6_combout  & ( \END1[2]~input_o  & ( \MUX_END_REG_1|Q_OUT[6]~72_combout  ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~6_combout  & ( \END1[2]~input_o  & ( \MUX_END_REG_1|Q_OUT[6]~71_combout  ) ) ) # ( 
// \MUX_END_REG_1|Q_OUT[1]~6_combout  & ( !\END1[2]~input_o  & ( \REG10|DOUT [6] ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~6_combout  & ( !\END1[2]~input_o  & ( \MUX_END_REG_1|Q_OUT[6]~70_combout  ) ) )

	.dataa(!\MUX_END_REG_1|Q_OUT[6]~70_combout ),
	.datab(!\REG10|DOUT [6]),
	.datac(!\MUX_END_REG_1|Q_OUT[6]~71_combout ),
	.datad(!\MUX_END_REG_1|Q_OUT[6]~72_combout ),
	.datae(!\MUX_END_REG_1|Q_OUT[1]~6_combout ),
	.dataf(!\END1[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[6]~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[6]~73 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[6]~73 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[6]~73 .shared_arith = "off";
// synopsys translate_on

dffeas \REG1|DOUT[6] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG1|DOUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \REG1|DOUT[6] .is_wysiwyg = "true";
defparam \REG1|DOUT[6] .power_up = "low";
// synopsys translate_on

dffeas \REG17|DOUT[6] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[17]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG17|DOUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \REG17|DOUT[6] .is_wysiwyg = "true";
defparam \REG17|DOUT[6] .power_up = "low";
// synopsys translate_on

dffeas \REG9|DOUT[6] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[9]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG9|DOUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \REG9|DOUT[6] .is_wysiwyg = "true";
defparam \REG9|DOUT[6] .power_up = "low";
// synopsys translate_on

dffeas \REG25|DOUT[6] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[25]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG25|DOUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \REG25|DOUT[6] .is_wysiwyg = "true";
defparam \REG25|DOUT[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[6]~74 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[6]~74_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG25|DOUT [6] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG9|DOUT [6] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG17|DOUT [6] ) ) ) # ( 
// !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG1|DOUT [6] ) ) )

	.dataa(!\REG1|DOUT [6]),
	.datab(!\REG17|DOUT [6]),
	.datac(!\REG9|DOUT [6]),
	.datad(!\REG25|DOUT [6]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[6]~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[6]~74 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[6]~74 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[6]~74 .shared_arith = "off";
// synopsys translate_on

dffeas \REG5|DOUT[6] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG5|DOUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \REG5|DOUT[6] .is_wysiwyg = "true";
defparam \REG5|DOUT[6] .power_up = "low";
// synopsys translate_on

dffeas \REG21|DOUT[6] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[21]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG21|DOUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \REG21|DOUT[6] .is_wysiwyg = "true";
defparam \REG21|DOUT[6] .power_up = "low";
// synopsys translate_on

dffeas \REG13|DOUT[6] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[13]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG13|DOUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \REG13|DOUT[6] .is_wysiwyg = "true";
defparam \REG13|DOUT[6] .power_up = "low";
// synopsys translate_on

dffeas \REG29|DOUT[6] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[29]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG29|DOUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \REG29|DOUT[6] .is_wysiwyg = "true";
defparam \REG29|DOUT[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[6]~75 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[6]~75_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG29|DOUT [6] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG13|DOUT [6] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG21|DOUT [6] ) ) ) # ( 
// !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG5|DOUT [6] ) ) )

	.dataa(!\REG5|DOUT [6]),
	.datab(!\REG21|DOUT [6]),
	.datac(!\REG13|DOUT [6]),
	.datad(!\REG29|DOUT [6]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[6]~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[6]~75 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[6]~75 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[6]~75 .shared_arith = "off";
// synopsys translate_on

dffeas \REG0|DOUT[6] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG0|DOUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \REG0|DOUT[6] .is_wysiwyg = "true";
defparam \REG0|DOUT[6] .power_up = "low";
// synopsys translate_on

dffeas \REG16|DOUT[6] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[16]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG16|DOUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \REG16|DOUT[6] .is_wysiwyg = "true";
defparam \REG16|DOUT[6] .power_up = "low";
// synopsys translate_on

dffeas \REG8|DOUT[6] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[8]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG8|DOUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \REG8|DOUT[6] .is_wysiwyg = "true";
defparam \REG8|DOUT[6] .power_up = "low";
// synopsys translate_on

dffeas \REG24|DOUT[6] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[24]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG24|DOUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \REG24|DOUT[6] .is_wysiwyg = "true";
defparam \REG24|DOUT[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[6]~76 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[6]~76_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG24|DOUT [6] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG8|DOUT [6] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG16|DOUT [6] ) ) ) # ( 
// !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG0|DOUT [6] ) ) )

	.dataa(!\REG0|DOUT [6]),
	.datab(!\REG16|DOUT [6]),
	.datac(!\REG8|DOUT [6]),
	.datad(!\REG24|DOUT [6]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[6]~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[6]~76 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[6]~76 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[6]~76 .shared_arith = "off";
// synopsys translate_on

dffeas \REG4|DOUT[6] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[4]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG4|DOUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \REG4|DOUT[6] .is_wysiwyg = "true";
defparam \REG4|DOUT[6] .power_up = "low";
// synopsys translate_on

dffeas \REG20|DOUT[6] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[20]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG20|DOUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \REG20|DOUT[6] .is_wysiwyg = "true";
defparam \REG20|DOUT[6] .power_up = "low";
// synopsys translate_on

dffeas \REG12|DOUT[6] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[12]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG12|DOUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \REG12|DOUT[6] .is_wysiwyg = "true";
defparam \REG12|DOUT[6] .power_up = "low";
// synopsys translate_on

dffeas \REG28|DOUT[6] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[28]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG28|DOUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \REG28|DOUT[6] .is_wysiwyg = "true";
defparam \REG28|DOUT[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[6]~77 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[6]~77_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG28|DOUT [6] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG12|DOUT [6] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG20|DOUT [6] ) ) ) # ( 
// !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG4|DOUT [6] ) ) )

	.dataa(!\REG4|DOUT [6]),
	.datab(!\REG20|DOUT [6]),
	.datac(!\REG12|DOUT [6]),
	.datad(!\REG28|DOUT [6]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[6]~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[6]~77 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[6]~77 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[6]~77 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[6]~78 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[6]~78_combout  = ( \MUX_END_REG_1|Q_OUT[6]~76_combout  & ( \MUX_END_REG_1|Q_OUT[6]~77_combout  & ( (!\END1[0]~input_o ) # ((!\END1[2]~input_o  & (\MUX_END_REG_1|Q_OUT[6]~74_combout )) # (\END1[2]~input_o  & 
// ((\MUX_END_REG_1|Q_OUT[6]~75_combout )))) ) ) ) # ( !\MUX_END_REG_1|Q_OUT[6]~76_combout  & ( \MUX_END_REG_1|Q_OUT[6]~77_combout  & ( (!\END1[0]~input_o  & (\END1[2]~input_o )) # (\END1[0]~input_o  & ((!\END1[2]~input_o  & 
// (\MUX_END_REG_1|Q_OUT[6]~74_combout )) # (\END1[2]~input_o  & ((\MUX_END_REG_1|Q_OUT[6]~75_combout ))))) ) ) ) # ( \MUX_END_REG_1|Q_OUT[6]~76_combout  & ( !\MUX_END_REG_1|Q_OUT[6]~77_combout  & ( (!\END1[0]~input_o  & (!\END1[2]~input_o )) # 
// (\END1[0]~input_o  & ((!\END1[2]~input_o  & (\MUX_END_REG_1|Q_OUT[6]~74_combout )) # (\END1[2]~input_o  & ((\MUX_END_REG_1|Q_OUT[6]~75_combout ))))) ) ) ) # ( !\MUX_END_REG_1|Q_OUT[6]~76_combout  & ( !\MUX_END_REG_1|Q_OUT[6]~77_combout  & ( 
// (\END1[0]~input_o  & ((!\END1[2]~input_o  & (\MUX_END_REG_1|Q_OUT[6]~74_combout )) # (\END1[2]~input_o  & ((\MUX_END_REG_1|Q_OUT[6]~75_combout ))))) ) ) )

	.dataa(!\END1[0]~input_o ),
	.datab(!\END1[2]~input_o ),
	.datac(!\MUX_END_REG_1|Q_OUT[6]~74_combout ),
	.datad(!\MUX_END_REG_1|Q_OUT[6]~75_combout ),
	.datae(!\MUX_END_REG_1|Q_OUT[6]~76_combout ),
	.dataf(!\MUX_END_REG_1|Q_OUT[6]~77_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[6]~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[6]~78 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[6]~78 .lut_mask = 64'h04158C9D2637AEBF;
defparam \MUX_END_REG_1|Q_OUT[6]~78 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[6]~79 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[6]~79_combout  = (!\END1[1]~input_o  & ((\MUX_END_REG_1|Q_OUT[6]~78_combout ))) # (\END1[1]~input_o  & (\MUX_END_REG_1|Q_OUT[6]~73_combout ))

	.dataa(!\END1[1]~input_o ),
	.datab(!\MUX_END_REG_1|Q_OUT[6]~73_combout ),
	.datac(!\MUX_END_REG_1|Q_OUT[6]~78_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[6]~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[6]~79 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[6]~79 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX_END_REG_1|Q_OUT[6]~79 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \DADO_W_REG3[7]~input (
	.i(DADO_W_REG3[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DADO_W_REG3[7]~input_o ));
// synopsys translate_off
defparam \DADO_W_REG3[7]~input .bus_hold = "false";
defparam \DADO_W_REG3[7]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \REG2|DOUT[7] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG2|DOUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \REG2|DOUT[7] .is_wysiwyg = "true";
defparam \REG2|DOUT[7] .power_up = "low";
// synopsys translate_on

dffeas \REG18|DOUT[7] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG18|DOUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \REG18|DOUT[7] .is_wysiwyg = "true";
defparam \REG18|DOUT[7] .power_up = "low";
// synopsys translate_on

dffeas \REG3|DOUT[7] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG3|DOUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \REG3|DOUT[7] .is_wysiwyg = "true";
defparam \REG3|DOUT[7] .power_up = "low";
// synopsys translate_on

dffeas \REG27|DOUT[7] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[27]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG27|DOUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \REG27|DOUT[7] .is_wysiwyg = "true";
defparam \REG27|DOUT[7] .power_up = "low";
// synopsys translate_on

dffeas \REG11|DOUT[7] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[11]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG11|DOUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \REG11|DOUT[7] .is_wysiwyg = "true";
defparam \REG11|DOUT[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[7]~80 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[7]~80_combout  = ( \REG11|DOUT [7] & ( (!\END1[3]~input_o  & (((\REG3|DOUT [7])))) # (\END1[3]~input_o  & ((!\END1[4]~input_o ) # ((\REG27|DOUT [7])))) ) ) # ( !\REG11|DOUT [7] & ( (!\END1[3]~input_o  & (((\REG3|DOUT [7])))) # 
// (\END1[3]~input_o  & (\END1[4]~input_o  & ((\REG27|DOUT [7])))) ) )

	.dataa(!\END1[3]~input_o ),
	.datab(!\END1[4]~input_o ),
	.datac(!\REG3|DOUT [7]),
	.datad(!\REG27|DOUT [7]),
	.datae(!\REG11|DOUT [7]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[7]~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[7]~80 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[7]~80 .lut_mask = 64'h0A1B4E5F0A1B4E5F;
defparam \MUX_END_REG_1|Q_OUT[7]~80 .shared_arith = "off";
// synopsys translate_on

dffeas \REG26|DOUT[7] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[26]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG26|DOUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \REG26|DOUT[7] .is_wysiwyg = "true";
defparam \REG26|DOUT[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[7]~81 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[7]~81_combout  = ( \MUX_END_REG_1|Q_OUT[1]~1_combout  & ( \MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \REG18|DOUT [7] ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~1_combout  & ( \MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \REG2|DOUT [7] ) ) ) # ( 
// \MUX_END_REG_1|Q_OUT[1]~1_combout  & ( !\MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \REG26|DOUT [7] ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~1_combout  & ( !\MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \MUX_END_REG_1|Q_OUT[7]~80_combout  ) ) )

	.dataa(!\REG2|DOUT [7]),
	.datab(!\REG18|DOUT [7]),
	.datac(!\MUX_END_REG_1|Q_OUT[7]~80_combout ),
	.datad(!\REG26|DOUT [7]),
	.datae(!\MUX_END_REG_1|Q_OUT[1]~1_combout ),
	.dataf(!\MUX_END_REG_1|Q_OUT[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[7]~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[7]~81 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[7]~81 .lut_mask = 64'h0F0F00FF55553333;
defparam \MUX_END_REG_1|Q_OUT[7]~81 .shared_arith = "off";
// synopsys translate_on

dffeas \REG10|DOUT[7] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[10]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG10|DOUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \REG10|DOUT[7] .is_wysiwyg = "true";
defparam \REG10|DOUT[7] .power_up = "low";
// synopsys translate_on

dffeas \REG6|DOUT[7] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[6]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG6|DOUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \REG6|DOUT[7] .is_wysiwyg = "true";
defparam \REG6|DOUT[7] .power_up = "low";
// synopsys translate_on

dffeas \REG22|DOUT[7] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[22]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG22|DOUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \REG22|DOUT[7] .is_wysiwyg = "true";
defparam \REG22|DOUT[7] .power_up = "low";
// synopsys translate_on

dffeas \REG14|DOUT[7] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[14]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG14|DOUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \REG14|DOUT[7] .is_wysiwyg = "true";
defparam \REG14|DOUT[7] .power_up = "low";
// synopsys translate_on

dffeas \REG30|DOUT[7] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[30]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG30|DOUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \REG30|DOUT[7] .is_wysiwyg = "true";
defparam \REG30|DOUT[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[7]~82 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[7]~82_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG30|DOUT [7] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG14|DOUT [7] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG22|DOUT [7] ) ) ) # ( 
// !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG6|DOUT [7] ) ) )

	.dataa(!\REG6|DOUT [7]),
	.datab(!\REG22|DOUT [7]),
	.datac(!\REG14|DOUT [7]),
	.datad(!\REG30|DOUT [7]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[7]~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[7]~82 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[7]~82 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[7]~82 .shared_arith = "off";
// synopsys translate_on

dffeas \REG7|DOUT[7] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[7]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG7|DOUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \REG7|DOUT[7] .is_wysiwyg = "true";
defparam \REG7|DOUT[7] .power_up = "low";
// synopsys translate_on

dffeas \REG23|DOUT[7] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[23]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG23|DOUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \REG23|DOUT[7] .is_wysiwyg = "true";
defparam \REG23|DOUT[7] .power_up = "low";
// synopsys translate_on

dffeas \REG15|DOUT[7] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[15]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG15|DOUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \REG15|DOUT[7] .is_wysiwyg = "true";
defparam \REG15|DOUT[7] .power_up = "low";
// synopsys translate_on

dffeas \REG31|DOUT[7] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[31]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG31|DOUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \REG31|DOUT[7] .is_wysiwyg = "true";
defparam \REG31|DOUT[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[7]~83 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[7]~83_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG31|DOUT [7] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG15|DOUT [7] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG23|DOUT [7] ) ) ) # ( 
// !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG7|DOUT [7] ) ) )

	.dataa(!\REG7|DOUT [7]),
	.datab(!\REG23|DOUT [7]),
	.datac(!\REG15|DOUT [7]),
	.datad(!\REG31|DOUT [7]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[7]~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[7]~83 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[7]~83 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[7]~83 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[7]~84 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[7]~84_combout  = ( \MUX_END_REG_1|Q_OUT[1]~6_combout  & ( \END1[2]~input_o  & ( \MUX_END_REG_1|Q_OUT[7]~83_combout  ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~6_combout  & ( \END1[2]~input_o  & ( \MUX_END_REG_1|Q_OUT[7]~82_combout  ) ) ) # ( 
// \MUX_END_REG_1|Q_OUT[1]~6_combout  & ( !\END1[2]~input_o  & ( \REG10|DOUT [7] ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~6_combout  & ( !\END1[2]~input_o  & ( \MUX_END_REG_1|Q_OUT[7]~81_combout  ) ) )

	.dataa(!\MUX_END_REG_1|Q_OUT[7]~81_combout ),
	.datab(!\REG10|DOUT [7]),
	.datac(!\MUX_END_REG_1|Q_OUT[7]~82_combout ),
	.datad(!\MUX_END_REG_1|Q_OUT[7]~83_combout ),
	.datae(!\MUX_END_REG_1|Q_OUT[1]~6_combout ),
	.dataf(!\END1[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[7]~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[7]~84 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[7]~84 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[7]~84 .shared_arith = "off";
// synopsys translate_on

dffeas \REG1|DOUT[7] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG1|DOUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \REG1|DOUT[7] .is_wysiwyg = "true";
defparam \REG1|DOUT[7] .power_up = "low";
// synopsys translate_on

dffeas \REG17|DOUT[7] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[17]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG17|DOUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \REG17|DOUT[7] .is_wysiwyg = "true";
defparam \REG17|DOUT[7] .power_up = "low";
// synopsys translate_on

dffeas \REG9|DOUT[7] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[9]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG9|DOUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \REG9|DOUT[7] .is_wysiwyg = "true";
defparam \REG9|DOUT[7] .power_up = "low";
// synopsys translate_on

dffeas \REG25|DOUT[7] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[25]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG25|DOUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \REG25|DOUT[7] .is_wysiwyg = "true";
defparam \REG25|DOUT[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[7]~85 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[7]~85_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG25|DOUT [7] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG9|DOUT [7] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG17|DOUT [7] ) ) ) # ( 
// !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG1|DOUT [7] ) ) )

	.dataa(!\REG1|DOUT [7]),
	.datab(!\REG17|DOUT [7]),
	.datac(!\REG9|DOUT [7]),
	.datad(!\REG25|DOUT [7]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[7]~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[7]~85 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[7]~85 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[7]~85 .shared_arith = "off";
// synopsys translate_on

dffeas \REG5|DOUT[7] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG5|DOUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \REG5|DOUT[7] .is_wysiwyg = "true";
defparam \REG5|DOUT[7] .power_up = "low";
// synopsys translate_on

dffeas \REG21|DOUT[7] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[21]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG21|DOUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \REG21|DOUT[7] .is_wysiwyg = "true";
defparam \REG21|DOUT[7] .power_up = "low";
// synopsys translate_on

dffeas \REG13|DOUT[7] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[13]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG13|DOUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \REG13|DOUT[7] .is_wysiwyg = "true";
defparam \REG13|DOUT[7] .power_up = "low";
// synopsys translate_on

dffeas \REG29|DOUT[7] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[29]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG29|DOUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \REG29|DOUT[7] .is_wysiwyg = "true";
defparam \REG29|DOUT[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[7]~86 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[7]~86_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG29|DOUT [7] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG13|DOUT [7] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG21|DOUT [7] ) ) ) # ( 
// !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG5|DOUT [7] ) ) )

	.dataa(!\REG5|DOUT [7]),
	.datab(!\REG21|DOUT [7]),
	.datac(!\REG13|DOUT [7]),
	.datad(!\REG29|DOUT [7]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[7]~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[7]~86 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[7]~86 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[7]~86 .shared_arith = "off";
// synopsys translate_on

dffeas \REG0|DOUT[7] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG0|DOUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \REG0|DOUT[7] .is_wysiwyg = "true";
defparam \REG0|DOUT[7] .power_up = "low";
// synopsys translate_on

dffeas \REG16|DOUT[7] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[16]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG16|DOUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \REG16|DOUT[7] .is_wysiwyg = "true";
defparam \REG16|DOUT[7] .power_up = "low";
// synopsys translate_on

dffeas \REG8|DOUT[7] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[8]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG8|DOUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \REG8|DOUT[7] .is_wysiwyg = "true";
defparam \REG8|DOUT[7] .power_up = "low";
// synopsys translate_on

dffeas \REG24|DOUT[7] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[24]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG24|DOUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \REG24|DOUT[7] .is_wysiwyg = "true";
defparam \REG24|DOUT[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[7]~87 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[7]~87_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG24|DOUT [7] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG8|DOUT [7] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG16|DOUT [7] ) ) ) # ( 
// !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG0|DOUT [7] ) ) )

	.dataa(!\REG0|DOUT [7]),
	.datab(!\REG16|DOUT [7]),
	.datac(!\REG8|DOUT [7]),
	.datad(!\REG24|DOUT [7]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[7]~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[7]~87 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[7]~87 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[7]~87 .shared_arith = "off";
// synopsys translate_on

dffeas \REG4|DOUT[7] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[4]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG4|DOUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \REG4|DOUT[7] .is_wysiwyg = "true";
defparam \REG4|DOUT[7] .power_up = "low";
// synopsys translate_on

dffeas \REG20|DOUT[7] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[20]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG20|DOUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \REG20|DOUT[7] .is_wysiwyg = "true";
defparam \REG20|DOUT[7] .power_up = "low";
// synopsys translate_on

dffeas \REG12|DOUT[7] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[12]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG12|DOUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \REG12|DOUT[7] .is_wysiwyg = "true";
defparam \REG12|DOUT[7] .power_up = "low";
// synopsys translate_on

dffeas \REG28|DOUT[7] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[28]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG28|DOUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \REG28|DOUT[7] .is_wysiwyg = "true";
defparam \REG28|DOUT[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[7]~88 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[7]~88_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG28|DOUT [7] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG12|DOUT [7] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG20|DOUT [7] ) ) ) # ( 
// !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG4|DOUT [7] ) ) )

	.dataa(!\REG4|DOUT [7]),
	.datab(!\REG20|DOUT [7]),
	.datac(!\REG12|DOUT [7]),
	.datad(!\REG28|DOUT [7]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[7]~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[7]~88 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[7]~88 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[7]~88 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[7]~89 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[7]~89_combout  = ( \MUX_END_REG_1|Q_OUT[7]~87_combout  & ( \MUX_END_REG_1|Q_OUT[7]~88_combout  & ( (!\END1[0]~input_o ) # ((!\END1[2]~input_o  & (\MUX_END_REG_1|Q_OUT[7]~85_combout )) # (\END1[2]~input_o  & 
// ((\MUX_END_REG_1|Q_OUT[7]~86_combout )))) ) ) ) # ( !\MUX_END_REG_1|Q_OUT[7]~87_combout  & ( \MUX_END_REG_1|Q_OUT[7]~88_combout  & ( (!\END1[0]~input_o  & (\END1[2]~input_o )) # (\END1[0]~input_o  & ((!\END1[2]~input_o  & 
// (\MUX_END_REG_1|Q_OUT[7]~85_combout )) # (\END1[2]~input_o  & ((\MUX_END_REG_1|Q_OUT[7]~86_combout ))))) ) ) ) # ( \MUX_END_REG_1|Q_OUT[7]~87_combout  & ( !\MUX_END_REG_1|Q_OUT[7]~88_combout  & ( (!\END1[0]~input_o  & (!\END1[2]~input_o )) # 
// (\END1[0]~input_o  & ((!\END1[2]~input_o  & (\MUX_END_REG_1|Q_OUT[7]~85_combout )) # (\END1[2]~input_o  & ((\MUX_END_REG_1|Q_OUT[7]~86_combout ))))) ) ) ) # ( !\MUX_END_REG_1|Q_OUT[7]~87_combout  & ( !\MUX_END_REG_1|Q_OUT[7]~88_combout  & ( 
// (\END1[0]~input_o  & ((!\END1[2]~input_o  & (\MUX_END_REG_1|Q_OUT[7]~85_combout )) # (\END1[2]~input_o  & ((\MUX_END_REG_1|Q_OUT[7]~86_combout ))))) ) ) )

	.dataa(!\END1[0]~input_o ),
	.datab(!\END1[2]~input_o ),
	.datac(!\MUX_END_REG_1|Q_OUT[7]~85_combout ),
	.datad(!\MUX_END_REG_1|Q_OUT[7]~86_combout ),
	.datae(!\MUX_END_REG_1|Q_OUT[7]~87_combout ),
	.dataf(!\MUX_END_REG_1|Q_OUT[7]~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[7]~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[7]~89 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[7]~89 .lut_mask = 64'h04158C9D2637AEBF;
defparam \MUX_END_REG_1|Q_OUT[7]~89 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[7]~90 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[7]~90_combout  = (!\END1[1]~input_o  & ((\MUX_END_REG_1|Q_OUT[7]~89_combout ))) # (\END1[1]~input_o  & (\MUX_END_REG_1|Q_OUT[7]~84_combout ))

	.dataa(!\END1[1]~input_o ),
	.datab(!\MUX_END_REG_1|Q_OUT[7]~84_combout ),
	.datac(!\MUX_END_REG_1|Q_OUT[7]~89_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[7]~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[7]~90 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[7]~90 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX_END_REG_1|Q_OUT[7]~90 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \DADO_W_REG3[8]~input (
	.i(DADO_W_REG3[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DADO_W_REG3[8]~input_o ));
// synopsys translate_off
defparam \DADO_W_REG3[8]~input .bus_hold = "false";
defparam \DADO_W_REG3[8]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \REG2|DOUT[8] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG2|DOUT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \REG2|DOUT[8] .is_wysiwyg = "true";
defparam \REG2|DOUT[8] .power_up = "low";
// synopsys translate_on

dffeas \REG18|DOUT[8] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG18|DOUT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \REG18|DOUT[8] .is_wysiwyg = "true";
defparam \REG18|DOUT[8] .power_up = "low";
// synopsys translate_on

dffeas \REG3|DOUT[8] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG3|DOUT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \REG3|DOUT[8] .is_wysiwyg = "true";
defparam \REG3|DOUT[8] .power_up = "low";
// synopsys translate_on

dffeas \REG27|DOUT[8] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[27]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG27|DOUT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \REG27|DOUT[8] .is_wysiwyg = "true";
defparam \REG27|DOUT[8] .power_up = "low";
// synopsys translate_on

dffeas \REG11|DOUT[8] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[11]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG11|DOUT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \REG11|DOUT[8] .is_wysiwyg = "true";
defparam \REG11|DOUT[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[8]~91 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[8]~91_combout  = ( \REG11|DOUT [8] & ( (!\END1[3]~input_o  & (((\REG3|DOUT [8])))) # (\END1[3]~input_o  & ((!\END1[4]~input_o ) # ((\REG27|DOUT [8])))) ) ) # ( !\REG11|DOUT [8] & ( (!\END1[3]~input_o  & (((\REG3|DOUT [8])))) # 
// (\END1[3]~input_o  & (\END1[4]~input_o  & ((\REG27|DOUT [8])))) ) )

	.dataa(!\END1[3]~input_o ),
	.datab(!\END1[4]~input_o ),
	.datac(!\REG3|DOUT [8]),
	.datad(!\REG27|DOUT [8]),
	.datae(!\REG11|DOUT [8]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[8]~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[8]~91 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[8]~91 .lut_mask = 64'h0A1B4E5F0A1B4E5F;
defparam \MUX_END_REG_1|Q_OUT[8]~91 .shared_arith = "off";
// synopsys translate_on

dffeas \REG26|DOUT[8] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[26]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG26|DOUT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \REG26|DOUT[8] .is_wysiwyg = "true";
defparam \REG26|DOUT[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[8]~92 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[8]~92_combout  = ( \MUX_END_REG_1|Q_OUT[1]~1_combout  & ( \MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \REG18|DOUT [8] ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~1_combout  & ( \MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \REG2|DOUT [8] ) ) ) # ( 
// \MUX_END_REG_1|Q_OUT[1]~1_combout  & ( !\MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \REG26|DOUT [8] ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~1_combout  & ( !\MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \MUX_END_REG_1|Q_OUT[8]~91_combout  ) ) )

	.dataa(!\REG2|DOUT [8]),
	.datab(!\REG18|DOUT [8]),
	.datac(!\MUX_END_REG_1|Q_OUT[8]~91_combout ),
	.datad(!\REG26|DOUT [8]),
	.datae(!\MUX_END_REG_1|Q_OUT[1]~1_combout ),
	.dataf(!\MUX_END_REG_1|Q_OUT[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[8]~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[8]~92 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[8]~92 .lut_mask = 64'h0F0F00FF55553333;
defparam \MUX_END_REG_1|Q_OUT[8]~92 .shared_arith = "off";
// synopsys translate_on

dffeas \REG10|DOUT[8] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[10]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG10|DOUT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \REG10|DOUT[8] .is_wysiwyg = "true";
defparam \REG10|DOUT[8] .power_up = "low";
// synopsys translate_on

dffeas \REG6|DOUT[8] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[6]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG6|DOUT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \REG6|DOUT[8] .is_wysiwyg = "true";
defparam \REG6|DOUT[8] .power_up = "low";
// synopsys translate_on

dffeas \REG22|DOUT[8] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[22]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG22|DOUT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \REG22|DOUT[8] .is_wysiwyg = "true";
defparam \REG22|DOUT[8] .power_up = "low";
// synopsys translate_on

dffeas \REG14|DOUT[8] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[14]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG14|DOUT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \REG14|DOUT[8] .is_wysiwyg = "true";
defparam \REG14|DOUT[8] .power_up = "low";
// synopsys translate_on

dffeas \REG30|DOUT[8] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[30]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG30|DOUT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \REG30|DOUT[8] .is_wysiwyg = "true";
defparam \REG30|DOUT[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[8]~93 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[8]~93_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG30|DOUT [8] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG14|DOUT [8] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG22|DOUT [8] ) ) ) # ( 
// !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG6|DOUT [8] ) ) )

	.dataa(!\REG6|DOUT [8]),
	.datab(!\REG22|DOUT [8]),
	.datac(!\REG14|DOUT [8]),
	.datad(!\REG30|DOUT [8]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[8]~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[8]~93 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[8]~93 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[8]~93 .shared_arith = "off";
// synopsys translate_on

dffeas \REG7|DOUT[8] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[7]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG7|DOUT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \REG7|DOUT[8] .is_wysiwyg = "true";
defparam \REG7|DOUT[8] .power_up = "low";
// synopsys translate_on

dffeas \REG23|DOUT[8] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[23]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG23|DOUT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \REG23|DOUT[8] .is_wysiwyg = "true";
defparam \REG23|DOUT[8] .power_up = "low";
// synopsys translate_on

dffeas \REG15|DOUT[8] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[15]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG15|DOUT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \REG15|DOUT[8] .is_wysiwyg = "true";
defparam \REG15|DOUT[8] .power_up = "low";
// synopsys translate_on

dffeas \REG31|DOUT[8] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[31]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG31|DOUT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \REG31|DOUT[8] .is_wysiwyg = "true";
defparam \REG31|DOUT[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[8]~94 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[8]~94_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG31|DOUT [8] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG15|DOUT [8] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG23|DOUT [8] ) ) ) # ( 
// !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG7|DOUT [8] ) ) )

	.dataa(!\REG7|DOUT [8]),
	.datab(!\REG23|DOUT [8]),
	.datac(!\REG15|DOUT [8]),
	.datad(!\REG31|DOUT [8]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[8]~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[8]~94 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[8]~94 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[8]~94 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[8]~95 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[8]~95_combout  = ( \MUX_END_REG_1|Q_OUT[1]~6_combout  & ( \END1[2]~input_o  & ( \MUX_END_REG_1|Q_OUT[8]~94_combout  ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~6_combout  & ( \END1[2]~input_o  & ( \MUX_END_REG_1|Q_OUT[8]~93_combout  ) ) ) # ( 
// \MUX_END_REG_1|Q_OUT[1]~6_combout  & ( !\END1[2]~input_o  & ( \REG10|DOUT [8] ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~6_combout  & ( !\END1[2]~input_o  & ( \MUX_END_REG_1|Q_OUT[8]~92_combout  ) ) )

	.dataa(!\MUX_END_REG_1|Q_OUT[8]~92_combout ),
	.datab(!\REG10|DOUT [8]),
	.datac(!\MUX_END_REG_1|Q_OUT[8]~93_combout ),
	.datad(!\MUX_END_REG_1|Q_OUT[8]~94_combout ),
	.datae(!\MUX_END_REG_1|Q_OUT[1]~6_combout ),
	.dataf(!\END1[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[8]~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[8]~95 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[8]~95 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[8]~95 .shared_arith = "off";
// synopsys translate_on

dffeas \REG1|DOUT[8] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG1|DOUT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \REG1|DOUT[8] .is_wysiwyg = "true";
defparam \REG1|DOUT[8] .power_up = "low";
// synopsys translate_on

dffeas \REG17|DOUT[8] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[17]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG17|DOUT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \REG17|DOUT[8] .is_wysiwyg = "true";
defparam \REG17|DOUT[8] .power_up = "low";
// synopsys translate_on

dffeas \REG9|DOUT[8] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[9]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG9|DOUT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \REG9|DOUT[8] .is_wysiwyg = "true";
defparam \REG9|DOUT[8] .power_up = "low";
// synopsys translate_on

dffeas \REG25|DOUT[8] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[25]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG25|DOUT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \REG25|DOUT[8] .is_wysiwyg = "true";
defparam \REG25|DOUT[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[8]~96 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[8]~96_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG25|DOUT [8] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG9|DOUT [8] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG17|DOUT [8] ) ) ) # ( 
// !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG1|DOUT [8] ) ) )

	.dataa(!\REG1|DOUT [8]),
	.datab(!\REG17|DOUT [8]),
	.datac(!\REG9|DOUT [8]),
	.datad(!\REG25|DOUT [8]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[8]~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[8]~96 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[8]~96 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[8]~96 .shared_arith = "off";
// synopsys translate_on

dffeas \REG5|DOUT[8] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG5|DOUT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \REG5|DOUT[8] .is_wysiwyg = "true";
defparam \REG5|DOUT[8] .power_up = "low";
// synopsys translate_on

dffeas \REG21|DOUT[8] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[21]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG21|DOUT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \REG21|DOUT[8] .is_wysiwyg = "true";
defparam \REG21|DOUT[8] .power_up = "low";
// synopsys translate_on

dffeas \REG13|DOUT[8] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[13]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG13|DOUT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \REG13|DOUT[8] .is_wysiwyg = "true";
defparam \REG13|DOUT[8] .power_up = "low";
// synopsys translate_on

dffeas \REG29|DOUT[8] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[29]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG29|DOUT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \REG29|DOUT[8] .is_wysiwyg = "true";
defparam \REG29|DOUT[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[8]~97 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[8]~97_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG29|DOUT [8] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG13|DOUT [8] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG21|DOUT [8] ) ) ) # ( 
// !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG5|DOUT [8] ) ) )

	.dataa(!\REG5|DOUT [8]),
	.datab(!\REG21|DOUT [8]),
	.datac(!\REG13|DOUT [8]),
	.datad(!\REG29|DOUT [8]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[8]~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[8]~97 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[8]~97 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[8]~97 .shared_arith = "off";
// synopsys translate_on

dffeas \REG0|DOUT[8] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG0|DOUT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \REG0|DOUT[8] .is_wysiwyg = "true";
defparam \REG0|DOUT[8] .power_up = "low";
// synopsys translate_on

dffeas \REG16|DOUT[8] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[16]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG16|DOUT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \REG16|DOUT[8] .is_wysiwyg = "true";
defparam \REG16|DOUT[8] .power_up = "low";
// synopsys translate_on

dffeas \REG8|DOUT[8] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[8]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG8|DOUT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \REG8|DOUT[8] .is_wysiwyg = "true";
defparam \REG8|DOUT[8] .power_up = "low";
// synopsys translate_on

dffeas \REG24|DOUT[8] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[24]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG24|DOUT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \REG24|DOUT[8] .is_wysiwyg = "true";
defparam \REG24|DOUT[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[8]~98 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[8]~98_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG24|DOUT [8] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG8|DOUT [8] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG16|DOUT [8] ) ) ) # ( 
// !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG0|DOUT [8] ) ) )

	.dataa(!\REG0|DOUT [8]),
	.datab(!\REG16|DOUT [8]),
	.datac(!\REG8|DOUT [8]),
	.datad(!\REG24|DOUT [8]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[8]~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[8]~98 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[8]~98 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[8]~98 .shared_arith = "off";
// synopsys translate_on

dffeas \REG4|DOUT[8] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[4]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG4|DOUT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \REG4|DOUT[8] .is_wysiwyg = "true";
defparam \REG4|DOUT[8] .power_up = "low";
// synopsys translate_on

dffeas \REG20|DOUT[8] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[20]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG20|DOUT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \REG20|DOUT[8] .is_wysiwyg = "true";
defparam \REG20|DOUT[8] .power_up = "low";
// synopsys translate_on

dffeas \REG12|DOUT[8] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[12]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG12|DOUT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \REG12|DOUT[8] .is_wysiwyg = "true";
defparam \REG12|DOUT[8] .power_up = "low";
// synopsys translate_on

dffeas \REG28|DOUT[8] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[28]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG28|DOUT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \REG28|DOUT[8] .is_wysiwyg = "true";
defparam \REG28|DOUT[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[8]~99 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[8]~99_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG28|DOUT [8] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG12|DOUT [8] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG20|DOUT [8] ) ) ) # ( 
// !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG4|DOUT [8] ) ) )

	.dataa(!\REG4|DOUT [8]),
	.datab(!\REG20|DOUT [8]),
	.datac(!\REG12|DOUT [8]),
	.datad(!\REG28|DOUT [8]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[8]~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[8]~99 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[8]~99 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[8]~99 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[8]~100 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[8]~100_combout  = ( \MUX_END_REG_1|Q_OUT[8]~98_combout  & ( \MUX_END_REG_1|Q_OUT[8]~99_combout  & ( (!\END1[0]~input_o ) # ((!\END1[2]~input_o  & (\MUX_END_REG_1|Q_OUT[8]~96_combout )) # (\END1[2]~input_o  & 
// ((\MUX_END_REG_1|Q_OUT[8]~97_combout )))) ) ) ) # ( !\MUX_END_REG_1|Q_OUT[8]~98_combout  & ( \MUX_END_REG_1|Q_OUT[8]~99_combout  & ( (!\END1[0]~input_o  & (\END1[2]~input_o )) # (\END1[0]~input_o  & ((!\END1[2]~input_o  & 
// (\MUX_END_REG_1|Q_OUT[8]~96_combout )) # (\END1[2]~input_o  & ((\MUX_END_REG_1|Q_OUT[8]~97_combout ))))) ) ) ) # ( \MUX_END_REG_1|Q_OUT[8]~98_combout  & ( !\MUX_END_REG_1|Q_OUT[8]~99_combout  & ( (!\END1[0]~input_o  & (!\END1[2]~input_o )) # 
// (\END1[0]~input_o  & ((!\END1[2]~input_o  & (\MUX_END_REG_1|Q_OUT[8]~96_combout )) # (\END1[2]~input_o  & ((\MUX_END_REG_1|Q_OUT[8]~97_combout ))))) ) ) ) # ( !\MUX_END_REG_1|Q_OUT[8]~98_combout  & ( !\MUX_END_REG_1|Q_OUT[8]~99_combout  & ( 
// (\END1[0]~input_o  & ((!\END1[2]~input_o  & (\MUX_END_REG_1|Q_OUT[8]~96_combout )) # (\END1[2]~input_o  & ((\MUX_END_REG_1|Q_OUT[8]~97_combout ))))) ) ) )

	.dataa(!\END1[0]~input_o ),
	.datab(!\END1[2]~input_o ),
	.datac(!\MUX_END_REG_1|Q_OUT[8]~96_combout ),
	.datad(!\MUX_END_REG_1|Q_OUT[8]~97_combout ),
	.datae(!\MUX_END_REG_1|Q_OUT[8]~98_combout ),
	.dataf(!\MUX_END_REG_1|Q_OUT[8]~99_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[8]~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[8]~100 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[8]~100 .lut_mask = 64'h04158C9D2637AEBF;
defparam \MUX_END_REG_1|Q_OUT[8]~100 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[8]~101 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[8]~101_combout  = (!\END1[1]~input_o  & ((\MUX_END_REG_1|Q_OUT[8]~100_combout ))) # (\END1[1]~input_o  & (\MUX_END_REG_1|Q_OUT[8]~95_combout ))

	.dataa(!\END1[1]~input_o ),
	.datab(!\MUX_END_REG_1|Q_OUT[8]~95_combout ),
	.datac(!\MUX_END_REG_1|Q_OUT[8]~100_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[8]~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[8]~101 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[8]~101 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX_END_REG_1|Q_OUT[8]~101 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \DADO_W_REG3[9]~input (
	.i(DADO_W_REG3[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DADO_W_REG3[9]~input_o ));
// synopsys translate_off
defparam \DADO_W_REG3[9]~input .bus_hold = "false";
defparam \DADO_W_REG3[9]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \REG2|DOUT[9] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG2|DOUT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \REG2|DOUT[9] .is_wysiwyg = "true";
defparam \REG2|DOUT[9] .power_up = "low";
// synopsys translate_on

dffeas \REG18|DOUT[9] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG18|DOUT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \REG18|DOUT[9] .is_wysiwyg = "true";
defparam \REG18|DOUT[9] .power_up = "low";
// synopsys translate_on

dffeas \REG3|DOUT[9] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG3|DOUT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \REG3|DOUT[9] .is_wysiwyg = "true";
defparam \REG3|DOUT[9] .power_up = "low";
// synopsys translate_on

dffeas \REG27|DOUT[9] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[27]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG27|DOUT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \REG27|DOUT[9] .is_wysiwyg = "true";
defparam \REG27|DOUT[9] .power_up = "low";
// synopsys translate_on

dffeas \REG11|DOUT[9] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[11]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG11|DOUT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \REG11|DOUT[9] .is_wysiwyg = "true";
defparam \REG11|DOUT[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[9]~102 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[9]~102_combout  = ( \REG11|DOUT [9] & ( (!\END1[3]~input_o  & (((\REG3|DOUT [9])))) # (\END1[3]~input_o  & ((!\END1[4]~input_o ) # ((\REG27|DOUT [9])))) ) ) # ( !\REG11|DOUT [9] & ( (!\END1[3]~input_o  & (((\REG3|DOUT [9])))) # 
// (\END1[3]~input_o  & (\END1[4]~input_o  & ((\REG27|DOUT [9])))) ) )

	.dataa(!\END1[3]~input_o ),
	.datab(!\END1[4]~input_o ),
	.datac(!\REG3|DOUT [9]),
	.datad(!\REG27|DOUT [9]),
	.datae(!\REG11|DOUT [9]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[9]~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[9]~102 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[9]~102 .lut_mask = 64'h0A1B4E5F0A1B4E5F;
defparam \MUX_END_REG_1|Q_OUT[9]~102 .shared_arith = "off";
// synopsys translate_on

dffeas \REG26|DOUT[9] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[26]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG26|DOUT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \REG26|DOUT[9] .is_wysiwyg = "true";
defparam \REG26|DOUT[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[9]~103 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[9]~103_combout  = ( \MUX_END_REG_1|Q_OUT[1]~1_combout  & ( \MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \REG18|DOUT [9] ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~1_combout  & ( \MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \REG2|DOUT [9] ) ) ) # ( 
// \MUX_END_REG_1|Q_OUT[1]~1_combout  & ( !\MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \REG26|DOUT [9] ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~1_combout  & ( !\MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \MUX_END_REG_1|Q_OUT[9]~102_combout  ) ) )

	.dataa(!\REG2|DOUT [9]),
	.datab(!\REG18|DOUT [9]),
	.datac(!\MUX_END_REG_1|Q_OUT[9]~102_combout ),
	.datad(!\REG26|DOUT [9]),
	.datae(!\MUX_END_REG_1|Q_OUT[1]~1_combout ),
	.dataf(!\MUX_END_REG_1|Q_OUT[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[9]~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[9]~103 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[9]~103 .lut_mask = 64'h0F0F00FF55553333;
defparam \MUX_END_REG_1|Q_OUT[9]~103 .shared_arith = "off";
// synopsys translate_on

dffeas \REG10|DOUT[9] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[10]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG10|DOUT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \REG10|DOUT[9] .is_wysiwyg = "true";
defparam \REG10|DOUT[9] .power_up = "low";
// synopsys translate_on

dffeas \REG6|DOUT[9] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[6]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG6|DOUT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \REG6|DOUT[9] .is_wysiwyg = "true";
defparam \REG6|DOUT[9] .power_up = "low";
// synopsys translate_on

dffeas \REG22|DOUT[9] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[22]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG22|DOUT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \REG22|DOUT[9] .is_wysiwyg = "true";
defparam \REG22|DOUT[9] .power_up = "low";
// synopsys translate_on

dffeas \REG14|DOUT[9] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[14]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG14|DOUT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \REG14|DOUT[9] .is_wysiwyg = "true";
defparam \REG14|DOUT[9] .power_up = "low";
// synopsys translate_on

dffeas \REG30|DOUT[9] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[30]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG30|DOUT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \REG30|DOUT[9] .is_wysiwyg = "true";
defparam \REG30|DOUT[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[9]~104 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[9]~104_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG30|DOUT [9] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG14|DOUT [9] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG22|DOUT [9] ) ) ) # ( 
// !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG6|DOUT [9] ) ) )

	.dataa(!\REG6|DOUT [9]),
	.datab(!\REG22|DOUT [9]),
	.datac(!\REG14|DOUT [9]),
	.datad(!\REG30|DOUT [9]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[9]~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[9]~104 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[9]~104 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[9]~104 .shared_arith = "off";
// synopsys translate_on

dffeas \REG7|DOUT[9] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[7]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG7|DOUT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \REG7|DOUT[9] .is_wysiwyg = "true";
defparam \REG7|DOUT[9] .power_up = "low";
// synopsys translate_on

dffeas \REG23|DOUT[9] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[23]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG23|DOUT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \REG23|DOUT[9] .is_wysiwyg = "true";
defparam \REG23|DOUT[9] .power_up = "low";
// synopsys translate_on

dffeas \REG15|DOUT[9] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[15]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG15|DOUT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \REG15|DOUT[9] .is_wysiwyg = "true";
defparam \REG15|DOUT[9] .power_up = "low";
// synopsys translate_on

dffeas \REG31|DOUT[9] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[31]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG31|DOUT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \REG31|DOUT[9] .is_wysiwyg = "true";
defparam \REG31|DOUT[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[9]~105 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[9]~105_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG31|DOUT [9] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG15|DOUT [9] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG23|DOUT [9] ) ) ) # ( 
// !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG7|DOUT [9] ) ) )

	.dataa(!\REG7|DOUT [9]),
	.datab(!\REG23|DOUT [9]),
	.datac(!\REG15|DOUT [9]),
	.datad(!\REG31|DOUT [9]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[9]~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[9]~105 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[9]~105 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[9]~105 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[9]~106 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[9]~106_combout  = ( \MUX_END_REG_1|Q_OUT[1]~6_combout  & ( \END1[2]~input_o  & ( \MUX_END_REG_1|Q_OUT[9]~105_combout  ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~6_combout  & ( \END1[2]~input_o  & ( \MUX_END_REG_1|Q_OUT[9]~104_combout  ) ) ) # 
// ( \MUX_END_REG_1|Q_OUT[1]~6_combout  & ( !\END1[2]~input_o  & ( \REG10|DOUT [9] ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~6_combout  & ( !\END1[2]~input_o  & ( \MUX_END_REG_1|Q_OUT[9]~103_combout  ) ) )

	.dataa(!\MUX_END_REG_1|Q_OUT[9]~103_combout ),
	.datab(!\REG10|DOUT [9]),
	.datac(!\MUX_END_REG_1|Q_OUT[9]~104_combout ),
	.datad(!\MUX_END_REG_1|Q_OUT[9]~105_combout ),
	.datae(!\MUX_END_REG_1|Q_OUT[1]~6_combout ),
	.dataf(!\END1[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[9]~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[9]~106 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[9]~106 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[9]~106 .shared_arith = "off";
// synopsys translate_on

dffeas \REG1|DOUT[9] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG1|DOUT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \REG1|DOUT[9] .is_wysiwyg = "true";
defparam \REG1|DOUT[9] .power_up = "low";
// synopsys translate_on

dffeas \REG17|DOUT[9] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[17]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG17|DOUT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \REG17|DOUT[9] .is_wysiwyg = "true";
defparam \REG17|DOUT[9] .power_up = "low";
// synopsys translate_on

dffeas \REG9|DOUT[9] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[9]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG9|DOUT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \REG9|DOUT[9] .is_wysiwyg = "true";
defparam \REG9|DOUT[9] .power_up = "low";
// synopsys translate_on

dffeas \REG25|DOUT[9] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[25]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG25|DOUT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \REG25|DOUT[9] .is_wysiwyg = "true";
defparam \REG25|DOUT[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[9]~107 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[9]~107_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG25|DOUT [9] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG9|DOUT [9] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG17|DOUT [9] ) ) ) # ( 
// !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG1|DOUT [9] ) ) )

	.dataa(!\REG1|DOUT [9]),
	.datab(!\REG17|DOUT [9]),
	.datac(!\REG9|DOUT [9]),
	.datad(!\REG25|DOUT [9]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[9]~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[9]~107 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[9]~107 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[9]~107 .shared_arith = "off";
// synopsys translate_on

dffeas \REG5|DOUT[9] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG5|DOUT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \REG5|DOUT[9] .is_wysiwyg = "true";
defparam \REG5|DOUT[9] .power_up = "low";
// synopsys translate_on

dffeas \REG21|DOUT[9] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[21]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG21|DOUT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \REG21|DOUT[9] .is_wysiwyg = "true";
defparam \REG21|DOUT[9] .power_up = "low";
// synopsys translate_on

dffeas \REG13|DOUT[9] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[13]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG13|DOUT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \REG13|DOUT[9] .is_wysiwyg = "true";
defparam \REG13|DOUT[9] .power_up = "low";
// synopsys translate_on

dffeas \REG29|DOUT[9] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[29]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG29|DOUT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \REG29|DOUT[9] .is_wysiwyg = "true";
defparam \REG29|DOUT[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[9]~108 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[9]~108_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG29|DOUT [9] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG13|DOUT [9] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG21|DOUT [9] ) ) ) # ( 
// !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG5|DOUT [9] ) ) )

	.dataa(!\REG5|DOUT [9]),
	.datab(!\REG21|DOUT [9]),
	.datac(!\REG13|DOUT [9]),
	.datad(!\REG29|DOUT [9]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[9]~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[9]~108 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[9]~108 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[9]~108 .shared_arith = "off";
// synopsys translate_on

dffeas \REG0|DOUT[9] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG0|DOUT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \REG0|DOUT[9] .is_wysiwyg = "true";
defparam \REG0|DOUT[9] .power_up = "low";
// synopsys translate_on

dffeas \REG16|DOUT[9] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[16]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG16|DOUT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \REG16|DOUT[9] .is_wysiwyg = "true";
defparam \REG16|DOUT[9] .power_up = "low";
// synopsys translate_on

dffeas \REG8|DOUT[9] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[8]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG8|DOUT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \REG8|DOUT[9] .is_wysiwyg = "true";
defparam \REG8|DOUT[9] .power_up = "low";
// synopsys translate_on

dffeas \REG24|DOUT[9] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[24]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG24|DOUT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \REG24|DOUT[9] .is_wysiwyg = "true";
defparam \REG24|DOUT[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[9]~109 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[9]~109_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG24|DOUT [9] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG8|DOUT [9] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG16|DOUT [9] ) ) ) # ( 
// !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG0|DOUT [9] ) ) )

	.dataa(!\REG0|DOUT [9]),
	.datab(!\REG16|DOUT [9]),
	.datac(!\REG8|DOUT [9]),
	.datad(!\REG24|DOUT [9]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[9]~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[9]~109 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[9]~109 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[9]~109 .shared_arith = "off";
// synopsys translate_on

dffeas \REG4|DOUT[9] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[4]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG4|DOUT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \REG4|DOUT[9] .is_wysiwyg = "true";
defparam \REG4|DOUT[9] .power_up = "low";
// synopsys translate_on

dffeas \REG20|DOUT[9] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[20]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG20|DOUT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \REG20|DOUT[9] .is_wysiwyg = "true";
defparam \REG20|DOUT[9] .power_up = "low";
// synopsys translate_on

dffeas \REG12|DOUT[9] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[12]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG12|DOUT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \REG12|DOUT[9] .is_wysiwyg = "true";
defparam \REG12|DOUT[9] .power_up = "low";
// synopsys translate_on

dffeas \REG28|DOUT[9] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[28]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG28|DOUT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \REG28|DOUT[9] .is_wysiwyg = "true";
defparam \REG28|DOUT[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[9]~110 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[9]~110_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG28|DOUT [9] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG12|DOUT [9] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG20|DOUT [9] ) ) ) # ( 
// !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG4|DOUT [9] ) ) )

	.dataa(!\REG4|DOUT [9]),
	.datab(!\REG20|DOUT [9]),
	.datac(!\REG12|DOUT [9]),
	.datad(!\REG28|DOUT [9]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[9]~110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[9]~110 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[9]~110 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[9]~110 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[9]~111 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[9]~111_combout  = ( \MUX_END_REG_1|Q_OUT[9]~109_combout  & ( \MUX_END_REG_1|Q_OUT[9]~110_combout  & ( (!\END1[0]~input_o ) # ((!\END1[2]~input_o  & (\MUX_END_REG_1|Q_OUT[9]~107_combout )) # (\END1[2]~input_o  & 
// ((\MUX_END_REG_1|Q_OUT[9]~108_combout )))) ) ) ) # ( !\MUX_END_REG_1|Q_OUT[9]~109_combout  & ( \MUX_END_REG_1|Q_OUT[9]~110_combout  & ( (!\END1[0]~input_o  & (\END1[2]~input_o )) # (\END1[0]~input_o  & ((!\END1[2]~input_o  & 
// (\MUX_END_REG_1|Q_OUT[9]~107_combout )) # (\END1[2]~input_o  & ((\MUX_END_REG_1|Q_OUT[9]~108_combout ))))) ) ) ) # ( \MUX_END_REG_1|Q_OUT[9]~109_combout  & ( !\MUX_END_REG_1|Q_OUT[9]~110_combout  & ( (!\END1[0]~input_o  & (!\END1[2]~input_o )) # 
// (\END1[0]~input_o  & ((!\END1[2]~input_o  & (\MUX_END_REG_1|Q_OUT[9]~107_combout )) # (\END1[2]~input_o  & ((\MUX_END_REG_1|Q_OUT[9]~108_combout ))))) ) ) ) # ( !\MUX_END_REG_1|Q_OUT[9]~109_combout  & ( !\MUX_END_REG_1|Q_OUT[9]~110_combout  & ( 
// (\END1[0]~input_o  & ((!\END1[2]~input_o  & (\MUX_END_REG_1|Q_OUT[9]~107_combout )) # (\END1[2]~input_o  & ((\MUX_END_REG_1|Q_OUT[9]~108_combout ))))) ) ) )

	.dataa(!\END1[0]~input_o ),
	.datab(!\END1[2]~input_o ),
	.datac(!\MUX_END_REG_1|Q_OUT[9]~107_combout ),
	.datad(!\MUX_END_REG_1|Q_OUT[9]~108_combout ),
	.datae(!\MUX_END_REG_1|Q_OUT[9]~109_combout ),
	.dataf(!\MUX_END_REG_1|Q_OUT[9]~110_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[9]~111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[9]~111 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[9]~111 .lut_mask = 64'h04158C9D2637AEBF;
defparam \MUX_END_REG_1|Q_OUT[9]~111 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[9]~112 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[9]~112_combout  = (!\END1[1]~input_o  & ((\MUX_END_REG_1|Q_OUT[9]~111_combout ))) # (\END1[1]~input_o  & (\MUX_END_REG_1|Q_OUT[9]~106_combout ))

	.dataa(!\END1[1]~input_o ),
	.datab(!\MUX_END_REG_1|Q_OUT[9]~106_combout ),
	.datac(!\MUX_END_REG_1|Q_OUT[9]~111_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[9]~112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[9]~112 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[9]~112 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX_END_REG_1|Q_OUT[9]~112 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \DADO_W_REG3[10]~input (
	.i(DADO_W_REG3[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DADO_W_REG3[10]~input_o ));
// synopsys translate_off
defparam \DADO_W_REG3[10]~input .bus_hold = "false";
defparam \DADO_W_REG3[10]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \REG2|DOUT[10] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG2|DOUT [10]),
	.prn(vcc));
// synopsys translate_off
defparam \REG2|DOUT[10] .is_wysiwyg = "true";
defparam \REG2|DOUT[10] .power_up = "low";
// synopsys translate_on

dffeas \REG18|DOUT[10] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG18|DOUT [10]),
	.prn(vcc));
// synopsys translate_off
defparam \REG18|DOUT[10] .is_wysiwyg = "true";
defparam \REG18|DOUT[10] .power_up = "low";
// synopsys translate_on

dffeas \REG3|DOUT[10] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG3|DOUT [10]),
	.prn(vcc));
// synopsys translate_off
defparam \REG3|DOUT[10] .is_wysiwyg = "true";
defparam \REG3|DOUT[10] .power_up = "low";
// synopsys translate_on

dffeas \REG27|DOUT[10] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[27]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG27|DOUT [10]),
	.prn(vcc));
// synopsys translate_off
defparam \REG27|DOUT[10] .is_wysiwyg = "true";
defparam \REG27|DOUT[10] .power_up = "low";
// synopsys translate_on

dffeas \REG11|DOUT[10] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[11]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG11|DOUT [10]),
	.prn(vcc));
// synopsys translate_off
defparam \REG11|DOUT[10] .is_wysiwyg = "true";
defparam \REG11|DOUT[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[10]~113 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[10]~113_combout  = ( \REG11|DOUT [10] & ( (!\END1[3]~input_o  & (((\REG3|DOUT [10])))) # (\END1[3]~input_o  & ((!\END1[4]~input_o ) # ((\REG27|DOUT [10])))) ) ) # ( !\REG11|DOUT [10] & ( (!\END1[3]~input_o  & (((\REG3|DOUT [10])))) # 
// (\END1[3]~input_o  & (\END1[4]~input_o  & ((\REG27|DOUT [10])))) ) )

	.dataa(!\END1[3]~input_o ),
	.datab(!\END1[4]~input_o ),
	.datac(!\REG3|DOUT [10]),
	.datad(!\REG27|DOUT [10]),
	.datae(!\REG11|DOUT [10]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[10]~113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[10]~113 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[10]~113 .lut_mask = 64'h0A1B4E5F0A1B4E5F;
defparam \MUX_END_REG_1|Q_OUT[10]~113 .shared_arith = "off";
// synopsys translate_on

dffeas \REG26|DOUT[10] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[26]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG26|DOUT [10]),
	.prn(vcc));
// synopsys translate_off
defparam \REG26|DOUT[10] .is_wysiwyg = "true";
defparam \REG26|DOUT[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[10]~114 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[10]~114_combout  = ( \MUX_END_REG_1|Q_OUT[1]~1_combout  & ( \MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \REG18|DOUT [10] ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~1_combout  & ( \MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \REG2|DOUT [10] ) ) ) # ( 
// \MUX_END_REG_1|Q_OUT[1]~1_combout  & ( !\MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \REG26|DOUT [10] ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~1_combout  & ( !\MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \MUX_END_REG_1|Q_OUT[10]~113_combout  ) ) )

	.dataa(!\REG2|DOUT [10]),
	.datab(!\REG18|DOUT [10]),
	.datac(!\MUX_END_REG_1|Q_OUT[10]~113_combout ),
	.datad(!\REG26|DOUT [10]),
	.datae(!\MUX_END_REG_1|Q_OUT[1]~1_combout ),
	.dataf(!\MUX_END_REG_1|Q_OUT[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[10]~114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[10]~114 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[10]~114 .lut_mask = 64'h0F0F00FF55553333;
defparam \MUX_END_REG_1|Q_OUT[10]~114 .shared_arith = "off";
// synopsys translate_on

dffeas \REG10|DOUT[10] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[10]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG10|DOUT [10]),
	.prn(vcc));
// synopsys translate_off
defparam \REG10|DOUT[10] .is_wysiwyg = "true";
defparam \REG10|DOUT[10] .power_up = "low";
// synopsys translate_on

dffeas \REG6|DOUT[10] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[6]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG6|DOUT [10]),
	.prn(vcc));
// synopsys translate_off
defparam \REG6|DOUT[10] .is_wysiwyg = "true";
defparam \REG6|DOUT[10] .power_up = "low";
// synopsys translate_on

dffeas \REG22|DOUT[10] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[22]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG22|DOUT [10]),
	.prn(vcc));
// synopsys translate_off
defparam \REG22|DOUT[10] .is_wysiwyg = "true";
defparam \REG22|DOUT[10] .power_up = "low";
// synopsys translate_on

dffeas \REG14|DOUT[10] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[14]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG14|DOUT [10]),
	.prn(vcc));
// synopsys translate_off
defparam \REG14|DOUT[10] .is_wysiwyg = "true";
defparam \REG14|DOUT[10] .power_up = "low";
// synopsys translate_on

dffeas \REG30|DOUT[10] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[30]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG30|DOUT [10]),
	.prn(vcc));
// synopsys translate_off
defparam \REG30|DOUT[10] .is_wysiwyg = "true";
defparam \REG30|DOUT[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[10]~115 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[10]~115_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG30|DOUT [10] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG14|DOUT [10] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG22|DOUT [10] ) ) ) # 
// ( !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG6|DOUT [10] ) ) )

	.dataa(!\REG6|DOUT [10]),
	.datab(!\REG22|DOUT [10]),
	.datac(!\REG14|DOUT [10]),
	.datad(!\REG30|DOUT [10]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[10]~115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[10]~115 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[10]~115 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[10]~115 .shared_arith = "off";
// synopsys translate_on

dffeas \REG7|DOUT[10] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[7]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG7|DOUT [10]),
	.prn(vcc));
// synopsys translate_off
defparam \REG7|DOUT[10] .is_wysiwyg = "true";
defparam \REG7|DOUT[10] .power_up = "low";
// synopsys translate_on

dffeas \REG23|DOUT[10] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[23]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG23|DOUT [10]),
	.prn(vcc));
// synopsys translate_off
defparam \REG23|DOUT[10] .is_wysiwyg = "true";
defparam \REG23|DOUT[10] .power_up = "low";
// synopsys translate_on

dffeas \REG15|DOUT[10] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[15]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG15|DOUT [10]),
	.prn(vcc));
// synopsys translate_off
defparam \REG15|DOUT[10] .is_wysiwyg = "true";
defparam \REG15|DOUT[10] .power_up = "low";
// synopsys translate_on

dffeas \REG31|DOUT[10] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[31]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG31|DOUT [10]),
	.prn(vcc));
// synopsys translate_off
defparam \REG31|DOUT[10] .is_wysiwyg = "true";
defparam \REG31|DOUT[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[10]~116 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[10]~116_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG31|DOUT [10] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG15|DOUT [10] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG23|DOUT [10] ) ) ) # 
// ( !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG7|DOUT [10] ) ) )

	.dataa(!\REG7|DOUT [10]),
	.datab(!\REG23|DOUT [10]),
	.datac(!\REG15|DOUT [10]),
	.datad(!\REG31|DOUT [10]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[10]~116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[10]~116 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[10]~116 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[10]~116 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[10]~117 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[10]~117_combout  = ( \MUX_END_REG_1|Q_OUT[1]~6_combout  & ( \END1[2]~input_o  & ( \MUX_END_REG_1|Q_OUT[10]~116_combout  ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~6_combout  & ( \END1[2]~input_o  & ( \MUX_END_REG_1|Q_OUT[10]~115_combout  ) ) 
// ) # ( \MUX_END_REG_1|Q_OUT[1]~6_combout  & ( !\END1[2]~input_o  & ( \REG10|DOUT [10] ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~6_combout  & ( !\END1[2]~input_o  & ( \MUX_END_REG_1|Q_OUT[10]~114_combout  ) ) )

	.dataa(!\MUX_END_REG_1|Q_OUT[10]~114_combout ),
	.datab(!\REG10|DOUT [10]),
	.datac(!\MUX_END_REG_1|Q_OUT[10]~115_combout ),
	.datad(!\MUX_END_REG_1|Q_OUT[10]~116_combout ),
	.datae(!\MUX_END_REG_1|Q_OUT[1]~6_combout ),
	.dataf(!\END1[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[10]~117_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[10]~117 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[10]~117 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[10]~117 .shared_arith = "off";
// synopsys translate_on

dffeas \REG1|DOUT[10] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG1|DOUT [10]),
	.prn(vcc));
// synopsys translate_off
defparam \REG1|DOUT[10] .is_wysiwyg = "true";
defparam \REG1|DOUT[10] .power_up = "low";
// synopsys translate_on

dffeas \REG17|DOUT[10] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[17]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG17|DOUT [10]),
	.prn(vcc));
// synopsys translate_off
defparam \REG17|DOUT[10] .is_wysiwyg = "true";
defparam \REG17|DOUT[10] .power_up = "low";
// synopsys translate_on

dffeas \REG9|DOUT[10] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[9]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG9|DOUT [10]),
	.prn(vcc));
// synopsys translate_off
defparam \REG9|DOUT[10] .is_wysiwyg = "true";
defparam \REG9|DOUT[10] .power_up = "low";
// synopsys translate_on

dffeas \REG25|DOUT[10] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[25]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG25|DOUT [10]),
	.prn(vcc));
// synopsys translate_off
defparam \REG25|DOUT[10] .is_wysiwyg = "true";
defparam \REG25|DOUT[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[10]~118 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[10]~118_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG25|DOUT [10] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG9|DOUT [10] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG17|DOUT [10] ) ) ) # ( 
// !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG1|DOUT [10] ) ) )

	.dataa(!\REG1|DOUT [10]),
	.datab(!\REG17|DOUT [10]),
	.datac(!\REG9|DOUT [10]),
	.datad(!\REG25|DOUT [10]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[10]~118_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[10]~118 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[10]~118 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[10]~118 .shared_arith = "off";
// synopsys translate_on

dffeas \REG5|DOUT[10] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG5|DOUT [10]),
	.prn(vcc));
// synopsys translate_off
defparam \REG5|DOUT[10] .is_wysiwyg = "true";
defparam \REG5|DOUT[10] .power_up = "low";
// synopsys translate_on

dffeas \REG21|DOUT[10] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[21]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG21|DOUT [10]),
	.prn(vcc));
// synopsys translate_off
defparam \REG21|DOUT[10] .is_wysiwyg = "true";
defparam \REG21|DOUT[10] .power_up = "low";
// synopsys translate_on

dffeas \REG13|DOUT[10] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[13]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG13|DOUT [10]),
	.prn(vcc));
// synopsys translate_off
defparam \REG13|DOUT[10] .is_wysiwyg = "true";
defparam \REG13|DOUT[10] .power_up = "low";
// synopsys translate_on

dffeas \REG29|DOUT[10] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[29]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG29|DOUT [10]),
	.prn(vcc));
// synopsys translate_off
defparam \REG29|DOUT[10] .is_wysiwyg = "true";
defparam \REG29|DOUT[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[10]~119 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[10]~119_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG29|DOUT [10] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG13|DOUT [10] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG21|DOUT [10] ) ) ) # 
// ( !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG5|DOUT [10] ) ) )

	.dataa(!\REG5|DOUT [10]),
	.datab(!\REG21|DOUT [10]),
	.datac(!\REG13|DOUT [10]),
	.datad(!\REG29|DOUT [10]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[10]~119_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[10]~119 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[10]~119 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[10]~119 .shared_arith = "off";
// synopsys translate_on

dffeas \REG0|DOUT[10] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG0|DOUT [10]),
	.prn(vcc));
// synopsys translate_off
defparam \REG0|DOUT[10] .is_wysiwyg = "true";
defparam \REG0|DOUT[10] .power_up = "low";
// synopsys translate_on

dffeas \REG16|DOUT[10] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[16]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG16|DOUT [10]),
	.prn(vcc));
// synopsys translate_off
defparam \REG16|DOUT[10] .is_wysiwyg = "true";
defparam \REG16|DOUT[10] .power_up = "low";
// synopsys translate_on

dffeas \REG8|DOUT[10] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[8]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG8|DOUT [10]),
	.prn(vcc));
// synopsys translate_off
defparam \REG8|DOUT[10] .is_wysiwyg = "true";
defparam \REG8|DOUT[10] .power_up = "low";
// synopsys translate_on

dffeas \REG24|DOUT[10] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[24]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG24|DOUT [10]),
	.prn(vcc));
// synopsys translate_off
defparam \REG24|DOUT[10] .is_wysiwyg = "true";
defparam \REG24|DOUT[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[10]~120 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[10]~120_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG24|DOUT [10] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG8|DOUT [10] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG16|DOUT [10] ) ) ) # ( 
// !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG0|DOUT [10] ) ) )

	.dataa(!\REG0|DOUT [10]),
	.datab(!\REG16|DOUT [10]),
	.datac(!\REG8|DOUT [10]),
	.datad(!\REG24|DOUT [10]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[10]~120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[10]~120 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[10]~120 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[10]~120 .shared_arith = "off";
// synopsys translate_on

dffeas \REG4|DOUT[10] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[4]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG4|DOUT [10]),
	.prn(vcc));
// synopsys translate_off
defparam \REG4|DOUT[10] .is_wysiwyg = "true";
defparam \REG4|DOUT[10] .power_up = "low";
// synopsys translate_on

dffeas \REG20|DOUT[10] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[20]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG20|DOUT [10]),
	.prn(vcc));
// synopsys translate_off
defparam \REG20|DOUT[10] .is_wysiwyg = "true";
defparam \REG20|DOUT[10] .power_up = "low";
// synopsys translate_on

dffeas \REG12|DOUT[10] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[12]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG12|DOUT [10]),
	.prn(vcc));
// synopsys translate_off
defparam \REG12|DOUT[10] .is_wysiwyg = "true";
defparam \REG12|DOUT[10] .power_up = "low";
// synopsys translate_on

dffeas \REG28|DOUT[10] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[28]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG28|DOUT [10]),
	.prn(vcc));
// synopsys translate_off
defparam \REG28|DOUT[10] .is_wysiwyg = "true";
defparam \REG28|DOUT[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[10]~121 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[10]~121_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG28|DOUT [10] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG12|DOUT [10] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG20|DOUT [10] ) ) ) # 
// ( !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG4|DOUT [10] ) ) )

	.dataa(!\REG4|DOUT [10]),
	.datab(!\REG20|DOUT [10]),
	.datac(!\REG12|DOUT [10]),
	.datad(!\REG28|DOUT [10]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[10]~121_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[10]~121 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[10]~121 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[10]~121 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[10]~122 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[10]~122_combout  = ( \MUX_END_REG_1|Q_OUT[10]~120_combout  & ( \MUX_END_REG_1|Q_OUT[10]~121_combout  & ( (!\END1[0]~input_o ) # ((!\END1[2]~input_o  & (\MUX_END_REG_1|Q_OUT[10]~118_combout )) # (\END1[2]~input_o  & 
// ((\MUX_END_REG_1|Q_OUT[10]~119_combout )))) ) ) ) # ( !\MUX_END_REG_1|Q_OUT[10]~120_combout  & ( \MUX_END_REG_1|Q_OUT[10]~121_combout  & ( (!\END1[0]~input_o  & (\END1[2]~input_o )) # (\END1[0]~input_o  & ((!\END1[2]~input_o  & 
// (\MUX_END_REG_1|Q_OUT[10]~118_combout )) # (\END1[2]~input_o  & ((\MUX_END_REG_1|Q_OUT[10]~119_combout ))))) ) ) ) # ( \MUX_END_REG_1|Q_OUT[10]~120_combout  & ( !\MUX_END_REG_1|Q_OUT[10]~121_combout  & ( (!\END1[0]~input_o  & (!\END1[2]~input_o )) # 
// (\END1[0]~input_o  & ((!\END1[2]~input_o  & (\MUX_END_REG_1|Q_OUT[10]~118_combout )) # (\END1[2]~input_o  & ((\MUX_END_REG_1|Q_OUT[10]~119_combout ))))) ) ) ) # ( !\MUX_END_REG_1|Q_OUT[10]~120_combout  & ( !\MUX_END_REG_1|Q_OUT[10]~121_combout  & ( 
// (\END1[0]~input_o  & ((!\END1[2]~input_o  & (\MUX_END_REG_1|Q_OUT[10]~118_combout )) # (\END1[2]~input_o  & ((\MUX_END_REG_1|Q_OUT[10]~119_combout ))))) ) ) )

	.dataa(!\END1[0]~input_o ),
	.datab(!\END1[2]~input_o ),
	.datac(!\MUX_END_REG_1|Q_OUT[10]~118_combout ),
	.datad(!\MUX_END_REG_1|Q_OUT[10]~119_combout ),
	.datae(!\MUX_END_REG_1|Q_OUT[10]~120_combout ),
	.dataf(!\MUX_END_REG_1|Q_OUT[10]~121_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[10]~122_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[10]~122 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[10]~122 .lut_mask = 64'h04158C9D2637AEBF;
defparam \MUX_END_REG_1|Q_OUT[10]~122 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[10]~123 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[10]~123_combout  = (!\END1[1]~input_o  & ((\MUX_END_REG_1|Q_OUT[10]~122_combout ))) # (\END1[1]~input_o  & (\MUX_END_REG_1|Q_OUT[10]~117_combout ))

	.dataa(!\END1[1]~input_o ),
	.datab(!\MUX_END_REG_1|Q_OUT[10]~117_combout ),
	.datac(!\MUX_END_REG_1|Q_OUT[10]~122_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[10]~123_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[10]~123 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[10]~123 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX_END_REG_1|Q_OUT[10]~123 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \DADO_W_REG3[11]~input (
	.i(DADO_W_REG3[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DADO_W_REG3[11]~input_o ));
// synopsys translate_off
defparam \DADO_W_REG3[11]~input .bus_hold = "false";
defparam \DADO_W_REG3[11]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \REG2|DOUT[11] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG2|DOUT [11]),
	.prn(vcc));
// synopsys translate_off
defparam \REG2|DOUT[11] .is_wysiwyg = "true";
defparam \REG2|DOUT[11] .power_up = "low";
// synopsys translate_on

dffeas \REG18|DOUT[11] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG18|DOUT [11]),
	.prn(vcc));
// synopsys translate_off
defparam \REG18|DOUT[11] .is_wysiwyg = "true";
defparam \REG18|DOUT[11] .power_up = "low";
// synopsys translate_on

dffeas \REG3|DOUT[11] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG3|DOUT [11]),
	.prn(vcc));
// synopsys translate_off
defparam \REG3|DOUT[11] .is_wysiwyg = "true";
defparam \REG3|DOUT[11] .power_up = "low";
// synopsys translate_on

dffeas \REG27|DOUT[11] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[27]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG27|DOUT [11]),
	.prn(vcc));
// synopsys translate_off
defparam \REG27|DOUT[11] .is_wysiwyg = "true";
defparam \REG27|DOUT[11] .power_up = "low";
// synopsys translate_on

dffeas \REG11|DOUT[11] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[11]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG11|DOUT [11]),
	.prn(vcc));
// synopsys translate_off
defparam \REG11|DOUT[11] .is_wysiwyg = "true";
defparam \REG11|DOUT[11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[11]~124 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[11]~124_combout  = ( \REG11|DOUT [11] & ( (!\END1[3]~input_o  & (((\REG3|DOUT [11])))) # (\END1[3]~input_o  & ((!\END1[4]~input_o ) # ((\REG27|DOUT [11])))) ) ) # ( !\REG11|DOUT [11] & ( (!\END1[3]~input_o  & (((\REG3|DOUT [11])))) # 
// (\END1[3]~input_o  & (\END1[4]~input_o  & ((\REG27|DOUT [11])))) ) )

	.dataa(!\END1[3]~input_o ),
	.datab(!\END1[4]~input_o ),
	.datac(!\REG3|DOUT [11]),
	.datad(!\REG27|DOUT [11]),
	.datae(!\REG11|DOUT [11]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[11]~124_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[11]~124 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[11]~124 .lut_mask = 64'h0A1B4E5F0A1B4E5F;
defparam \MUX_END_REG_1|Q_OUT[11]~124 .shared_arith = "off";
// synopsys translate_on

dffeas \REG26|DOUT[11] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[26]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG26|DOUT [11]),
	.prn(vcc));
// synopsys translate_off
defparam \REG26|DOUT[11] .is_wysiwyg = "true";
defparam \REG26|DOUT[11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[11]~125 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[11]~125_combout  = ( \MUX_END_REG_1|Q_OUT[1]~1_combout  & ( \MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \REG18|DOUT [11] ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~1_combout  & ( \MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \REG2|DOUT [11] ) ) ) # ( 
// \MUX_END_REG_1|Q_OUT[1]~1_combout  & ( !\MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \REG26|DOUT [11] ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~1_combout  & ( !\MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \MUX_END_REG_1|Q_OUT[11]~124_combout  ) ) )

	.dataa(!\REG2|DOUT [11]),
	.datab(!\REG18|DOUT [11]),
	.datac(!\MUX_END_REG_1|Q_OUT[11]~124_combout ),
	.datad(!\REG26|DOUT [11]),
	.datae(!\MUX_END_REG_1|Q_OUT[1]~1_combout ),
	.dataf(!\MUX_END_REG_1|Q_OUT[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[11]~125_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[11]~125 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[11]~125 .lut_mask = 64'h0F0F00FF55553333;
defparam \MUX_END_REG_1|Q_OUT[11]~125 .shared_arith = "off";
// synopsys translate_on

dffeas \REG10|DOUT[11] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[10]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG10|DOUT [11]),
	.prn(vcc));
// synopsys translate_off
defparam \REG10|DOUT[11] .is_wysiwyg = "true";
defparam \REG10|DOUT[11] .power_up = "low";
// synopsys translate_on

dffeas \REG6|DOUT[11] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[6]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG6|DOUT [11]),
	.prn(vcc));
// synopsys translate_off
defparam \REG6|DOUT[11] .is_wysiwyg = "true";
defparam \REG6|DOUT[11] .power_up = "low";
// synopsys translate_on

dffeas \REG22|DOUT[11] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[22]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG22|DOUT [11]),
	.prn(vcc));
// synopsys translate_off
defparam \REG22|DOUT[11] .is_wysiwyg = "true";
defparam \REG22|DOUT[11] .power_up = "low";
// synopsys translate_on

dffeas \REG14|DOUT[11] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[14]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG14|DOUT [11]),
	.prn(vcc));
// synopsys translate_off
defparam \REG14|DOUT[11] .is_wysiwyg = "true";
defparam \REG14|DOUT[11] .power_up = "low";
// synopsys translate_on

dffeas \REG30|DOUT[11] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[30]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG30|DOUT [11]),
	.prn(vcc));
// synopsys translate_off
defparam \REG30|DOUT[11] .is_wysiwyg = "true";
defparam \REG30|DOUT[11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[11]~126 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[11]~126_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG30|DOUT [11] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG14|DOUT [11] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG22|DOUT [11] ) ) ) # 
// ( !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG6|DOUT [11] ) ) )

	.dataa(!\REG6|DOUT [11]),
	.datab(!\REG22|DOUT [11]),
	.datac(!\REG14|DOUT [11]),
	.datad(!\REG30|DOUT [11]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[11]~126_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[11]~126 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[11]~126 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[11]~126 .shared_arith = "off";
// synopsys translate_on

dffeas \REG7|DOUT[11] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[7]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG7|DOUT [11]),
	.prn(vcc));
// synopsys translate_off
defparam \REG7|DOUT[11] .is_wysiwyg = "true";
defparam \REG7|DOUT[11] .power_up = "low";
// synopsys translate_on

dffeas \REG23|DOUT[11] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[23]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG23|DOUT [11]),
	.prn(vcc));
// synopsys translate_off
defparam \REG23|DOUT[11] .is_wysiwyg = "true";
defparam \REG23|DOUT[11] .power_up = "low";
// synopsys translate_on

dffeas \REG15|DOUT[11] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[15]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG15|DOUT [11]),
	.prn(vcc));
// synopsys translate_off
defparam \REG15|DOUT[11] .is_wysiwyg = "true";
defparam \REG15|DOUT[11] .power_up = "low";
// synopsys translate_on

dffeas \REG31|DOUT[11] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[31]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG31|DOUT [11]),
	.prn(vcc));
// synopsys translate_off
defparam \REG31|DOUT[11] .is_wysiwyg = "true";
defparam \REG31|DOUT[11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[11]~127 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[11]~127_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG31|DOUT [11] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG15|DOUT [11] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG23|DOUT [11] ) ) ) # 
// ( !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG7|DOUT [11] ) ) )

	.dataa(!\REG7|DOUT [11]),
	.datab(!\REG23|DOUT [11]),
	.datac(!\REG15|DOUT [11]),
	.datad(!\REG31|DOUT [11]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[11]~127_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[11]~127 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[11]~127 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[11]~127 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[11]~128 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[11]~128_combout  = ( \MUX_END_REG_1|Q_OUT[1]~6_combout  & ( \END1[2]~input_o  & ( \MUX_END_REG_1|Q_OUT[11]~127_combout  ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~6_combout  & ( \END1[2]~input_o  & ( \MUX_END_REG_1|Q_OUT[11]~126_combout  ) ) 
// ) # ( \MUX_END_REG_1|Q_OUT[1]~6_combout  & ( !\END1[2]~input_o  & ( \REG10|DOUT [11] ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~6_combout  & ( !\END1[2]~input_o  & ( \MUX_END_REG_1|Q_OUT[11]~125_combout  ) ) )

	.dataa(!\MUX_END_REG_1|Q_OUT[11]~125_combout ),
	.datab(!\REG10|DOUT [11]),
	.datac(!\MUX_END_REG_1|Q_OUT[11]~126_combout ),
	.datad(!\MUX_END_REG_1|Q_OUT[11]~127_combout ),
	.datae(!\MUX_END_REG_1|Q_OUT[1]~6_combout ),
	.dataf(!\END1[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[11]~128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[11]~128 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[11]~128 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[11]~128 .shared_arith = "off";
// synopsys translate_on

dffeas \REG1|DOUT[11] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG1|DOUT [11]),
	.prn(vcc));
// synopsys translate_off
defparam \REG1|DOUT[11] .is_wysiwyg = "true";
defparam \REG1|DOUT[11] .power_up = "low";
// synopsys translate_on

dffeas \REG17|DOUT[11] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[17]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG17|DOUT [11]),
	.prn(vcc));
// synopsys translate_off
defparam \REG17|DOUT[11] .is_wysiwyg = "true";
defparam \REG17|DOUT[11] .power_up = "low";
// synopsys translate_on

dffeas \REG9|DOUT[11] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[9]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG9|DOUT [11]),
	.prn(vcc));
// synopsys translate_off
defparam \REG9|DOUT[11] .is_wysiwyg = "true";
defparam \REG9|DOUT[11] .power_up = "low";
// synopsys translate_on

dffeas \REG25|DOUT[11] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[25]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG25|DOUT [11]),
	.prn(vcc));
// synopsys translate_off
defparam \REG25|DOUT[11] .is_wysiwyg = "true";
defparam \REG25|DOUT[11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[11]~129 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[11]~129_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG25|DOUT [11] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG9|DOUT [11] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG17|DOUT [11] ) ) ) # ( 
// !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG1|DOUT [11] ) ) )

	.dataa(!\REG1|DOUT [11]),
	.datab(!\REG17|DOUT [11]),
	.datac(!\REG9|DOUT [11]),
	.datad(!\REG25|DOUT [11]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[11]~129_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[11]~129 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[11]~129 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[11]~129 .shared_arith = "off";
// synopsys translate_on

dffeas \REG5|DOUT[11] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG5|DOUT [11]),
	.prn(vcc));
// synopsys translate_off
defparam \REG5|DOUT[11] .is_wysiwyg = "true";
defparam \REG5|DOUT[11] .power_up = "low";
// synopsys translate_on

dffeas \REG21|DOUT[11] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[21]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG21|DOUT [11]),
	.prn(vcc));
// synopsys translate_off
defparam \REG21|DOUT[11] .is_wysiwyg = "true";
defparam \REG21|DOUT[11] .power_up = "low";
// synopsys translate_on

dffeas \REG13|DOUT[11] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[13]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG13|DOUT [11]),
	.prn(vcc));
// synopsys translate_off
defparam \REG13|DOUT[11] .is_wysiwyg = "true";
defparam \REG13|DOUT[11] .power_up = "low";
// synopsys translate_on

dffeas \REG29|DOUT[11] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[29]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG29|DOUT [11]),
	.prn(vcc));
// synopsys translate_off
defparam \REG29|DOUT[11] .is_wysiwyg = "true";
defparam \REG29|DOUT[11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[11]~130 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[11]~130_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG29|DOUT [11] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG13|DOUT [11] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG21|DOUT [11] ) ) ) # 
// ( !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG5|DOUT [11] ) ) )

	.dataa(!\REG5|DOUT [11]),
	.datab(!\REG21|DOUT [11]),
	.datac(!\REG13|DOUT [11]),
	.datad(!\REG29|DOUT [11]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[11]~130_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[11]~130 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[11]~130 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[11]~130 .shared_arith = "off";
// synopsys translate_on

dffeas \REG0|DOUT[11] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG0|DOUT [11]),
	.prn(vcc));
// synopsys translate_off
defparam \REG0|DOUT[11] .is_wysiwyg = "true";
defparam \REG0|DOUT[11] .power_up = "low";
// synopsys translate_on

dffeas \REG16|DOUT[11] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[16]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG16|DOUT [11]),
	.prn(vcc));
// synopsys translate_off
defparam \REG16|DOUT[11] .is_wysiwyg = "true";
defparam \REG16|DOUT[11] .power_up = "low";
// synopsys translate_on

dffeas \REG8|DOUT[11] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[8]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG8|DOUT [11]),
	.prn(vcc));
// synopsys translate_off
defparam \REG8|DOUT[11] .is_wysiwyg = "true";
defparam \REG8|DOUT[11] .power_up = "low";
// synopsys translate_on

dffeas \REG24|DOUT[11] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[24]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG24|DOUT [11]),
	.prn(vcc));
// synopsys translate_off
defparam \REG24|DOUT[11] .is_wysiwyg = "true";
defparam \REG24|DOUT[11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[11]~131 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[11]~131_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG24|DOUT [11] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG8|DOUT [11] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG16|DOUT [11] ) ) ) # ( 
// !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG0|DOUT [11] ) ) )

	.dataa(!\REG0|DOUT [11]),
	.datab(!\REG16|DOUT [11]),
	.datac(!\REG8|DOUT [11]),
	.datad(!\REG24|DOUT [11]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[11]~131_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[11]~131 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[11]~131 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[11]~131 .shared_arith = "off";
// synopsys translate_on

dffeas \REG4|DOUT[11] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[4]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG4|DOUT [11]),
	.prn(vcc));
// synopsys translate_off
defparam \REG4|DOUT[11] .is_wysiwyg = "true";
defparam \REG4|DOUT[11] .power_up = "low";
// synopsys translate_on

dffeas \REG20|DOUT[11] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[20]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG20|DOUT [11]),
	.prn(vcc));
// synopsys translate_off
defparam \REG20|DOUT[11] .is_wysiwyg = "true";
defparam \REG20|DOUT[11] .power_up = "low";
// synopsys translate_on

dffeas \REG12|DOUT[11] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[12]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG12|DOUT [11]),
	.prn(vcc));
// synopsys translate_off
defparam \REG12|DOUT[11] .is_wysiwyg = "true";
defparam \REG12|DOUT[11] .power_up = "low";
// synopsys translate_on

dffeas \REG28|DOUT[11] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[28]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG28|DOUT [11]),
	.prn(vcc));
// synopsys translate_off
defparam \REG28|DOUT[11] .is_wysiwyg = "true";
defparam \REG28|DOUT[11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[11]~132 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[11]~132_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG28|DOUT [11] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG12|DOUT [11] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG20|DOUT [11] ) ) ) # 
// ( !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG4|DOUT [11] ) ) )

	.dataa(!\REG4|DOUT [11]),
	.datab(!\REG20|DOUT [11]),
	.datac(!\REG12|DOUT [11]),
	.datad(!\REG28|DOUT [11]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[11]~132_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[11]~132 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[11]~132 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[11]~132 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[11]~133 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[11]~133_combout  = ( \MUX_END_REG_1|Q_OUT[11]~131_combout  & ( \MUX_END_REG_1|Q_OUT[11]~132_combout  & ( (!\END1[0]~input_o ) # ((!\END1[2]~input_o  & (\MUX_END_REG_1|Q_OUT[11]~129_combout )) # (\END1[2]~input_o  & 
// ((\MUX_END_REG_1|Q_OUT[11]~130_combout )))) ) ) ) # ( !\MUX_END_REG_1|Q_OUT[11]~131_combout  & ( \MUX_END_REG_1|Q_OUT[11]~132_combout  & ( (!\END1[0]~input_o  & (\END1[2]~input_o )) # (\END1[0]~input_o  & ((!\END1[2]~input_o  & 
// (\MUX_END_REG_1|Q_OUT[11]~129_combout )) # (\END1[2]~input_o  & ((\MUX_END_REG_1|Q_OUT[11]~130_combout ))))) ) ) ) # ( \MUX_END_REG_1|Q_OUT[11]~131_combout  & ( !\MUX_END_REG_1|Q_OUT[11]~132_combout  & ( (!\END1[0]~input_o  & (!\END1[2]~input_o )) # 
// (\END1[0]~input_o  & ((!\END1[2]~input_o  & (\MUX_END_REG_1|Q_OUT[11]~129_combout )) # (\END1[2]~input_o  & ((\MUX_END_REG_1|Q_OUT[11]~130_combout ))))) ) ) ) # ( !\MUX_END_REG_1|Q_OUT[11]~131_combout  & ( !\MUX_END_REG_1|Q_OUT[11]~132_combout  & ( 
// (\END1[0]~input_o  & ((!\END1[2]~input_o  & (\MUX_END_REG_1|Q_OUT[11]~129_combout )) # (\END1[2]~input_o  & ((\MUX_END_REG_1|Q_OUT[11]~130_combout ))))) ) ) )

	.dataa(!\END1[0]~input_o ),
	.datab(!\END1[2]~input_o ),
	.datac(!\MUX_END_REG_1|Q_OUT[11]~129_combout ),
	.datad(!\MUX_END_REG_1|Q_OUT[11]~130_combout ),
	.datae(!\MUX_END_REG_1|Q_OUT[11]~131_combout ),
	.dataf(!\MUX_END_REG_1|Q_OUT[11]~132_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[11]~133_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[11]~133 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[11]~133 .lut_mask = 64'h04158C9D2637AEBF;
defparam \MUX_END_REG_1|Q_OUT[11]~133 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[11]~134 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[11]~134_combout  = (!\END1[1]~input_o  & ((\MUX_END_REG_1|Q_OUT[11]~133_combout ))) # (\END1[1]~input_o  & (\MUX_END_REG_1|Q_OUT[11]~128_combout ))

	.dataa(!\END1[1]~input_o ),
	.datab(!\MUX_END_REG_1|Q_OUT[11]~128_combout ),
	.datac(!\MUX_END_REG_1|Q_OUT[11]~133_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[11]~134_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[11]~134 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[11]~134 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX_END_REG_1|Q_OUT[11]~134 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \DADO_W_REG3[12]~input (
	.i(DADO_W_REG3[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DADO_W_REG3[12]~input_o ));
// synopsys translate_off
defparam \DADO_W_REG3[12]~input .bus_hold = "false";
defparam \DADO_W_REG3[12]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \REG2|DOUT[12] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG2|DOUT [12]),
	.prn(vcc));
// synopsys translate_off
defparam \REG2|DOUT[12] .is_wysiwyg = "true";
defparam \REG2|DOUT[12] .power_up = "low";
// synopsys translate_on

dffeas \REG18|DOUT[12] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG18|DOUT [12]),
	.prn(vcc));
// synopsys translate_off
defparam \REG18|DOUT[12] .is_wysiwyg = "true";
defparam \REG18|DOUT[12] .power_up = "low";
// synopsys translate_on

dffeas \REG3|DOUT[12] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG3|DOUT [12]),
	.prn(vcc));
// synopsys translate_off
defparam \REG3|DOUT[12] .is_wysiwyg = "true";
defparam \REG3|DOUT[12] .power_up = "low";
// synopsys translate_on

dffeas \REG27|DOUT[12] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[27]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG27|DOUT [12]),
	.prn(vcc));
// synopsys translate_off
defparam \REG27|DOUT[12] .is_wysiwyg = "true";
defparam \REG27|DOUT[12] .power_up = "low";
// synopsys translate_on

dffeas \REG11|DOUT[12] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[11]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG11|DOUT [12]),
	.prn(vcc));
// synopsys translate_off
defparam \REG11|DOUT[12] .is_wysiwyg = "true";
defparam \REG11|DOUT[12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[12]~135 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[12]~135_combout  = ( \REG11|DOUT [12] & ( (!\END1[3]~input_o  & (((\REG3|DOUT [12])))) # (\END1[3]~input_o  & ((!\END1[4]~input_o ) # ((\REG27|DOUT [12])))) ) ) # ( !\REG11|DOUT [12] & ( (!\END1[3]~input_o  & (((\REG3|DOUT [12])))) # 
// (\END1[3]~input_o  & (\END1[4]~input_o  & ((\REG27|DOUT [12])))) ) )

	.dataa(!\END1[3]~input_o ),
	.datab(!\END1[4]~input_o ),
	.datac(!\REG3|DOUT [12]),
	.datad(!\REG27|DOUT [12]),
	.datae(!\REG11|DOUT [12]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[12]~135_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[12]~135 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[12]~135 .lut_mask = 64'h0A1B4E5F0A1B4E5F;
defparam \MUX_END_REG_1|Q_OUT[12]~135 .shared_arith = "off";
// synopsys translate_on

dffeas \REG26|DOUT[12] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[26]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG26|DOUT [12]),
	.prn(vcc));
// synopsys translate_off
defparam \REG26|DOUT[12] .is_wysiwyg = "true";
defparam \REG26|DOUT[12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[12]~136 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[12]~136_combout  = ( \MUX_END_REG_1|Q_OUT[1]~1_combout  & ( \MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \REG18|DOUT [12] ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~1_combout  & ( \MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \REG2|DOUT [12] ) ) ) # ( 
// \MUX_END_REG_1|Q_OUT[1]~1_combout  & ( !\MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \REG26|DOUT [12] ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~1_combout  & ( !\MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \MUX_END_REG_1|Q_OUT[12]~135_combout  ) ) )

	.dataa(!\REG2|DOUT [12]),
	.datab(!\REG18|DOUT [12]),
	.datac(!\MUX_END_REG_1|Q_OUT[12]~135_combout ),
	.datad(!\REG26|DOUT [12]),
	.datae(!\MUX_END_REG_1|Q_OUT[1]~1_combout ),
	.dataf(!\MUX_END_REG_1|Q_OUT[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[12]~136_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[12]~136 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[12]~136 .lut_mask = 64'h0F0F00FF55553333;
defparam \MUX_END_REG_1|Q_OUT[12]~136 .shared_arith = "off";
// synopsys translate_on

dffeas \REG10|DOUT[12] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[10]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG10|DOUT [12]),
	.prn(vcc));
// synopsys translate_off
defparam \REG10|DOUT[12] .is_wysiwyg = "true";
defparam \REG10|DOUT[12] .power_up = "low";
// synopsys translate_on

dffeas \REG6|DOUT[12] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[6]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG6|DOUT [12]),
	.prn(vcc));
// synopsys translate_off
defparam \REG6|DOUT[12] .is_wysiwyg = "true";
defparam \REG6|DOUT[12] .power_up = "low";
// synopsys translate_on

dffeas \REG22|DOUT[12] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[22]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG22|DOUT [12]),
	.prn(vcc));
// synopsys translate_off
defparam \REG22|DOUT[12] .is_wysiwyg = "true";
defparam \REG22|DOUT[12] .power_up = "low";
// synopsys translate_on

dffeas \REG14|DOUT[12] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[14]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG14|DOUT [12]),
	.prn(vcc));
// synopsys translate_off
defparam \REG14|DOUT[12] .is_wysiwyg = "true";
defparam \REG14|DOUT[12] .power_up = "low";
// synopsys translate_on

dffeas \REG30|DOUT[12] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[30]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG30|DOUT [12]),
	.prn(vcc));
// synopsys translate_off
defparam \REG30|DOUT[12] .is_wysiwyg = "true";
defparam \REG30|DOUT[12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[12]~137 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[12]~137_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG30|DOUT [12] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG14|DOUT [12] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG22|DOUT [12] ) ) ) # 
// ( !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG6|DOUT [12] ) ) )

	.dataa(!\REG6|DOUT [12]),
	.datab(!\REG22|DOUT [12]),
	.datac(!\REG14|DOUT [12]),
	.datad(!\REG30|DOUT [12]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[12]~137_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[12]~137 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[12]~137 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[12]~137 .shared_arith = "off";
// synopsys translate_on

dffeas \REG7|DOUT[12] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[7]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG7|DOUT [12]),
	.prn(vcc));
// synopsys translate_off
defparam \REG7|DOUT[12] .is_wysiwyg = "true";
defparam \REG7|DOUT[12] .power_up = "low";
// synopsys translate_on

dffeas \REG23|DOUT[12] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[23]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG23|DOUT [12]),
	.prn(vcc));
// synopsys translate_off
defparam \REG23|DOUT[12] .is_wysiwyg = "true";
defparam \REG23|DOUT[12] .power_up = "low";
// synopsys translate_on

dffeas \REG15|DOUT[12] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[15]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG15|DOUT [12]),
	.prn(vcc));
// synopsys translate_off
defparam \REG15|DOUT[12] .is_wysiwyg = "true";
defparam \REG15|DOUT[12] .power_up = "low";
// synopsys translate_on

dffeas \REG31|DOUT[12] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[31]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG31|DOUT [12]),
	.prn(vcc));
// synopsys translate_off
defparam \REG31|DOUT[12] .is_wysiwyg = "true";
defparam \REG31|DOUT[12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[12]~138 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[12]~138_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG31|DOUT [12] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG15|DOUT [12] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG23|DOUT [12] ) ) ) # 
// ( !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG7|DOUT [12] ) ) )

	.dataa(!\REG7|DOUT [12]),
	.datab(!\REG23|DOUT [12]),
	.datac(!\REG15|DOUT [12]),
	.datad(!\REG31|DOUT [12]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[12]~138_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[12]~138 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[12]~138 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[12]~138 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[12]~139 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[12]~139_combout  = ( \MUX_END_REG_1|Q_OUT[1]~6_combout  & ( \END1[2]~input_o  & ( \MUX_END_REG_1|Q_OUT[12]~138_combout  ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~6_combout  & ( \END1[2]~input_o  & ( \MUX_END_REG_1|Q_OUT[12]~137_combout  ) ) 
// ) # ( \MUX_END_REG_1|Q_OUT[1]~6_combout  & ( !\END1[2]~input_o  & ( \REG10|DOUT [12] ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~6_combout  & ( !\END1[2]~input_o  & ( \MUX_END_REG_1|Q_OUT[12]~136_combout  ) ) )

	.dataa(!\MUX_END_REG_1|Q_OUT[12]~136_combout ),
	.datab(!\REG10|DOUT [12]),
	.datac(!\MUX_END_REG_1|Q_OUT[12]~137_combout ),
	.datad(!\MUX_END_REG_1|Q_OUT[12]~138_combout ),
	.datae(!\MUX_END_REG_1|Q_OUT[1]~6_combout ),
	.dataf(!\END1[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[12]~139_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[12]~139 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[12]~139 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[12]~139 .shared_arith = "off";
// synopsys translate_on

dffeas \REG1|DOUT[12] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG1|DOUT [12]),
	.prn(vcc));
// synopsys translate_off
defparam \REG1|DOUT[12] .is_wysiwyg = "true";
defparam \REG1|DOUT[12] .power_up = "low";
// synopsys translate_on

dffeas \REG17|DOUT[12] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[17]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG17|DOUT [12]),
	.prn(vcc));
// synopsys translate_off
defparam \REG17|DOUT[12] .is_wysiwyg = "true";
defparam \REG17|DOUT[12] .power_up = "low";
// synopsys translate_on

dffeas \REG9|DOUT[12] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[9]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG9|DOUT [12]),
	.prn(vcc));
// synopsys translate_off
defparam \REG9|DOUT[12] .is_wysiwyg = "true";
defparam \REG9|DOUT[12] .power_up = "low";
// synopsys translate_on

dffeas \REG25|DOUT[12] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[25]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG25|DOUT [12]),
	.prn(vcc));
// synopsys translate_off
defparam \REG25|DOUT[12] .is_wysiwyg = "true";
defparam \REG25|DOUT[12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[12]~140 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[12]~140_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG25|DOUT [12] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG9|DOUT [12] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG17|DOUT [12] ) ) ) # ( 
// !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG1|DOUT [12] ) ) )

	.dataa(!\REG1|DOUT [12]),
	.datab(!\REG17|DOUT [12]),
	.datac(!\REG9|DOUT [12]),
	.datad(!\REG25|DOUT [12]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[12]~140_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[12]~140 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[12]~140 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[12]~140 .shared_arith = "off";
// synopsys translate_on

dffeas \REG5|DOUT[12] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG5|DOUT [12]),
	.prn(vcc));
// synopsys translate_off
defparam \REG5|DOUT[12] .is_wysiwyg = "true";
defparam \REG5|DOUT[12] .power_up = "low";
// synopsys translate_on

dffeas \REG21|DOUT[12] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[21]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG21|DOUT [12]),
	.prn(vcc));
// synopsys translate_off
defparam \REG21|DOUT[12] .is_wysiwyg = "true";
defparam \REG21|DOUT[12] .power_up = "low";
// synopsys translate_on

dffeas \REG13|DOUT[12] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[13]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG13|DOUT [12]),
	.prn(vcc));
// synopsys translate_off
defparam \REG13|DOUT[12] .is_wysiwyg = "true";
defparam \REG13|DOUT[12] .power_up = "low";
// synopsys translate_on

dffeas \REG29|DOUT[12] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[29]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG29|DOUT [12]),
	.prn(vcc));
// synopsys translate_off
defparam \REG29|DOUT[12] .is_wysiwyg = "true";
defparam \REG29|DOUT[12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[12]~141 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[12]~141_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG29|DOUT [12] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG13|DOUT [12] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG21|DOUT [12] ) ) ) # 
// ( !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG5|DOUT [12] ) ) )

	.dataa(!\REG5|DOUT [12]),
	.datab(!\REG21|DOUT [12]),
	.datac(!\REG13|DOUT [12]),
	.datad(!\REG29|DOUT [12]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[12]~141_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[12]~141 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[12]~141 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[12]~141 .shared_arith = "off";
// synopsys translate_on

dffeas \REG0|DOUT[12] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG0|DOUT [12]),
	.prn(vcc));
// synopsys translate_off
defparam \REG0|DOUT[12] .is_wysiwyg = "true";
defparam \REG0|DOUT[12] .power_up = "low";
// synopsys translate_on

dffeas \REG16|DOUT[12] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[16]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG16|DOUT [12]),
	.prn(vcc));
// synopsys translate_off
defparam \REG16|DOUT[12] .is_wysiwyg = "true";
defparam \REG16|DOUT[12] .power_up = "low";
// synopsys translate_on

dffeas \REG8|DOUT[12] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[8]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG8|DOUT [12]),
	.prn(vcc));
// synopsys translate_off
defparam \REG8|DOUT[12] .is_wysiwyg = "true";
defparam \REG8|DOUT[12] .power_up = "low";
// synopsys translate_on

dffeas \REG24|DOUT[12] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[24]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG24|DOUT [12]),
	.prn(vcc));
// synopsys translate_off
defparam \REG24|DOUT[12] .is_wysiwyg = "true";
defparam \REG24|DOUT[12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[12]~142 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[12]~142_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG24|DOUT [12] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG8|DOUT [12] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG16|DOUT [12] ) ) ) # ( 
// !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG0|DOUT [12] ) ) )

	.dataa(!\REG0|DOUT [12]),
	.datab(!\REG16|DOUT [12]),
	.datac(!\REG8|DOUT [12]),
	.datad(!\REG24|DOUT [12]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[12]~142_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[12]~142 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[12]~142 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[12]~142 .shared_arith = "off";
// synopsys translate_on

dffeas \REG4|DOUT[12] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[4]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG4|DOUT [12]),
	.prn(vcc));
// synopsys translate_off
defparam \REG4|DOUT[12] .is_wysiwyg = "true";
defparam \REG4|DOUT[12] .power_up = "low";
// synopsys translate_on

dffeas \REG20|DOUT[12] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[20]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG20|DOUT [12]),
	.prn(vcc));
// synopsys translate_off
defparam \REG20|DOUT[12] .is_wysiwyg = "true";
defparam \REG20|DOUT[12] .power_up = "low";
// synopsys translate_on

dffeas \REG12|DOUT[12] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[12]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG12|DOUT [12]),
	.prn(vcc));
// synopsys translate_off
defparam \REG12|DOUT[12] .is_wysiwyg = "true";
defparam \REG12|DOUT[12] .power_up = "low";
// synopsys translate_on

dffeas \REG28|DOUT[12] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[28]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG28|DOUT [12]),
	.prn(vcc));
// synopsys translate_off
defparam \REG28|DOUT[12] .is_wysiwyg = "true";
defparam \REG28|DOUT[12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[12]~143 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[12]~143_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG28|DOUT [12] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG12|DOUT [12] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG20|DOUT [12] ) ) ) # 
// ( !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG4|DOUT [12] ) ) )

	.dataa(!\REG4|DOUT [12]),
	.datab(!\REG20|DOUT [12]),
	.datac(!\REG12|DOUT [12]),
	.datad(!\REG28|DOUT [12]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[12]~143_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[12]~143 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[12]~143 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[12]~143 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[12]~144 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[12]~144_combout  = ( \MUX_END_REG_1|Q_OUT[12]~142_combout  & ( \MUX_END_REG_1|Q_OUT[12]~143_combout  & ( (!\END1[0]~input_o ) # ((!\END1[2]~input_o  & (\MUX_END_REG_1|Q_OUT[12]~140_combout )) # (\END1[2]~input_o  & 
// ((\MUX_END_REG_1|Q_OUT[12]~141_combout )))) ) ) ) # ( !\MUX_END_REG_1|Q_OUT[12]~142_combout  & ( \MUX_END_REG_1|Q_OUT[12]~143_combout  & ( (!\END1[0]~input_o  & (\END1[2]~input_o )) # (\END1[0]~input_o  & ((!\END1[2]~input_o  & 
// (\MUX_END_REG_1|Q_OUT[12]~140_combout )) # (\END1[2]~input_o  & ((\MUX_END_REG_1|Q_OUT[12]~141_combout ))))) ) ) ) # ( \MUX_END_REG_1|Q_OUT[12]~142_combout  & ( !\MUX_END_REG_1|Q_OUT[12]~143_combout  & ( (!\END1[0]~input_o  & (!\END1[2]~input_o )) # 
// (\END1[0]~input_o  & ((!\END1[2]~input_o  & (\MUX_END_REG_1|Q_OUT[12]~140_combout )) # (\END1[2]~input_o  & ((\MUX_END_REG_1|Q_OUT[12]~141_combout ))))) ) ) ) # ( !\MUX_END_REG_1|Q_OUT[12]~142_combout  & ( !\MUX_END_REG_1|Q_OUT[12]~143_combout  & ( 
// (\END1[0]~input_o  & ((!\END1[2]~input_o  & (\MUX_END_REG_1|Q_OUT[12]~140_combout )) # (\END1[2]~input_o  & ((\MUX_END_REG_1|Q_OUT[12]~141_combout ))))) ) ) )

	.dataa(!\END1[0]~input_o ),
	.datab(!\END1[2]~input_o ),
	.datac(!\MUX_END_REG_1|Q_OUT[12]~140_combout ),
	.datad(!\MUX_END_REG_1|Q_OUT[12]~141_combout ),
	.datae(!\MUX_END_REG_1|Q_OUT[12]~142_combout ),
	.dataf(!\MUX_END_REG_1|Q_OUT[12]~143_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[12]~144_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[12]~144 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[12]~144 .lut_mask = 64'h04158C9D2637AEBF;
defparam \MUX_END_REG_1|Q_OUT[12]~144 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[12]~145 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[12]~145_combout  = (!\END1[1]~input_o  & ((\MUX_END_REG_1|Q_OUT[12]~144_combout ))) # (\END1[1]~input_o  & (\MUX_END_REG_1|Q_OUT[12]~139_combout ))

	.dataa(!\END1[1]~input_o ),
	.datab(!\MUX_END_REG_1|Q_OUT[12]~139_combout ),
	.datac(!\MUX_END_REG_1|Q_OUT[12]~144_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[12]~145_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[12]~145 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[12]~145 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX_END_REG_1|Q_OUT[12]~145 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \DADO_W_REG3[13]~input (
	.i(DADO_W_REG3[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DADO_W_REG3[13]~input_o ));
// synopsys translate_off
defparam \DADO_W_REG3[13]~input .bus_hold = "false";
defparam \DADO_W_REG3[13]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \REG2|DOUT[13] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG2|DOUT [13]),
	.prn(vcc));
// synopsys translate_off
defparam \REG2|DOUT[13] .is_wysiwyg = "true";
defparam \REG2|DOUT[13] .power_up = "low";
// synopsys translate_on

dffeas \REG18|DOUT[13] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG18|DOUT [13]),
	.prn(vcc));
// synopsys translate_off
defparam \REG18|DOUT[13] .is_wysiwyg = "true";
defparam \REG18|DOUT[13] .power_up = "low";
// synopsys translate_on

dffeas \REG3|DOUT[13] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG3|DOUT [13]),
	.prn(vcc));
// synopsys translate_off
defparam \REG3|DOUT[13] .is_wysiwyg = "true";
defparam \REG3|DOUT[13] .power_up = "low";
// synopsys translate_on

dffeas \REG27|DOUT[13] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[27]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG27|DOUT [13]),
	.prn(vcc));
// synopsys translate_off
defparam \REG27|DOUT[13] .is_wysiwyg = "true";
defparam \REG27|DOUT[13] .power_up = "low";
// synopsys translate_on

dffeas \REG11|DOUT[13] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[11]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG11|DOUT [13]),
	.prn(vcc));
// synopsys translate_off
defparam \REG11|DOUT[13] .is_wysiwyg = "true";
defparam \REG11|DOUT[13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[13]~146 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[13]~146_combout  = ( \REG11|DOUT [13] & ( (!\END1[3]~input_o  & (((\REG3|DOUT [13])))) # (\END1[3]~input_o  & ((!\END1[4]~input_o ) # ((\REG27|DOUT [13])))) ) ) # ( !\REG11|DOUT [13] & ( (!\END1[3]~input_o  & (((\REG3|DOUT [13])))) # 
// (\END1[3]~input_o  & (\END1[4]~input_o  & ((\REG27|DOUT [13])))) ) )

	.dataa(!\END1[3]~input_o ),
	.datab(!\END1[4]~input_o ),
	.datac(!\REG3|DOUT [13]),
	.datad(!\REG27|DOUT [13]),
	.datae(!\REG11|DOUT [13]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[13]~146_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[13]~146 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[13]~146 .lut_mask = 64'h0A1B4E5F0A1B4E5F;
defparam \MUX_END_REG_1|Q_OUT[13]~146 .shared_arith = "off";
// synopsys translate_on

dffeas \REG26|DOUT[13] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[26]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG26|DOUT [13]),
	.prn(vcc));
// synopsys translate_off
defparam \REG26|DOUT[13] .is_wysiwyg = "true";
defparam \REG26|DOUT[13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[13]~147 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[13]~147_combout  = ( \MUX_END_REG_1|Q_OUT[1]~1_combout  & ( \MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \REG18|DOUT [13] ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~1_combout  & ( \MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \REG2|DOUT [13] ) ) ) # ( 
// \MUX_END_REG_1|Q_OUT[1]~1_combout  & ( !\MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \REG26|DOUT [13] ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~1_combout  & ( !\MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \MUX_END_REG_1|Q_OUT[13]~146_combout  ) ) )

	.dataa(!\REG2|DOUT [13]),
	.datab(!\REG18|DOUT [13]),
	.datac(!\MUX_END_REG_1|Q_OUT[13]~146_combout ),
	.datad(!\REG26|DOUT [13]),
	.datae(!\MUX_END_REG_1|Q_OUT[1]~1_combout ),
	.dataf(!\MUX_END_REG_1|Q_OUT[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[13]~147_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[13]~147 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[13]~147 .lut_mask = 64'h0F0F00FF55553333;
defparam \MUX_END_REG_1|Q_OUT[13]~147 .shared_arith = "off";
// synopsys translate_on

dffeas \REG10|DOUT[13] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[10]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG10|DOUT [13]),
	.prn(vcc));
// synopsys translate_off
defparam \REG10|DOUT[13] .is_wysiwyg = "true";
defparam \REG10|DOUT[13] .power_up = "low";
// synopsys translate_on

dffeas \REG6|DOUT[13] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[6]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG6|DOUT [13]),
	.prn(vcc));
// synopsys translate_off
defparam \REG6|DOUT[13] .is_wysiwyg = "true";
defparam \REG6|DOUT[13] .power_up = "low";
// synopsys translate_on

dffeas \REG22|DOUT[13] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[22]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG22|DOUT [13]),
	.prn(vcc));
// synopsys translate_off
defparam \REG22|DOUT[13] .is_wysiwyg = "true";
defparam \REG22|DOUT[13] .power_up = "low";
// synopsys translate_on

dffeas \REG14|DOUT[13] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[14]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG14|DOUT [13]),
	.prn(vcc));
// synopsys translate_off
defparam \REG14|DOUT[13] .is_wysiwyg = "true";
defparam \REG14|DOUT[13] .power_up = "low";
// synopsys translate_on

dffeas \REG30|DOUT[13] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[30]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG30|DOUT [13]),
	.prn(vcc));
// synopsys translate_off
defparam \REG30|DOUT[13] .is_wysiwyg = "true";
defparam \REG30|DOUT[13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[13]~148 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[13]~148_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG30|DOUT [13] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG14|DOUT [13] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG22|DOUT [13] ) ) ) # 
// ( !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG6|DOUT [13] ) ) )

	.dataa(!\REG6|DOUT [13]),
	.datab(!\REG22|DOUT [13]),
	.datac(!\REG14|DOUT [13]),
	.datad(!\REG30|DOUT [13]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[13]~148_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[13]~148 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[13]~148 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[13]~148 .shared_arith = "off";
// synopsys translate_on

dffeas \REG7|DOUT[13] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[7]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG7|DOUT [13]),
	.prn(vcc));
// synopsys translate_off
defparam \REG7|DOUT[13] .is_wysiwyg = "true";
defparam \REG7|DOUT[13] .power_up = "low";
// synopsys translate_on

dffeas \REG23|DOUT[13] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[23]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG23|DOUT [13]),
	.prn(vcc));
// synopsys translate_off
defparam \REG23|DOUT[13] .is_wysiwyg = "true";
defparam \REG23|DOUT[13] .power_up = "low";
// synopsys translate_on

dffeas \REG15|DOUT[13] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[15]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG15|DOUT [13]),
	.prn(vcc));
// synopsys translate_off
defparam \REG15|DOUT[13] .is_wysiwyg = "true";
defparam \REG15|DOUT[13] .power_up = "low";
// synopsys translate_on

dffeas \REG31|DOUT[13] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[31]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG31|DOUT [13]),
	.prn(vcc));
// synopsys translate_off
defparam \REG31|DOUT[13] .is_wysiwyg = "true";
defparam \REG31|DOUT[13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[13]~149 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[13]~149_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG31|DOUT [13] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG15|DOUT [13] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG23|DOUT [13] ) ) ) # 
// ( !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG7|DOUT [13] ) ) )

	.dataa(!\REG7|DOUT [13]),
	.datab(!\REG23|DOUT [13]),
	.datac(!\REG15|DOUT [13]),
	.datad(!\REG31|DOUT [13]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[13]~149_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[13]~149 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[13]~149 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[13]~149 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[13]~150 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[13]~150_combout  = ( \MUX_END_REG_1|Q_OUT[1]~6_combout  & ( \END1[2]~input_o  & ( \MUX_END_REG_1|Q_OUT[13]~149_combout  ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~6_combout  & ( \END1[2]~input_o  & ( \MUX_END_REG_1|Q_OUT[13]~148_combout  ) ) 
// ) # ( \MUX_END_REG_1|Q_OUT[1]~6_combout  & ( !\END1[2]~input_o  & ( \REG10|DOUT [13] ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~6_combout  & ( !\END1[2]~input_o  & ( \MUX_END_REG_1|Q_OUT[13]~147_combout  ) ) )

	.dataa(!\MUX_END_REG_1|Q_OUT[13]~147_combout ),
	.datab(!\REG10|DOUT [13]),
	.datac(!\MUX_END_REG_1|Q_OUT[13]~148_combout ),
	.datad(!\MUX_END_REG_1|Q_OUT[13]~149_combout ),
	.datae(!\MUX_END_REG_1|Q_OUT[1]~6_combout ),
	.dataf(!\END1[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[13]~150_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[13]~150 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[13]~150 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[13]~150 .shared_arith = "off";
// synopsys translate_on

dffeas \REG1|DOUT[13] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG1|DOUT [13]),
	.prn(vcc));
// synopsys translate_off
defparam \REG1|DOUT[13] .is_wysiwyg = "true";
defparam \REG1|DOUT[13] .power_up = "low";
// synopsys translate_on

dffeas \REG17|DOUT[13] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[17]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG17|DOUT [13]),
	.prn(vcc));
// synopsys translate_off
defparam \REG17|DOUT[13] .is_wysiwyg = "true";
defparam \REG17|DOUT[13] .power_up = "low";
// synopsys translate_on

dffeas \REG9|DOUT[13] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[9]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG9|DOUT [13]),
	.prn(vcc));
// synopsys translate_off
defparam \REG9|DOUT[13] .is_wysiwyg = "true";
defparam \REG9|DOUT[13] .power_up = "low";
// synopsys translate_on

dffeas \REG25|DOUT[13] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[25]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG25|DOUT [13]),
	.prn(vcc));
// synopsys translate_off
defparam \REG25|DOUT[13] .is_wysiwyg = "true";
defparam \REG25|DOUT[13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[13]~151 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[13]~151_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG25|DOUT [13] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG9|DOUT [13] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG17|DOUT [13] ) ) ) # ( 
// !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG1|DOUT [13] ) ) )

	.dataa(!\REG1|DOUT [13]),
	.datab(!\REG17|DOUT [13]),
	.datac(!\REG9|DOUT [13]),
	.datad(!\REG25|DOUT [13]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[13]~151_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[13]~151 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[13]~151 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[13]~151 .shared_arith = "off";
// synopsys translate_on

dffeas \REG5|DOUT[13] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG5|DOUT [13]),
	.prn(vcc));
// synopsys translate_off
defparam \REG5|DOUT[13] .is_wysiwyg = "true";
defparam \REG5|DOUT[13] .power_up = "low";
// synopsys translate_on

dffeas \REG21|DOUT[13] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[21]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG21|DOUT [13]),
	.prn(vcc));
// synopsys translate_off
defparam \REG21|DOUT[13] .is_wysiwyg = "true";
defparam \REG21|DOUT[13] .power_up = "low";
// synopsys translate_on

dffeas \REG13|DOUT[13] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[13]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG13|DOUT [13]),
	.prn(vcc));
// synopsys translate_off
defparam \REG13|DOUT[13] .is_wysiwyg = "true";
defparam \REG13|DOUT[13] .power_up = "low";
// synopsys translate_on

dffeas \REG29|DOUT[13] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[29]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG29|DOUT [13]),
	.prn(vcc));
// synopsys translate_off
defparam \REG29|DOUT[13] .is_wysiwyg = "true";
defparam \REG29|DOUT[13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[13]~152 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[13]~152_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG29|DOUT [13] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG13|DOUT [13] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG21|DOUT [13] ) ) ) # 
// ( !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG5|DOUT [13] ) ) )

	.dataa(!\REG5|DOUT [13]),
	.datab(!\REG21|DOUT [13]),
	.datac(!\REG13|DOUT [13]),
	.datad(!\REG29|DOUT [13]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[13]~152_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[13]~152 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[13]~152 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[13]~152 .shared_arith = "off";
// synopsys translate_on

dffeas \REG0|DOUT[13] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG0|DOUT [13]),
	.prn(vcc));
// synopsys translate_off
defparam \REG0|DOUT[13] .is_wysiwyg = "true";
defparam \REG0|DOUT[13] .power_up = "low";
// synopsys translate_on

dffeas \REG16|DOUT[13] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[16]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG16|DOUT [13]),
	.prn(vcc));
// synopsys translate_off
defparam \REG16|DOUT[13] .is_wysiwyg = "true";
defparam \REG16|DOUT[13] .power_up = "low";
// synopsys translate_on

dffeas \REG8|DOUT[13] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[8]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG8|DOUT [13]),
	.prn(vcc));
// synopsys translate_off
defparam \REG8|DOUT[13] .is_wysiwyg = "true";
defparam \REG8|DOUT[13] .power_up = "low";
// synopsys translate_on

dffeas \REG24|DOUT[13] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[24]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG24|DOUT [13]),
	.prn(vcc));
// synopsys translate_off
defparam \REG24|DOUT[13] .is_wysiwyg = "true";
defparam \REG24|DOUT[13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[13]~153 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[13]~153_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG24|DOUT [13] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG8|DOUT [13] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG16|DOUT [13] ) ) ) # ( 
// !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG0|DOUT [13] ) ) )

	.dataa(!\REG0|DOUT [13]),
	.datab(!\REG16|DOUT [13]),
	.datac(!\REG8|DOUT [13]),
	.datad(!\REG24|DOUT [13]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[13]~153_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[13]~153 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[13]~153 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[13]~153 .shared_arith = "off";
// synopsys translate_on

dffeas \REG4|DOUT[13] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[4]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG4|DOUT [13]),
	.prn(vcc));
// synopsys translate_off
defparam \REG4|DOUT[13] .is_wysiwyg = "true";
defparam \REG4|DOUT[13] .power_up = "low";
// synopsys translate_on

dffeas \REG20|DOUT[13] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[20]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG20|DOUT [13]),
	.prn(vcc));
// synopsys translate_off
defparam \REG20|DOUT[13] .is_wysiwyg = "true";
defparam \REG20|DOUT[13] .power_up = "low";
// synopsys translate_on

dffeas \REG12|DOUT[13] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[12]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG12|DOUT [13]),
	.prn(vcc));
// synopsys translate_off
defparam \REG12|DOUT[13] .is_wysiwyg = "true";
defparam \REG12|DOUT[13] .power_up = "low";
// synopsys translate_on

dffeas \REG28|DOUT[13] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[28]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG28|DOUT [13]),
	.prn(vcc));
// synopsys translate_off
defparam \REG28|DOUT[13] .is_wysiwyg = "true";
defparam \REG28|DOUT[13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[13]~154 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[13]~154_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG28|DOUT [13] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG12|DOUT [13] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG20|DOUT [13] ) ) ) # 
// ( !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG4|DOUT [13] ) ) )

	.dataa(!\REG4|DOUT [13]),
	.datab(!\REG20|DOUT [13]),
	.datac(!\REG12|DOUT [13]),
	.datad(!\REG28|DOUT [13]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[13]~154_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[13]~154 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[13]~154 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[13]~154 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[13]~155 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[13]~155_combout  = ( \MUX_END_REG_1|Q_OUT[13]~153_combout  & ( \MUX_END_REG_1|Q_OUT[13]~154_combout  & ( (!\END1[0]~input_o ) # ((!\END1[2]~input_o  & (\MUX_END_REG_1|Q_OUT[13]~151_combout )) # (\END1[2]~input_o  & 
// ((\MUX_END_REG_1|Q_OUT[13]~152_combout )))) ) ) ) # ( !\MUX_END_REG_1|Q_OUT[13]~153_combout  & ( \MUX_END_REG_1|Q_OUT[13]~154_combout  & ( (!\END1[0]~input_o  & (\END1[2]~input_o )) # (\END1[0]~input_o  & ((!\END1[2]~input_o  & 
// (\MUX_END_REG_1|Q_OUT[13]~151_combout )) # (\END1[2]~input_o  & ((\MUX_END_REG_1|Q_OUT[13]~152_combout ))))) ) ) ) # ( \MUX_END_REG_1|Q_OUT[13]~153_combout  & ( !\MUX_END_REG_1|Q_OUT[13]~154_combout  & ( (!\END1[0]~input_o  & (!\END1[2]~input_o )) # 
// (\END1[0]~input_o  & ((!\END1[2]~input_o  & (\MUX_END_REG_1|Q_OUT[13]~151_combout )) # (\END1[2]~input_o  & ((\MUX_END_REG_1|Q_OUT[13]~152_combout ))))) ) ) ) # ( !\MUX_END_REG_1|Q_OUT[13]~153_combout  & ( !\MUX_END_REG_1|Q_OUT[13]~154_combout  & ( 
// (\END1[0]~input_o  & ((!\END1[2]~input_o  & (\MUX_END_REG_1|Q_OUT[13]~151_combout )) # (\END1[2]~input_o  & ((\MUX_END_REG_1|Q_OUT[13]~152_combout ))))) ) ) )

	.dataa(!\END1[0]~input_o ),
	.datab(!\END1[2]~input_o ),
	.datac(!\MUX_END_REG_1|Q_OUT[13]~151_combout ),
	.datad(!\MUX_END_REG_1|Q_OUT[13]~152_combout ),
	.datae(!\MUX_END_REG_1|Q_OUT[13]~153_combout ),
	.dataf(!\MUX_END_REG_1|Q_OUT[13]~154_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[13]~155_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[13]~155 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[13]~155 .lut_mask = 64'h04158C9D2637AEBF;
defparam \MUX_END_REG_1|Q_OUT[13]~155 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[13]~156 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[13]~156_combout  = (!\END1[1]~input_o  & ((\MUX_END_REG_1|Q_OUT[13]~155_combout ))) # (\END1[1]~input_o  & (\MUX_END_REG_1|Q_OUT[13]~150_combout ))

	.dataa(!\END1[1]~input_o ),
	.datab(!\MUX_END_REG_1|Q_OUT[13]~150_combout ),
	.datac(!\MUX_END_REG_1|Q_OUT[13]~155_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[13]~156_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[13]~156 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[13]~156 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX_END_REG_1|Q_OUT[13]~156 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \DADO_W_REG3[14]~input (
	.i(DADO_W_REG3[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DADO_W_REG3[14]~input_o ));
// synopsys translate_off
defparam \DADO_W_REG3[14]~input .bus_hold = "false";
defparam \DADO_W_REG3[14]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \REG2|DOUT[14] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG2|DOUT [14]),
	.prn(vcc));
// synopsys translate_off
defparam \REG2|DOUT[14] .is_wysiwyg = "true";
defparam \REG2|DOUT[14] .power_up = "low";
// synopsys translate_on

dffeas \REG18|DOUT[14] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG18|DOUT [14]),
	.prn(vcc));
// synopsys translate_off
defparam \REG18|DOUT[14] .is_wysiwyg = "true";
defparam \REG18|DOUT[14] .power_up = "low";
// synopsys translate_on

dffeas \REG3|DOUT[14] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG3|DOUT [14]),
	.prn(vcc));
// synopsys translate_off
defparam \REG3|DOUT[14] .is_wysiwyg = "true";
defparam \REG3|DOUT[14] .power_up = "low";
// synopsys translate_on

dffeas \REG27|DOUT[14] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[27]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG27|DOUT [14]),
	.prn(vcc));
// synopsys translate_off
defparam \REG27|DOUT[14] .is_wysiwyg = "true";
defparam \REG27|DOUT[14] .power_up = "low";
// synopsys translate_on

dffeas \REG11|DOUT[14] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[11]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG11|DOUT [14]),
	.prn(vcc));
// synopsys translate_off
defparam \REG11|DOUT[14] .is_wysiwyg = "true";
defparam \REG11|DOUT[14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[14]~157 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[14]~157_combout  = ( \REG11|DOUT [14] & ( (!\END1[3]~input_o  & (((\REG3|DOUT [14])))) # (\END1[3]~input_o  & ((!\END1[4]~input_o ) # ((\REG27|DOUT [14])))) ) ) # ( !\REG11|DOUT [14] & ( (!\END1[3]~input_o  & (((\REG3|DOUT [14])))) # 
// (\END1[3]~input_o  & (\END1[4]~input_o  & ((\REG27|DOUT [14])))) ) )

	.dataa(!\END1[3]~input_o ),
	.datab(!\END1[4]~input_o ),
	.datac(!\REG3|DOUT [14]),
	.datad(!\REG27|DOUT [14]),
	.datae(!\REG11|DOUT [14]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[14]~157_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[14]~157 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[14]~157 .lut_mask = 64'h0A1B4E5F0A1B4E5F;
defparam \MUX_END_REG_1|Q_OUT[14]~157 .shared_arith = "off";
// synopsys translate_on

dffeas \REG26|DOUT[14] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[26]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG26|DOUT [14]),
	.prn(vcc));
// synopsys translate_off
defparam \REG26|DOUT[14] .is_wysiwyg = "true";
defparam \REG26|DOUT[14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[14]~158 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[14]~158_combout  = ( \MUX_END_REG_1|Q_OUT[1]~1_combout  & ( \MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \REG18|DOUT [14] ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~1_combout  & ( \MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \REG2|DOUT [14] ) ) ) # ( 
// \MUX_END_REG_1|Q_OUT[1]~1_combout  & ( !\MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \REG26|DOUT [14] ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~1_combout  & ( !\MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \MUX_END_REG_1|Q_OUT[14]~157_combout  ) ) )

	.dataa(!\REG2|DOUT [14]),
	.datab(!\REG18|DOUT [14]),
	.datac(!\MUX_END_REG_1|Q_OUT[14]~157_combout ),
	.datad(!\REG26|DOUT [14]),
	.datae(!\MUX_END_REG_1|Q_OUT[1]~1_combout ),
	.dataf(!\MUX_END_REG_1|Q_OUT[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[14]~158_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[14]~158 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[14]~158 .lut_mask = 64'h0F0F00FF55553333;
defparam \MUX_END_REG_1|Q_OUT[14]~158 .shared_arith = "off";
// synopsys translate_on

dffeas \REG10|DOUT[14] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[10]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG10|DOUT [14]),
	.prn(vcc));
// synopsys translate_off
defparam \REG10|DOUT[14] .is_wysiwyg = "true";
defparam \REG10|DOUT[14] .power_up = "low";
// synopsys translate_on

dffeas \REG6|DOUT[14] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[6]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG6|DOUT [14]),
	.prn(vcc));
// synopsys translate_off
defparam \REG6|DOUT[14] .is_wysiwyg = "true";
defparam \REG6|DOUT[14] .power_up = "low";
// synopsys translate_on

dffeas \REG22|DOUT[14] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[22]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG22|DOUT [14]),
	.prn(vcc));
// synopsys translate_off
defparam \REG22|DOUT[14] .is_wysiwyg = "true";
defparam \REG22|DOUT[14] .power_up = "low";
// synopsys translate_on

dffeas \REG14|DOUT[14] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[14]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG14|DOUT [14]),
	.prn(vcc));
// synopsys translate_off
defparam \REG14|DOUT[14] .is_wysiwyg = "true";
defparam \REG14|DOUT[14] .power_up = "low";
// synopsys translate_on

dffeas \REG30|DOUT[14] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[30]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG30|DOUT [14]),
	.prn(vcc));
// synopsys translate_off
defparam \REG30|DOUT[14] .is_wysiwyg = "true";
defparam \REG30|DOUT[14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[14]~159 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[14]~159_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG30|DOUT [14] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG14|DOUT [14] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG22|DOUT [14] ) ) ) # 
// ( !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG6|DOUT [14] ) ) )

	.dataa(!\REG6|DOUT [14]),
	.datab(!\REG22|DOUT [14]),
	.datac(!\REG14|DOUT [14]),
	.datad(!\REG30|DOUT [14]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[14]~159_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[14]~159 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[14]~159 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[14]~159 .shared_arith = "off";
// synopsys translate_on

dffeas \REG7|DOUT[14] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[7]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG7|DOUT [14]),
	.prn(vcc));
// synopsys translate_off
defparam \REG7|DOUT[14] .is_wysiwyg = "true";
defparam \REG7|DOUT[14] .power_up = "low";
// synopsys translate_on

dffeas \REG23|DOUT[14] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[23]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG23|DOUT [14]),
	.prn(vcc));
// synopsys translate_off
defparam \REG23|DOUT[14] .is_wysiwyg = "true";
defparam \REG23|DOUT[14] .power_up = "low";
// synopsys translate_on

dffeas \REG15|DOUT[14] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[15]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG15|DOUT [14]),
	.prn(vcc));
// synopsys translate_off
defparam \REG15|DOUT[14] .is_wysiwyg = "true";
defparam \REG15|DOUT[14] .power_up = "low";
// synopsys translate_on

dffeas \REG31|DOUT[14] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[31]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG31|DOUT [14]),
	.prn(vcc));
// synopsys translate_off
defparam \REG31|DOUT[14] .is_wysiwyg = "true";
defparam \REG31|DOUT[14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[14]~160 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[14]~160_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG31|DOUT [14] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG15|DOUT [14] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG23|DOUT [14] ) ) ) # 
// ( !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG7|DOUT [14] ) ) )

	.dataa(!\REG7|DOUT [14]),
	.datab(!\REG23|DOUT [14]),
	.datac(!\REG15|DOUT [14]),
	.datad(!\REG31|DOUT [14]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[14]~160_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[14]~160 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[14]~160 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[14]~160 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[14]~161 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[14]~161_combout  = ( \MUX_END_REG_1|Q_OUT[1]~6_combout  & ( \END1[2]~input_o  & ( \MUX_END_REG_1|Q_OUT[14]~160_combout  ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~6_combout  & ( \END1[2]~input_o  & ( \MUX_END_REG_1|Q_OUT[14]~159_combout  ) ) 
// ) # ( \MUX_END_REG_1|Q_OUT[1]~6_combout  & ( !\END1[2]~input_o  & ( \REG10|DOUT [14] ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~6_combout  & ( !\END1[2]~input_o  & ( \MUX_END_REG_1|Q_OUT[14]~158_combout  ) ) )

	.dataa(!\MUX_END_REG_1|Q_OUT[14]~158_combout ),
	.datab(!\REG10|DOUT [14]),
	.datac(!\MUX_END_REG_1|Q_OUT[14]~159_combout ),
	.datad(!\MUX_END_REG_1|Q_OUT[14]~160_combout ),
	.datae(!\MUX_END_REG_1|Q_OUT[1]~6_combout ),
	.dataf(!\END1[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[14]~161_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[14]~161 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[14]~161 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[14]~161 .shared_arith = "off";
// synopsys translate_on

dffeas \REG1|DOUT[14] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG1|DOUT [14]),
	.prn(vcc));
// synopsys translate_off
defparam \REG1|DOUT[14] .is_wysiwyg = "true";
defparam \REG1|DOUT[14] .power_up = "low";
// synopsys translate_on

dffeas \REG17|DOUT[14] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[17]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG17|DOUT [14]),
	.prn(vcc));
// synopsys translate_off
defparam \REG17|DOUT[14] .is_wysiwyg = "true";
defparam \REG17|DOUT[14] .power_up = "low";
// synopsys translate_on

dffeas \REG9|DOUT[14] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[9]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG9|DOUT [14]),
	.prn(vcc));
// synopsys translate_off
defparam \REG9|DOUT[14] .is_wysiwyg = "true";
defparam \REG9|DOUT[14] .power_up = "low";
// synopsys translate_on

dffeas \REG25|DOUT[14] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[25]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG25|DOUT [14]),
	.prn(vcc));
// synopsys translate_off
defparam \REG25|DOUT[14] .is_wysiwyg = "true";
defparam \REG25|DOUT[14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[14]~162 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[14]~162_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG25|DOUT [14] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG9|DOUT [14] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG17|DOUT [14] ) ) ) # ( 
// !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG1|DOUT [14] ) ) )

	.dataa(!\REG1|DOUT [14]),
	.datab(!\REG17|DOUT [14]),
	.datac(!\REG9|DOUT [14]),
	.datad(!\REG25|DOUT [14]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[14]~162_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[14]~162 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[14]~162 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[14]~162 .shared_arith = "off";
// synopsys translate_on

dffeas \REG5|DOUT[14] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG5|DOUT [14]),
	.prn(vcc));
// synopsys translate_off
defparam \REG5|DOUT[14] .is_wysiwyg = "true";
defparam \REG5|DOUT[14] .power_up = "low";
// synopsys translate_on

dffeas \REG21|DOUT[14] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[21]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG21|DOUT [14]),
	.prn(vcc));
// synopsys translate_off
defparam \REG21|DOUT[14] .is_wysiwyg = "true";
defparam \REG21|DOUT[14] .power_up = "low";
// synopsys translate_on

dffeas \REG13|DOUT[14] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[13]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG13|DOUT [14]),
	.prn(vcc));
// synopsys translate_off
defparam \REG13|DOUT[14] .is_wysiwyg = "true";
defparam \REG13|DOUT[14] .power_up = "low";
// synopsys translate_on

dffeas \REG29|DOUT[14] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[29]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG29|DOUT [14]),
	.prn(vcc));
// synopsys translate_off
defparam \REG29|DOUT[14] .is_wysiwyg = "true";
defparam \REG29|DOUT[14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[14]~163 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[14]~163_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG29|DOUT [14] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG13|DOUT [14] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG21|DOUT [14] ) ) ) # 
// ( !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG5|DOUT [14] ) ) )

	.dataa(!\REG5|DOUT [14]),
	.datab(!\REG21|DOUT [14]),
	.datac(!\REG13|DOUT [14]),
	.datad(!\REG29|DOUT [14]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[14]~163_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[14]~163 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[14]~163 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[14]~163 .shared_arith = "off";
// synopsys translate_on

dffeas \REG0|DOUT[14] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG0|DOUT [14]),
	.prn(vcc));
// synopsys translate_off
defparam \REG0|DOUT[14] .is_wysiwyg = "true";
defparam \REG0|DOUT[14] .power_up = "low";
// synopsys translate_on

dffeas \REG16|DOUT[14] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[16]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG16|DOUT [14]),
	.prn(vcc));
// synopsys translate_off
defparam \REG16|DOUT[14] .is_wysiwyg = "true";
defparam \REG16|DOUT[14] .power_up = "low";
// synopsys translate_on

dffeas \REG8|DOUT[14] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[8]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG8|DOUT [14]),
	.prn(vcc));
// synopsys translate_off
defparam \REG8|DOUT[14] .is_wysiwyg = "true";
defparam \REG8|DOUT[14] .power_up = "low";
// synopsys translate_on

dffeas \REG24|DOUT[14] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[24]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG24|DOUT [14]),
	.prn(vcc));
// synopsys translate_off
defparam \REG24|DOUT[14] .is_wysiwyg = "true";
defparam \REG24|DOUT[14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[14]~164 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[14]~164_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG24|DOUT [14] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG8|DOUT [14] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG16|DOUT [14] ) ) ) # ( 
// !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG0|DOUT [14] ) ) )

	.dataa(!\REG0|DOUT [14]),
	.datab(!\REG16|DOUT [14]),
	.datac(!\REG8|DOUT [14]),
	.datad(!\REG24|DOUT [14]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[14]~164_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[14]~164 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[14]~164 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[14]~164 .shared_arith = "off";
// synopsys translate_on

dffeas \REG4|DOUT[14] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[4]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG4|DOUT [14]),
	.prn(vcc));
// synopsys translate_off
defparam \REG4|DOUT[14] .is_wysiwyg = "true";
defparam \REG4|DOUT[14] .power_up = "low";
// synopsys translate_on

dffeas \REG20|DOUT[14] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[20]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG20|DOUT [14]),
	.prn(vcc));
// synopsys translate_off
defparam \REG20|DOUT[14] .is_wysiwyg = "true";
defparam \REG20|DOUT[14] .power_up = "low";
// synopsys translate_on

dffeas \REG12|DOUT[14] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[12]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG12|DOUT [14]),
	.prn(vcc));
// synopsys translate_off
defparam \REG12|DOUT[14] .is_wysiwyg = "true";
defparam \REG12|DOUT[14] .power_up = "low";
// synopsys translate_on

dffeas \REG28|DOUT[14] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[28]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG28|DOUT [14]),
	.prn(vcc));
// synopsys translate_off
defparam \REG28|DOUT[14] .is_wysiwyg = "true";
defparam \REG28|DOUT[14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[14]~165 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[14]~165_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG28|DOUT [14] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG12|DOUT [14] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG20|DOUT [14] ) ) ) # 
// ( !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG4|DOUT [14] ) ) )

	.dataa(!\REG4|DOUT [14]),
	.datab(!\REG20|DOUT [14]),
	.datac(!\REG12|DOUT [14]),
	.datad(!\REG28|DOUT [14]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[14]~165_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[14]~165 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[14]~165 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[14]~165 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[14]~166 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[14]~166_combout  = ( \MUX_END_REG_1|Q_OUT[14]~164_combout  & ( \MUX_END_REG_1|Q_OUT[14]~165_combout  & ( (!\END1[0]~input_o ) # ((!\END1[2]~input_o  & (\MUX_END_REG_1|Q_OUT[14]~162_combout )) # (\END1[2]~input_o  & 
// ((\MUX_END_REG_1|Q_OUT[14]~163_combout )))) ) ) ) # ( !\MUX_END_REG_1|Q_OUT[14]~164_combout  & ( \MUX_END_REG_1|Q_OUT[14]~165_combout  & ( (!\END1[0]~input_o  & (\END1[2]~input_o )) # (\END1[0]~input_o  & ((!\END1[2]~input_o  & 
// (\MUX_END_REG_1|Q_OUT[14]~162_combout )) # (\END1[2]~input_o  & ((\MUX_END_REG_1|Q_OUT[14]~163_combout ))))) ) ) ) # ( \MUX_END_REG_1|Q_OUT[14]~164_combout  & ( !\MUX_END_REG_1|Q_OUT[14]~165_combout  & ( (!\END1[0]~input_o  & (!\END1[2]~input_o )) # 
// (\END1[0]~input_o  & ((!\END1[2]~input_o  & (\MUX_END_REG_1|Q_OUT[14]~162_combout )) # (\END1[2]~input_o  & ((\MUX_END_REG_1|Q_OUT[14]~163_combout ))))) ) ) ) # ( !\MUX_END_REG_1|Q_OUT[14]~164_combout  & ( !\MUX_END_REG_1|Q_OUT[14]~165_combout  & ( 
// (\END1[0]~input_o  & ((!\END1[2]~input_o  & (\MUX_END_REG_1|Q_OUT[14]~162_combout )) # (\END1[2]~input_o  & ((\MUX_END_REG_1|Q_OUT[14]~163_combout ))))) ) ) )

	.dataa(!\END1[0]~input_o ),
	.datab(!\END1[2]~input_o ),
	.datac(!\MUX_END_REG_1|Q_OUT[14]~162_combout ),
	.datad(!\MUX_END_REG_1|Q_OUT[14]~163_combout ),
	.datae(!\MUX_END_REG_1|Q_OUT[14]~164_combout ),
	.dataf(!\MUX_END_REG_1|Q_OUT[14]~165_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[14]~166_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[14]~166 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[14]~166 .lut_mask = 64'h04158C9D2637AEBF;
defparam \MUX_END_REG_1|Q_OUT[14]~166 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[14]~167 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[14]~167_combout  = (!\END1[1]~input_o  & ((\MUX_END_REG_1|Q_OUT[14]~166_combout ))) # (\END1[1]~input_o  & (\MUX_END_REG_1|Q_OUT[14]~161_combout ))

	.dataa(!\END1[1]~input_o ),
	.datab(!\MUX_END_REG_1|Q_OUT[14]~161_combout ),
	.datac(!\MUX_END_REG_1|Q_OUT[14]~166_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[14]~167_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[14]~167 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[14]~167 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX_END_REG_1|Q_OUT[14]~167 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \DADO_W_REG3[15]~input (
	.i(DADO_W_REG3[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DADO_W_REG3[15]~input_o ));
// synopsys translate_off
defparam \DADO_W_REG3[15]~input .bus_hold = "false";
defparam \DADO_W_REG3[15]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \REG2|DOUT[15] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG2|DOUT [15]),
	.prn(vcc));
// synopsys translate_off
defparam \REG2|DOUT[15] .is_wysiwyg = "true";
defparam \REG2|DOUT[15] .power_up = "low";
// synopsys translate_on

dffeas \REG18|DOUT[15] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG18|DOUT [15]),
	.prn(vcc));
// synopsys translate_off
defparam \REG18|DOUT[15] .is_wysiwyg = "true";
defparam \REG18|DOUT[15] .power_up = "low";
// synopsys translate_on

dffeas \REG3|DOUT[15] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG3|DOUT [15]),
	.prn(vcc));
// synopsys translate_off
defparam \REG3|DOUT[15] .is_wysiwyg = "true";
defparam \REG3|DOUT[15] .power_up = "low";
// synopsys translate_on

dffeas \REG27|DOUT[15] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[27]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG27|DOUT [15]),
	.prn(vcc));
// synopsys translate_off
defparam \REG27|DOUT[15] .is_wysiwyg = "true";
defparam \REG27|DOUT[15] .power_up = "low";
// synopsys translate_on

dffeas \REG11|DOUT[15] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[11]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG11|DOUT [15]),
	.prn(vcc));
// synopsys translate_off
defparam \REG11|DOUT[15] .is_wysiwyg = "true";
defparam \REG11|DOUT[15] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[15]~168 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[15]~168_combout  = ( \REG11|DOUT [15] & ( (!\END1[3]~input_o  & (((\REG3|DOUT [15])))) # (\END1[3]~input_o  & ((!\END1[4]~input_o ) # ((\REG27|DOUT [15])))) ) ) # ( !\REG11|DOUT [15] & ( (!\END1[3]~input_o  & (((\REG3|DOUT [15])))) # 
// (\END1[3]~input_o  & (\END1[4]~input_o  & ((\REG27|DOUT [15])))) ) )

	.dataa(!\END1[3]~input_o ),
	.datab(!\END1[4]~input_o ),
	.datac(!\REG3|DOUT [15]),
	.datad(!\REG27|DOUT [15]),
	.datae(!\REG11|DOUT [15]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[15]~168_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[15]~168 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[15]~168 .lut_mask = 64'h0A1B4E5F0A1B4E5F;
defparam \MUX_END_REG_1|Q_OUT[15]~168 .shared_arith = "off";
// synopsys translate_on

dffeas \REG26|DOUT[15] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[26]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG26|DOUT [15]),
	.prn(vcc));
// synopsys translate_off
defparam \REG26|DOUT[15] .is_wysiwyg = "true";
defparam \REG26|DOUT[15] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[15]~169 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[15]~169_combout  = ( \MUX_END_REG_1|Q_OUT[1]~1_combout  & ( \MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \REG18|DOUT [15] ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~1_combout  & ( \MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \REG2|DOUT [15] ) ) ) # ( 
// \MUX_END_REG_1|Q_OUT[1]~1_combout  & ( !\MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \REG26|DOUT [15] ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~1_combout  & ( !\MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \MUX_END_REG_1|Q_OUT[15]~168_combout  ) ) )

	.dataa(!\REG2|DOUT [15]),
	.datab(!\REG18|DOUT [15]),
	.datac(!\MUX_END_REG_1|Q_OUT[15]~168_combout ),
	.datad(!\REG26|DOUT [15]),
	.datae(!\MUX_END_REG_1|Q_OUT[1]~1_combout ),
	.dataf(!\MUX_END_REG_1|Q_OUT[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[15]~169_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[15]~169 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[15]~169 .lut_mask = 64'h0F0F00FF55553333;
defparam \MUX_END_REG_1|Q_OUT[15]~169 .shared_arith = "off";
// synopsys translate_on

dffeas \REG10|DOUT[15] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[10]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG10|DOUT [15]),
	.prn(vcc));
// synopsys translate_off
defparam \REG10|DOUT[15] .is_wysiwyg = "true";
defparam \REG10|DOUT[15] .power_up = "low";
// synopsys translate_on

dffeas \REG6|DOUT[15] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[6]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG6|DOUT [15]),
	.prn(vcc));
// synopsys translate_off
defparam \REG6|DOUT[15] .is_wysiwyg = "true";
defparam \REG6|DOUT[15] .power_up = "low";
// synopsys translate_on

dffeas \REG22|DOUT[15] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[22]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG22|DOUT [15]),
	.prn(vcc));
// synopsys translate_off
defparam \REG22|DOUT[15] .is_wysiwyg = "true";
defparam \REG22|DOUT[15] .power_up = "low";
// synopsys translate_on

dffeas \REG14|DOUT[15] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[14]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG14|DOUT [15]),
	.prn(vcc));
// synopsys translate_off
defparam \REG14|DOUT[15] .is_wysiwyg = "true";
defparam \REG14|DOUT[15] .power_up = "low";
// synopsys translate_on

dffeas \REG30|DOUT[15] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[30]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG30|DOUT [15]),
	.prn(vcc));
// synopsys translate_off
defparam \REG30|DOUT[15] .is_wysiwyg = "true";
defparam \REG30|DOUT[15] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[15]~170 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[15]~170_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG30|DOUT [15] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG14|DOUT [15] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG22|DOUT [15] ) ) ) # 
// ( !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG6|DOUT [15] ) ) )

	.dataa(!\REG6|DOUT [15]),
	.datab(!\REG22|DOUT [15]),
	.datac(!\REG14|DOUT [15]),
	.datad(!\REG30|DOUT [15]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[15]~170_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[15]~170 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[15]~170 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[15]~170 .shared_arith = "off";
// synopsys translate_on

dffeas \REG7|DOUT[15] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[7]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG7|DOUT [15]),
	.prn(vcc));
// synopsys translate_off
defparam \REG7|DOUT[15] .is_wysiwyg = "true";
defparam \REG7|DOUT[15] .power_up = "low";
// synopsys translate_on

dffeas \REG23|DOUT[15] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[23]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG23|DOUT [15]),
	.prn(vcc));
// synopsys translate_off
defparam \REG23|DOUT[15] .is_wysiwyg = "true";
defparam \REG23|DOUT[15] .power_up = "low";
// synopsys translate_on

dffeas \REG15|DOUT[15] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[15]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG15|DOUT [15]),
	.prn(vcc));
// synopsys translate_off
defparam \REG15|DOUT[15] .is_wysiwyg = "true";
defparam \REG15|DOUT[15] .power_up = "low";
// synopsys translate_on

dffeas \REG31|DOUT[15] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[31]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG31|DOUT [15]),
	.prn(vcc));
// synopsys translate_off
defparam \REG31|DOUT[15] .is_wysiwyg = "true";
defparam \REG31|DOUT[15] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[15]~171 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[15]~171_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG31|DOUT [15] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG15|DOUT [15] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG23|DOUT [15] ) ) ) # 
// ( !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG7|DOUT [15] ) ) )

	.dataa(!\REG7|DOUT [15]),
	.datab(!\REG23|DOUT [15]),
	.datac(!\REG15|DOUT [15]),
	.datad(!\REG31|DOUT [15]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[15]~171_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[15]~171 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[15]~171 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[15]~171 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[15]~172 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[15]~172_combout  = ( \MUX_END_REG_1|Q_OUT[1]~6_combout  & ( \END1[2]~input_o  & ( \MUX_END_REG_1|Q_OUT[15]~171_combout  ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~6_combout  & ( \END1[2]~input_o  & ( \MUX_END_REG_1|Q_OUT[15]~170_combout  ) ) 
// ) # ( \MUX_END_REG_1|Q_OUT[1]~6_combout  & ( !\END1[2]~input_o  & ( \REG10|DOUT [15] ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~6_combout  & ( !\END1[2]~input_o  & ( \MUX_END_REG_1|Q_OUT[15]~169_combout  ) ) )

	.dataa(!\MUX_END_REG_1|Q_OUT[15]~169_combout ),
	.datab(!\REG10|DOUT [15]),
	.datac(!\MUX_END_REG_1|Q_OUT[15]~170_combout ),
	.datad(!\MUX_END_REG_1|Q_OUT[15]~171_combout ),
	.datae(!\MUX_END_REG_1|Q_OUT[1]~6_combout ),
	.dataf(!\END1[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[15]~172_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[15]~172 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[15]~172 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[15]~172 .shared_arith = "off";
// synopsys translate_on

dffeas \REG1|DOUT[15] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG1|DOUT [15]),
	.prn(vcc));
// synopsys translate_off
defparam \REG1|DOUT[15] .is_wysiwyg = "true";
defparam \REG1|DOUT[15] .power_up = "low";
// synopsys translate_on

dffeas \REG17|DOUT[15] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[17]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG17|DOUT [15]),
	.prn(vcc));
// synopsys translate_off
defparam \REG17|DOUT[15] .is_wysiwyg = "true";
defparam \REG17|DOUT[15] .power_up = "low";
// synopsys translate_on

dffeas \REG9|DOUT[15] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[9]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG9|DOUT [15]),
	.prn(vcc));
// synopsys translate_off
defparam \REG9|DOUT[15] .is_wysiwyg = "true";
defparam \REG9|DOUT[15] .power_up = "low";
// synopsys translate_on

dffeas \REG25|DOUT[15] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[25]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG25|DOUT [15]),
	.prn(vcc));
// synopsys translate_off
defparam \REG25|DOUT[15] .is_wysiwyg = "true";
defparam \REG25|DOUT[15] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[15]~173 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[15]~173_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG25|DOUT [15] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG9|DOUT [15] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG17|DOUT [15] ) ) ) # ( 
// !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG1|DOUT [15] ) ) )

	.dataa(!\REG1|DOUT [15]),
	.datab(!\REG17|DOUT [15]),
	.datac(!\REG9|DOUT [15]),
	.datad(!\REG25|DOUT [15]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[15]~173_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[15]~173 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[15]~173 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[15]~173 .shared_arith = "off";
// synopsys translate_on

dffeas \REG5|DOUT[15] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG5|DOUT [15]),
	.prn(vcc));
// synopsys translate_off
defparam \REG5|DOUT[15] .is_wysiwyg = "true";
defparam \REG5|DOUT[15] .power_up = "low";
// synopsys translate_on

dffeas \REG21|DOUT[15] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[21]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG21|DOUT [15]),
	.prn(vcc));
// synopsys translate_off
defparam \REG21|DOUT[15] .is_wysiwyg = "true";
defparam \REG21|DOUT[15] .power_up = "low";
// synopsys translate_on

dffeas \REG13|DOUT[15] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[13]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG13|DOUT [15]),
	.prn(vcc));
// synopsys translate_off
defparam \REG13|DOUT[15] .is_wysiwyg = "true";
defparam \REG13|DOUT[15] .power_up = "low";
// synopsys translate_on

dffeas \REG29|DOUT[15] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[29]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG29|DOUT [15]),
	.prn(vcc));
// synopsys translate_off
defparam \REG29|DOUT[15] .is_wysiwyg = "true";
defparam \REG29|DOUT[15] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[15]~174 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[15]~174_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG29|DOUT [15] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG13|DOUT [15] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG21|DOUT [15] ) ) ) # 
// ( !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG5|DOUT [15] ) ) )

	.dataa(!\REG5|DOUT [15]),
	.datab(!\REG21|DOUT [15]),
	.datac(!\REG13|DOUT [15]),
	.datad(!\REG29|DOUT [15]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[15]~174_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[15]~174 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[15]~174 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[15]~174 .shared_arith = "off";
// synopsys translate_on

dffeas \REG0|DOUT[15] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG0|DOUT [15]),
	.prn(vcc));
// synopsys translate_off
defparam \REG0|DOUT[15] .is_wysiwyg = "true";
defparam \REG0|DOUT[15] .power_up = "low";
// synopsys translate_on

dffeas \REG16|DOUT[15] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[16]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG16|DOUT [15]),
	.prn(vcc));
// synopsys translate_off
defparam \REG16|DOUT[15] .is_wysiwyg = "true";
defparam \REG16|DOUT[15] .power_up = "low";
// synopsys translate_on

dffeas \REG8|DOUT[15] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[8]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG8|DOUT [15]),
	.prn(vcc));
// synopsys translate_off
defparam \REG8|DOUT[15] .is_wysiwyg = "true";
defparam \REG8|DOUT[15] .power_up = "low";
// synopsys translate_on

dffeas \REG24|DOUT[15] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[24]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG24|DOUT [15]),
	.prn(vcc));
// synopsys translate_off
defparam \REG24|DOUT[15] .is_wysiwyg = "true";
defparam \REG24|DOUT[15] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[15]~175 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[15]~175_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG24|DOUT [15] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG8|DOUT [15] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG16|DOUT [15] ) ) ) # ( 
// !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG0|DOUT [15] ) ) )

	.dataa(!\REG0|DOUT [15]),
	.datab(!\REG16|DOUT [15]),
	.datac(!\REG8|DOUT [15]),
	.datad(!\REG24|DOUT [15]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[15]~175_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[15]~175 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[15]~175 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[15]~175 .shared_arith = "off";
// synopsys translate_on

dffeas \REG4|DOUT[15] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[4]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG4|DOUT [15]),
	.prn(vcc));
// synopsys translate_off
defparam \REG4|DOUT[15] .is_wysiwyg = "true";
defparam \REG4|DOUT[15] .power_up = "low";
// synopsys translate_on

dffeas \REG20|DOUT[15] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[20]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG20|DOUT [15]),
	.prn(vcc));
// synopsys translate_off
defparam \REG20|DOUT[15] .is_wysiwyg = "true";
defparam \REG20|DOUT[15] .power_up = "low";
// synopsys translate_on

dffeas \REG12|DOUT[15] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[12]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG12|DOUT [15]),
	.prn(vcc));
// synopsys translate_off
defparam \REG12|DOUT[15] .is_wysiwyg = "true";
defparam \REG12|DOUT[15] .power_up = "low";
// synopsys translate_on

dffeas \REG28|DOUT[15] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[28]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG28|DOUT [15]),
	.prn(vcc));
// synopsys translate_off
defparam \REG28|DOUT[15] .is_wysiwyg = "true";
defparam \REG28|DOUT[15] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[15]~176 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[15]~176_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG28|DOUT [15] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG12|DOUT [15] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG20|DOUT [15] ) ) ) # 
// ( !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG4|DOUT [15] ) ) )

	.dataa(!\REG4|DOUT [15]),
	.datab(!\REG20|DOUT [15]),
	.datac(!\REG12|DOUT [15]),
	.datad(!\REG28|DOUT [15]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[15]~176_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[15]~176 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[15]~176 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[15]~176 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[15]~177 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[15]~177_combout  = ( \MUX_END_REG_1|Q_OUT[15]~175_combout  & ( \MUX_END_REG_1|Q_OUT[15]~176_combout  & ( (!\END1[0]~input_o ) # ((!\END1[2]~input_o  & (\MUX_END_REG_1|Q_OUT[15]~173_combout )) # (\END1[2]~input_o  & 
// ((\MUX_END_REG_1|Q_OUT[15]~174_combout )))) ) ) ) # ( !\MUX_END_REG_1|Q_OUT[15]~175_combout  & ( \MUX_END_REG_1|Q_OUT[15]~176_combout  & ( (!\END1[0]~input_o  & (\END1[2]~input_o )) # (\END1[0]~input_o  & ((!\END1[2]~input_o  & 
// (\MUX_END_REG_1|Q_OUT[15]~173_combout )) # (\END1[2]~input_o  & ((\MUX_END_REG_1|Q_OUT[15]~174_combout ))))) ) ) ) # ( \MUX_END_REG_1|Q_OUT[15]~175_combout  & ( !\MUX_END_REG_1|Q_OUT[15]~176_combout  & ( (!\END1[0]~input_o  & (!\END1[2]~input_o )) # 
// (\END1[0]~input_o  & ((!\END1[2]~input_o  & (\MUX_END_REG_1|Q_OUT[15]~173_combout )) # (\END1[2]~input_o  & ((\MUX_END_REG_1|Q_OUT[15]~174_combout ))))) ) ) ) # ( !\MUX_END_REG_1|Q_OUT[15]~175_combout  & ( !\MUX_END_REG_1|Q_OUT[15]~176_combout  & ( 
// (\END1[0]~input_o  & ((!\END1[2]~input_o  & (\MUX_END_REG_1|Q_OUT[15]~173_combout )) # (\END1[2]~input_o  & ((\MUX_END_REG_1|Q_OUT[15]~174_combout ))))) ) ) )

	.dataa(!\END1[0]~input_o ),
	.datab(!\END1[2]~input_o ),
	.datac(!\MUX_END_REG_1|Q_OUT[15]~173_combout ),
	.datad(!\MUX_END_REG_1|Q_OUT[15]~174_combout ),
	.datae(!\MUX_END_REG_1|Q_OUT[15]~175_combout ),
	.dataf(!\MUX_END_REG_1|Q_OUT[15]~176_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[15]~177_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[15]~177 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[15]~177 .lut_mask = 64'h04158C9D2637AEBF;
defparam \MUX_END_REG_1|Q_OUT[15]~177 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[15]~178 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[15]~178_combout  = (!\END1[1]~input_o  & ((\MUX_END_REG_1|Q_OUT[15]~177_combout ))) # (\END1[1]~input_o  & (\MUX_END_REG_1|Q_OUT[15]~172_combout ))

	.dataa(!\END1[1]~input_o ),
	.datab(!\MUX_END_REG_1|Q_OUT[15]~172_combout ),
	.datac(!\MUX_END_REG_1|Q_OUT[15]~177_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[15]~178_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[15]~178 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[15]~178 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX_END_REG_1|Q_OUT[15]~178 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \DADO_W_REG3[16]~input (
	.i(DADO_W_REG3[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DADO_W_REG3[16]~input_o ));
// synopsys translate_off
defparam \DADO_W_REG3[16]~input .bus_hold = "false";
defparam \DADO_W_REG3[16]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \REG2|DOUT[16] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG2|DOUT [16]),
	.prn(vcc));
// synopsys translate_off
defparam \REG2|DOUT[16] .is_wysiwyg = "true";
defparam \REG2|DOUT[16] .power_up = "low";
// synopsys translate_on

dffeas \REG18|DOUT[16] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG18|DOUT [16]),
	.prn(vcc));
// synopsys translate_off
defparam \REG18|DOUT[16] .is_wysiwyg = "true";
defparam \REG18|DOUT[16] .power_up = "low";
// synopsys translate_on

dffeas \REG3|DOUT[16] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG3|DOUT [16]),
	.prn(vcc));
// synopsys translate_off
defparam \REG3|DOUT[16] .is_wysiwyg = "true";
defparam \REG3|DOUT[16] .power_up = "low";
// synopsys translate_on

dffeas \REG27|DOUT[16] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[27]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG27|DOUT [16]),
	.prn(vcc));
// synopsys translate_off
defparam \REG27|DOUT[16] .is_wysiwyg = "true";
defparam \REG27|DOUT[16] .power_up = "low";
// synopsys translate_on

dffeas \REG11|DOUT[16] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[11]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG11|DOUT [16]),
	.prn(vcc));
// synopsys translate_off
defparam \REG11|DOUT[16] .is_wysiwyg = "true";
defparam \REG11|DOUT[16] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[16]~179 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[16]~179_combout  = ( \REG11|DOUT [16] & ( (!\END1[3]~input_o  & (((\REG3|DOUT [16])))) # (\END1[3]~input_o  & ((!\END1[4]~input_o ) # ((\REG27|DOUT [16])))) ) ) # ( !\REG11|DOUT [16] & ( (!\END1[3]~input_o  & (((\REG3|DOUT [16])))) # 
// (\END1[3]~input_o  & (\END1[4]~input_o  & ((\REG27|DOUT [16])))) ) )

	.dataa(!\END1[3]~input_o ),
	.datab(!\END1[4]~input_o ),
	.datac(!\REG3|DOUT [16]),
	.datad(!\REG27|DOUT [16]),
	.datae(!\REG11|DOUT [16]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[16]~179_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[16]~179 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[16]~179 .lut_mask = 64'h0A1B4E5F0A1B4E5F;
defparam \MUX_END_REG_1|Q_OUT[16]~179 .shared_arith = "off";
// synopsys translate_on

dffeas \REG26|DOUT[16] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[26]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG26|DOUT [16]),
	.prn(vcc));
// synopsys translate_off
defparam \REG26|DOUT[16] .is_wysiwyg = "true";
defparam \REG26|DOUT[16] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[16]~180 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[16]~180_combout  = ( \MUX_END_REG_1|Q_OUT[1]~1_combout  & ( \MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \REG18|DOUT [16] ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~1_combout  & ( \MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \REG2|DOUT [16] ) ) ) # ( 
// \MUX_END_REG_1|Q_OUT[1]~1_combout  & ( !\MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \REG26|DOUT [16] ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~1_combout  & ( !\MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \MUX_END_REG_1|Q_OUT[16]~179_combout  ) ) )

	.dataa(!\REG2|DOUT [16]),
	.datab(!\REG18|DOUT [16]),
	.datac(!\MUX_END_REG_1|Q_OUT[16]~179_combout ),
	.datad(!\REG26|DOUT [16]),
	.datae(!\MUX_END_REG_1|Q_OUT[1]~1_combout ),
	.dataf(!\MUX_END_REG_1|Q_OUT[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[16]~180_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[16]~180 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[16]~180 .lut_mask = 64'h0F0F00FF55553333;
defparam \MUX_END_REG_1|Q_OUT[16]~180 .shared_arith = "off";
// synopsys translate_on

dffeas \REG10|DOUT[16] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[10]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG10|DOUT [16]),
	.prn(vcc));
// synopsys translate_off
defparam \REG10|DOUT[16] .is_wysiwyg = "true";
defparam \REG10|DOUT[16] .power_up = "low";
// synopsys translate_on

dffeas \REG6|DOUT[16] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[6]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG6|DOUT [16]),
	.prn(vcc));
// synopsys translate_off
defparam \REG6|DOUT[16] .is_wysiwyg = "true";
defparam \REG6|DOUT[16] .power_up = "low";
// synopsys translate_on

dffeas \REG22|DOUT[16] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[22]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG22|DOUT [16]),
	.prn(vcc));
// synopsys translate_off
defparam \REG22|DOUT[16] .is_wysiwyg = "true";
defparam \REG22|DOUT[16] .power_up = "low";
// synopsys translate_on

dffeas \REG14|DOUT[16] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[14]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG14|DOUT [16]),
	.prn(vcc));
// synopsys translate_off
defparam \REG14|DOUT[16] .is_wysiwyg = "true";
defparam \REG14|DOUT[16] .power_up = "low";
// synopsys translate_on

dffeas \REG30|DOUT[16] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[30]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG30|DOUT [16]),
	.prn(vcc));
// synopsys translate_off
defparam \REG30|DOUT[16] .is_wysiwyg = "true";
defparam \REG30|DOUT[16] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[16]~181 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[16]~181_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG30|DOUT [16] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG14|DOUT [16] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG22|DOUT [16] ) ) ) # 
// ( !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG6|DOUT [16] ) ) )

	.dataa(!\REG6|DOUT [16]),
	.datab(!\REG22|DOUT [16]),
	.datac(!\REG14|DOUT [16]),
	.datad(!\REG30|DOUT [16]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[16]~181_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[16]~181 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[16]~181 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[16]~181 .shared_arith = "off";
// synopsys translate_on

dffeas \REG7|DOUT[16] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[7]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG7|DOUT [16]),
	.prn(vcc));
// synopsys translate_off
defparam \REG7|DOUT[16] .is_wysiwyg = "true";
defparam \REG7|DOUT[16] .power_up = "low";
// synopsys translate_on

dffeas \REG23|DOUT[16] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[23]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG23|DOUT [16]),
	.prn(vcc));
// synopsys translate_off
defparam \REG23|DOUT[16] .is_wysiwyg = "true";
defparam \REG23|DOUT[16] .power_up = "low";
// synopsys translate_on

dffeas \REG15|DOUT[16] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[15]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG15|DOUT [16]),
	.prn(vcc));
// synopsys translate_off
defparam \REG15|DOUT[16] .is_wysiwyg = "true";
defparam \REG15|DOUT[16] .power_up = "low";
// synopsys translate_on

dffeas \REG31|DOUT[16] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[31]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG31|DOUT [16]),
	.prn(vcc));
// synopsys translate_off
defparam \REG31|DOUT[16] .is_wysiwyg = "true";
defparam \REG31|DOUT[16] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[16]~182 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[16]~182_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG31|DOUT [16] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG15|DOUT [16] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG23|DOUT [16] ) ) ) # 
// ( !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG7|DOUT [16] ) ) )

	.dataa(!\REG7|DOUT [16]),
	.datab(!\REG23|DOUT [16]),
	.datac(!\REG15|DOUT [16]),
	.datad(!\REG31|DOUT [16]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[16]~182_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[16]~182 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[16]~182 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[16]~182 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[16]~183 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[16]~183_combout  = ( \MUX_END_REG_1|Q_OUT[1]~6_combout  & ( \END1[2]~input_o  & ( \MUX_END_REG_1|Q_OUT[16]~182_combout  ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~6_combout  & ( \END1[2]~input_o  & ( \MUX_END_REG_1|Q_OUT[16]~181_combout  ) ) 
// ) # ( \MUX_END_REG_1|Q_OUT[1]~6_combout  & ( !\END1[2]~input_o  & ( \REG10|DOUT [16] ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~6_combout  & ( !\END1[2]~input_o  & ( \MUX_END_REG_1|Q_OUT[16]~180_combout  ) ) )

	.dataa(!\MUX_END_REG_1|Q_OUT[16]~180_combout ),
	.datab(!\REG10|DOUT [16]),
	.datac(!\MUX_END_REG_1|Q_OUT[16]~181_combout ),
	.datad(!\MUX_END_REG_1|Q_OUT[16]~182_combout ),
	.datae(!\MUX_END_REG_1|Q_OUT[1]~6_combout ),
	.dataf(!\END1[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[16]~183_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[16]~183 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[16]~183 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[16]~183 .shared_arith = "off";
// synopsys translate_on

dffeas \REG1|DOUT[16] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG1|DOUT [16]),
	.prn(vcc));
// synopsys translate_off
defparam \REG1|DOUT[16] .is_wysiwyg = "true";
defparam \REG1|DOUT[16] .power_up = "low";
// synopsys translate_on

dffeas \REG17|DOUT[16] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[17]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG17|DOUT [16]),
	.prn(vcc));
// synopsys translate_off
defparam \REG17|DOUT[16] .is_wysiwyg = "true";
defparam \REG17|DOUT[16] .power_up = "low";
// synopsys translate_on

dffeas \REG9|DOUT[16] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[9]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG9|DOUT [16]),
	.prn(vcc));
// synopsys translate_off
defparam \REG9|DOUT[16] .is_wysiwyg = "true";
defparam \REG9|DOUT[16] .power_up = "low";
// synopsys translate_on

dffeas \REG25|DOUT[16] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[25]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG25|DOUT [16]),
	.prn(vcc));
// synopsys translate_off
defparam \REG25|DOUT[16] .is_wysiwyg = "true";
defparam \REG25|DOUT[16] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[16]~184 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[16]~184_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG25|DOUT [16] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG9|DOUT [16] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG17|DOUT [16] ) ) ) # ( 
// !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG1|DOUT [16] ) ) )

	.dataa(!\REG1|DOUT [16]),
	.datab(!\REG17|DOUT [16]),
	.datac(!\REG9|DOUT [16]),
	.datad(!\REG25|DOUT [16]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[16]~184_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[16]~184 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[16]~184 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[16]~184 .shared_arith = "off";
// synopsys translate_on

dffeas \REG5|DOUT[16] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG5|DOUT [16]),
	.prn(vcc));
// synopsys translate_off
defparam \REG5|DOUT[16] .is_wysiwyg = "true";
defparam \REG5|DOUT[16] .power_up = "low";
// synopsys translate_on

dffeas \REG21|DOUT[16] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[21]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG21|DOUT [16]),
	.prn(vcc));
// synopsys translate_off
defparam \REG21|DOUT[16] .is_wysiwyg = "true";
defparam \REG21|DOUT[16] .power_up = "low";
// synopsys translate_on

dffeas \REG13|DOUT[16] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[13]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG13|DOUT [16]),
	.prn(vcc));
// synopsys translate_off
defparam \REG13|DOUT[16] .is_wysiwyg = "true";
defparam \REG13|DOUT[16] .power_up = "low";
// synopsys translate_on

dffeas \REG29|DOUT[16] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[29]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG29|DOUT [16]),
	.prn(vcc));
// synopsys translate_off
defparam \REG29|DOUT[16] .is_wysiwyg = "true";
defparam \REG29|DOUT[16] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[16]~185 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[16]~185_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG29|DOUT [16] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG13|DOUT [16] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG21|DOUT [16] ) ) ) # 
// ( !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG5|DOUT [16] ) ) )

	.dataa(!\REG5|DOUT [16]),
	.datab(!\REG21|DOUT [16]),
	.datac(!\REG13|DOUT [16]),
	.datad(!\REG29|DOUT [16]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[16]~185_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[16]~185 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[16]~185 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[16]~185 .shared_arith = "off";
// synopsys translate_on

dffeas \REG0|DOUT[16] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG0|DOUT [16]),
	.prn(vcc));
// synopsys translate_off
defparam \REG0|DOUT[16] .is_wysiwyg = "true";
defparam \REG0|DOUT[16] .power_up = "low";
// synopsys translate_on

dffeas \REG16|DOUT[16] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[16]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG16|DOUT [16]),
	.prn(vcc));
// synopsys translate_off
defparam \REG16|DOUT[16] .is_wysiwyg = "true";
defparam \REG16|DOUT[16] .power_up = "low";
// synopsys translate_on

dffeas \REG8|DOUT[16] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[8]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG8|DOUT [16]),
	.prn(vcc));
// synopsys translate_off
defparam \REG8|DOUT[16] .is_wysiwyg = "true";
defparam \REG8|DOUT[16] .power_up = "low";
// synopsys translate_on

dffeas \REG24|DOUT[16] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[24]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG24|DOUT [16]),
	.prn(vcc));
// synopsys translate_off
defparam \REG24|DOUT[16] .is_wysiwyg = "true";
defparam \REG24|DOUT[16] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[16]~186 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[16]~186_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG24|DOUT [16] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG8|DOUT [16] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG16|DOUT [16] ) ) ) # ( 
// !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG0|DOUT [16] ) ) )

	.dataa(!\REG0|DOUT [16]),
	.datab(!\REG16|DOUT [16]),
	.datac(!\REG8|DOUT [16]),
	.datad(!\REG24|DOUT [16]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[16]~186_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[16]~186 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[16]~186 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[16]~186 .shared_arith = "off";
// synopsys translate_on

dffeas \REG4|DOUT[16] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[4]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG4|DOUT [16]),
	.prn(vcc));
// synopsys translate_off
defparam \REG4|DOUT[16] .is_wysiwyg = "true";
defparam \REG4|DOUT[16] .power_up = "low";
// synopsys translate_on

dffeas \REG20|DOUT[16] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[20]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG20|DOUT [16]),
	.prn(vcc));
// synopsys translate_off
defparam \REG20|DOUT[16] .is_wysiwyg = "true";
defparam \REG20|DOUT[16] .power_up = "low";
// synopsys translate_on

dffeas \REG12|DOUT[16] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[12]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG12|DOUT [16]),
	.prn(vcc));
// synopsys translate_off
defparam \REG12|DOUT[16] .is_wysiwyg = "true";
defparam \REG12|DOUT[16] .power_up = "low";
// synopsys translate_on

dffeas \REG28|DOUT[16] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[28]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG28|DOUT [16]),
	.prn(vcc));
// synopsys translate_off
defparam \REG28|DOUT[16] .is_wysiwyg = "true";
defparam \REG28|DOUT[16] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[16]~187 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[16]~187_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG28|DOUT [16] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG12|DOUT [16] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG20|DOUT [16] ) ) ) # 
// ( !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG4|DOUT [16] ) ) )

	.dataa(!\REG4|DOUT [16]),
	.datab(!\REG20|DOUT [16]),
	.datac(!\REG12|DOUT [16]),
	.datad(!\REG28|DOUT [16]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[16]~187_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[16]~187 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[16]~187 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[16]~187 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[16]~188 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[16]~188_combout  = ( \MUX_END_REG_1|Q_OUT[16]~186_combout  & ( \MUX_END_REG_1|Q_OUT[16]~187_combout  & ( (!\END1[0]~input_o ) # ((!\END1[2]~input_o  & (\MUX_END_REG_1|Q_OUT[16]~184_combout )) # (\END1[2]~input_o  & 
// ((\MUX_END_REG_1|Q_OUT[16]~185_combout )))) ) ) ) # ( !\MUX_END_REG_1|Q_OUT[16]~186_combout  & ( \MUX_END_REG_1|Q_OUT[16]~187_combout  & ( (!\END1[0]~input_o  & (\END1[2]~input_o )) # (\END1[0]~input_o  & ((!\END1[2]~input_o  & 
// (\MUX_END_REG_1|Q_OUT[16]~184_combout )) # (\END1[2]~input_o  & ((\MUX_END_REG_1|Q_OUT[16]~185_combout ))))) ) ) ) # ( \MUX_END_REG_1|Q_OUT[16]~186_combout  & ( !\MUX_END_REG_1|Q_OUT[16]~187_combout  & ( (!\END1[0]~input_o  & (!\END1[2]~input_o )) # 
// (\END1[0]~input_o  & ((!\END1[2]~input_o  & (\MUX_END_REG_1|Q_OUT[16]~184_combout )) # (\END1[2]~input_o  & ((\MUX_END_REG_1|Q_OUT[16]~185_combout ))))) ) ) ) # ( !\MUX_END_REG_1|Q_OUT[16]~186_combout  & ( !\MUX_END_REG_1|Q_OUT[16]~187_combout  & ( 
// (\END1[0]~input_o  & ((!\END1[2]~input_o  & (\MUX_END_REG_1|Q_OUT[16]~184_combout )) # (\END1[2]~input_o  & ((\MUX_END_REG_1|Q_OUT[16]~185_combout ))))) ) ) )

	.dataa(!\END1[0]~input_o ),
	.datab(!\END1[2]~input_o ),
	.datac(!\MUX_END_REG_1|Q_OUT[16]~184_combout ),
	.datad(!\MUX_END_REG_1|Q_OUT[16]~185_combout ),
	.datae(!\MUX_END_REG_1|Q_OUT[16]~186_combout ),
	.dataf(!\MUX_END_REG_1|Q_OUT[16]~187_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[16]~188_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[16]~188 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[16]~188 .lut_mask = 64'h04158C9D2637AEBF;
defparam \MUX_END_REG_1|Q_OUT[16]~188 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[16]~189 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[16]~189_combout  = (!\END1[1]~input_o  & ((\MUX_END_REG_1|Q_OUT[16]~188_combout ))) # (\END1[1]~input_o  & (\MUX_END_REG_1|Q_OUT[16]~183_combout ))

	.dataa(!\END1[1]~input_o ),
	.datab(!\MUX_END_REG_1|Q_OUT[16]~183_combout ),
	.datac(!\MUX_END_REG_1|Q_OUT[16]~188_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[16]~189_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[16]~189 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[16]~189 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX_END_REG_1|Q_OUT[16]~189 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \DADO_W_REG3[17]~input (
	.i(DADO_W_REG3[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DADO_W_REG3[17]~input_o ));
// synopsys translate_off
defparam \DADO_W_REG3[17]~input .bus_hold = "false";
defparam \DADO_W_REG3[17]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \REG2|DOUT[17] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG2|DOUT [17]),
	.prn(vcc));
// synopsys translate_off
defparam \REG2|DOUT[17] .is_wysiwyg = "true";
defparam \REG2|DOUT[17] .power_up = "low";
// synopsys translate_on

dffeas \REG18|DOUT[17] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG18|DOUT [17]),
	.prn(vcc));
// synopsys translate_off
defparam \REG18|DOUT[17] .is_wysiwyg = "true";
defparam \REG18|DOUT[17] .power_up = "low";
// synopsys translate_on

dffeas \REG3|DOUT[17] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG3|DOUT [17]),
	.prn(vcc));
// synopsys translate_off
defparam \REG3|DOUT[17] .is_wysiwyg = "true";
defparam \REG3|DOUT[17] .power_up = "low";
// synopsys translate_on

dffeas \REG27|DOUT[17] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[27]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG27|DOUT [17]),
	.prn(vcc));
// synopsys translate_off
defparam \REG27|DOUT[17] .is_wysiwyg = "true";
defparam \REG27|DOUT[17] .power_up = "low";
// synopsys translate_on

dffeas \REG11|DOUT[17] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[11]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG11|DOUT [17]),
	.prn(vcc));
// synopsys translate_off
defparam \REG11|DOUT[17] .is_wysiwyg = "true";
defparam \REG11|DOUT[17] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[17]~190 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[17]~190_combout  = ( \REG11|DOUT [17] & ( (!\END1[3]~input_o  & (((\REG3|DOUT [17])))) # (\END1[3]~input_o  & ((!\END1[4]~input_o ) # ((\REG27|DOUT [17])))) ) ) # ( !\REG11|DOUT [17] & ( (!\END1[3]~input_o  & (((\REG3|DOUT [17])))) # 
// (\END1[3]~input_o  & (\END1[4]~input_o  & ((\REG27|DOUT [17])))) ) )

	.dataa(!\END1[3]~input_o ),
	.datab(!\END1[4]~input_o ),
	.datac(!\REG3|DOUT [17]),
	.datad(!\REG27|DOUT [17]),
	.datae(!\REG11|DOUT [17]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[17]~190_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[17]~190 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[17]~190 .lut_mask = 64'h0A1B4E5F0A1B4E5F;
defparam \MUX_END_REG_1|Q_OUT[17]~190 .shared_arith = "off";
// synopsys translate_on

dffeas \REG26|DOUT[17] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[26]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG26|DOUT [17]),
	.prn(vcc));
// synopsys translate_off
defparam \REG26|DOUT[17] .is_wysiwyg = "true";
defparam \REG26|DOUT[17] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[17]~191 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[17]~191_combout  = ( \MUX_END_REG_1|Q_OUT[1]~1_combout  & ( \MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \REG18|DOUT [17] ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~1_combout  & ( \MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \REG2|DOUT [17] ) ) ) # ( 
// \MUX_END_REG_1|Q_OUT[1]~1_combout  & ( !\MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \REG26|DOUT [17] ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~1_combout  & ( !\MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \MUX_END_REG_1|Q_OUT[17]~190_combout  ) ) )

	.dataa(!\REG2|DOUT [17]),
	.datab(!\REG18|DOUT [17]),
	.datac(!\MUX_END_REG_1|Q_OUT[17]~190_combout ),
	.datad(!\REG26|DOUT [17]),
	.datae(!\MUX_END_REG_1|Q_OUT[1]~1_combout ),
	.dataf(!\MUX_END_REG_1|Q_OUT[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[17]~191_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[17]~191 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[17]~191 .lut_mask = 64'h0F0F00FF55553333;
defparam \MUX_END_REG_1|Q_OUT[17]~191 .shared_arith = "off";
// synopsys translate_on

dffeas \REG10|DOUT[17] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[10]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG10|DOUT [17]),
	.prn(vcc));
// synopsys translate_off
defparam \REG10|DOUT[17] .is_wysiwyg = "true";
defparam \REG10|DOUT[17] .power_up = "low";
// synopsys translate_on

dffeas \REG6|DOUT[17] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[6]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG6|DOUT [17]),
	.prn(vcc));
// synopsys translate_off
defparam \REG6|DOUT[17] .is_wysiwyg = "true";
defparam \REG6|DOUT[17] .power_up = "low";
// synopsys translate_on

dffeas \REG22|DOUT[17] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[22]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG22|DOUT [17]),
	.prn(vcc));
// synopsys translate_off
defparam \REG22|DOUT[17] .is_wysiwyg = "true";
defparam \REG22|DOUT[17] .power_up = "low";
// synopsys translate_on

dffeas \REG14|DOUT[17] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[14]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG14|DOUT [17]),
	.prn(vcc));
// synopsys translate_off
defparam \REG14|DOUT[17] .is_wysiwyg = "true";
defparam \REG14|DOUT[17] .power_up = "low";
// synopsys translate_on

dffeas \REG30|DOUT[17] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[30]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG30|DOUT [17]),
	.prn(vcc));
// synopsys translate_off
defparam \REG30|DOUT[17] .is_wysiwyg = "true";
defparam \REG30|DOUT[17] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[17]~192 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[17]~192_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG30|DOUT [17] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG14|DOUT [17] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG22|DOUT [17] ) ) ) # 
// ( !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG6|DOUT [17] ) ) )

	.dataa(!\REG6|DOUT [17]),
	.datab(!\REG22|DOUT [17]),
	.datac(!\REG14|DOUT [17]),
	.datad(!\REG30|DOUT [17]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[17]~192_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[17]~192 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[17]~192 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[17]~192 .shared_arith = "off";
// synopsys translate_on

dffeas \REG7|DOUT[17] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[7]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG7|DOUT [17]),
	.prn(vcc));
// synopsys translate_off
defparam \REG7|DOUT[17] .is_wysiwyg = "true";
defparam \REG7|DOUT[17] .power_up = "low";
// synopsys translate_on

dffeas \REG23|DOUT[17] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[23]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG23|DOUT [17]),
	.prn(vcc));
// synopsys translate_off
defparam \REG23|DOUT[17] .is_wysiwyg = "true";
defparam \REG23|DOUT[17] .power_up = "low";
// synopsys translate_on

dffeas \REG15|DOUT[17] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[15]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG15|DOUT [17]),
	.prn(vcc));
// synopsys translate_off
defparam \REG15|DOUT[17] .is_wysiwyg = "true";
defparam \REG15|DOUT[17] .power_up = "low";
// synopsys translate_on

dffeas \REG31|DOUT[17] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[31]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG31|DOUT [17]),
	.prn(vcc));
// synopsys translate_off
defparam \REG31|DOUT[17] .is_wysiwyg = "true";
defparam \REG31|DOUT[17] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[17]~193 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[17]~193_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG31|DOUT [17] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG15|DOUT [17] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG23|DOUT [17] ) ) ) # 
// ( !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG7|DOUT [17] ) ) )

	.dataa(!\REG7|DOUT [17]),
	.datab(!\REG23|DOUT [17]),
	.datac(!\REG15|DOUT [17]),
	.datad(!\REG31|DOUT [17]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[17]~193_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[17]~193 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[17]~193 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[17]~193 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[17]~194 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[17]~194_combout  = ( \MUX_END_REG_1|Q_OUT[1]~6_combout  & ( \END1[2]~input_o  & ( \MUX_END_REG_1|Q_OUT[17]~193_combout  ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~6_combout  & ( \END1[2]~input_o  & ( \MUX_END_REG_1|Q_OUT[17]~192_combout  ) ) 
// ) # ( \MUX_END_REG_1|Q_OUT[1]~6_combout  & ( !\END1[2]~input_o  & ( \REG10|DOUT [17] ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~6_combout  & ( !\END1[2]~input_o  & ( \MUX_END_REG_1|Q_OUT[17]~191_combout  ) ) )

	.dataa(!\MUX_END_REG_1|Q_OUT[17]~191_combout ),
	.datab(!\REG10|DOUT [17]),
	.datac(!\MUX_END_REG_1|Q_OUT[17]~192_combout ),
	.datad(!\MUX_END_REG_1|Q_OUT[17]~193_combout ),
	.datae(!\MUX_END_REG_1|Q_OUT[1]~6_combout ),
	.dataf(!\END1[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[17]~194_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[17]~194 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[17]~194 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[17]~194 .shared_arith = "off";
// synopsys translate_on

dffeas \REG1|DOUT[17] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG1|DOUT [17]),
	.prn(vcc));
// synopsys translate_off
defparam \REG1|DOUT[17] .is_wysiwyg = "true";
defparam \REG1|DOUT[17] .power_up = "low";
// synopsys translate_on

dffeas \REG17|DOUT[17] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[17]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG17|DOUT [17]),
	.prn(vcc));
// synopsys translate_off
defparam \REG17|DOUT[17] .is_wysiwyg = "true";
defparam \REG17|DOUT[17] .power_up = "low";
// synopsys translate_on

dffeas \REG9|DOUT[17] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[9]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG9|DOUT [17]),
	.prn(vcc));
// synopsys translate_off
defparam \REG9|DOUT[17] .is_wysiwyg = "true";
defparam \REG9|DOUT[17] .power_up = "low";
// synopsys translate_on

dffeas \REG25|DOUT[17] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[25]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG25|DOUT [17]),
	.prn(vcc));
// synopsys translate_off
defparam \REG25|DOUT[17] .is_wysiwyg = "true";
defparam \REG25|DOUT[17] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[17]~195 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[17]~195_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG25|DOUT [17] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG9|DOUT [17] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG17|DOUT [17] ) ) ) # ( 
// !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG1|DOUT [17] ) ) )

	.dataa(!\REG1|DOUT [17]),
	.datab(!\REG17|DOUT [17]),
	.datac(!\REG9|DOUT [17]),
	.datad(!\REG25|DOUT [17]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[17]~195_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[17]~195 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[17]~195 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[17]~195 .shared_arith = "off";
// synopsys translate_on

dffeas \REG5|DOUT[17] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG5|DOUT [17]),
	.prn(vcc));
// synopsys translate_off
defparam \REG5|DOUT[17] .is_wysiwyg = "true";
defparam \REG5|DOUT[17] .power_up = "low";
// synopsys translate_on

dffeas \REG21|DOUT[17] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[21]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG21|DOUT [17]),
	.prn(vcc));
// synopsys translate_off
defparam \REG21|DOUT[17] .is_wysiwyg = "true";
defparam \REG21|DOUT[17] .power_up = "low";
// synopsys translate_on

dffeas \REG13|DOUT[17] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[13]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG13|DOUT [17]),
	.prn(vcc));
// synopsys translate_off
defparam \REG13|DOUT[17] .is_wysiwyg = "true";
defparam \REG13|DOUT[17] .power_up = "low";
// synopsys translate_on

dffeas \REG29|DOUT[17] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[29]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG29|DOUT [17]),
	.prn(vcc));
// synopsys translate_off
defparam \REG29|DOUT[17] .is_wysiwyg = "true";
defparam \REG29|DOUT[17] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[17]~196 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[17]~196_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG29|DOUT [17] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG13|DOUT [17] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG21|DOUT [17] ) ) ) # 
// ( !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG5|DOUT [17] ) ) )

	.dataa(!\REG5|DOUT [17]),
	.datab(!\REG21|DOUT [17]),
	.datac(!\REG13|DOUT [17]),
	.datad(!\REG29|DOUT [17]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[17]~196_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[17]~196 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[17]~196 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[17]~196 .shared_arith = "off";
// synopsys translate_on

dffeas \REG0|DOUT[17] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG0|DOUT [17]),
	.prn(vcc));
// synopsys translate_off
defparam \REG0|DOUT[17] .is_wysiwyg = "true";
defparam \REG0|DOUT[17] .power_up = "low";
// synopsys translate_on

dffeas \REG16|DOUT[17] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[16]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG16|DOUT [17]),
	.prn(vcc));
// synopsys translate_off
defparam \REG16|DOUT[17] .is_wysiwyg = "true";
defparam \REG16|DOUT[17] .power_up = "low";
// synopsys translate_on

dffeas \REG8|DOUT[17] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[8]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG8|DOUT [17]),
	.prn(vcc));
// synopsys translate_off
defparam \REG8|DOUT[17] .is_wysiwyg = "true";
defparam \REG8|DOUT[17] .power_up = "low";
// synopsys translate_on

dffeas \REG24|DOUT[17] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[24]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG24|DOUT [17]),
	.prn(vcc));
// synopsys translate_off
defparam \REG24|DOUT[17] .is_wysiwyg = "true";
defparam \REG24|DOUT[17] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[17]~197 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[17]~197_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG24|DOUT [17] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG8|DOUT [17] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG16|DOUT [17] ) ) ) # ( 
// !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG0|DOUT [17] ) ) )

	.dataa(!\REG0|DOUT [17]),
	.datab(!\REG16|DOUT [17]),
	.datac(!\REG8|DOUT [17]),
	.datad(!\REG24|DOUT [17]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[17]~197_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[17]~197 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[17]~197 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[17]~197 .shared_arith = "off";
// synopsys translate_on

dffeas \REG4|DOUT[17] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[4]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG4|DOUT [17]),
	.prn(vcc));
// synopsys translate_off
defparam \REG4|DOUT[17] .is_wysiwyg = "true";
defparam \REG4|DOUT[17] .power_up = "low";
// synopsys translate_on

dffeas \REG20|DOUT[17] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[20]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG20|DOUT [17]),
	.prn(vcc));
// synopsys translate_off
defparam \REG20|DOUT[17] .is_wysiwyg = "true";
defparam \REG20|DOUT[17] .power_up = "low";
// synopsys translate_on

dffeas \REG12|DOUT[17] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[12]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG12|DOUT [17]),
	.prn(vcc));
// synopsys translate_off
defparam \REG12|DOUT[17] .is_wysiwyg = "true";
defparam \REG12|DOUT[17] .power_up = "low";
// synopsys translate_on

dffeas \REG28|DOUT[17] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[28]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG28|DOUT [17]),
	.prn(vcc));
// synopsys translate_off
defparam \REG28|DOUT[17] .is_wysiwyg = "true";
defparam \REG28|DOUT[17] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[17]~198 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[17]~198_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG28|DOUT [17] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG12|DOUT [17] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG20|DOUT [17] ) ) ) # 
// ( !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG4|DOUT [17] ) ) )

	.dataa(!\REG4|DOUT [17]),
	.datab(!\REG20|DOUT [17]),
	.datac(!\REG12|DOUT [17]),
	.datad(!\REG28|DOUT [17]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[17]~198_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[17]~198 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[17]~198 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[17]~198 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[17]~199 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[17]~199_combout  = ( \MUX_END_REG_1|Q_OUT[17]~197_combout  & ( \MUX_END_REG_1|Q_OUT[17]~198_combout  & ( (!\END1[0]~input_o ) # ((!\END1[2]~input_o  & (\MUX_END_REG_1|Q_OUT[17]~195_combout )) # (\END1[2]~input_o  & 
// ((\MUX_END_REG_1|Q_OUT[17]~196_combout )))) ) ) ) # ( !\MUX_END_REG_1|Q_OUT[17]~197_combout  & ( \MUX_END_REG_1|Q_OUT[17]~198_combout  & ( (!\END1[0]~input_o  & (\END1[2]~input_o )) # (\END1[0]~input_o  & ((!\END1[2]~input_o  & 
// (\MUX_END_REG_1|Q_OUT[17]~195_combout )) # (\END1[2]~input_o  & ((\MUX_END_REG_1|Q_OUT[17]~196_combout ))))) ) ) ) # ( \MUX_END_REG_1|Q_OUT[17]~197_combout  & ( !\MUX_END_REG_1|Q_OUT[17]~198_combout  & ( (!\END1[0]~input_o  & (!\END1[2]~input_o )) # 
// (\END1[0]~input_o  & ((!\END1[2]~input_o  & (\MUX_END_REG_1|Q_OUT[17]~195_combout )) # (\END1[2]~input_o  & ((\MUX_END_REG_1|Q_OUT[17]~196_combout ))))) ) ) ) # ( !\MUX_END_REG_1|Q_OUT[17]~197_combout  & ( !\MUX_END_REG_1|Q_OUT[17]~198_combout  & ( 
// (\END1[0]~input_o  & ((!\END1[2]~input_o  & (\MUX_END_REG_1|Q_OUT[17]~195_combout )) # (\END1[2]~input_o  & ((\MUX_END_REG_1|Q_OUT[17]~196_combout ))))) ) ) )

	.dataa(!\END1[0]~input_o ),
	.datab(!\END1[2]~input_o ),
	.datac(!\MUX_END_REG_1|Q_OUT[17]~195_combout ),
	.datad(!\MUX_END_REG_1|Q_OUT[17]~196_combout ),
	.datae(!\MUX_END_REG_1|Q_OUT[17]~197_combout ),
	.dataf(!\MUX_END_REG_1|Q_OUT[17]~198_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[17]~199_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[17]~199 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[17]~199 .lut_mask = 64'h04158C9D2637AEBF;
defparam \MUX_END_REG_1|Q_OUT[17]~199 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[17]~200 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[17]~200_combout  = (!\END1[1]~input_o  & ((\MUX_END_REG_1|Q_OUT[17]~199_combout ))) # (\END1[1]~input_o  & (\MUX_END_REG_1|Q_OUT[17]~194_combout ))

	.dataa(!\END1[1]~input_o ),
	.datab(!\MUX_END_REG_1|Q_OUT[17]~194_combout ),
	.datac(!\MUX_END_REG_1|Q_OUT[17]~199_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[17]~200_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[17]~200 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[17]~200 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX_END_REG_1|Q_OUT[17]~200 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \DADO_W_REG3[18]~input (
	.i(DADO_W_REG3[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DADO_W_REG3[18]~input_o ));
// synopsys translate_off
defparam \DADO_W_REG3[18]~input .bus_hold = "false";
defparam \DADO_W_REG3[18]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \REG2|DOUT[18] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG2|DOUT [18]),
	.prn(vcc));
// synopsys translate_off
defparam \REG2|DOUT[18] .is_wysiwyg = "true";
defparam \REG2|DOUT[18] .power_up = "low";
// synopsys translate_on

dffeas \REG18|DOUT[18] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG18|DOUT [18]),
	.prn(vcc));
// synopsys translate_off
defparam \REG18|DOUT[18] .is_wysiwyg = "true";
defparam \REG18|DOUT[18] .power_up = "low";
// synopsys translate_on

dffeas \REG3|DOUT[18] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG3|DOUT [18]),
	.prn(vcc));
// synopsys translate_off
defparam \REG3|DOUT[18] .is_wysiwyg = "true";
defparam \REG3|DOUT[18] .power_up = "low";
// synopsys translate_on

dffeas \REG27|DOUT[18] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[27]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG27|DOUT [18]),
	.prn(vcc));
// synopsys translate_off
defparam \REG27|DOUT[18] .is_wysiwyg = "true";
defparam \REG27|DOUT[18] .power_up = "low";
// synopsys translate_on

dffeas \REG11|DOUT[18] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[11]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG11|DOUT [18]),
	.prn(vcc));
// synopsys translate_off
defparam \REG11|DOUT[18] .is_wysiwyg = "true";
defparam \REG11|DOUT[18] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[18]~201 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[18]~201_combout  = ( \REG11|DOUT [18] & ( (!\END1[3]~input_o  & (((\REG3|DOUT [18])))) # (\END1[3]~input_o  & ((!\END1[4]~input_o ) # ((\REG27|DOUT [18])))) ) ) # ( !\REG11|DOUT [18] & ( (!\END1[3]~input_o  & (((\REG3|DOUT [18])))) # 
// (\END1[3]~input_o  & (\END1[4]~input_o  & ((\REG27|DOUT [18])))) ) )

	.dataa(!\END1[3]~input_o ),
	.datab(!\END1[4]~input_o ),
	.datac(!\REG3|DOUT [18]),
	.datad(!\REG27|DOUT [18]),
	.datae(!\REG11|DOUT [18]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[18]~201_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[18]~201 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[18]~201 .lut_mask = 64'h0A1B4E5F0A1B4E5F;
defparam \MUX_END_REG_1|Q_OUT[18]~201 .shared_arith = "off";
// synopsys translate_on

dffeas \REG26|DOUT[18] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[26]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG26|DOUT [18]),
	.prn(vcc));
// synopsys translate_off
defparam \REG26|DOUT[18] .is_wysiwyg = "true";
defparam \REG26|DOUT[18] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[18]~202 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[18]~202_combout  = ( \MUX_END_REG_1|Q_OUT[1]~1_combout  & ( \MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \REG18|DOUT [18] ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~1_combout  & ( \MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \REG2|DOUT [18] ) ) ) # ( 
// \MUX_END_REG_1|Q_OUT[1]~1_combout  & ( !\MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \REG26|DOUT [18] ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~1_combout  & ( !\MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \MUX_END_REG_1|Q_OUT[18]~201_combout  ) ) )

	.dataa(!\REG2|DOUT [18]),
	.datab(!\REG18|DOUT [18]),
	.datac(!\MUX_END_REG_1|Q_OUT[18]~201_combout ),
	.datad(!\REG26|DOUT [18]),
	.datae(!\MUX_END_REG_1|Q_OUT[1]~1_combout ),
	.dataf(!\MUX_END_REG_1|Q_OUT[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[18]~202_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[18]~202 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[18]~202 .lut_mask = 64'h0F0F00FF55553333;
defparam \MUX_END_REG_1|Q_OUT[18]~202 .shared_arith = "off";
// synopsys translate_on

dffeas \REG10|DOUT[18] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[10]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG10|DOUT [18]),
	.prn(vcc));
// synopsys translate_off
defparam \REG10|DOUT[18] .is_wysiwyg = "true";
defparam \REG10|DOUT[18] .power_up = "low";
// synopsys translate_on

dffeas \REG6|DOUT[18] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[6]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG6|DOUT [18]),
	.prn(vcc));
// synopsys translate_off
defparam \REG6|DOUT[18] .is_wysiwyg = "true";
defparam \REG6|DOUT[18] .power_up = "low";
// synopsys translate_on

dffeas \REG22|DOUT[18] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[22]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG22|DOUT [18]),
	.prn(vcc));
// synopsys translate_off
defparam \REG22|DOUT[18] .is_wysiwyg = "true";
defparam \REG22|DOUT[18] .power_up = "low";
// synopsys translate_on

dffeas \REG14|DOUT[18] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[14]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG14|DOUT [18]),
	.prn(vcc));
// synopsys translate_off
defparam \REG14|DOUT[18] .is_wysiwyg = "true";
defparam \REG14|DOUT[18] .power_up = "low";
// synopsys translate_on

dffeas \REG30|DOUT[18] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[30]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG30|DOUT [18]),
	.prn(vcc));
// synopsys translate_off
defparam \REG30|DOUT[18] .is_wysiwyg = "true";
defparam \REG30|DOUT[18] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[18]~203 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[18]~203_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG30|DOUT [18] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG14|DOUT [18] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG22|DOUT [18] ) ) ) # 
// ( !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG6|DOUT [18] ) ) )

	.dataa(!\REG6|DOUT [18]),
	.datab(!\REG22|DOUT [18]),
	.datac(!\REG14|DOUT [18]),
	.datad(!\REG30|DOUT [18]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[18]~203_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[18]~203 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[18]~203 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[18]~203 .shared_arith = "off";
// synopsys translate_on

dffeas \REG7|DOUT[18] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[7]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG7|DOUT [18]),
	.prn(vcc));
// synopsys translate_off
defparam \REG7|DOUT[18] .is_wysiwyg = "true";
defparam \REG7|DOUT[18] .power_up = "low";
// synopsys translate_on

dffeas \REG23|DOUT[18] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[23]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG23|DOUT [18]),
	.prn(vcc));
// synopsys translate_off
defparam \REG23|DOUT[18] .is_wysiwyg = "true";
defparam \REG23|DOUT[18] .power_up = "low";
// synopsys translate_on

dffeas \REG15|DOUT[18] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[15]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG15|DOUT [18]),
	.prn(vcc));
// synopsys translate_off
defparam \REG15|DOUT[18] .is_wysiwyg = "true";
defparam \REG15|DOUT[18] .power_up = "low";
// synopsys translate_on

dffeas \REG31|DOUT[18] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[31]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG31|DOUT [18]),
	.prn(vcc));
// synopsys translate_off
defparam \REG31|DOUT[18] .is_wysiwyg = "true";
defparam \REG31|DOUT[18] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[18]~204 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[18]~204_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG31|DOUT [18] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG15|DOUT [18] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG23|DOUT [18] ) ) ) # 
// ( !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG7|DOUT [18] ) ) )

	.dataa(!\REG7|DOUT [18]),
	.datab(!\REG23|DOUT [18]),
	.datac(!\REG15|DOUT [18]),
	.datad(!\REG31|DOUT [18]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[18]~204_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[18]~204 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[18]~204 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[18]~204 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[18]~205 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[18]~205_combout  = ( \MUX_END_REG_1|Q_OUT[1]~6_combout  & ( \END1[2]~input_o  & ( \MUX_END_REG_1|Q_OUT[18]~204_combout  ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~6_combout  & ( \END1[2]~input_o  & ( \MUX_END_REG_1|Q_OUT[18]~203_combout  ) ) 
// ) # ( \MUX_END_REG_1|Q_OUT[1]~6_combout  & ( !\END1[2]~input_o  & ( \REG10|DOUT [18] ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~6_combout  & ( !\END1[2]~input_o  & ( \MUX_END_REG_1|Q_OUT[18]~202_combout  ) ) )

	.dataa(!\MUX_END_REG_1|Q_OUT[18]~202_combout ),
	.datab(!\REG10|DOUT [18]),
	.datac(!\MUX_END_REG_1|Q_OUT[18]~203_combout ),
	.datad(!\MUX_END_REG_1|Q_OUT[18]~204_combout ),
	.datae(!\MUX_END_REG_1|Q_OUT[1]~6_combout ),
	.dataf(!\END1[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[18]~205_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[18]~205 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[18]~205 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[18]~205 .shared_arith = "off";
// synopsys translate_on

dffeas \REG1|DOUT[18] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG1|DOUT [18]),
	.prn(vcc));
// synopsys translate_off
defparam \REG1|DOUT[18] .is_wysiwyg = "true";
defparam \REG1|DOUT[18] .power_up = "low";
// synopsys translate_on

dffeas \REG17|DOUT[18] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[17]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG17|DOUT [18]),
	.prn(vcc));
// synopsys translate_off
defparam \REG17|DOUT[18] .is_wysiwyg = "true";
defparam \REG17|DOUT[18] .power_up = "low";
// synopsys translate_on

dffeas \REG9|DOUT[18] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[9]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG9|DOUT [18]),
	.prn(vcc));
// synopsys translate_off
defparam \REG9|DOUT[18] .is_wysiwyg = "true";
defparam \REG9|DOUT[18] .power_up = "low";
// synopsys translate_on

dffeas \REG25|DOUT[18] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[25]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG25|DOUT [18]),
	.prn(vcc));
// synopsys translate_off
defparam \REG25|DOUT[18] .is_wysiwyg = "true";
defparam \REG25|DOUT[18] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[18]~206 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[18]~206_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG25|DOUT [18] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG9|DOUT [18] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG17|DOUT [18] ) ) ) # ( 
// !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG1|DOUT [18] ) ) )

	.dataa(!\REG1|DOUT [18]),
	.datab(!\REG17|DOUT [18]),
	.datac(!\REG9|DOUT [18]),
	.datad(!\REG25|DOUT [18]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[18]~206_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[18]~206 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[18]~206 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[18]~206 .shared_arith = "off";
// synopsys translate_on

dffeas \REG5|DOUT[18] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG5|DOUT [18]),
	.prn(vcc));
// synopsys translate_off
defparam \REG5|DOUT[18] .is_wysiwyg = "true";
defparam \REG5|DOUT[18] .power_up = "low";
// synopsys translate_on

dffeas \REG21|DOUT[18] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[21]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG21|DOUT [18]),
	.prn(vcc));
// synopsys translate_off
defparam \REG21|DOUT[18] .is_wysiwyg = "true";
defparam \REG21|DOUT[18] .power_up = "low";
// synopsys translate_on

dffeas \REG13|DOUT[18] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[13]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG13|DOUT [18]),
	.prn(vcc));
// synopsys translate_off
defparam \REG13|DOUT[18] .is_wysiwyg = "true";
defparam \REG13|DOUT[18] .power_up = "low";
// synopsys translate_on

dffeas \REG29|DOUT[18] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[29]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG29|DOUT [18]),
	.prn(vcc));
// synopsys translate_off
defparam \REG29|DOUT[18] .is_wysiwyg = "true";
defparam \REG29|DOUT[18] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[18]~207 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[18]~207_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG29|DOUT [18] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG13|DOUT [18] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG21|DOUT [18] ) ) ) # 
// ( !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG5|DOUT [18] ) ) )

	.dataa(!\REG5|DOUT [18]),
	.datab(!\REG21|DOUT [18]),
	.datac(!\REG13|DOUT [18]),
	.datad(!\REG29|DOUT [18]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[18]~207_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[18]~207 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[18]~207 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[18]~207 .shared_arith = "off";
// synopsys translate_on

dffeas \REG0|DOUT[18] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG0|DOUT [18]),
	.prn(vcc));
// synopsys translate_off
defparam \REG0|DOUT[18] .is_wysiwyg = "true";
defparam \REG0|DOUT[18] .power_up = "low";
// synopsys translate_on

dffeas \REG16|DOUT[18] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[16]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG16|DOUT [18]),
	.prn(vcc));
// synopsys translate_off
defparam \REG16|DOUT[18] .is_wysiwyg = "true";
defparam \REG16|DOUT[18] .power_up = "low";
// synopsys translate_on

dffeas \REG8|DOUT[18] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[8]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG8|DOUT [18]),
	.prn(vcc));
// synopsys translate_off
defparam \REG8|DOUT[18] .is_wysiwyg = "true";
defparam \REG8|DOUT[18] .power_up = "low";
// synopsys translate_on

dffeas \REG24|DOUT[18] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[24]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG24|DOUT [18]),
	.prn(vcc));
// synopsys translate_off
defparam \REG24|DOUT[18] .is_wysiwyg = "true";
defparam \REG24|DOUT[18] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[18]~208 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[18]~208_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG24|DOUT [18] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG8|DOUT [18] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG16|DOUT [18] ) ) ) # ( 
// !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG0|DOUT [18] ) ) )

	.dataa(!\REG0|DOUT [18]),
	.datab(!\REG16|DOUT [18]),
	.datac(!\REG8|DOUT [18]),
	.datad(!\REG24|DOUT [18]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[18]~208_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[18]~208 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[18]~208 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[18]~208 .shared_arith = "off";
// synopsys translate_on

dffeas \REG4|DOUT[18] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[4]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG4|DOUT [18]),
	.prn(vcc));
// synopsys translate_off
defparam \REG4|DOUT[18] .is_wysiwyg = "true";
defparam \REG4|DOUT[18] .power_up = "low";
// synopsys translate_on

dffeas \REG20|DOUT[18] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[20]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG20|DOUT [18]),
	.prn(vcc));
// synopsys translate_off
defparam \REG20|DOUT[18] .is_wysiwyg = "true";
defparam \REG20|DOUT[18] .power_up = "low";
// synopsys translate_on

dffeas \REG12|DOUT[18] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[12]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG12|DOUT [18]),
	.prn(vcc));
// synopsys translate_off
defparam \REG12|DOUT[18] .is_wysiwyg = "true";
defparam \REG12|DOUT[18] .power_up = "low";
// synopsys translate_on

dffeas \REG28|DOUT[18] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[28]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG28|DOUT [18]),
	.prn(vcc));
// synopsys translate_off
defparam \REG28|DOUT[18] .is_wysiwyg = "true";
defparam \REG28|DOUT[18] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[18]~209 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[18]~209_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG28|DOUT [18] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG12|DOUT [18] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG20|DOUT [18] ) ) ) # 
// ( !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG4|DOUT [18] ) ) )

	.dataa(!\REG4|DOUT [18]),
	.datab(!\REG20|DOUT [18]),
	.datac(!\REG12|DOUT [18]),
	.datad(!\REG28|DOUT [18]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[18]~209_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[18]~209 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[18]~209 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[18]~209 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[18]~210 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[18]~210_combout  = ( \MUX_END_REG_1|Q_OUT[18]~208_combout  & ( \MUX_END_REG_1|Q_OUT[18]~209_combout  & ( (!\END1[0]~input_o ) # ((!\END1[2]~input_o  & (\MUX_END_REG_1|Q_OUT[18]~206_combout )) # (\END1[2]~input_o  & 
// ((\MUX_END_REG_1|Q_OUT[18]~207_combout )))) ) ) ) # ( !\MUX_END_REG_1|Q_OUT[18]~208_combout  & ( \MUX_END_REG_1|Q_OUT[18]~209_combout  & ( (!\END1[0]~input_o  & (\END1[2]~input_o )) # (\END1[0]~input_o  & ((!\END1[2]~input_o  & 
// (\MUX_END_REG_1|Q_OUT[18]~206_combout )) # (\END1[2]~input_o  & ((\MUX_END_REG_1|Q_OUT[18]~207_combout ))))) ) ) ) # ( \MUX_END_REG_1|Q_OUT[18]~208_combout  & ( !\MUX_END_REG_1|Q_OUT[18]~209_combout  & ( (!\END1[0]~input_o  & (!\END1[2]~input_o )) # 
// (\END1[0]~input_o  & ((!\END1[2]~input_o  & (\MUX_END_REG_1|Q_OUT[18]~206_combout )) # (\END1[2]~input_o  & ((\MUX_END_REG_1|Q_OUT[18]~207_combout ))))) ) ) ) # ( !\MUX_END_REG_1|Q_OUT[18]~208_combout  & ( !\MUX_END_REG_1|Q_OUT[18]~209_combout  & ( 
// (\END1[0]~input_o  & ((!\END1[2]~input_o  & (\MUX_END_REG_1|Q_OUT[18]~206_combout )) # (\END1[2]~input_o  & ((\MUX_END_REG_1|Q_OUT[18]~207_combout ))))) ) ) )

	.dataa(!\END1[0]~input_o ),
	.datab(!\END1[2]~input_o ),
	.datac(!\MUX_END_REG_1|Q_OUT[18]~206_combout ),
	.datad(!\MUX_END_REG_1|Q_OUT[18]~207_combout ),
	.datae(!\MUX_END_REG_1|Q_OUT[18]~208_combout ),
	.dataf(!\MUX_END_REG_1|Q_OUT[18]~209_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[18]~210_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[18]~210 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[18]~210 .lut_mask = 64'h04158C9D2637AEBF;
defparam \MUX_END_REG_1|Q_OUT[18]~210 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[18]~211 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[18]~211_combout  = (!\END1[1]~input_o  & ((\MUX_END_REG_1|Q_OUT[18]~210_combout ))) # (\END1[1]~input_o  & (\MUX_END_REG_1|Q_OUT[18]~205_combout ))

	.dataa(!\END1[1]~input_o ),
	.datab(!\MUX_END_REG_1|Q_OUT[18]~205_combout ),
	.datac(!\MUX_END_REG_1|Q_OUT[18]~210_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[18]~211_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[18]~211 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[18]~211 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX_END_REG_1|Q_OUT[18]~211 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \DADO_W_REG3[19]~input (
	.i(DADO_W_REG3[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DADO_W_REG3[19]~input_o ));
// synopsys translate_off
defparam \DADO_W_REG3[19]~input .bus_hold = "false";
defparam \DADO_W_REG3[19]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \REG2|DOUT[19] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG2|DOUT [19]),
	.prn(vcc));
// synopsys translate_off
defparam \REG2|DOUT[19] .is_wysiwyg = "true";
defparam \REG2|DOUT[19] .power_up = "low";
// synopsys translate_on

dffeas \REG18|DOUT[19] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG18|DOUT [19]),
	.prn(vcc));
// synopsys translate_off
defparam \REG18|DOUT[19] .is_wysiwyg = "true";
defparam \REG18|DOUT[19] .power_up = "low";
// synopsys translate_on

dffeas \REG3|DOUT[19] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG3|DOUT [19]),
	.prn(vcc));
// synopsys translate_off
defparam \REG3|DOUT[19] .is_wysiwyg = "true";
defparam \REG3|DOUT[19] .power_up = "low";
// synopsys translate_on

dffeas \REG27|DOUT[19] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[27]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG27|DOUT [19]),
	.prn(vcc));
// synopsys translate_off
defparam \REG27|DOUT[19] .is_wysiwyg = "true";
defparam \REG27|DOUT[19] .power_up = "low";
// synopsys translate_on

dffeas \REG11|DOUT[19] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[11]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG11|DOUT [19]),
	.prn(vcc));
// synopsys translate_off
defparam \REG11|DOUT[19] .is_wysiwyg = "true";
defparam \REG11|DOUT[19] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[19]~212 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[19]~212_combout  = ( \REG11|DOUT [19] & ( (!\END1[3]~input_o  & (((\REG3|DOUT [19])))) # (\END1[3]~input_o  & ((!\END1[4]~input_o ) # ((\REG27|DOUT [19])))) ) ) # ( !\REG11|DOUT [19] & ( (!\END1[3]~input_o  & (((\REG3|DOUT [19])))) # 
// (\END1[3]~input_o  & (\END1[4]~input_o  & ((\REG27|DOUT [19])))) ) )

	.dataa(!\END1[3]~input_o ),
	.datab(!\END1[4]~input_o ),
	.datac(!\REG3|DOUT [19]),
	.datad(!\REG27|DOUT [19]),
	.datae(!\REG11|DOUT [19]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[19]~212_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[19]~212 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[19]~212 .lut_mask = 64'h0A1B4E5F0A1B4E5F;
defparam \MUX_END_REG_1|Q_OUT[19]~212 .shared_arith = "off";
// synopsys translate_on

dffeas \REG26|DOUT[19] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[26]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG26|DOUT [19]),
	.prn(vcc));
// synopsys translate_off
defparam \REG26|DOUT[19] .is_wysiwyg = "true";
defparam \REG26|DOUT[19] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[19]~213 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[19]~213_combout  = ( \MUX_END_REG_1|Q_OUT[1]~1_combout  & ( \MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \REG18|DOUT [19] ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~1_combout  & ( \MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \REG2|DOUT [19] ) ) ) # ( 
// \MUX_END_REG_1|Q_OUT[1]~1_combout  & ( !\MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \REG26|DOUT [19] ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~1_combout  & ( !\MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \MUX_END_REG_1|Q_OUT[19]~212_combout  ) ) )

	.dataa(!\REG2|DOUT [19]),
	.datab(!\REG18|DOUT [19]),
	.datac(!\MUX_END_REG_1|Q_OUT[19]~212_combout ),
	.datad(!\REG26|DOUT [19]),
	.datae(!\MUX_END_REG_1|Q_OUT[1]~1_combout ),
	.dataf(!\MUX_END_REG_1|Q_OUT[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[19]~213_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[19]~213 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[19]~213 .lut_mask = 64'h0F0F00FF55553333;
defparam \MUX_END_REG_1|Q_OUT[19]~213 .shared_arith = "off";
// synopsys translate_on

dffeas \REG10|DOUT[19] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[10]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG10|DOUT [19]),
	.prn(vcc));
// synopsys translate_off
defparam \REG10|DOUT[19] .is_wysiwyg = "true";
defparam \REG10|DOUT[19] .power_up = "low";
// synopsys translate_on

dffeas \REG6|DOUT[19] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[6]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG6|DOUT [19]),
	.prn(vcc));
// synopsys translate_off
defparam \REG6|DOUT[19] .is_wysiwyg = "true";
defparam \REG6|DOUT[19] .power_up = "low";
// synopsys translate_on

dffeas \REG22|DOUT[19] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[22]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG22|DOUT [19]),
	.prn(vcc));
// synopsys translate_off
defparam \REG22|DOUT[19] .is_wysiwyg = "true";
defparam \REG22|DOUT[19] .power_up = "low";
// synopsys translate_on

dffeas \REG14|DOUT[19] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[14]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG14|DOUT [19]),
	.prn(vcc));
// synopsys translate_off
defparam \REG14|DOUT[19] .is_wysiwyg = "true";
defparam \REG14|DOUT[19] .power_up = "low";
// synopsys translate_on

dffeas \REG30|DOUT[19] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[30]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG30|DOUT [19]),
	.prn(vcc));
// synopsys translate_off
defparam \REG30|DOUT[19] .is_wysiwyg = "true";
defparam \REG30|DOUT[19] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[19]~214 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[19]~214_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG30|DOUT [19] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG14|DOUT [19] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG22|DOUT [19] ) ) ) # 
// ( !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG6|DOUT [19] ) ) )

	.dataa(!\REG6|DOUT [19]),
	.datab(!\REG22|DOUT [19]),
	.datac(!\REG14|DOUT [19]),
	.datad(!\REG30|DOUT [19]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[19]~214_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[19]~214 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[19]~214 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[19]~214 .shared_arith = "off";
// synopsys translate_on

dffeas \REG7|DOUT[19] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[7]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG7|DOUT [19]),
	.prn(vcc));
// synopsys translate_off
defparam \REG7|DOUT[19] .is_wysiwyg = "true";
defparam \REG7|DOUT[19] .power_up = "low";
// synopsys translate_on

dffeas \REG23|DOUT[19] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[23]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG23|DOUT [19]),
	.prn(vcc));
// synopsys translate_off
defparam \REG23|DOUT[19] .is_wysiwyg = "true";
defparam \REG23|DOUT[19] .power_up = "low";
// synopsys translate_on

dffeas \REG15|DOUT[19] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[15]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG15|DOUT [19]),
	.prn(vcc));
// synopsys translate_off
defparam \REG15|DOUT[19] .is_wysiwyg = "true";
defparam \REG15|DOUT[19] .power_up = "low";
// synopsys translate_on

dffeas \REG31|DOUT[19] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[31]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG31|DOUT [19]),
	.prn(vcc));
// synopsys translate_off
defparam \REG31|DOUT[19] .is_wysiwyg = "true";
defparam \REG31|DOUT[19] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[19]~215 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[19]~215_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG31|DOUT [19] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG15|DOUT [19] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG23|DOUT [19] ) ) ) # 
// ( !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG7|DOUT [19] ) ) )

	.dataa(!\REG7|DOUT [19]),
	.datab(!\REG23|DOUT [19]),
	.datac(!\REG15|DOUT [19]),
	.datad(!\REG31|DOUT [19]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[19]~215_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[19]~215 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[19]~215 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[19]~215 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[19]~216 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[19]~216_combout  = ( \MUX_END_REG_1|Q_OUT[1]~6_combout  & ( \END1[2]~input_o  & ( \MUX_END_REG_1|Q_OUT[19]~215_combout  ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~6_combout  & ( \END1[2]~input_o  & ( \MUX_END_REG_1|Q_OUT[19]~214_combout  ) ) 
// ) # ( \MUX_END_REG_1|Q_OUT[1]~6_combout  & ( !\END1[2]~input_o  & ( \REG10|DOUT [19] ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~6_combout  & ( !\END1[2]~input_o  & ( \MUX_END_REG_1|Q_OUT[19]~213_combout  ) ) )

	.dataa(!\MUX_END_REG_1|Q_OUT[19]~213_combout ),
	.datab(!\REG10|DOUT [19]),
	.datac(!\MUX_END_REG_1|Q_OUT[19]~214_combout ),
	.datad(!\MUX_END_REG_1|Q_OUT[19]~215_combout ),
	.datae(!\MUX_END_REG_1|Q_OUT[1]~6_combout ),
	.dataf(!\END1[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[19]~216_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[19]~216 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[19]~216 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[19]~216 .shared_arith = "off";
// synopsys translate_on

dffeas \REG1|DOUT[19] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG1|DOUT [19]),
	.prn(vcc));
// synopsys translate_off
defparam \REG1|DOUT[19] .is_wysiwyg = "true";
defparam \REG1|DOUT[19] .power_up = "low";
// synopsys translate_on

dffeas \REG17|DOUT[19] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[17]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG17|DOUT [19]),
	.prn(vcc));
// synopsys translate_off
defparam \REG17|DOUT[19] .is_wysiwyg = "true";
defparam \REG17|DOUT[19] .power_up = "low";
// synopsys translate_on

dffeas \REG9|DOUT[19] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[9]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG9|DOUT [19]),
	.prn(vcc));
// synopsys translate_off
defparam \REG9|DOUT[19] .is_wysiwyg = "true";
defparam \REG9|DOUT[19] .power_up = "low";
// synopsys translate_on

dffeas \REG25|DOUT[19] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[25]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG25|DOUT [19]),
	.prn(vcc));
// synopsys translate_off
defparam \REG25|DOUT[19] .is_wysiwyg = "true";
defparam \REG25|DOUT[19] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[19]~217 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[19]~217_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG25|DOUT [19] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG9|DOUT [19] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG17|DOUT [19] ) ) ) # ( 
// !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG1|DOUT [19] ) ) )

	.dataa(!\REG1|DOUT [19]),
	.datab(!\REG17|DOUT [19]),
	.datac(!\REG9|DOUT [19]),
	.datad(!\REG25|DOUT [19]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[19]~217_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[19]~217 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[19]~217 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[19]~217 .shared_arith = "off";
// synopsys translate_on

dffeas \REG5|DOUT[19] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG5|DOUT [19]),
	.prn(vcc));
// synopsys translate_off
defparam \REG5|DOUT[19] .is_wysiwyg = "true";
defparam \REG5|DOUT[19] .power_up = "low";
// synopsys translate_on

dffeas \REG21|DOUT[19] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[21]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG21|DOUT [19]),
	.prn(vcc));
// synopsys translate_off
defparam \REG21|DOUT[19] .is_wysiwyg = "true";
defparam \REG21|DOUT[19] .power_up = "low";
// synopsys translate_on

dffeas \REG13|DOUT[19] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[13]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG13|DOUT [19]),
	.prn(vcc));
// synopsys translate_off
defparam \REG13|DOUT[19] .is_wysiwyg = "true";
defparam \REG13|DOUT[19] .power_up = "low";
// synopsys translate_on

dffeas \REG29|DOUT[19] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[29]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG29|DOUT [19]),
	.prn(vcc));
// synopsys translate_off
defparam \REG29|DOUT[19] .is_wysiwyg = "true";
defparam \REG29|DOUT[19] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[19]~218 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[19]~218_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG29|DOUT [19] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG13|DOUT [19] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG21|DOUT [19] ) ) ) # 
// ( !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG5|DOUT [19] ) ) )

	.dataa(!\REG5|DOUT [19]),
	.datab(!\REG21|DOUT [19]),
	.datac(!\REG13|DOUT [19]),
	.datad(!\REG29|DOUT [19]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[19]~218_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[19]~218 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[19]~218 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[19]~218 .shared_arith = "off";
// synopsys translate_on

dffeas \REG0|DOUT[19] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG0|DOUT [19]),
	.prn(vcc));
// synopsys translate_off
defparam \REG0|DOUT[19] .is_wysiwyg = "true";
defparam \REG0|DOUT[19] .power_up = "low";
// synopsys translate_on

dffeas \REG16|DOUT[19] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[16]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG16|DOUT [19]),
	.prn(vcc));
// synopsys translate_off
defparam \REG16|DOUT[19] .is_wysiwyg = "true";
defparam \REG16|DOUT[19] .power_up = "low";
// synopsys translate_on

dffeas \REG8|DOUT[19] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[8]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG8|DOUT [19]),
	.prn(vcc));
// synopsys translate_off
defparam \REG8|DOUT[19] .is_wysiwyg = "true";
defparam \REG8|DOUT[19] .power_up = "low";
// synopsys translate_on

dffeas \REG24|DOUT[19] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[24]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG24|DOUT [19]),
	.prn(vcc));
// synopsys translate_off
defparam \REG24|DOUT[19] .is_wysiwyg = "true";
defparam \REG24|DOUT[19] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[19]~219 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[19]~219_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG24|DOUT [19] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG8|DOUT [19] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG16|DOUT [19] ) ) ) # ( 
// !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG0|DOUT [19] ) ) )

	.dataa(!\REG0|DOUT [19]),
	.datab(!\REG16|DOUT [19]),
	.datac(!\REG8|DOUT [19]),
	.datad(!\REG24|DOUT [19]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[19]~219_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[19]~219 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[19]~219 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[19]~219 .shared_arith = "off";
// synopsys translate_on

dffeas \REG4|DOUT[19] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[4]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG4|DOUT [19]),
	.prn(vcc));
// synopsys translate_off
defparam \REG4|DOUT[19] .is_wysiwyg = "true";
defparam \REG4|DOUT[19] .power_up = "low";
// synopsys translate_on

dffeas \REG20|DOUT[19] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[20]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG20|DOUT [19]),
	.prn(vcc));
// synopsys translate_off
defparam \REG20|DOUT[19] .is_wysiwyg = "true";
defparam \REG20|DOUT[19] .power_up = "low";
// synopsys translate_on

dffeas \REG12|DOUT[19] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[12]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG12|DOUT [19]),
	.prn(vcc));
// synopsys translate_off
defparam \REG12|DOUT[19] .is_wysiwyg = "true";
defparam \REG12|DOUT[19] .power_up = "low";
// synopsys translate_on

dffeas \REG28|DOUT[19] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[28]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG28|DOUT [19]),
	.prn(vcc));
// synopsys translate_off
defparam \REG28|DOUT[19] .is_wysiwyg = "true";
defparam \REG28|DOUT[19] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[19]~220 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[19]~220_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG28|DOUT [19] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG12|DOUT [19] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG20|DOUT [19] ) ) ) # 
// ( !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG4|DOUT [19] ) ) )

	.dataa(!\REG4|DOUT [19]),
	.datab(!\REG20|DOUT [19]),
	.datac(!\REG12|DOUT [19]),
	.datad(!\REG28|DOUT [19]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[19]~220_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[19]~220 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[19]~220 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[19]~220 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[19]~221 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[19]~221_combout  = ( \MUX_END_REG_1|Q_OUT[19]~219_combout  & ( \MUX_END_REG_1|Q_OUT[19]~220_combout  & ( (!\END1[0]~input_o ) # ((!\END1[2]~input_o  & (\MUX_END_REG_1|Q_OUT[19]~217_combout )) # (\END1[2]~input_o  & 
// ((\MUX_END_REG_1|Q_OUT[19]~218_combout )))) ) ) ) # ( !\MUX_END_REG_1|Q_OUT[19]~219_combout  & ( \MUX_END_REG_1|Q_OUT[19]~220_combout  & ( (!\END1[0]~input_o  & (\END1[2]~input_o )) # (\END1[0]~input_o  & ((!\END1[2]~input_o  & 
// (\MUX_END_REG_1|Q_OUT[19]~217_combout )) # (\END1[2]~input_o  & ((\MUX_END_REG_1|Q_OUT[19]~218_combout ))))) ) ) ) # ( \MUX_END_REG_1|Q_OUT[19]~219_combout  & ( !\MUX_END_REG_1|Q_OUT[19]~220_combout  & ( (!\END1[0]~input_o  & (!\END1[2]~input_o )) # 
// (\END1[0]~input_o  & ((!\END1[2]~input_o  & (\MUX_END_REG_1|Q_OUT[19]~217_combout )) # (\END1[2]~input_o  & ((\MUX_END_REG_1|Q_OUT[19]~218_combout ))))) ) ) ) # ( !\MUX_END_REG_1|Q_OUT[19]~219_combout  & ( !\MUX_END_REG_1|Q_OUT[19]~220_combout  & ( 
// (\END1[0]~input_o  & ((!\END1[2]~input_o  & (\MUX_END_REG_1|Q_OUT[19]~217_combout )) # (\END1[2]~input_o  & ((\MUX_END_REG_1|Q_OUT[19]~218_combout ))))) ) ) )

	.dataa(!\END1[0]~input_o ),
	.datab(!\END1[2]~input_o ),
	.datac(!\MUX_END_REG_1|Q_OUT[19]~217_combout ),
	.datad(!\MUX_END_REG_1|Q_OUT[19]~218_combout ),
	.datae(!\MUX_END_REG_1|Q_OUT[19]~219_combout ),
	.dataf(!\MUX_END_REG_1|Q_OUT[19]~220_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[19]~221_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[19]~221 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[19]~221 .lut_mask = 64'h04158C9D2637AEBF;
defparam \MUX_END_REG_1|Q_OUT[19]~221 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[19]~222 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[19]~222_combout  = (!\END1[1]~input_o  & ((\MUX_END_REG_1|Q_OUT[19]~221_combout ))) # (\END1[1]~input_o  & (\MUX_END_REG_1|Q_OUT[19]~216_combout ))

	.dataa(!\END1[1]~input_o ),
	.datab(!\MUX_END_REG_1|Q_OUT[19]~216_combout ),
	.datac(!\MUX_END_REG_1|Q_OUT[19]~221_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[19]~222_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[19]~222 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[19]~222 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX_END_REG_1|Q_OUT[19]~222 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \DADO_W_REG3[20]~input (
	.i(DADO_W_REG3[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DADO_W_REG3[20]~input_o ));
// synopsys translate_off
defparam \DADO_W_REG3[20]~input .bus_hold = "false";
defparam \DADO_W_REG3[20]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \REG2|DOUT[20] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG2|DOUT [20]),
	.prn(vcc));
// synopsys translate_off
defparam \REG2|DOUT[20] .is_wysiwyg = "true";
defparam \REG2|DOUT[20] .power_up = "low";
// synopsys translate_on

dffeas \REG18|DOUT[20] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG18|DOUT [20]),
	.prn(vcc));
// synopsys translate_off
defparam \REG18|DOUT[20] .is_wysiwyg = "true";
defparam \REG18|DOUT[20] .power_up = "low";
// synopsys translate_on

dffeas \REG3|DOUT[20] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG3|DOUT [20]),
	.prn(vcc));
// synopsys translate_off
defparam \REG3|DOUT[20] .is_wysiwyg = "true";
defparam \REG3|DOUT[20] .power_up = "low";
// synopsys translate_on

dffeas \REG27|DOUT[20] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[27]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG27|DOUT [20]),
	.prn(vcc));
// synopsys translate_off
defparam \REG27|DOUT[20] .is_wysiwyg = "true";
defparam \REG27|DOUT[20] .power_up = "low";
// synopsys translate_on

dffeas \REG11|DOUT[20] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[11]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG11|DOUT [20]),
	.prn(vcc));
// synopsys translate_off
defparam \REG11|DOUT[20] .is_wysiwyg = "true";
defparam \REG11|DOUT[20] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[20]~223 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[20]~223_combout  = ( \REG11|DOUT [20] & ( (!\END1[3]~input_o  & (((\REG3|DOUT [20])))) # (\END1[3]~input_o  & ((!\END1[4]~input_o ) # ((\REG27|DOUT [20])))) ) ) # ( !\REG11|DOUT [20] & ( (!\END1[3]~input_o  & (((\REG3|DOUT [20])))) # 
// (\END1[3]~input_o  & (\END1[4]~input_o  & ((\REG27|DOUT [20])))) ) )

	.dataa(!\END1[3]~input_o ),
	.datab(!\END1[4]~input_o ),
	.datac(!\REG3|DOUT [20]),
	.datad(!\REG27|DOUT [20]),
	.datae(!\REG11|DOUT [20]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[20]~223_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[20]~223 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[20]~223 .lut_mask = 64'h0A1B4E5F0A1B4E5F;
defparam \MUX_END_REG_1|Q_OUT[20]~223 .shared_arith = "off";
// synopsys translate_on

dffeas \REG26|DOUT[20] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[26]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG26|DOUT [20]),
	.prn(vcc));
// synopsys translate_off
defparam \REG26|DOUT[20] .is_wysiwyg = "true";
defparam \REG26|DOUT[20] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[20]~224 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[20]~224_combout  = ( \MUX_END_REG_1|Q_OUT[1]~1_combout  & ( \MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \REG18|DOUT [20] ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~1_combout  & ( \MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \REG2|DOUT [20] ) ) ) # ( 
// \MUX_END_REG_1|Q_OUT[1]~1_combout  & ( !\MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \REG26|DOUT [20] ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~1_combout  & ( !\MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \MUX_END_REG_1|Q_OUT[20]~223_combout  ) ) )

	.dataa(!\REG2|DOUT [20]),
	.datab(!\REG18|DOUT [20]),
	.datac(!\MUX_END_REG_1|Q_OUT[20]~223_combout ),
	.datad(!\REG26|DOUT [20]),
	.datae(!\MUX_END_REG_1|Q_OUT[1]~1_combout ),
	.dataf(!\MUX_END_REG_1|Q_OUT[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[20]~224_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[20]~224 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[20]~224 .lut_mask = 64'h0F0F00FF55553333;
defparam \MUX_END_REG_1|Q_OUT[20]~224 .shared_arith = "off";
// synopsys translate_on

dffeas \REG10|DOUT[20] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[10]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG10|DOUT [20]),
	.prn(vcc));
// synopsys translate_off
defparam \REG10|DOUT[20] .is_wysiwyg = "true";
defparam \REG10|DOUT[20] .power_up = "low";
// synopsys translate_on

dffeas \REG6|DOUT[20] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[6]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG6|DOUT [20]),
	.prn(vcc));
// synopsys translate_off
defparam \REG6|DOUT[20] .is_wysiwyg = "true";
defparam \REG6|DOUT[20] .power_up = "low";
// synopsys translate_on

dffeas \REG22|DOUT[20] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[22]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG22|DOUT [20]),
	.prn(vcc));
// synopsys translate_off
defparam \REG22|DOUT[20] .is_wysiwyg = "true";
defparam \REG22|DOUT[20] .power_up = "low";
// synopsys translate_on

dffeas \REG14|DOUT[20] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[14]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG14|DOUT [20]),
	.prn(vcc));
// synopsys translate_off
defparam \REG14|DOUT[20] .is_wysiwyg = "true";
defparam \REG14|DOUT[20] .power_up = "low";
// synopsys translate_on

dffeas \REG30|DOUT[20] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[30]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG30|DOUT [20]),
	.prn(vcc));
// synopsys translate_off
defparam \REG30|DOUT[20] .is_wysiwyg = "true";
defparam \REG30|DOUT[20] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[20]~225 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[20]~225_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG30|DOUT [20] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG14|DOUT [20] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG22|DOUT [20] ) ) ) # 
// ( !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG6|DOUT [20] ) ) )

	.dataa(!\REG6|DOUT [20]),
	.datab(!\REG22|DOUT [20]),
	.datac(!\REG14|DOUT [20]),
	.datad(!\REG30|DOUT [20]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[20]~225_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[20]~225 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[20]~225 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[20]~225 .shared_arith = "off";
// synopsys translate_on

dffeas \REG7|DOUT[20] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[7]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG7|DOUT [20]),
	.prn(vcc));
// synopsys translate_off
defparam \REG7|DOUT[20] .is_wysiwyg = "true";
defparam \REG7|DOUT[20] .power_up = "low";
// synopsys translate_on

dffeas \REG23|DOUT[20] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[23]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG23|DOUT [20]),
	.prn(vcc));
// synopsys translate_off
defparam \REG23|DOUT[20] .is_wysiwyg = "true";
defparam \REG23|DOUT[20] .power_up = "low";
// synopsys translate_on

dffeas \REG15|DOUT[20] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[15]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG15|DOUT [20]),
	.prn(vcc));
// synopsys translate_off
defparam \REG15|DOUT[20] .is_wysiwyg = "true";
defparam \REG15|DOUT[20] .power_up = "low";
// synopsys translate_on

dffeas \REG31|DOUT[20] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[31]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG31|DOUT [20]),
	.prn(vcc));
// synopsys translate_off
defparam \REG31|DOUT[20] .is_wysiwyg = "true";
defparam \REG31|DOUT[20] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[20]~226 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[20]~226_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG31|DOUT [20] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG15|DOUT [20] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG23|DOUT [20] ) ) ) # 
// ( !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG7|DOUT [20] ) ) )

	.dataa(!\REG7|DOUT [20]),
	.datab(!\REG23|DOUT [20]),
	.datac(!\REG15|DOUT [20]),
	.datad(!\REG31|DOUT [20]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[20]~226_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[20]~226 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[20]~226 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[20]~226 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[20]~227 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[20]~227_combout  = ( \MUX_END_REG_1|Q_OUT[1]~6_combout  & ( \END1[2]~input_o  & ( \MUX_END_REG_1|Q_OUT[20]~226_combout  ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~6_combout  & ( \END1[2]~input_o  & ( \MUX_END_REG_1|Q_OUT[20]~225_combout  ) ) 
// ) # ( \MUX_END_REG_1|Q_OUT[1]~6_combout  & ( !\END1[2]~input_o  & ( \REG10|DOUT [20] ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~6_combout  & ( !\END1[2]~input_o  & ( \MUX_END_REG_1|Q_OUT[20]~224_combout  ) ) )

	.dataa(!\MUX_END_REG_1|Q_OUT[20]~224_combout ),
	.datab(!\REG10|DOUT [20]),
	.datac(!\MUX_END_REG_1|Q_OUT[20]~225_combout ),
	.datad(!\MUX_END_REG_1|Q_OUT[20]~226_combout ),
	.datae(!\MUX_END_REG_1|Q_OUT[1]~6_combout ),
	.dataf(!\END1[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[20]~227_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[20]~227 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[20]~227 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[20]~227 .shared_arith = "off";
// synopsys translate_on

dffeas \REG1|DOUT[20] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG1|DOUT [20]),
	.prn(vcc));
// synopsys translate_off
defparam \REG1|DOUT[20] .is_wysiwyg = "true";
defparam \REG1|DOUT[20] .power_up = "low";
// synopsys translate_on

dffeas \REG17|DOUT[20] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[17]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG17|DOUT [20]),
	.prn(vcc));
// synopsys translate_off
defparam \REG17|DOUT[20] .is_wysiwyg = "true";
defparam \REG17|DOUT[20] .power_up = "low";
// synopsys translate_on

dffeas \REG9|DOUT[20] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[9]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG9|DOUT [20]),
	.prn(vcc));
// synopsys translate_off
defparam \REG9|DOUT[20] .is_wysiwyg = "true";
defparam \REG9|DOUT[20] .power_up = "low";
// synopsys translate_on

dffeas \REG25|DOUT[20] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[25]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG25|DOUT [20]),
	.prn(vcc));
// synopsys translate_off
defparam \REG25|DOUT[20] .is_wysiwyg = "true";
defparam \REG25|DOUT[20] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[20]~228 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[20]~228_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG25|DOUT [20] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG9|DOUT [20] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG17|DOUT [20] ) ) ) # ( 
// !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG1|DOUT [20] ) ) )

	.dataa(!\REG1|DOUT [20]),
	.datab(!\REG17|DOUT [20]),
	.datac(!\REG9|DOUT [20]),
	.datad(!\REG25|DOUT [20]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[20]~228_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[20]~228 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[20]~228 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[20]~228 .shared_arith = "off";
// synopsys translate_on

dffeas \REG5|DOUT[20] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG5|DOUT [20]),
	.prn(vcc));
// synopsys translate_off
defparam \REG5|DOUT[20] .is_wysiwyg = "true";
defparam \REG5|DOUT[20] .power_up = "low";
// synopsys translate_on

dffeas \REG21|DOUT[20] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[21]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG21|DOUT [20]),
	.prn(vcc));
// synopsys translate_off
defparam \REG21|DOUT[20] .is_wysiwyg = "true";
defparam \REG21|DOUT[20] .power_up = "low";
// synopsys translate_on

dffeas \REG13|DOUT[20] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[13]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG13|DOUT [20]),
	.prn(vcc));
// synopsys translate_off
defparam \REG13|DOUT[20] .is_wysiwyg = "true";
defparam \REG13|DOUT[20] .power_up = "low";
// synopsys translate_on

dffeas \REG29|DOUT[20] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[29]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG29|DOUT [20]),
	.prn(vcc));
// synopsys translate_off
defparam \REG29|DOUT[20] .is_wysiwyg = "true";
defparam \REG29|DOUT[20] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[20]~229 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[20]~229_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG29|DOUT [20] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG13|DOUT [20] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG21|DOUT [20] ) ) ) # 
// ( !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG5|DOUT [20] ) ) )

	.dataa(!\REG5|DOUT [20]),
	.datab(!\REG21|DOUT [20]),
	.datac(!\REG13|DOUT [20]),
	.datad(!\REG29|DOUT [20]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[20]~229_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[20]~229 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[20]~229 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[20]~229 .shared_arith = "off";
// synopsys translate_on

dffeas \REG0|DOUT[20] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG0|DOUT [20]),
	.prn(vcc));
// synopsys translate_off
defparam \REG0|DOUT[20] .is_wysiwyg = "true";
defparam \REG0|DOUT[20] .power_up = "low";
// synopsys translate_on

dffeas \REG16|DOUT[20] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[16]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG16|DOUT [20]),
	.prn(vcc));
// synopsys translate_off
defparam \REG16|DOUT[20] .is_wysiwyg = "true";
defparam \REG16|DOUT[20] .power_up = "low";
// synopsys translate_on

dffeas \REG8|DOUT[20] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[8]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG8|DOUT [20]),
	.prn(vcc));
// synopsys translate_off
defparam \REG8|DOUT[20] .is_wysiwyg = "true";
defparam \REG8|DOUT[20] .power_up = "low";
// synopsys translate_on

dffeas \REG24|DOUT[20] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[24]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG24|DOUT [20]),
	.prn(vcc));
// synopsys translate_off
defparam \REG24|DOUT[20] .is_wysiwyg = "true";
defparam \REG24|DOUT[20] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[20]~230 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[20]~230_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG24|DOUT [20] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG8|DOUT [20] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG16|DOUT [20] ) ) ) # ( 
// !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG0|DOUT [20] ) ) )

	.dataa(!\REG0|DOUT [20]),
	.datab(!\REG16|DOUT [20]),
	.datac(!\REG8|DOUT [20]),
	.datad(!\REG24|DOUT [20]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[20]~230_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[20]~230 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[20]~230 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[20]~230 .shared_arith = "off";
// synopsys translate_on

dffeas \REG4|DOUT[20] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[4]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG4|DOUT [20]),
	.prn(vcc));
// synopsys translate_off
defparam \REG4|DOUT[20] .is_wysiwyg = "true";
defparam \REG4|DOUT[20] .power_up = "low";
// synopsys translate_on

dffeas \REG20|DOUT[20] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[20]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG20|DOUT [20]),
	.prn(vcc));
// synopsys translate_off
defparam \REG20|DOUT[20] .is_wysiwyg = "true";
defparam \REG20|DOUT[20] .power_up = "low";
// synopsys translate_on

dffeas \REG12|DOUT[20] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[12]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG12|DOUT [20]),
	.prn(vcc));
// synopsys translate_off
defparam \REG12|DOUT[20] .is_wysiwyg = "true";
defparam \REG12|DOUT[20] .power_up = "low";
// synopsys translate_on

dffeas \REG28|DOUT[20] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[28]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG28|DOUT [20]),
	.prn(vcc));
// synopsys translate_off
defparam \REG28|DOUT[20] .is_wysiwyg = "true";
defparam \REG28|DOUT[20] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[20]~231 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[20]~231_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG28|DOUT [20] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG12|DOUT [20] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG20|DOUT [20] ) ) ) # 
// ( !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG4|DOUT [20] ) ) )

	.dataa(!\REG4|DOUT [20]),
	.datab(!\REG20|DOUT [20]),
	.datac(!\REG12|DOUT [20]),
	.datad(!\REG28|DOUT [20]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[20]~231_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[20]~231 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[20]~231 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[20]~231 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[20]~232 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[20]~232_combout  = ( \MUX_END_REG_1|Q_OUT[20]~230_combout  & ( \MUX_END_REG_1|Q_OUT[20]~231_combout  & ( (!\END1[0]~input_o ) # ((!\END1[2]~input_o  & (\MUX_END_REG_1|Q_OUT[20]~228_combout )) # (\END1[2]~input_o  & 
// ((\MUX_END_REG_1|Q_OUT[20]~229_combout )))) ) ) ) # ( !\MUX_END_REG_1|Q_OUT[20]~230_combout  & ( \MUX_END_REG_1|Q_OUT[20]~231_combout  & ( (!\END1[0]~input_o  & (\END1[2]~input_o )) # (\END1[0]~input_o  & ((!\END1[2]~input_o  & 
// (\MUX_END_REG_1|Q_OUT[20]~228_combout )) # (\END1[2]~input_o  & ((\MUX_END_REG_1|Q_OUT[20]~229_combout ))))) ) ) ) # ( \MUX_END_REG_1|Q_OUT[20]~230_combout  & ( !\MUX_END_REG_1|Q_OUT[20]~231_combout  & ( (!\END1[0]~input_o  & (!\END1[2]~input_o )) # 
// (\END1[0]~input_o  & ((!\END1[2]~input_o  & (\MUX_END_REG_1|Q_OUT[20]~228_combout )) # (\END1[2]~input_o  & ((\MUX_END_REG_1|Q_OUT[20]~229_combout ))))) ) ) ) # ( !\MUX_END_REG_1|Q_OUT[20]~230_combout  & ( !\MUX_END_REG_1|Q_OUT[20]~231_combout  & ( 
// (\END1[0]~input_o  & ((!\END1[2]~input_o  & (\MUX_END_REG_1|Q_OUT[20]~228_combout )) # (\END1[2]~input_o  & ((\MUX_END_REG_1|Q_OUT[20]~229_combout ))))) ) ) )

	.dataa(!\END1[0]~input_o ),
	.datab(!\END1[2]~input_o ),
	.datac(!\MUX_END_REG_1|Q_OUT[20]~228_combout ),
	.datad(!\MUX_END_REG_1|Q_OUT[20]~229_combout ),
	.datae(!\MUX_END_REG_1|Q_OUT[20]~230_combout ),
	.dataf(!\MUX_END_REG_1|Q_OUT[20]~231_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[20]~232_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[20]~232 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[20]~232 .lut_mask = 64'h04158C9D2637AEBF;
defparam \MUX_END_REG_1|Q_OUT[20]~232 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[20]~233 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[20]~233_combout  = (!\END1[1]~input_o  & ((\MUX_END_REG_1|Q_OUT[20]~232_combout ))) # (\END1[1]~input_o  & (\MUX_END_REG_1|Q_OUT[20]~227_combout ))

	.dataa(!\END1[1]~input_o ),
	.datab(!\MUX_END_REG_1|Q_OUT[20]~227_combout ),
	.datac(!\MUX_END_REG_1|Q_OUT[20]~232_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[20]~233_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[20]~233 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[20]~233 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX_END_REG_1|Q_OUT[20]~233 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \DADO_W_REG3[21]~input (
	.i(DADO_W_REG3[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DADO_W_REG3[21]~input_o ));
// synopsys translate_off
defparam \DADO_W_REG3[21]~input .bus_hold = "false";
defparam \DADO_W_REG3[21]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \REG2|DOUT[21] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG2|DOUT [21]),
	.prn(vcc));
// synopsys translate_off
defparam \REG2|DOUT[21] .is_wysiwyg = "true";
defparam \REG2|DOUT[21] .power_up = "low";
// synopsys translate_on

dffeas \REG18|DOUT[21] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG18|DOUT [21]),
	.prn(vcc));
// synopsys translate_off
defparam \REG18|DOUT[21] .is_wysiwyg = "true";
defparam \REG18|DOUT[21] .power_up = "low";
// synopsys translate_on

dffeas \REG3|DOUT[21] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG3|DOUT [21]),
	.prn(vcc));
// synopsys translate_off
defparam \REG3|DOUT[21] .is_wysiwyg = "true";
defparam \REG3|DOUT[21] .power_up = "low";
// synopsys translate_on

dffeas \REG27|DOUT[21] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[27]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG27|DOUT [21]),
	.prn(vcc));
// synopsys translate_off
defparam \REG27|DOUT[21] .is_wysiwyg = "true";
defparam \REG27|DOUT[21] .power_up = "low";
// synopsys translate_on

dffeas \REG11|DOUT[21] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[11]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG11|DOUT [21]),
	.prn(vcc));
// synopsys translate_off
defparam \REG11|DOUT[21] .is_wysiwyg = "true";
defparam \REG11|DOUT[21] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[21]~234 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[21]~234_combout  = ( \REG11|DOUT [21] & ( (!\END1[3]~input_o  & (((\REG3|DOUT [21])))) # (\END1[3]~input_o  & ((!\END1[4]~input_o ) # ((\REG27|DOUT [21])))) ) ) # ( !\REG11|DOUT [21] & ( (!\END1[3]~input_o  & (((\REG3|DOUT [21])))) # 
// (\END1[3]~input_o  & (\END1[4]~input_o  & ((\REG27|DOUT [21])))) ) )

	.dataa(!\END1[3]~input_o ),
	.datab(!\END1[4]~input_o ),
	.datac(!\REG3|DOUT [21]),
	.datad(!\REG27|DOUT [21]),
	.datae(!\REG11|DOUT [21]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[21]~234_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[21]~234 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[21]~234 .lut_mask = 64'h0A1B4E5F0A1B4E5F;
defparam \MUX_END_REG_1|Q_OUT[21]~234 .shared_arith = "off";
// synopsys translate_on

dffeas \REG26|DOUT[21] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[26]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG26|DOUT [21]),
	.prn(vcc));
// synopsys translate_off
defparam \REG26|DOUT[21] .is_wysiwyg = "true";
defparam \REG26|DOUT[21] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[21]~235 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[21]~235_combout  = ( \MUX_END_REG_1|Q_OUT[1]~1_combout  & ( \MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \REG18|DOUT [21] ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~1_combout  & ( \MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \REG2|DOUT [21] ) ) ) # ( 
// \MUX_END_REG_1|Q_OUT[1]~1_combout  & ( !\MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \REG26|DOUT [21] ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~1_combout  & ( !\MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \MUX_END_REG_1|Q_OUT[21]~234_combout  ) ) )

	.dataa(!\REG2|DOUT [21]),
	.datab(!\REG18|DOUT [21]),
	.datac(!\MUX_END_REG_1|Q_OUT[21]~234_combout ),
	.datad(!\REG26|DOUT [21]),
	.datae(!\MUX_END_REG_1|Q_OUT[1]~1_combout ),
	.dataf(!\MUX_END_REG_1|Q_OUT[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[21]~235_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[21]~235 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[21]~235 .lut_mask = 64'h0F0F00FF55553333;
defparam \MUX_END_REG_1|Q_OUT[21]~235 .shared_arith = "off";
// synopsys translate_on

dffeas \REG10|DOUT[21] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[10]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG10|DOUT [21]),
	.prn(vcc));
// synopsys translate_off
defparam \REG10|DOUT[21] .is_wysiwyg = "true";
defparam \REG10|DOUT[21] .power_up = "low";
// synopsys translate_on

dffeas \REG6|DOUT[21] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[6]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG6|DOUT [21]),
	.prn(vcc));
// synopsys translate_off
defparam \REG6|DOUT[21] .is_wysiwyg = "true";
defparam \REG6|DOUT[21] .power_up = "low";
// synopsys translate_on

dffeas \REG22|DOUT[21] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[22]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG22|DOUT [21]),
	.prn(vcc));
// synopsys translate_off
defparam \REG22|DOUT[21] .is_wysiwyg = "true";
defparam \REG22|DOUT[21] .power_up = "low";
// synopsys translate_on

dffeas \REG14|DOUT[21] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[14]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG14|DOUT [21]),
	.prn(vcc));
// synopsys translate_off
defparam \REG14|DOUT[21] .is_wysiwyg = "true";
defparam \REG14|DOUT[21] .power_up = "low";
// synopsys translate_on

dffeas \REG30|DOUT[21] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[30]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG30|DOUT [21]),
	.prn(vcc));
// synopsys translate_off
defparam \REG30|DOUT[21] .is_wysiwyg = "true";
defparam \REG30|DOUT[21] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[21]~236 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[21]~236_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG30|DOUT [21] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG14|DOUT [21] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG22|DOUT [21] ) ) ) # 
// ( !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG6|DOUT [21] ) ) )

	.dataa(!\REG6|DOUT [21]),
	.datab(!\REG22|DOUT [21]),
	.datac(!\REG14|DOUT [21]),
	.datad(!\REG30|DOUT [21]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[21]~236_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[21]~236 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[21]~236 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[21]~236 .shared_arith = "off";
// synopsys translate_on

dffeas \REG7|DOUT[21] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[7]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG7|DOUT [21]),
	.prn(vcc));
// synopsys translate_off
defparam \REG7|DOUT[21] .is_wysiwyg = "true";
defparam \REG7|DOUT[21] .power_up = "low";
// synopsys translate_on

dffeas \REG23|DOUT[21] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[23]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG23|DOUT [21]),
	.prn(vcc));
// synopsys translate_off
defparam \REG23|DOUT[21] .is_wysiwyg = "true";
defparam \REG23|DOUT[21] .power_up = "low";
// synopsys translate_on

dffeas \REG15|DOUT[21] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[15]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG15|DOUT [21]),
	.prn(vcc));
// synopsys translate_off
defparam \REG15|DOUT[21] .is_wysiwyg = "true";
defparam \REG15|DOUT[21] .power_up = "low";
// synopsys translate_on

dffeas \REG31|DOUT[21] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[31]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG31|DOUT [21]),
	.prn(vcc));
// synopsys translate_off
defparam \REG31|DOUT[21] .is_wysiwyg = "true";
defparam \REG31|DOUT[21] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[21]~237 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[21]~237_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG31|DOUT [21] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG15|DOUT [21] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG23|DOUT [21] ) ) ) # 
// ( !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG7|DOUT [21] ) ) )

	.dataa(!\REG7|DOUT [21]),
	.datab(!\REG23|DOUT [21]),
	.datac(!\REG15|DOUT [21]),
	.datad(!\REG31|DOUT [21]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[21]~237_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[21]~237 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[21]~237 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[21]~237 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[21]~238 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[21]~238_combout  = ( \MUX_END_REG_1|Q_OUT[1]~6_combout  & ( \END1[2]~input_o  & ( \MUX_END_REG_1|Q_OUT[21]~237_combout  ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~6_combout  & ( \END1[2]~input_o  & ( \MUX_END_REG_1|Q_OUT[21]~236_combout  ) ) 
// ) # ( \MUX_END_REG_1|Q_OUT[1]~6_combout  & ( !\END1[2]~input_o  & ( \REG10|DOUT [21] ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~6_combout  & ( !\END1[2]~input_o  & ( \MUX_END_REG_1|Q_OUT[21]~235_combout  ) ) )

	.dataa(!\MUX_END_REG_1|Q_OUT[21]~235_combout ),
	.datab(!\REG10|DOUT [21]),
	.datac(!\MUX_END_REG_1|Q_OUT[21]~236_combout ),
	.datad(!\MUX_END_REG_1|Q_OUT[21]~237_combout ),
	.datae(!\MUX_END_REG_1|Q_OUT[1]~6_combout ),
	.dataf(!\END1[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[21]~238_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[21]~238 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[21]~238 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[21]~238 .shared_arith = "off";
// synopsys translate_on

dffeas \REG1|DOUT[21] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG1|DOUT [21]),
	.prn(vcc));
// synopsys translate_off
defparam \REG1|DOUT[21] .is_wysiwyg = "true";
defparam \REG1|DOUT[21] .power_up = "low";
// synopsys translate_on

dffeas \REG17|DOUT[21] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[17]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG17|DOUT [21]),
	.prn(vcc));
// synopsys translate_off
defparam \REG17|DOUT[21] .is_wysiwyg = "true";
defparam \REG17|DOUT[21] .power_up = "low";
// synopsys translate_on

dffeas \REG9|DOUT[21] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[9]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG9|DOUT [21]),
	.prn(vcc));
// synopsys translate_off
defparam \REG9|DOUT[21] .is_wysiwyg = "true";
defparam \REG9|DOUT[21] .power_up = "low";
// synopsys translate_on

dffeas \REG25|DOUT[21] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[25]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG25|DOUT [21]),
	.prn(vcc));
// synopsys translate_off
defparam \REG25|DOUT[21] .is_wysiwyg = "true";
defparam \REG25|DOUT[21] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[21]~239 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[21]~239_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG25|DOUT [21] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG9|DOUT [21] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG17|DOUT [21] ) ) ) # ( 
// !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG1|DOUT [21] ) ) )

	.dataa(!\REG1|DOUT [21]),
	.datab(!\REG17|DOUT [21]),
	.datac(!\REG9|DOUT [21]),
	.datad(!\REG25|DOUT [21]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[21]~239_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[21]~239 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[21]~239 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[21]~239 .shared_arith = "off";
// synopsys translate_on

dffeas \REG5|DOUT[21] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG5|DOUT [21]),
	.prn(vcc));
// synopsys translate_off
defparam \REG5|DOUT[21] .is_wysiwyg = "true";
defparam \REG5|DOUT[21] .power_up = "low";
// synopsys translate_on

dffeas \REG21|DOUT[21] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[21]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG21|DOUT [21]),
	.prn(vcc));
// synopsys translate_off
defparam \REG21|DOUT[21] .is_wysiwyg = "true";
defparam \REG21|DOUT[21] .power_up = "low";
// synopsys translate_on

dffeas \REG13|DOUT[21] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[13]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG13|DOUT [21]),
	.prn(vcc));
// synopsys translate_off
defparam \REG13|DOUT[21] .is_wysiwyg = "true";
defparam \REG13|DOUT[21] .power_up = "low";
// synopsys translate_on

dffeas \REG29|DOUT[21] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[29]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG29|DOUT [21]),
	.prn(vcc));
// synopsys translate_off
defparam \REG29|DOUT[21] .is_wysiwyg = "true";
defparam \REG29|DOUT[21] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[21]~240 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[21]~240_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG29|DOUT [21] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG13|DOUT [21] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG21|DOUT [21] ) ) ) # 
// ( !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG5|DOUT [21] ) ) )

	.dataa(!\REG5|DOUT [21]),
	.datab(!\REG21|DOUT [21]),
	.datac(!\REG13|DOUT [21]),
	.datad(!\REG29|DOUT [21]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[21]~240_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[21]~240 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[21]~240 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[21]~240 .shared_arith = "off";
// synopsys translate_on

dffeas \REG0|DOUT[21] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG0|DOUT [21]),
	.prn(vcc));
// synopsys translate_off
defparam \REG0|DOUT[21] .is_wysiwyg = "true";
defparam \REG0|DOUT[21] .power_up = "low";
// synopsys translate_on

dffeas \REG16|DOUT[21] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[16]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG16|DOUT [21]),
	.prn(vcc));
// synopsys translate_off
defparam \REG16|DOUT[21] .is_wysiwyg = "true";
defparam \REG16|DOUT[21] .power_up = "low";
// synopsys translate_on

dffeas \REG8|DOUT[21] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[8]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG8|DOUT [21]),
	.prn(vcc));
// synopsys translate_off
defparam \REG8|DOUT[21] .is_wysiwyg = "true";
defparam \REG8|DOUT[21] .power_up = "low";
// synopsys translate_on

dffeas \REG24|DOUT[21] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[24]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG24|DOUT [21]),
	.prn(vcc));
// synopsys translate_off
defparam \REG24|DOUT[21] .is_wysiwyg = "true";
defparam \REG24|DOUT[21] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[21]~241 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[21]~241_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG24|DOUT [21] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG8|DOUT [21] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG16|DOUT [21] ) ) ) # ( 
// !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG0|DOUT [21] ) ) )

	.dataa(!\REG0|DOUT [21]),
	.datab(!\REG16|DOUT [21]),
	.datac(!\REG8|DOUT [21]),
	.datad(!\REG24|DOUT [21]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[21]~241_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[21]~241 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[21]~241 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[21]~241 .shared_arith = "off";
// synopsys translate_on

dffeas \REG4|DOUT[21] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[4]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG4|DOUT [21]),
	.prn(vcc));
// synopsys translate_off
defparam \REG4|DOUT[21] .is_wysiwyg = "true";
defparam \REG4|DOUT[21] .power_up = "low";
// synopsys translate_on

dffeas \REG20|DOUT[21] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[20]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG20|DOUT [21]),
	.prn(vcc));
// synopsys translate_off
defparam \REG20|DOUT[21] .is_wysiwyg = "true";
defparam \REG20|DOUT[21] .power_up = "low";
// synopsys translate_on

dffeas \REG12|DOUT[21] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[12]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG12|DOUT [21]),
	.prn(vcc));
// synopsys translate_off
defparam \REG12|DOUT[21] .is_wysiwyg = "true";
defparam \REG12|DOUT[21] .power_up = "low";
// synopsys translate_on

dffeas \REG28|DOUT[21] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[28]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG28|DOUT [21]),
	.prn(vcc));
// synopsys translate_off
defparam \REG28|DOUT[21] .is_wysiwyg = "true";
defparam \REG28|DOUT[21] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[21]~242 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[21]~242_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG28|DOUT [21] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG12|DOUT [21] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG20|DOUT [21] ) ) ) # 
// ( !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG4|DOUT [21] ) ) )

	.dataa(!\REG4|DOUT [21]),
	.datab(!\REG20|DOUT [21]),
	.datac(!\REG12|DOUT [21]),
	.datad(!\REG28|DOUT [21]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[21]~242_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[21]~242 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[21]~242 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[21]~242 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[21]~243 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[21]~243_combout  = ( \MUX_END_REG_1|Q_OUT[21]~241_combout  & ( \MUX_END_REG_1|Q_OUT[21]~242_combout  & ( (!\END1[0]~input_o ) # ((!\END1[2]~input_o  & (\MUX_END_REG_1|Q_OUT[21]~239_combout )) # (\END1[2]~input_o  & 
// ((\MUX_END_REG_1|Q_OUT[21]~240_combout )))) ) ) ) # ( !\MUX_END_REG_1|Q_OUT[21]~241_combout  & ( \MUX_END_REG_1|Q_OUT[21]~242_combout  & ( (!\END1[0]~input_o  & (\END1[2]~input_o )) # (\END1[0]~input_o  & ((!\END1[2]~input_o  & 
// (\MUX_END_REG_1|Q_OUT[21]~239_combout )) # (\END1[2]~input_o  & ((\MUX_END_REG_1|Q_OUT[21]~240_combout ))))) ) ) ) # ( \MUX_END_REG_1|Q_OUT[21]~241_combout  & ( !\MUX_END_REG_1|Q_OUT[21]~242_combout  & ( (!\END1[0]~input_o  & (!\END1[2]~input_o )) # 
// (\END1[0]~input_o  & ((!\END1[2]~input_o  & (\MUX_END_REG_1|Q_OUT[21]~239_combout )) # (\END1[2]~input_o  & ((\MUX_END_REG_1|Q_OUT[21]~240_combout ))))) ) ) ) # ( !\MUX_END_REG_1|Q_OUT[21]~241_combout  & ( !\MUX_END_REG_1|Q_OUT[21]~242_combout  & ( 
// (\END1[0]~input_o  & ((!\END1[2]~input_o  & (\MUX_END_REG_1|Q_OUT[21]~239_combout )) # (\END1[2]~input_o  & ((\MUX_END_REG_1|Q_OUT[21]~240_combout ))))) ) ) )

	.dataa(!\END1[0]~input_o ),
	.datab(!\END1[2]~input_o ),
	.datac(!\MUX_END_REG_1|Q_OUT[21]~239_combout ),
	.datad(!\MUX_END_REG_1|Q_OUT[21]~240_combout ),
	.datae(!\MUX_END_REG_1|Q_OUT[21]~241_combout ),
	.dataf(!\MUX_END_REG_1|Q_OUT[21]~242_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[21]~243_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[21]~243 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[21]~243 .lut_mask = 64'h04158C9D2637AEBF;
defparam \MUX_END_REG_1|Q_OUT[21]~243 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[21]~244 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[21]~244_combout  = (!\END1[1]~input_o  & ((\MUX_END_REG_1|Q_OUT[21]~243_combout ))) # (\END1[1]~input_o  & (\MUX_END_REG_1|Q_OUT[21]~238_combout ))

	.dataa(!\END1[1]~input_o ),
	.datab(!\MUX_END_REG_1|Q_OUT[21]~238_combout ),
	.datac(!\MUX_END_REG_1|Q_OUT[21]~243_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[21]~244_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[21]~244 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[21]~244 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX_END_REG_1|Q_OUT[21]~244 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \DADO_W_REG3[22]~input (
	.i(DADO_W_REG3[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DADO_W_REG3[22]~input_o ));
// synopsys translate_off
defparam \DADO_W_REG3[22]~input .bus_hold = "false";
defparam \DADO_W_REG3[22]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \REG2|DOUT[22] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG2|DOUT [22]),
	.prn(vcc));
// synopsys translate_off
defparam \REG2|DOUT[22] .is_wysiwyg = "true";
defparam \REG2|DOUT[22] .power_up = "low";
// synopsys translate_on

dffeas \REG18|DOUT[22] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG18|DOUT [22]),
	.prn(vcc));
// synopsys translate_off
defparam \REG18|DOUT[22] .is_wysiwyg = "true";
defparam \REG18|DOUT[22] .power_up = "low";
// synopsys translate_on

dffeas \REG3|DOUT[22] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG3|DOUT [22]),
	.prn(vcc));
// synopsys translate_off
defparam \REG3|DOUT[22] .is_wysiwyg = "true";
defparam \REG3|DOUT[22] .power_up = "low";
// synopsys translate_on

dffeas \REG27|DOUT[22] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[27]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG27|DOUT [22]),
	.prn(vcc));
// synopsys translate_off
defparam \REG27|DOUT[22] .is_wysiwyg = "true";
defparam \REG27|DOUT[22] .power_up = "low";
// synopsys translate_on

dffeas \REG11|DOUT[22] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[11]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG11|DOUT [22]),
	.prn(vcc));
// synopsys translate_off
defparam \REG11|DOUT[22] .is_wysiwyg = "true";
defparam \REG11|DOUT[22] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[22]~245 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[22]~245_combout  = ( \REG11|DOUT [22] & ( (!\END1[3]~input_o  & (((\REG3|DOUT [22])))) # (\END1[3]~input_o  & ((!\END1[4]~input_o ) # ((\REG27|DOUT [22])))) ) ) # ( !\REG11|DOUT [22] & ( (!\END1[3]~input_o  & (((\REG3|DOUT [22])))) # 
// (\END1[3]~input_o  & (\END1[4]~input_o  & ((\REG27|DOUT [22])))) ) )

	.dataa(!\END1[3]~input_o ),
	.datab(!\END1[4]~input_o ),
	.datac(!\REG3|DOUT [22]),
	.datad(!\REG27|DOUT [22]),
	.datae(!\REG11|DOUT [22]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[22]~245_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[22]~245 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[22]~245 .lut_mask = 64'h0A1B4E5F0A1B4E5F;
defparam \MUX_END_REG_1|Q_OUT[22]~245 .shared_arith = "off";
// synopsys translate_on

dffeas \REG26|DOUT[22] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[26]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG26|DOUT [22]),
	.prn(vcc));
// synopsys translate_off
defparam \REG26|DOUT[22] .is_wysiwyg = "true";
defparam \REG26|DOUT[22] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[22]~246 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[22]~246_combout  = ( \MUX_END_REG_1|Q_OUT[1]~1_combout  & ( \MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \REG18|DOUT [22] ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~1_combout  & ( \MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \REG2|DOUT [22] ) ) ) # ( 
// \MUX_END_REG_1|Q_OUT[1]~1_combout  & ( !\MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \REG26|DOUT [22] ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~1_combout  & ( !\MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \MUX_END_REG_1|Q_OUT[22]~245_combout  ) ) )

	.dataa(!\REG2|DOUT [22]),
	.datab(!\REG18|DOUT [22]),
	.datac(!\MUX_END_REG_1|Q_OUT[22]~245_combout ),
	.datad(!\REG26|DOUT [22]),
	.datae(!\MUX_END_REG_1|Q_OUT[1]~1_combout ),
	.dataf(!\MUX_END_REG_1|Q_OUT[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[22]~246_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[22]~246 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[22]~246 .lut_mask = 64'h0F0F00FF55553333;
defparam \MUX_END_REG_1|Q_OUT[22]~246 .shared_arith = "off";
// synopsys translate_on

dffeas \REG10|DOUT[22] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[10]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG10|DOUT [22]),
	.prn(vcc));
// synopsys translate_off
defparam \REG10|DOUT[22] .is_wysiwyg = "true";
defparam \REG10|DOUT[22] .power_up = "low";
// synopsys translate_on

dffeas \REG6|DOUT[22] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[6]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG6|DOUT [22]),
	.prn(vcc));
// synopsys translate_off
defparam \REG6|DOUT[22] .is_wysiwyg = "true";
defparam \REG6|DOUT[22] .power_up = "low";
// synopsys translate_on

dffeas \REG22|DOUT[22] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[22]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG22|DOUT [22]),
	.prn(vcc));
// synopsys translate_off
defparam \REG22|DOUT[22] .is_wysiwyg = "true";
defparam \REG22|DOUT[22] .power_up = "low";
// synopsys translate_on

dffeas \REG14|DOUT[22] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[14]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG14|DOUT [22]),
	.prn(vcc));
// synopsys translate_off
defparam \REG14|DOUT[22] .is_wysiwyg = "true";
defparam \REG14|DOUT[22] .power_up = "low";
// synopsys translate_on

dffeas \REG30|DOUT[22] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[30]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG30|DOUT [22]),
	.prn(vcc));
// synopsys translate_off
defparam \REG30|DOUT[22] .is_wysiwyg = "true";
defparam \REG30|DOUT[22] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[22]~247 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[22]~247_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG30|DOUT [22] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG14|DOUT [22] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG22|DOUT [22] ) ) ) # 
// ( !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG6|DOUT [22] ) ) )

	.dataa(!\REG6|DOUT [22]),
	.datab(!\REG22|DOUT [22]),
	.datac(!\REG14|DOUT [22]),
	.datad(!\REG30|DOUT [22]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[22]~247_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[22]~247 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[22]~247 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[22]~247 .shared_arith = "off";
// synopsys translate_on

dffeas \REG7|DOUT[22] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[7]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG7|DOUT [22]),
	.prn(vcc));
// synopsys translate_off
defparam \REG7|DOUT[22] .is_wysiwyg = "true";
defparam \REG7|DOUT[22] .power_up = "low";
// synopsys translate_on

dffeas \REG23|DOUT[22] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[23]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG23|DOUT [22]),
	.prn(vcc));
// synopsys translate_off
defparam \REG23|DOUT[22] .is_wysiwyg = "true";
defparam \REG23|DOUT[22] .power_up = "low";
// synopsys translate_on

dffeas \REG15|DOUT[22] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[15]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG15|DOUT [22]),
	.prn(vcc));
// synopsys translate_off
defparam \REG15|DOUT[22] .is_wysiwyg = "true";
defparam \REG15|DOUT[22] .power_up = "low";
// synopsys translate_on

dffeas \REG31|DOUT[22] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[31]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG31|DOUT [22]),
	.prn(vcc));
// synopsys translate_off
defparam \REG31|DOUT[22] .is_wysiwyg = "true";
defparam \REG31|DOUT[22] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[22]~248 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[22]~248_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG31|DOUT [22] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG15|DOUT [22] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG23|DOUT [22] ) ) ) # 
// ( !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG7|DOUT [22] ) ) )

	.dataa(!\REG7|DOUT [22]),
	.datab(!\REG23|DOUT [22]),
	.datac(!\REG15|DOUT [22]),
	.datad(!\REG31|DOUT [22]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[22]~248_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[22]~248 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[22]~248 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[22]~248 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[22]~249 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[22]~249_combout  = ( \MUX_END_REG_1|Q_OUT[1]~6_combout  & ( \END1[2]~input_o  & ( \MUX_END_REG_1|Q_OUT[22]~248_combout  ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~6_combout  & ( \END1[2]~input_o  & ( \MUX_END_REG_1|Q_OUT[22]~247_combout  ) ) 
// ) # ( \MUX_END_REG_1|Q_OUT[1]~6_combout  & ( !\END1[2]~input_o  & ( \REG10|DOUT [22] ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~6_combout  & ( !\END1[2]~input_o  & ( \MUX_END_REG_1|Q_OUT[22]~246_combout  ) ) )

	.dataa(!\MUX_END_REG_1|Q_OUT[22]~246_combout ),
	.datab(!\REG10|DOUT [22]),
	.datac(!\MUX_END_REG_1|Q_OUT[22]~247_combout ),
	.datad(!\MUX_END_REG_1|Q_OUT[22]~248_combout ),
	.datae(!\MUX_END_REG_1|Q_OUT[1]~6_combout ),
	.dataf(!\END1[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[22]~249_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[22]~249 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[22]~249 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[22]~249 .shared_arith = "off";
// synopsys translate_on

dffeas \REG1|DOUT[22] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG1|DOUT [22]),
	.prn(vcc));
// synopsys translate_off
defparam \REG1|DOUT[22] .is_wysiwyg = "true";
defparam \REG1|DOUT[22] .power_up = "low";
// synopsys translate_on

dffeas \REG17|DOUT[22] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[17]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG17|DOUT [22]),
	.prn(vcc));
// synopsys translate_off
defparam \REG17|DOUT[22] .is_wysiwyg = "true";
defparam \REG17|DOUT[22] .power_up = "low";
// synopsys translate_on

dffeas \REG9|DOUT[22] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[9]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG9|DOUT [22]),
	.prn(vcc));
// synopsys translate_off
defparam \REG9|DOUT[22] .is_wysiwyg = "true";
defparam \REG9|DOUT[22] .power_up = "low";
// synopsys translate_on

dffeas \REG25|DOUT[22] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[25]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG25|DOUT [22]),
	.prn(vcc));
// synopsys translate_off
defparam \REG25|DOUT[22] .is_wysiwyg = "true";
defparam \REG25|DOUT[22] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[22]~250 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[22]~250_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG25|DOUT [22] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG9|DOUT [22] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG17|DOUT [22] ) ) ) # ( 
// !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG1|DOUT [22] ) ) )

	.dataa(!\REG1|DOUT [22]),
	.datab(!\REG17|DOUT [22]),
	.datac(!\REG9|DOUT [22]),
	.datad(!\REG25|DOUT [22]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[22]~250_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[22]~250 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[22]~250 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[22]~250 .shared_arith = "off";
// synopsys translate_on

dffeas \REG5|DOUT[22] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG5|DOUT [22]),
	.prn(vcc));
// synopsys translate_off
defparam \REG5|DOUT[22] .is_wysiwyg = "true";
defparam \REG5|DOUT[22] .power_up = "low";
// synopsys translate_on

dffeas \REG21|DOUT[22] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[21]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG21|DOUT [22]),
	.prn(vcc));
// synopsys translate_off
defparam \REG21|DOUT[22] .is_wysiwyg = "true";
defparam \REG21|DOUT[22] .power_up = "low";
// synopsys translate_on

dffeas \REG13|DOUT[22] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[13]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG13|DOUT [22]),
	.prn(vcc));
// synopsys translate_off
defparam \REG13|DOUT[22] .is_wysiwyg = "true";
defparam \REG13|DOUT[22] .power_up = "low";
// synopsys translate_on

dffeas \REG29|DOUT[22] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[29]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG29|DOUT [22]),
	.prn(vcc));
// synopsys translate_off
defparam \REG29|DOUT[22] .is_wysiwyg = "true";
defparam \REG29|DOUT[22] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[22]~251 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[22]~251_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG29|DOUT [22] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG13|DOUT [22] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG21|DOUT [22] ) ) ) # 
// ( !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG5|DOUT [22] ) ) )

	.dataa(!\REG5|DOUT [22]),
	.datab(!\REG21|DOUT [22]),
	.datac(!\REG13|DOUT [22]),
	.datad(!\REG29|DOUT [22]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[22]~251_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[22]~251 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[22]~251 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[22]~251 .shared_arith = "off";
// synopsys translate_on

dffeas \REG0|DOUT[22] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG0|DOUT [22]),
	.prn(vcc));
// synopsys translate_off
defparam \REG0|DOUT[22] .is_wysiwyg = "true";
defparam \REG0|DOUT[22] .power_up = "low";
// synopsys translate_on

dffeas \REG16|DOUT[22] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[16]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG16|DOUT [22]),
	.prn(vcc));
// synopsys translate_off
defparam \REG16|DOUT[22] .is_wysiwyg = "true";
defparam \REG16|DOUT[22] .power_up = "low";
// synopsys translate_on

dffeas \REG8|DOUT[22] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[8]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG8|DOUT [22]),
	.prn(vcc));
// synopsys translate_off
defparam \REG8|DOUT[22] .is_wysiwyg = "true";
defparam \REG8|DOUT[22] .power_up = "low";
// synopsys translate_on

dffeas \REG24|DOUT[22] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[24]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG24|DOUT [22]),
	.prn(vcc));
// synopsys translate_off
defparam \REG24|DOUT[22] .is_wysiwyg = "true";
defparam \REG24|DOUT[22] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[22]~252 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[22]~252_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG24|DOUT [22] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG8|DOUT [22] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG16|DOUT [22] ) ) ) # ( 
// !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG0|DOUT [22] ) ) )

	.dataa(!\REG0|DOUT [22]),
	.datab(!\REG16|DOUT [22]),
	.datac(!\REG8|DOUT [22]),
	.datad(!\REG24|DOUT [22]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[22]~252_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[22]~252 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[22]~252 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[22]~252 .shared_arith = "off";
// synopsys translate_on

dffeas \REG4|DOUT[22] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[4]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG4|DOUT [22]),
	.prn(vcc));
// synopsys translate_off
defparam \REG4|DOUT[22] .is_wysiwyg = "true";
defparam \REG4|DOUT[22] .power_up = "low";
// synopsys translate_on

dffeas \REG20|DOUT[22] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[20]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG20|DOUT [22]),
	.prn(vcc));
// synopsys translate_off
defparam \REG20|DOUT[22] .is_wysiwyg = "true";
defparam \REG20|DOUT[22] .power_up = "low";
// synopsys translate_on

dffeas \REG12|DOUT[22] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[12]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG12|DOUT [22]),
	.prn(vcc));
// synopsys translate_off
defparam \REG12|DOUT[22] .is_wysiwyg = "true";
defparam \REG12|DOUT[22] .power_up = "low";
// synopsys translate_on

dffeas \REG28|DOUT[22] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[28]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG28|DOUT [22]),
	.prn(vcc));
// synopsys translate_off
defparam \REG28|DOUT[22] .is_wysiwyg = "true";
defparam \REG28|DOUT[22] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[22]~253 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[22]~253_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG28|DOUT [22] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG12|DOUT [22] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG20|DOUT [22] ) ) ) # 
// ( !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG4|DOUT [22] ) ) )

	.dataa(!\REG4|DOUT [22]),
	.datab(!\REG20|DOUT [22]),
	.datac(!\REG12|DOUT [22]),
	.datad(!\REG28|DOUT [22]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[22]~253_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[22]~253 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[22]~253 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[22]~253 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[22]~254 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[22]~254_combout  = ( \MUX_END_REG_1|Q_OUT[22]~252_combout  & ( \MUX_END_REG_1|Q_OUT[22]~253_combout  & ( (!\END1[0]~input_o ) # ((!\END1[2]~input_o  & (\MUX_END_REG_1|Q_OUT[22]~250_combout )) # (\END1[2]~input_o  & 
// ((\MUX_END_REG_1|Q_OUT[22]~251_combout )))) ) ) ) # ( !\MUX_END_REG_1|Q_OUT[22]~252_combout  & ( \MUX_END_REG_1|Q_OUT[22]~253_combout  & ( (!\END1[0]~input_o  & (\END1[2]~input_o )) # (\END1[0]~input_o  & ((!\END1[2]~input_o  & 
// (\MUX_END_REG_1|Q_OUT[22]~250_combout )) # (\END1[2]~input_o  & ((\MUX_END_REG_1|Q_OUT[22]~251_combout ))))) ) ) ) # ( \MUX_END_REG_1|Q_OUT[22]~252_combout  & ( !\MUX_END_REG_1|Q_OUT[22]~253_combout  & ( (!\END1[0]~input_o  & (!\END1[2]~input_o )) # 
// (\END1[0]~input_o  & ((!\END1[2]~input_o  & (\MUX_END_REG_1|Q_OUT[22]~250_combout )) # (\END1[2]~input_o  & ((\MUX_END_REG_1|Q_OUT[22]~251_combout ))))) ) ) ) # ( !\MUX_END_REG_1|Q_OUT[22]~252_combout  & ( !\MUX_END_REG_1|Q_OUT[22]~253_combout  & ( 
// (\END1[0]~input_o  & ((!\END1[2]~input_o  & (\MUX_END_REG_1|Q_OUT[22]~250_combout )) # (\END1[2]~input_o  & ((\MUX_END_REG_1|Q_OUT[22]~251_combout ))))) ) ) )

	.dataa(!\END1[0]~input_o ),
	.datab(!\END1[2]~input_o ),
	.datac(!\MUX_END_REG_1|Q_OUT[22]~250_combout ),
	.datad(!\MUX_END_REG_1|Q_OUT[22]~251_combout ),
	.datae(!\MUX_END_REG_1|Q_OUT[22]~252_combout ),
	.dataf(!\MUX_END_REG_1|Q_OUT[22]~253_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[22]~254_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[22]~254 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[22]~254 .lut_mask = 64'h04158C9D2637AEBF;
defparam \MUX_END_REG_1|Q_OUT[22]~254 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[22]~255 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[22]~255_combout  = (!\END1[1]~input_o  & ((\MUX_END_REG_1|Q_OUT[22]~254_combout ))) # (\END1[1]~input_o  & (\MUX_END_REG_1|Q_OUT[22]~249_combout ))

	.dataa(!\END1[1]~input_o ),
	.datab(!\MUX_END_REG_1|Q_OUT[22]~249_combout ),
	.datac(!\MUX_END_REG_1|Q_OUT[22]~254_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[22]~255_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[22]~255 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[22]~255 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX_END_REG_1|Q_OUT[22]~255 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \DADO_W_REG3[23]~input (
	.i(DADO_W_REG3[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DADO_W_REG3[23]~input_o ));
// synopsys translate_off
defparam \DADO_W_REG3[23]~input .bus_hold = "false";
defparam \DADO_W_REG3[23]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \REG2|DOUT[23] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG2|DOUT [23]),
	.prn(vcc));
// synopsys translate_off
defparam \REG2|DOUT[23] .is_wysiwyg = "true";
defparam \REG2|DOUT[23] .power_up = "low";
// synopsys translate_on

dffeas \REG18|DOUT[23] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG18|DOUT [23]),
	.prn(vcc));
// synopsys translate_off
defparam \REG18|DOUT[23] .is_wysiwyg = "true";
defparam \REG18|DOUT[23] .power_up = "low";
// synopsys translate_on

dffeas \REG3|DOUT[23] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG3|DOUT [23]),
	.prn(vcc));
// synopsys translate_off
defparam \REG3|DOUT[23] .is_wysiwyg = "true";
defparam \REG3|DOUT[23] .power_up = "low";
// synopsys translate_on

dffeas \REG27|DOUT[23] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[27]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG27|DOUT [23]),
	.prn(vcc));
// synopsys translate_off
defparam \REG27|DOUT[23] .is_wysiwyg = "true";
defparam \REG27|DOUT[23] .power_up = "low";
// synopsys translate_on

dffeas \REG11|DOUT[23] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[11]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG11|DOUT [23]),
	.prn(vcc));
// synopsys translate_off
defparam \REG11|DOUT[23] .is_wysiwyg = "true";
defparam \REG11|DOUT[23] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[23]~256 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[23]~256_combout  = ( \REG11|DOUT [23] & ( (!\END1[3]~input_o  & (((\REG3|DOUT [23])))) # (\END1[3]~input_o  & ((!\END1[4]~input_o ) # ((\REG27|DOUT [23])))) ) ) # ( !\REG11|DOUT [23] & ( (!\END1[3]~input_o  & (((\REG3|DOUT [23])))) # 
// (\END1[3]~input_o  & (\END1[4]~input_o  & ((\REG27|DOUT [23])))) ) )

	.dataa(!\END1[3]~input_o ),
	.datab(!\END1[4]~input_o ),
	.datac(!\REG3|DOUT [23]),
	.datad(!\REG27|DOUT [23]),
	.datae(!\REG11|DOUT [23]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[23]~256_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[23]~256 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[23]~256 .lut_mask = 64'h0A1B4E5F0A1B4E5F;
defparam \MUX_END_REG_1|Q_OUT[23]~256 .shared_arith = "off";
// synopsys translate_on

dffeas \REG26|DOUT[23] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[26]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG26|DOUT [23]),
	.prn(vcc));
// synopsys translate_off
defparam \REG26|DOUT[23] .is_wysiwyg = "true";
defparam \REG26|DOUT[23] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[23]~257 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[23]~257_combout  = ( \MUX_END_REG_1|Q_OUT[1]~1_combout  & ( \MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \REG18|DOUT [23] ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~1_combout  & ( \MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \REG2|DOUT [23] ) ) ) # ( 
// \MUX_END_REG_1|Q_OUT[1]~1_combout  & ( !\MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \REG26|DOUT [23] ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~1_combout  & ( !\MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \MUX_END_REG_1|Q_OUT[23]~256_combout  ) ) )

	.dataa(!\REG2|DOUT [23]),
	.datab(!\REG18|DOUT [23]),
	.datac(!\MUX_END_REG_1|Q_OUT[23]~256_combout ),
	.datad(!\REG26|DOUT [23]),
	.datae(!\MUX_END_REG_1|Q_OUT[1]~1_combout ),
	.dataf(!\MUX_END_REG_1|Q_OUT[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[23]~257_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[23]~257 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[23]~257 .lut_mask = 64'h0F0F00FF55553333;
defparam \MUX_END_REG_1|Q_OUT[23]~257 .shared_arith = "off";
// synopsys translate_on

dffeas \REG10|DOUT[23] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[10]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG10|DOUT [23]),
	.prn(vcc));
// synopsys translate_off
defparam \REG10|DOUT[23] .is_wysiwyg = "true";
defparam \REG10|DOUT[23] .power_up = "low";
// synopsys translate_on

dffeas \REG6|DOUT[23] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[6]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG6|DOUT [23]),
	.prn(vcc));
// synopsys translate_off
defparam \REG6|DOUT[23] .is_wysiwyg = "true";
defparam \REG6|DOUT[23] .power_up = "low";
// synopsys translate_on

dffeas \REG22|DOUT[23] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[22]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG22|DOUT [23]),
	.prn(vcc));
// synopsys translate_off
defparam \REG22|DOUT[23] .is_wysiwyg = "true";
defparam \REG22|DOUT[23] .power_up = "low";
// synopsys translate_on

dffeas \REG14|DOUT[23] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[14]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG14|DOUT [23]),
	.prn(vcc));
// synopsys translate_off
defparam \REG14|DOUT[23] .is_wysiwyg = "true";
defparam \REG14|DOUT[23] .power_up = "low";
// synopsys translate_on

dffeas \REG30|DOUT[23] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[30]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG30|DOUT [23]),
	.prn(vcc));
// synopsys translate_off
defparam \REG30|DOUT[23] .is_wysiwyg = "true";
defparam \REG30|DOUT[23] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[23]~258 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[23]~258_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG30|DOUT [23] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG14|DOUT [23] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG22|DOUT [23] ) ) ) # 
// ( !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG6|DOUT [23] ) ) )

	.dataa(!\REG6|DOUT [23]),
	.datab(!\REG22|DOUT [23]),
	.datac(!\REG14|DOUT [23]),
	.datad(!\REG30|DOUT [23]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[23]~258_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[23]~258 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[23]~258 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[23]~258 .shared_arith = "off";
// synopsys translate_on

dffeas \REG7|DOUT[23] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[7]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG7|DOUT [23]),
	.prn(vcc));
// synopsys translate_off
defparam \REG7|DOUT[23] .is_wysiwyg = "true";
defparam \REG7|DOUT[23] .power_up = "low";
// synopsys translate_on

dffeas \REG23|DOUT[23] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[23]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG23|DOUT [23]),
	.prn(vcc));
// synopsys translate_off
defparam \REG23|DOUT[23] .is_wysiwyg = "true";
defparam \REG23|DOUT[23] .power_up = "low";
// synopsys translate_on

dffeas \REG15|DOUT[23] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[15]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG15|DOUT [23]),
	.prn(vcc));
// synopsys translate_off
defparam \REG15|DOUT[23] .is_wysiwyg = "true";
defparam \REG15|DOUT[23] .power_up = "low";
// synopsys translate_on

dffeas \REG31|DOUT[23] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[31]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG31|DOUT [23]),
	.prn(vcc));
// synopsys translate_off
defparam \REG31|DOUT[23] .is_wysiwyg = "true";
defparam \REG31|DOUT[23] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[23]~259 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[23]~259_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG31|DOUT [23] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG15|DOUT [23] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG23|DOUT [23] ) ) ) # 
// ( !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG7|DOUT [23] ) ) )

	.dataa(!\REG7|DOUT [23]),
	.datab(!\REG23|DOUT [23]),
	.datac(!\REG15|DOUT [23]),
	.datad(!\REG31|DOUT [23]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[23]~259_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[23]~259 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[23]~259 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[23]~259 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[23]~260 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[23]~260_combout  = ( \MUX_END_REG_1|Q_OUT[1]~6_combout  & ( \END1[2]~input_o  & ( \MUX_END_REG_1|Q_OUT[23]~259_combout  ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~6_combout  & ( \END1[2]~input_o  & ( \MUX_END_REG_1|Q_OUT[23]~258_combout  ) ) 
// ) # ( \MUX_END_REG_1|Q_OUT[1]~6_combout  & ( !\END1[2]~input_o  & ( \REG10|DOUT [23] ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~6_combout  & ( !\END1[2]~input_o  & ( \MUX_END_REG_1|Q_OUT[23]~257_combout  ) ) )

	.dataa(!\MUX_END_REG_1|Q_OUT[23]~257_combout ),
	.datab(!\REG10|DOUT [23]),
	.datac(!\MUX_END_REG_1|Q_OUT[23]~258_combout ),
	.datad(!\MUX_END_REG_1|Q_OUT[23]~259_combout ),
	.datae(!\MUX_END_REG_1|Q_OUT[1]~6_combout ),
	.dataf(!\END1[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[23]~260_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[23]~260 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[23]~260 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[23]~260 .shared_arith = "off";
// synopsys translate_on

dffeas \REG1|DOUT[23] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG1|DOUT [23]),
	.prn(vcc));
// synopsys translate_off
defparam \REG1|DOUT[23] .is_wysiwyg = "true";
defparam \REG1|DOUT[23] .power_up = "low";
// synopsys translate_on

dffeas \REG17|DOUT[23] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[17]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG17|DOUT [23]),
	.prn(vcc));
// synopsys translate_off
defparam \REG17|DOUT[23] .is_wysiwyg = "true";
defparam \REG17|DOUT[23] .power_up = "low";
// synopsys translate_on

dffeas \REG9|DOUT[23] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[9]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG9|DOUT [23]),
	.prn(vcc));
// synopsys translate_off
defparam \REG9|DOUT[23] .is_wysiwyg = "true";
defparam \REG9|DOUT[23] .power_up = "low";
// synopsys translate_on

dffeas \REG25|DOUT[23] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[25]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG25|DOUT [23]),
	.prn(vcc));
// synopsys translate_off
defparam \REG25|DOUT[23] .is_wysiwyg = "true";
defparam \REG25|DOUT[23] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[23]~261 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[23]~261_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG25|DOUT [23] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG9|DOUT [23] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG17|DOUT [23] ) ) ) # ( 
// !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG1|DOUT [23] ) ) )

	.dataa(!\REG1|DOUT [23]),
	.datab(!\REG17|DOUT [23]),
	.datac(!\REG9|DOUT [23]),
	.datad(!\REG25|DOUT [23]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[23]~261_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[23]~261 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[23]~261 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[23]~261 .shared_arith = "off";
// synopsys translate_on

dffeas \REG5|DOUT[23] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG5|DOUT [23]),
	.prn(vcc));
// synopsys translate_off
defparam \REG5|DOUT[23] .is_wysiwyg = "true";
defparam \REG5|DOUT[23] .power_up = "low";
// synopsys translate_on

dffeas \REG21|DOUT[23] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[21]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG21|DOUT [23]),
	.prn(vcc));
// synopsys translate_off
defparam \REG21|DOUT[23] .is_wysiwyg = "true";
defparam \REG21|DOUT[23] .power_up = "low";
// synopsys translate_on

dffeas \REG13|DOUT[23] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[13]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG13|DOUT [23]),
	.prn(vcc));
// synopsys translate_off
defparam \REG13|DOUT[23] .is_wysiwyg = "true";
defparam \REG13|DOUT[23] .power_up = "low";
// synopsys translate_on

dffeas \REG29|DOUT[23] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[29]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG29|DOUT [23]),
	.prn(vcc));
// synopsys translate_off
defparam \REG29|DOUT[23] .is_wysiwyg = "true";
defparam \REG29|DOUT[23] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[23]~262 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[23]~262_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG29|DOUT [23] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG13|DOUT [23] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG21|DOUT [23] ) ) ) # 
// ( !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG5|DOUT [23] ) ) )

	.dataa(!\REG5|DOUT [23]),
	.datab(!\REG21|DOUT [23]),
	.datac(!\REG13|DOUT [23]),
	.datad(!\REG29|DOUT [23]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[23]~262_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[23]~262 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[23]~262 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[23]~262 .shared_arith = "off";
// synopsys translate_on

dffeas \REG0|DOUT[23] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG0|DOUT [23]),
	.prn(vcc));
// synopsys translate_off
defparam \REG0|DOUT[23] .is_wysiwyg = "true";
defparam \REG0|DOUT[23] .power_up = "low";
// synopsys translate_on

dffeas \REG16|DOUT[23] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[16]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG16|DOUT [23]),
	.prn(vcc));
// synopsys translate_off
defparam \REG16|DOUT[23] .is_wysiwyg = "true";
defparam \REG16|DOUT[23] .power_up = "low";
// synopsys translate_on

dffeas \REG8|DOUT[23] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[8]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG8|DOUT [23]),
	.prn(vcc));
// synopsys translate_off
defparam \REG8|DOUT[23] .is_wysiwyg = "true";
defparam \REG8|DOUT[23] .power_up = "low";
// synopsys translate_on

dffeas \REG24|DOUT[23] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[24]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG24|DOUT [23]),
	.prn(vcc));
// synopsys translate_off
defparam \REG24|DOUT[23] .is_wysiwyg = "true";
defparam \REG24|DOUT[23] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[23]~263 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[23]~263_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG24|DOUT [23] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG8|DOUT [23] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG16|DOUT [23] ) ) ) # ( 
// !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG0|DOUT [23] ) ) )

	.dataa(!\REG0|DOUT [23]),
	.datab(!\REG16|DOUT [23]),
	.datac(!\REG8|DOUT [23]),
	.datad(!\REG24|DOUT [23]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[23]~263_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[23]~263 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[23]~263 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[23]~263 .shared_arith = "off";
// synopsys translate_on

dffeas \REG4|DOUT[23] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[4]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG4|DOUT [23]),
	.prn(vcc));
// synopsys translate_off
defparam \REG4|DOUT[23] .is_wysiwyg = "true";
defparam \REG4|DOUT[23] .power_up = "low";
// synopsys translate_on

dffeas \REG20|DOUT[23] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[20]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG20|DOUT [23]),
	.prn(vcc));
// synopsys translate_off
defparam \REG20|DOUT[23] .is_wysiwyg = "true";
defparam \REG20|DOUT[23] .power_up = "low";
// synopsys translate_on

dffeas \REG12|DOUT[23] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[12]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG12|DOUT [23]),
	.prn(vcc));
// synopsys translate_off
defparam \REG12|DOUT[23] .is_wysiwyg = "true";
defparam \REG12|DOUT[23] .power_up = "low";
// synopsys translate_on

dffeas \REG28|DOUT[23] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[28]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG28|DOUT [23]),
	.prn(vcc));
// synopsys translate_off
defparam \REG28|DOUT[23] .is_wysiwyg = "true";
defparam \REG28|DOUT[23] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[23]~264 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[23]~264_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG28|DOUT [23] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG12|DOUT [23] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG20|DOUT [23] ) ) ) # 
// ( !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG4|DOUT [23] ) ) )

	.dataa(!\REG4|DOUT [23]),
	.datab(!\REG20|DOUT [23]),
	.datac(!\REG12|DOUT [23]),
	.datad(!\REG28|DOUT [23]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[23]~264_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[23]~264 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[23]~264 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[23]~264 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[23]~265 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[23]~265_combout  = ( \MUX_END_REG_1|Q_OUT[23]~263_combout  & ( \MUX_END_REG_1|Q_OUT[23]~264_combout  & ( (!\END1[0]~input_o ) # ((!\END1[2]~input_o  & (\MUX_END_REG_1|Q_OUT[23]~261_combout )) # (\END1[2]~input_o  & 
// ((\MUX_END_REG_1|Q_OUT[23]~262_combout )))) ) ) ) # ( !\MUX_END_REG_1|Q_OUT[23]~263_combout  & ( \MUX_END_REG_1|Q_OUT[23]~264_combout  & ( (!\END1[0]~input_o  & (\END1[2]~input_o )) # (\END1[0]~input_o  & ((!\END1[2]~input_o  & 
// (\MUX_END_REG_1|Q_OUT[23]~261_combout )) # (\END1[2]~input_o  & ((\MUX_END_REG_1|Q_OUT[23]~262_combout ))))) ) ) ) # ( \MUX_END_REG_1|Q_OUT[23]~263_combout  & ( !\MUX_END_REG_1|Q_OUT[23]~264_combout  & ( (!\END1[0]~input_o  & (!\END1[2]~input_o )) # 
// (\END1[0]~input_o  & ((!\END1[2]~input_o  & (\MUX_END_REG_1|Q_OUT[23]~261_combout )) # (\END1[2]~input_o  & ((\MUX_END_REG_1|Q_OUT[23]~262_combout ))))) ) ) ) # ( !\MUX_END_REG_1|Q_OUT[23]~263_combout  & ( !\MUX_END_REG_1|Q_OUT[23]~264_combout  & ( 
// (\END1[0]~input_o  & ((!\END1[2]~input_o  & (\MUX_END_REG_1|Q_OUT[23]~261_combout )) # (\END1[2]~input_o  & ((\MUX_END_REG_1|Q_OUT[23]~262_combout ))))) ) ) )

	.dataa(!\END1[0]~input_o ),
	.datab(!\END1[2]~input_o ),
	.datac(!\MUX_END_REG_1|Q_OUT[23]~261_combout ),
	.datad(!\MUX_END_REG_1|Q_OUT[23]~262_combout ),
	.datae(!\MUX_END_REG_1|Q_OUT[23]~263_combout ),
	.dataf(!\MUX_END_REG_1|Q_OUT[23]~264_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[23]~265_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[23]~265 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[23]~265 .lut_mask = 64'h04158C9D2637AEBF;
defparam \MUX_END_REG_1|Q_OUT[23]~265 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[23]~266 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[23]~266_combout  = (!\END1[1]~input_o  & ((\MUX_END_REG_1|Q_OUT[23]~265_combout ))) # (\END1[1]~input_o  & (\MUX_END_REG_1|Q_OUT[23]~260_combout ))

	.dataa(!\END1[1]~input_o ),
	.datab(!\MUX_END_REG_1|Q_OUT[23]~260_combout ),
	.datac(!\MUX_END_REG_1|Q_OUT[23]~265_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[23]~266_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[23]~266 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[23]~266 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX_END_REG_1|Q_OUT[23]~266 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \DADO_W_REG3[24]~input (
	.i(DADO_W_REG3[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DADO_W_REG3[24]~input_o ));
// synopsys translate_off
defparam \DADO_W_REG3[24]~input .bus_hold = "false";
defparam \DADO_W_REG3[24]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \REG2|DOUT[24] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG2|DOUT [24]),
	.prn(vcc));
// synopsys translate_off
defparam \REG2|DOUT[24] .is_wysiwyg = "true";
defparam \REG2|DOUT[24] .power_up = "low";
// synopsys translate_on

dffeas \REG18|DOUT[24] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG18|DOUT [24]),
	.prn(vcc));
// synopsys translate_off
defparam \REG18|DOUT[24] .is_wysiwyg = "true";
defparam \REG18|DOUT[24] .power_up = "low";
// synopsys translate_on

dffeas \REG3|DOUT[24] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG3|DOUT [24]),
	.prn(vcc));
// synopsys translate_off
defparam \REG3|DOUT[24] .is_wysiwyg = "true";
defparam \REG3|DOUT[24] .power_up = "low";
// synopsys translate_on

dffeas \REG27|DOUT[24] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[27]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG27|DOUT [24]),
	.prn(vcc));
// synopsys translate_off
defparam \REG27|DOUT[24] .is_wysiwyg = "true";
defparam \REG27|DOUT[24] .power_up = "low";
// synopsys translate_on

dffeas \REG11|DOUT[24] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[11]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG11|DOUT [24]),
	.prn(vcc));
// synopsys translate_off
defparam \REG11|DOUT[24] .is_wysiwyg = "true";
defparam \REG11|DOUT[24] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[24]~267 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[24]~267_combout  = ( \REG11|DOUT [24] & ( (!\END1[3]~input_o  & (((\REG3|DOUT [24])))) # (\END1[3]~input_o  & ((!\END1[4]~input_o ) # ((\REG27|DOUT [24])))) ) ) # ( !\REG11|DOUT [24] & ( (!\END1[3]~input_o  & (((\REG3|DOUT [24])))) # 
// (\END1[3]~input_o  & (\END1[4]~input_o  & ((\REG27|DOUT [24])))) ) )

	.dataa(!\END1[3]~input_o ),
	.datab(!\END1[4]~input_o ),
	.datac(!\REG3|DOUT [24]),
	.datad(!\REG27|DOUT [24]),
	.datae(!\REG11|DOUT [24]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[24]~267_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[24]~267 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[24]~267 .lut_mask = 64'h0A1B4E5F0A1B4E5F;
defparam \MUX_END_REG_1|Q_OUT[24]~267 .shared_arith = "off";
// synopsys translate_on

dffeas \REG26|DOUT[24] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[26]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG26|DOUT [24]),
	.prn(vcc));
// synopsys translate_off
defparam \REG26|DOUT[24] .is_wysiwyg = "true";
defparam \REG26|DOUT[24] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[24]~268 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[24]~268_combout  = ( \MUX_END_REG_1|Q_OUT[1]~1_combout  & ( \MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \REG18|DOUT [24] ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~1_combout  & ( \MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \REG2|DOUT [24] ) ) ) # ( 
// \MUX_END_REG_1|Q_OUT[1]~1_combout  & ( !\MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \REG26|DOUT [24] ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~1_combout  & ( !\MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \MUX_END_REG_1|Q_OUT[24]~267_combout  ) ) )

	.dataa(!\REG2|DOUT [24]),
	.datab(!\REG18|DOUT [24]),
	.datac(!\MUX_END_REG_1|Q_OUT[24]~267_combout ),
	.datad(!\REG26|DOUT [24]),
	.datae(!\MUX_END_REG_1|Q_OUT[1]~1_combout ),
	.dataf(!\MUX_END_REG_1|Q_OUT[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[24]~268_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[24]~268 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[24]~268 .lut_mask = 64'h0F0F00FF55553333;
defparam \MUX_END_REG_1|Q_OUT[24]~268 .shared_arith = "off";
// synopsys translate_on

dffeas \REG10|DOUT[24] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[10]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG10|DOUT [24]),
	.prn(vcc));
// synopsys translate_off
defparam \REG10|DOUT[24] .is_wysiwyg = "true";
defparam \REG10|DOUT[24] .power_up = "low";
// synopsys translate_on

dffeas \REG6|DOUT[24] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[6]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG6|DOUT [24]),
	.prn(vcc));
// synopsys translate_off
defparam \REG6|DOUT[24] .is_wysiwyg = "true";
defparam \REG6|DOUT[24] .power_up = "low";
// synopsys translate_on

dffeas \REG22|DOUT[24] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[22]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG22|DOUT [24]),
	.prn(vcc));
// synopsys translate_off
defparam \REG22|DOUT[24] .is_wysiwyg = "true";
defparam \REG22|DOUT[24] .power_up = "low";
// synopsys translate_on

dffeas \REG14|DOUT[24] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[14]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG14|DOUT [24]),
	.prn(vcc));
// synopsys translate_off
defparam \REG14|DOUT[24] .is_wysiwyg = "true";
defparam \REG14|DOUT[24] .power_up = "low";
// synopsys translate_on

dffeas \REG30|DOUT[24] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[30]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG30|DOUT [24]),
	.prn(vcc));
// synopsys translate_off
defparam \REG30|DOUT[24] .is_wysiwyg = "true";
defparam \REG30|DOUT[24] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[24]~269 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[24]~269_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG30|DOUT [24] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG14|DOUT [24] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG22|DOUT [24] ) ) ) # 
// ( !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG6|DOUT [24] ) ) )

	.dataa(!\REG6|DOUT [24]),
	.datab(!\REG22|DOUT [24]),
	.datac(!\REG14|DOUT [24]),
	.datad(!\REG30|DOUT [24]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[24]~269_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[24]~269 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[24]~269 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[24]~269 .shared_arith = "off";
// synopsys translate_on

dffeas \REG7|DOUT[24] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[7]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG7|DOUT [24]),
	.prn(vcc));
// synopsys translate_off
defparam \REG7|DOUT[24] .is_wysiwyg = "true";
defparam \REG7|DOUT[24] .power_up = "low";
// synopsys translate_on

dffeas \REG23|DOUT[24] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[23]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG23|DOUT [24]),
	.prn(vcc));
// synopsys translate_off
defparam \REG23|DOUT[24] .is_wysiwyg = "true";
defparam \REG23|DOUT[24] .power_up = "low";
// synopsys translate_on

dffeas \REG15|DOUT[24] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[15]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG15|DOUT [24]),
	.prn(vcc));
// synopsys translate_off
defparam \REG15|DOUT[24] .is_wysiwyg = "true";
defparam \REG15|DOUT[24] .power_up = "low";
// synopsys translate_on

dffeas \REG31|DOUT[24] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[31]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG31|DOUT [24]),
	.prn(vcc));
// synopsys translate_off
defparam \REG31|DOUT[24] .is_wysiwyg = "true";
defparam \REG31|DOUT[24] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[24]~270 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[24]~270_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG31|DOUT [24] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG15|DOUT [24] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG23|DOUT [24] ) ) ) # 
// ( !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG7|DOUT [24] ) ) )

	.dataa(!\REG7|DOUT [24]),
	.datab(!\REG23|DOUT [24]),
	.datac(!\REG15|DOUT [24]),
	.datad(!\REG31|DOUT [24]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[24]~270_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[24]~270 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[24]~270 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[24]~270 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[24]~271 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[24]~271_combout  = ( \MUX_END_REG_1|Q_OUT[1]~6_combout  & ( \END1[2]~input_o  & ( \MUX_END_REG_1|Q_OUT[24]~270_combout  ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~6_combout  & ( \END1[2]~input_o  & ( \MUX_END_REG_1|Q_OUT[24]~269_combout  ) ) 
// ) # ( \MUX_END_REG_1|Q_OUT[1]~6_combout  & ( !\END1[2]~input_o  & ( \REG10|DOUT [24] ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~6_combout  & ( !\END1[2]~input_o  & ( \MUX_END_REG_1|Q_OUT[24]~268_combout  ) ) )

	.dataa(!\MUX_END_REG_1|Q_OUT[24]~268_combout ),
	.datab(!\REG10|DOUT [24]),
	.datac(!\MUX_END_REG_1|Q_OUT[24]~269_combout ),
	.datad(!\MUX_END_REG_1|Q_OUT[24]~270_combout ),
	.datae(!\MUX_END_REG_1|Q_OUT[1]~6_combout ),
	.dataf(!\END1[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[24]~271_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[24]~271 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[24]~271 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[24]~271 .shared_arith = "off";
// synopsys translate_on

dffeas \REG1|DOUT[24] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG1|DOUT [24]),
	.prn(vcc));
// synopsys translate_off
defparam \REG1|DOUT[24] .is_wysiwyg = "true";
defparam \REG1|DOUT[24] .power_up = "low";
// synopsys translate_on

dffeas \REG17|DOUT[24] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[17]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG17|DOUT [24]),
	.prn(vcc));
// synopsys translate_off
defparam \REG17|DOUT[24] .is_wysiwyg = "true";
defparam \REG17|DOUT[24] .power_up = "low";
// synopsys translate_on

dffeas \REG9|DOUT[24] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[9]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG9|DOUT [24]),
	.prn(vcc));
// synopsys translate_off
defparam \REG9|DOUT[24] .is_wysiwyg = "true";
defparam \REG9|DOUT[24] .power_up = "low";
// synopsys translate_on

dffeas \REG25|DOUT[24] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[25]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG25|DOUT [24]),
	.prn(vcc));
// synopsys translate_off
defparam \REG25|DOUT[24] .is_wysiwyg = "true";
defparam \REG25|DOUT[24] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[24]~272 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[24]~272_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG25|DOUT [24] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG9|DOUT [24] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG17|DOUT [24] ) ) ) # ( 
// !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG1|DOUT [24] ) ) )

	.dataa(!\REG1|DOUT [24]),
	.datab(!\REG17|DOUT [24]),
	.datac(!\REG9|DOUT [24]),
	.datad(!\REG25|DOUT [24]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[24]~272_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[24]~272 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[24]~272 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[24]~272 .shared_arith = "off";
// synopsys translate_on

dffeas \REG5|DOUT[24] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG5|DOUT [24]),
	.prn(vcc));
// synopsys translate_off
defparam \REG5|DOUT[24] .is_wysiwyg = "true";
defparam \REG5|DOUT[24] .power_up = "low";
// synopsys translate_on

dffeas \REG21|DOUT[24] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[21]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG21|DOUT [24]),
	.prn(vcc));
// synopsys translate_off
defparam \REG21|DOUT[24] .is_wysiwyg = "true";
defparam \REG21|DOUT[24] .power_up = "low";
// synopsys translate_on

dffeas \REG13|DOUT[24] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[13]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG13|DOUT [24]),
	.prn(vcc));
// synopsys translate_off
defparam \REG13|DOUT[24] .is_wysiwyg = "true";
defparam \REG13|DOUT[24] .power_up = "low";
// synopsys translate_on

dffeas \REG29|DOUT[24] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[29]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG29|DOUT [24]),
	.prn(vcc));
// synopsys translate_off
defparam \REG29|DOUT[24] .is_wysiwyg = "true";
defparam \REG29|DOUT[24] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[24]~273 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[24]~273_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG29|DOUT [24] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG13|DOUT [24] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG21|DOUT [24] ) ) ) # 
// ( !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG5|DOUT [24] ) ) )

	.dataa(!\REG5|DOUT [24]),
	.datab(!\REG21|DOUT [24]),
	.datac(!\REG13|DOUT [24]),
	.datad(!\REG29|DOUT [24]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[24]~273_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[24]~273 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[24]~273 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[24]~273 .shared_arith = "off";
// synopsys translate_on

dffeas \REG0|DOUT[24] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG0|DOUT [24]),
	.prn(vcc));
// synopsys translate_off
defparam \REG0|DOUT[24] .is_wysiwyg = "true";
defparam \REG0|DOUT[24] .power_up = "low";
// synopsys translate_on

dffeas \REG16|DOUT[24] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[16]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG16|DOUT [24]),
	.prn(vcc));
// synopsys translate_off
defparam \REG16|DOUT[24] .is_wysiwyg = "true";
defparam \REG16|DOUT[24] .power_up = "low";
// synopsys translate_on

dffeas \REG8|DOUT[24] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[8]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG8|DOUT [24]),
	.prn(vcc));
// synopsys translate_off
defparam \REG8|DOUT[24] .is_wysiwyg = "true";
defparam \REG8|DOUT[24] .power_up = "low";
// synopsys translate_on

dffeas \REG24|DOUT[24] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[24]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG24|DOUT [24]),
	.prn(vcc));
// synopsys translate_off
defparam \REG24|DOUT[24] .is_wysiwyg = "true";
defparam \REG24|DOUT[24] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[24]~274 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[24]~274_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG24|DOUT [24] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG8|DOUT [24] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG16|DOUT [24] ) ) ) # ( 
// !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG0|DOUT [24] ) ) )

	.dataa(!\REG0|DOUT [24]),
	.datab(!\REG16|DOUT [24]),
	.datac(!\REG8|DOUT [24]),
	.datad(!\REG24|DOUT [24]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[24]~274_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[24]~274 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[24]~274 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[24]~274 .shared_arith = "off";
// synopsys translate_on

dffeas \REG4|DOUT[24] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[4]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG4|DOUT [24]),
	.prn(vcc));
// synopsys translate_off
defparam \REG4|DOUT[24] .is_wysiwyg = "true";
defparam \REG4|DOUT[24] .power_up = "low";
// synopsys translate_on

dffeas \REG20|DOUT[24] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[20]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG20|DOUT [24]),
	.prn(vcc));
// synopsys translate_off
defparam \REG20|DOUT[24] .is_wysiwyg = "true";
defparam \REG20|DOUT[24] .power_up = "low";
// synopsys translate_on

dffeas \REG12|DOUT[24] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[12]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG12|DOUT [24]),
	.prn(vcc));
// synopsys translate_off
defparam \REG12|DOUT[24] .is_wysiwyg = "true";
defparam \REG12|DOUT[24] .power_up = "low";
// synopsys translate_on

dffeas \REG28|DOUT[24] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[28]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG28|DOUT [24]),
	.prn(vcc));
// synopsys translate_off
defparam \REG28|DOUT[24] .is_wysiwyg = "true";
defparam \REG28|DOUT[24] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[24]~275 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[24]~275_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG28|DOUT [24] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG12|DOUT [24] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG20|DOUT [24] ) ) ) # 
// ( !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG4|DOUT [24] ) ) )

	.dataa(!\REG4|DOUT [24]),
	.datab(!\REG20|DOUT [24]),
	.datac(!\REG12|DOUT [24]),
	.datad(!\REG28|DOUT [24]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[24]~275_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[24]~275 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[24]~275 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[24]~275 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[24]~276 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[24]~276_combout  = ( \MUX_END_REG_1|Q_OUT[24]~274_combout  & ( \MUX_END_REG_1|Q_OUT[24]~275_combout  & ( (!\END1[0]~input_o ) # ((!\END1[2]~input_o  & (\MUX_END_REG_1|Q_OUT[24]~272_combout )) # (\END1[2]~input_o  & 
// ((\MUX_END_REG_1|Q_OUT[24]~273_combout )))) ) ) ) # ( !\MUX_END_REG_1|Q_OUT[24]~274_combout  & ( \MUX_END_REG_1|Q_OUT[24]~275_combout  & ( (!\END1[0]~input_o  & (\END1[2]~input_o )) # (\END1[0]~input_o  & ((!\END1[2]~input_o  & 
// (\MUX_END_REG_1|Q_OUT[24]~272_combout )) # (\END1[2]~input_o  & ((\MUX_END_REG_1|Q_OUT[24]~273_combout ))))) ) ) ) # ( \MUX_END_REG_1|Q_OUT[24]~274_combout  & ( !\MUX_END_REG_1|Q_OUT[24]~275_combout  & ( (!\END1[0]~input_o  & (!\END1[2]~input_o )) # 
// (\END1[0]~input_o  & ((!\END1[2]~input_o  & (\MUX_END_REG_1|Q_OUT[24]~272_combout )) # (\END1[2]~input_o  & ((\MUX_END_REG_1|Q_OUT[24]~273_combout ))))) ) ) ) # ( !\MUX_END_REG_1|Q_OUT[24]~274_combout  & ( !\MUX_END_REG_1|Q_OUT[24]~275_combout  & ( 
// (\END1[0]~input_o  & ((!\END1[2]~input_o  & (\MUX_END_REG_1|Q_OUT[24]~272_combout )) # (\END1[2]~input_o  & ((\MUX_END_REG_1|Q_OUT[24]~273_combout ))))) ) ) )

	.dataa(!\END1[0]~input_o ),
	.datab(!\END1[2]~input_o ),
	.datac(!\MUX_END_REG_1|Q_OUT[24]~272_combout ),
	.datad(!\MUX_END_REG_1|Q_OUT[24]~273_combout ),
	.datae(!\MUX_END_REG_1|Q_OUT[24]~274_combout ),
	.dataf(!\MUX_END_REG_1|Q_OUT[24]~275_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[24]~276_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[24]~276 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[24]~276 .lut_mask = 64'h04158C9D2637AEBF;
defparam \MUX_END_REG_1|Q_OUT[24]~276 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[24]~277 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[24]~277_combout  = (!\END1[1]~input_o  & ((\MUX_END_REG_1|Q_OUT[24]~276_combout ))) # (\END1[1]~input_o  & (\MUX_END_REG_1|Q_OUT[24]~271_combout ))

	.dataa(!\END1[1]~input_o ),
	.datab(!\MUX_END_REG_1|Q_OUT[24]~271_combout ),
	.datac(!\MUX_END_REG_1|Q_OUT[24]~276_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[24]~277_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[24]~277 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[24]~277 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX_END_REG_1|Q_OUT[24]~277 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \DADO_W_REG3[25]~input (
	.i(DADO_W_REG3[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DADO_W_REG3[25]~input_o ));
// synopsys translate_off
defparam \DADO_W_REG3[25]~input .bus_hold = "false";
defparam \DADO_W_REG3[25]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \REG2|DOUT[25] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG2|DOUT [25]),
	.prn(vcc));
// synopsys translate_off
defparam \REG2|DOUT[25] .is_wysiwyg = "true";
defparam \REG2|DOUT[25] .power_up = "low";
// synopsys translate_on

dffeas \REG18|DOUT[25] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG18|DOUT [25]),
	.prn(vcc));
// synopsys translate_off
defparam \REG18|DOUT[25] .is_wysiwyg = "true";
defparam \REG18|DOUT[25] .power_up = "low";
// synopsys translate_on

dffeas \REG3|DOUT[25] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG3|DOUT [25]),
	.prn(vcc));
// synopsys translate_off
defparam \REG3|DOUT[25] .is_wysiwyg = "true";
defparam \REG3|DOUT[25] .power_up = "low";
// synopsys translate_on

dffeas \REG27|DOUT[25] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[27]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG27|DOUT [25]),
	.prn(vcc));
// synopsys translate_off
defparam \REG27|DOUT[25] .is_wysiwyg = "true";
defparam \REG27|DOUT[25] .power_up = "low";
// synopsys translate_on

dffeas \REG11|DOUT[25] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[11]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG11|DOUT [25]),
	.prn(vcc));
// synopsys translate_off
defparam \REG11|DOUT[25] .is_wysiwyg = "true";
defparam \REG11|DOUT[25] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[25]~278 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[25]~278_combout  = ( \REG11|DOUT [25] & ( (!\END1[3]~input_o  & (((\REG3|DOUT [25])))) # (\END1[3]~input_o  & ((!\END1[4]~input_o ) # ((\REG27|DOUT [25])))) ) ) # ( !\REG11|DOUT [25] & ( (!\END1[3]~input_o  & (((\REG3|DOUT [25])))) # 
// (\END1[3]~input_o  & (\END1[4]~input_o  & ((\REG27|DOUT [25])))) ) )

	.dataa(!\END1[3]~input_o ),
	.datab(!\END1[4]~input_o ),
	.datac(!\REG3|DOUT [25]),
	.datad(!\REG27|DOUT [25]),
	.datae(!\REG11|DOUT [25]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[25]~278_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[25]~278 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[25]~278 .lut_mask = 64'h0A1B4E5F0A1B4E5F;
defparam \MUX_END_REG_1|Q_OUT[25]~278 .shared_arith = "off";
// synopsys translate_on

dffeas \REG26|DOUT[25] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[26]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG26|DOUT [25]),
	.prn(vcc));
// synopsys translate_off
defparam \REG26|DOUT[25] .is_wysiwyg = "true";
defparam \REG26|DOUT[25] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[25]~279 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[25]~279_combout  = ( \MUX_END_REG_1|Q_OUT[1]~1_combout  & ( \MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \REG18|DOUT [25] ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~1_combout  & ( \MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \REG2|DOUT [25] ) ) ) # ( 
// \MUX_END_REG_1|Q_OUT[1]~1_combout  & ( !\MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \REG26|DOUT [25] ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~1_combout  & ( !\MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \MUX_END_REG_1|Q_OUT[25]~278_combout  ) ) )

	.dataa(!\REG2|DOUT [25]),
	.datab(!\REG18|DOUT [25]),
	.datac(!\MUX_END_REG_1|Q_OUT[25]~278_combout ),
	.datad(!\REG26|DOUT [25]),
	.datae(!\MUX_END_REG_1|Q_OUT[1]~1_combout ),
	.dataf(!\MUX_END_REG_1|Q_OUT[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[25]~279_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[25]~279 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[25]~279 .lut_mask = 64'h0F0F00FF55553333;
defparam \MUX_END_REG_1|Q_OUT[25]~279 .shared_arith = "off";
// synopsys translate_on

dffeas \REG10|DOUT[25] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[10]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG10|DOUT [25]),
	.prn(vcc));
// synopsys translate_off
defparam \REG10|DOUT[25] .is_wysiwyg = "true";
defparam \REG10|DOUT[25] .power_up = "low";
// synopsys translate_on

dffeas \REG6|DOUT[25] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[6]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG6|DOUT [25]),
	.prn(vcc));
// synopsys translate_off
defparam \REG6|DOUT[25] .is_wysiwyg = "true";
defparam \REG6|DOUT[25] .power_up = "low";
// synopsys translate_on

dffeas \REG22|DOUT[25] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[22]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG22|DOUT [25]),
	.prn(vcc));
// synopsys translate_off
defparam \REG22|DOUT[25] .is_wysiwyg = "true";
defparam \REG22|DOUT[25] .power_up = "low";
// synopsys translate_on

dffeas \REG14|DOUT[25] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[14]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG14|DOUT [25]),
	.prn(vcc));
// synopsys translate_off
defparam \REG14|DOUT[25] .is_wysiwyg = "true";
defparam \REG14|DOUT[25] .power_up = "low";
// synopsys translate_on

dffeas \REG30|DOUT[25] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[30]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG30|DOUT [25]),
	.prn(vcc));
// synopsys translate_off
defparam \REG30|DOUT[25] .is_wysiwyg = "true";
defparam \REG30|DOUT[25] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[25]~280 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[25]~280_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG30|DOUT [25] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG14|DOUT [25] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG22|DOUT [25] ) ) ) # 
// ( !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG6|DOUT [25] ) ) )

	.dataa(!\REG6|DOUT [25]),
	.datab(!\REG22|DOUT [25]),
	.datac(!\REG14|DOUT [25]),
	.datad(!\REG30|DOUT [25]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[25]~280_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[25]~280 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[25]~280 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[25]~280 .shared_arith = "off";
// synopsys translate_on

dffeas \REG7|DOUT[25] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[7]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG7|DOUT [25]),
	.prn(vcc));
// synopsys translate_off
defparam \REG7|DOUT[25] .is_wysiwyg = "true";
defparam \REG7|DOUT[25] .power_up = "low";
// synopsys translate_on

dffeas \REG23|DOUT[25] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[23]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG23|DOUT [25]),
	.prn(vcc));
// synopsys translate_off
defparam \REG23|DOUT[25] .is_wysiwyg = "true";
defparam \REG23|DOUT[25] .power_up = "low";
// synopsys translate_on

dffeas \REG15|DOUT[25] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[15]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG15|DOUT [25]),
	.prn(vcc));
// synopsys translate_off
defparam \REG15|DOUT[25] .is_wysiwyg = "true";
defparam \REG15|DOUT[25] .power_up = "low";
// synopsys translate_on

dffeas \REG31|DOUT[25] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[31]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG31|DOUT [25]),
	.prn(vcc));
// synopsys translate_off
defparam \REG31|DOUT[25] .is_wysiwyg = "true";
defparam \REG31|DOUT[25] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[25]~281 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[25]~281_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG31|DOUT [25] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG15|DOUT [25] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG23|DOUT [25] ) ) ) # 
// ( !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG7|DOUT [25] ) ) )

	.dataa(!\REG7|DOUT [25]),
	.datab(!\REG23|DOUT [25]),
	.datac(!\REG15|DOUT [25]),
	.datad(!\REG31|DOUT [25]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[25]~281_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[25]~281 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[25]~281 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[25]~281 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[25]~282 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[25]~282_combout  = ( \MUX_END_REG_1|Q_OUT[1]~6_combout  & ( \END1[2]~input_o  & ( \MUX_END_REG_1|Q_OUT[25]~281_combout  ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~6_combout  & ( \END1[2]~input_o  & ( \MUX_END_REG_1|Q_OUT[25]~280_combout  ) ) 
// ) # ( \MUX_END_REG_1|Q_OUT[1]~6_combout  & ( !\END1[2]~input_o  & ( \REG10|DOUT [25] ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~6_combout  & ( !\END1[2]~input_o  & ( \MUX_END_REG_1|Q_OUT[25]~279_combout  ) ) )

	.dataa(!\MUX_END_REG_1|Q_OUT[25]~279_combout ),
	.datab(!\REG10|DOUT [25]),
	.datac(!\MUX_END_REG_1|Q_OUT[25]~280_combout ),
	.datad(!\MUX_END_REG_1|Q_OUT[25]~281_combout ),
	.datae(!\MUX_END_REG_1|Q_OUT[1]~6_combout ),
	.dataf(!\END1[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[25]~282_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[25]~282 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[25]~282 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[25]~282 .shared_arith = "off";
// synopsys translate_on

dffeas \REG1|DOUT[25] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG1|DOUT [25]),
	.prn(vcc));
// synopsys translate_off
defparam \REG1|DOUT[25] .is_wysiwyg = "true";
defparam \REG1|DOUT[25] .power_up = "low";
// synopsys translate_on

dffeas \REG17|DOUT[25] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[17]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG17|DOUT [25]),
	.prn(vcc));
// synopsys translate_off
defparam \REG17|DOUT[25] .is_wysiwyg = "true";
defparam \REG17|DOUT[25] .power_up = "low";
// synopsys translate_on

dffeas \REG9|DOUT[25] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[9]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG9|DOUT [25]),
	.prn(vcc));
// synopsys translate_off
defparam \REG9|DOUT[25] .is_wysiwyg = "true";
defparam \REG9|DOUT[25] .power_up = "low";
// synopsys translate_on

dffeas \REG25|DOUT[25] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[25]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG25|DOUT [25]),
	.prn(vcc));
// synopsys translate_off
defparam \REG25|DOUT[25] .is_wysiwyg = "true";
defparam \REG25|DOUT[25] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[25]~283 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[25]~283_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG25|DOUT [25] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG9|DOUT [25] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG17|DOUT [25] ) ) ) # ( 
// !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG1|DOUT [25] ) ) )

	.dataa(!\REG1|DOUT [25]),
	.datab(!\REG17|DOUT [25]),
	.datac(!\REG9|DOUT [25]),
	.datad(!\REG25|DOUT [25]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[25]~283_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[25]~283 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[25]~283 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[25]~283 .shared_arith = "off";
// synopsys translate_on

dffeas \REG5|DOUT[25] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG5|DOUT [25]),
	.prn(vcc));
// synopsys translate_off
defparam \REG5|DOUT[25] .is_wysiwyg = "true";
defparam \REG5|DOUT[25] .power_up = "low";
// synopsys translate_on

dffeas \REG21|DOUT[25] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[21]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG21|DOUT [25]),
	.prn(vcc));
// synopsys translate_off
defparam \REG21|DOUT[25] .is_wysiwyg = "true";
defparam \REG21|DOUT[25] .power_up = "low";
// synopsys translate_on

dffeas \REG13|DOUT[25] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[13]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG13|DOUT [25]),
	.prn(vcc));
// synopsys translate_off
defparam \REG13|DOUT[25] .is_wysiwyg = "true";
defparam \REG13|DOUT[25] .power_up = "low";
// synopsys translate_on

dffeas \REG29|DOUT[25] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[29]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG29|DOUT [25]),
	.prn(vcc));
// synopsys translate_off
defparam \REG29|DOUT[25] .is_wysiwyg = "true";
defparam \REG29|DOUT[25] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[25]~284 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[25]~284_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG29|DOUT [25] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG13|DOUT [25] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG21|DOUT [25] ) ) ) # 
// ( !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG5|DOUT [25] ) ) )

	.dataa(!\REG5|DOUT [25]),
	.datab(!\REG21|DOUT [25]),
	.datac(!\REG13|DOUT [25]),
	.datad(!\REG29|DOUT [25]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[25]~284_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[25]~284 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[25]~284 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[25]~284 .shared_arith = "off";
// synopsys translate_on

dffeas \REG0|DOUT[25] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG0|DOUT [25]),
	.prn(vcc));
// synopsys translate_off
defparam \REG0|DOUT[25] .is_wysiwyg = "true";
defparam \REG0|DOUT[25] .power_up = "low";
// synopsys translate_on

dffeas \REG16|DOUT[25] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[16]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG16|DOUT [25]),
	.prn(vcc));
// synopsys translate_off
defparam \REG16|DOUT[25] .is_wysiwyg = "true";
defparam \REG16|DOUT[25] .power_up = "low";
// synopsys translate_on

dffeas \REG8|DOUT[25] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[8]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG8|DOUT [25]),
	.prn(vcc));
// synopsys translate_off
defparam \REG8|DOUT[25] .is_wysiwyg = "true";
defparam \REG8|DOUT[25] .power_up = "low";
// synopsys translate_on

dffeas \REG24|DOUT[25] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[24]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG24|DOUT [25]),
	.prn(vcc));
// synopsys translate_off
defparam \REG24|DOUT[25] .is_wysiwyg = "true";
defparam \REG24|DOUT[25] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[25]~285 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[25]~285_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG24|DOUT [25] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG8|DOUT [25] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG16|DOUT [25] ) ) ) # ( 
// !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG0|DOUT [25] ) ) )

	.dataa(!\REG0|DOUT [25]),
	.datab(!\REG16|DOUT [25]),
	.datac(!\REG8|DOUT [25]),
	.datad(!\REG24|DOUT [25]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[25]~285_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[25]~285 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[25]~285 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[25]~285 .shared_arith = "off";
// synopsys translate_on

dffeas \REG4|DOUT[25] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[4]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG4|DOUT [25]),
	.prn(vcc));
// synopsys translate_off
defparam \REG4|DOUT[25] .is_wysiwyg = "true";
defparam \REG4|DOUT[25] .power_up = "low";
// synopsys translate_on

dffeas \REG20|DOUT[25] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[20]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG20|DOUT [25]),
	.prn(vcc));
// synopsys translate_off
defparam \REG20|DOUT[25] .is_wysiwyg = "true";
defparam \REG20|DOUT[25] .power_up = "low";
// synopsys translate_on

dffeas \REG12|DOUT[25] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[12]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG12|DOUT [25]),
	.prn(vcc));
// synopsys translate_off
defparam \REG12|DOUT[25] .is_wysiwyg = "true";
defparam \REG12|DOUT[25] .power_up = "low";
// synopsys translate_on

dffeas \REG28|DOUT[25] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[28]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG28|DOUT [25]),
	.prn(vcc));
// synopsys translate_off
defparam \REG28|DOUT[25] .is_wysiwyg = "true";
defparam \REG28|DOUT[25] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[25]~286 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[25]~286_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG28|DOUT [25] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG12|DOUT [25] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG20|DOUT [25] ) ) ) # 
// ( !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG4|DOUT [25] ) ) )

	.dataa(!\REG4|DOUT [25]),
	.datab(!\REG20|DOUT [25]),
	.datac(!\REG12|DOUT [25]),
	.datad(!\REG28|DOUT [25]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[25]~286_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[25]~286 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[25]~286 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[25]~286 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[25]~287 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[25]~287_combout  = ( \MUX_END_REG_1|Q_OUT[25]~285_combout  & ( \MUX_END_REG_1|Q_OUT[25]~286_combout  & ( (!\END1[0]~input_o ) # ((!\END1[2]~input_o  & (\MUX_END_REG_1|Q_OUT[25]~283_combout )) # (\END1[2]~input_o  & 
// ((\MUX_END_REG_1|Q_OUT[25]~284_combout )))) ) ) ) # ( !\MUX_END_REG_1|Q_OUT[25]~285_combout  & ( \MUX_END_REG_1|Q_OUT[25]~286_combout  & ( (!\END1[0]~input_o  & (\END1[2]~input_o )) # (\END1[0]~input_o  & ((!\END1[2]~input_o  & 
// (\MUX_END_REG_1|Q_OUT[25]~283_combout )) # (\END1[2]~input_o  & ((\MUX_END_REG_1|Q_OUT[25]~284_combout ))))) ) ) ) # ( \MUX_END_REG_1|Q_OUT[25]~285_combout  & ( !\MUX_END_REG_1|Q_OUT[25]~286_combout  & ( (!\END1[0]~input_o  & (!\END1[2]~input_o )) # 
// (\END1[0]~input_o  & ((!\END1[2]~input_o  & (\MUX_END_REG_1|Q_OUT[25]~283_combout )) # (\END1[2]~input_o  & ((\MUX_END_REG_1|Q_OUT[25]~284_combout ))))) ) ) ) # ( !\MUX_END_REG_1|Q_OUT[25]~285_combout  & ( !\MUX_END_REG_1|Q_OUT[25]~286_combout  & ( 
// (\END1[0]~input_o  & ((!\END1[2]~input_o  & (\MUX_END_REG_1|Q_OUT[25]~283_combout )) # (\END1[2]~input_o  & ((\MUX_END_REG_1|Q_OUT[25]~284_combout ))))) ) ) )

	.dataa(!\END1[0]~input_o ),
	.datab(!\END1[2]~input_o ),
	.datac(!\MUX_END_REG_1|Q_OUT[25]~283_combout ),
	.datad(!\MUX_END_REG_1|Q_OUT[25]~284_combout ),
	.datae(!\MUX_END_REG_1|Q_OUT[25]~285_combout ),
	.dataf(!\MUX_END_REG_1|Q_OUT[25]~286_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[25]~287_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[25]~287 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[25]~287 .lut_mask = 64'h04158C9D2637AEBF;
defparam \MUX_END_REG_1|Q_OUT[25]~287 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[25]~288 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[25]~288_combout  = (!\END1[1]~input_o  & ((\MUX_END_REG_1|Q_OUT[25]~287_combout ))) # (\END1[1]~input_o  & (\MUX_END_REG_1|Q_OUT[25]~282_combout ))

	.dataa(!\END1[1]~input_o ),
	.datab(!\MUX_END_REG_1|Q_OUT[25]~282_combout ),
	.datac(!\MUX_END_REG_1|Q_OUT[25]~287_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[25]~288_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[25]~288 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[25]~288 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX_END_REG_1|Q_OUT[25]~288 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \DADO_W_REG3[26]~input (
	.i(DADO_W_REG3[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DADO_W_REG3[26]~input_o ));
// synopsys translate_off
defparam \DADO_W_REG3[26]~input .bus_hold = "false";
defparam \DADO_W_REG3[26]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \REG2|DOUT[26] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG2|DOUT [26]),
	.prn(vcc));
// synopsys translate_off
defparam \REG2|DOUT[26] .is_wysiwyg = "true";
defparam \REG2|DOUT[26] .power_up = "low";
// synopsys translate_on

dffeas \REG18|DOUT[26] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG18|DOUT [26]),
	.prn(vcc));
// synopsys translate_off
defparam \REG18|DOUT[26] .is_wysiwyg = "true";
defparam \REG18|DOUT[26] .power_up = "low";
// synopsys translate_on

dffeas \REG3|DOUT[26] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG3|DOUT [26]),
	.prn(vcc));
// synopsys translate_off
defparam \REG3|DOUT[26] .is_wysiwyg = "true";
defparam \REG3|DOUT[26] .power_up = "low";
// synopsys translate_on

dffeas \REG27|DOUT[26] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[27]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG27|DOUT [26]),
	.prn(vcc));
// synopsys translate_off
defparam \REG27|DOUT[26] .is_wysiwyg = "true";
defparam \REG27|DOUT[26] .power_up = "low";
// synopsys translate_on

dffeas \REG11|DOUT[26] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[11]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG11|DOUT [26]),
	.prn(vcc));
// synopsys translate_off
defparam \REG11|DOUT[26] .is_wysiwyg = "true";
defparam \REG11|DOUT[26] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[26]~289 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[26]~289_combout  = ( \REG11|DOUT [26] & ( (!\END1[3]~input_o  & (((\REG3|DOUT [26])))) # (\END1[3]~input_o  & ((!\END1[4]~input_o ) # ((\REG27|DOUT [26])))) ) ) # ( !\REG11|DOUT [26] & ( (!\END1[3]~input_o  & (((\REG3|DOUT [26])))) # 
// (\END1[3]~input_o  & (\END1[4]~input_o  & ((\REG27|DOUT [26])))) ) )

	.dataa(!\END1[3]~input_o ),
	.datab(!\END1[4]~input_o ),
	.datac(!\REG3|DOUT [26]),
	.datad(!\REG27|DOUT [26]),
	.datae(!\REG11|DOUT [26]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[26]~289_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[26]~289 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[26]~289 .lut_mask = 64'h0A1B4E5F0A1B4E5F;
defparam \MUX_END_REG_1|Q_OUT[26]~289 .shared_arith = "off";
// synopsys translate_on

dffeas \REG26|DOUT[26] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[26]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG26|DOUT [26]),
	.prn(vcc));
// synopsys translate_off
defparam \REG26|DOUT[26] .is_wysiwyg = "true";
defparam \REG26|DOUT[26] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[26]~290 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[26]~290_combout  = ( \MUX_END_REG_1|Q_OUT[1]~1_combout  & ( \MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \REG18|DOUT [26] ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~1_combout  & ( \MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \REG2|DOUT [26] ) ) ) # ( 
// \MUX_END_REG_1|Q_OUT[1]~1_combout  & ( !\MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \REG26|DOUT [26] ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~1_combout  & ( !\MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \MUX_END_REG_1|Q_OUT[26]~289_combout  ) ) )

	.dataa(!\REG2|DOUT [26]),
	.datab(!\REG18|DOUT [26]),
	.datac(!\MUX_END_REG_1|Q_OUT[26]~289_combout ),
	.datad(!\REG26|DOUT [26]),
	.datae(!\MUX_END_REG_1|Q_OUT[1]~1_combout ),
	.dataf(!\MUX_END_REG_1|Q_OUT[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[26]~290_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[26]~290 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[26]~290 .lut_mask = 64'h0F0F00FF55553333;
defparam \MUX_END_REG_1|Q_OUT[26]~290 .shared_arith = "off";
// synopsys translate_on

dffeas \REG10|DOUT[26] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[10]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG10|DOUT [26]),
	.prn(vcc));
// synopsys translate_off
defparam \REG10|DOUT[26] .is_wysiwyg = "true";
defparam \REG10|DOUT[26] .power_up = "low";
// synopsys translate_on

dffeas \REG6|DOUT[26] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[6]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG6|DOUT [26]),
	.prn(vcc));
// synopsys translate_off
defparam \REG6|DOUT[26] .is_wysiwyg = "true";
defparam \REG6|DOUT[26] .power_up = "low";
// synopsys translate_on

dffeas \REG22|DOUT[26] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[22]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG22|DOUT [26]),
	.prn(vcc));
// synopsys translate_off
defparam \REG22|DOUT[26] .is_wysiwyg = "true";
defparam \REG22|DOUT[26] .power_up = "low";
// synopsys translate_on

dffeas \REG14|DOUT[26] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[14]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG14|DOUT [26]),
	.prn(vcc));
// synopsys translate_off
defparam \REG14|DOUT[26] .is_wysiwyg = "true";
defparam \REG14|DOUT[26] .power_up = "low";
// synopsys translate_on

dffeas \REG30|DOUT[26] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[30]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG30|DOUT [26]),
	.prn(vcc));
// synopsys translate_off
defparam \REG30|DOUT[26] .is_wysiwyg = "true";
defparam \REG30|DOUT[26] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[26]~291 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[26]~291_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG30|DOUT [26] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG14|DOUT [26] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG22|DOUT [26] ) ) ) # 
// ( !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG6|DOUT [26] ) ) )

	.dataa(!\REG6|DOUT [26]),
	.datab(!\REG22|DOUT [26]),
	.datac(!\REG14|DOUT [26]),
	.datad(!\REG30|DOUT [26]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[26]~291_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[26]~291 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[26]~291 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[26]~291 .shared_arith = "off";
// synopsys translate_on

dffeas \REG7|DOUT[26] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[7]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG7|DOUT [26]),
	.prn(vcc));
// synopsys translate_off
defparam \REG7|DOUT[26] .is_wysiwyg = "true";
defparam \REG7|DOUT[26] .power_up = "low";
// synopsys translate_on

dffeas \REG23|DOUT[26] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[23]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG23|DOUT [26]),
	.prn(vcc));
// synopsys translate_off
defparam \REG23|DOUT[26] .is_wysiwyg = "true";
defparam \REG23|DOUT[26] .power_up = "low";
// synopsys translate_on

dffeas \REG15|DOUT[26] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[15]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG15|DOUT [26]),
	.prn(vcc));
// synopsys translate_off
defparam \REG15|DOUT[26] .is_wysiwyg = "true";
defparam \REG15|DOUT[26] .power_up = "low";
// synopsys translate_on

dffeas \REG31|DOUT[26] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[31]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG31|DOUT [26]),
	.prn(vcc));
// synopsys translate_off
defparam \REG31|DOUT[26] .is_wysiwyg = "true";
defparam \REG31|DOUT[26] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[26]~292 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[26]~292_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG31|DOUT [26] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG15|DOUT [26] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG23|DOUT [26] ) ) ) # 
// ( !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG7|DOUT [26] ) ) )

	.dataa(!\REG7|DOUT [26]),
	.datab(!\REG23|DOUT [26]),
	.datac(!\REG15|DOUT [26]),
	.datad(!\REG31|DOUT [26]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[26]~292_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[26]~292 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[26]~292 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[26]~292 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[26]~293 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[26]~293_combout  = ( \MUX_END_REG_1|Q_OUT[1]~6_combout  & ( \END1[2]~input_o  & ( \MUX_END_REG_1|Q_OUT[26]~292_combout  ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~6_combout  & ( \END1[2]~input_o  & ( \MUX_END_REG_1|Q_OUT[26]~291_combout  ) ) 
// ) # ( \MUX_END_REG_1|Q_OUT[1]~6_combout  & ( !\END1[2]~input_o  & ( \REG10|DOUT [26] ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~6_combout  & ( !\END1[2]~input_o  & ( \MUX_END_REG_1|Q_OUT[26]~290_combout  ) ) )

	.dataa(!\MUX_END_REG_1|Q_OUT[26]~290_combout ),
	.datab(!\REG10|DOUT [26]),
	.datac(!\MUX_END_REG_1|Q_OUT[26]~291_combout ),
	.datad(!\MUX_END_REG_1|Q_OUT[26]~292_combout ),
	.datae(!\MUX_END_REG_1|Q_OUT[1]~6_combout ),
	.dataf(!\END1[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[26]~293_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[26]~293 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[26]~293 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[26]~293 .shared_arith = "off";
// synopsys translate_on

dffeas \REG1|DOUT[26] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG1|DOUT [26]),
	.prn(vcc));
// synopsys translate_off
defparam \REG1|DOUT[26] .is_wysiwyg = "true";
defparam \REG1|DOUT[26] .power_up = "low";
// synopsys translate_on

dffeas \REG17|DOUT[26] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[17]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG17|DOUT [26]),
	.prn(vcc));
// synopsys translate_off
defparam \REG17|DOUT[26] .is_wysiwyg = "true";
defparam \REG17|DOUT[26] .power_up = "low";
// synopsys translate_on

dffeas \REG9|DOUT[26] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[9]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG9|DOUT [26]),
	.prn(vcc));
// synopsys translate_off
defparam \REG9|DOUT[26] .is_wysiwyg = "true";
defparam \REG9|DOUT[26] .power_up = "low";
// synopsys translate_on

dffeas \REG25|DOUT[26] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[25]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG25|DOUT [26]),
	.prn(vcc));
// synopsys translate_off
defparam \REG25|DOUT[26] .is_wysiwyg = "true";
defparam \REG25|DOUT[26] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[26]~294 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[26]~294_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG25|DOUT [26] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG9|DOUT [26] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG17|DOUT [26] ) ) ) # ( 
// !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG1|DOUT [26] ) ) )

	.dataa(!\REG1|DOUT [26]),
	.datab(!\REG17|DOUT [26]),
	.datac(!\REG9|DOUT [26]),
	.datad(!\REG25|DOUT [26]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[26]~294_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[26]~294 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[26]~294 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[26]~294 .shared_arith = "off";
// synopsys translate_on

dffeas \REG5|DOUT[26] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG5|DOUT [26]),
	.prn(vcc));
// synopsys translate_off
defparam \REG5|DOUT[26] .is_wysiwyg = "true";
defparam \REG5|DOUT[26] .power_up = "low";
// synopsys translate_on

dffeas \REG21|DOUT[26] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[21]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG21|DOUT [26]),
	.prn(vcc));
// synopsys translate_off
defparam \REG21|DOUT[26] .is_wysiwyg = "true";
defparam \REG21|DOUT[26] .power_up = "low";
// synopsys translate_on

dffeas \REG13|DOUT[26] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[13]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG13|DOUT [26]),
	.prn(vcc));
// synopsys translate_off
defparam \REG13|DOUT[26] .is_wysiwyg = "true";
defparam \REG13|DOUT[26] .power_up = "low";
// synopsys translate_on

dffeas \REG29|DOUT[26] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[29]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG29|DOUT [26]),
	.prn(vcc));
// synopsys translate_off
defparam \REG29|DOUT[26] .is_wysiwyg = "true";
defparam \REG29|DOUT[26] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[26]~295 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[26]~295_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG29|DOUT [26] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG13|DOUT [26] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG21|DOUT [26] ) ) ) # 
// ( !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG5|DOUT [26] ) ) )

	.dataa(!\REG5|DOUT [26]),
	.datab(!\REG21|DOUT [26]),
	.datac(!\REG13|DOUT [26]),
	.datad(!\REG29|DOUT [26]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[26]~295_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[26]~295 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[26]~295 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[26]~295 .shared_arith = "off";
// synopsys translate_on

dffeas \REG0|DOUT[26] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG0|DOUT [26]),
	.prn(vcc));
// synopsys translate_off
defparam \REG0|DOUT[26] .is_wysiwyg = "true";
defparam \REG0|DOUT[26] .power_up = "low";
// synopsys translate_on

dffeas \REG16|DOUT[26] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[16]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG16|DOUT [26]),
	.prn(vcc));
// synopsys translate_off
defparam \REG16|DOUT[26] .is_wysiwyg = "true";
defparam \REG16|DOUT[26] .power_up = "low";
// synopsys translate_on

dffeas \REG8|DOUT[26] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[8]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG8|DOUT [26]),
	.prn(vcc));
// synopsys translate_off
defparam \REG8|DOUT[26] .is_wysiwyg = "true";
defparam \REG8|DOUT[26] .power_up = "low";
// synopsys translate_on

dffeas \REG24|DOUT[26] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[24]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG24|DOUT [26]),
	.prn(vcc));
// synopsys translate_off
defparam \REG24|DOUT[26] .is_wysiwyg = "true";
defparam \REG24|DOUT[26] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[26]~296 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[26]~296_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG24|DOUT [26] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG8|DOUT [26] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG16|DOUT [26] ) ) ) # ( 
// !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG0|DOUT [26] ) ) )

	.dataa(!\REG0|DOUT [26]),
	.datab(!\REG16|DOUT [26]),
	.datac(!\REG8|DOUT [26]),
	.datad(!\REG24|DOUT [26]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[26]~296_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[26]~296 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[26]~296 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[26]~296 .shared_arith = "off";
// synopsys translate_on

dffeas \REG4|DOUT[26] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[4]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG4|DOUT [26]),
	.prn(vcc));
// synopsys translate_off
defparam \REG4|DOUT[26] .is_wysiwyg = "true";
defparam \REG4|DOUT[26] .power_up = "low";
// synopsys translate_on

dffeas \REG20|DOUT[26] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[20]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG20|DOUT [26]),
	.prn(vcc));
// synopsys translate_off
defparam \REG20|DOUT[26] .is_wysiwyg = "true";
defparam \REG20|DOUT[26] .power_up = "low";
// synopsys translate_on

dffeas \REG12|DOUT[26] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[12]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG12|DOUT [26]),
	.prn(vcc));
// synopsys translate_off
defparam \REG12|DOUT[26] .is_wysiwyg = "true";
defparam \REG12|DOUT[26] .power_up = "low";
// synopsys translate_on

dffeas \REG28|DOUT[26] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[28]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG28|DOUT [26]),
	.prn(vcc));
// synopsys translate_off
defparam \REG28|DOUT[26] .is_wysiwyg = "true";
defparam \REG28|DOUT[26] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[26]~297 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[26]~297_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG28|DOUT [26] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG12|DOUT [26] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG20|DOUT [26] ) ) ) # 
// ( !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG4|DOUT [26] ) ) )

	.dataa(!\REG4|DOUT [26]),
	.datab(!\REG20|DOUT [26]),
	.datac(!\REG12|DOUT [26]),
	.datad(!\REG28|DOUT [26]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[26]~297_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[26]~297 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[26]~297 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[26]~297 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[26]~298 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[26]~298_combout  = ( \MUX_END_REG_1|Q_OUT[26]~296_combout  & ( \MUX_END_REG_1|Q_OUT[26]~297_combout  & ( (!\END1[0]~input_o ) # ((!\END1[2]~input_o  & (\MUX_END_REG_1|Q_OUT[26]~294_combout )) # (\END1[2]~input_o  & 
// ((\MUX_END_REG_1|Q_OUT[26]~295_combout )))) ) ) ) # ( !\MUX_END_REG_1|Q_OUT[26]~296_combout  & ( \MUX_END_REG_1|Q_OUT[26]~297_combout  & ( (!\END1[0]~input_o  & (\END1[2]~input_o )) # (\END1[0]~input_o  & ((!\END1[2]~input_o  & 
// (\MUX_END_REG_1|Q_OUT[26]~294_combout )) # (\END1[2]~input_o  & ((\MUX_END_REG_1|Q_OUT[26]~295_combout ))))) ) ) ) # ( \MUX_END_REG_1|Q_OUT[26]~296_combout  & ( !\MUX_END_REG_1|Q_OUT[26]~297_combout  & ( (!\END1[0]~input_o  & (!\END1[2]~input_o )) # 
// (\END1[0]~input_o  & ((!\END1[2]~input_o  & (\MUX_END_REG_1|Q_OUT[26]~294_combout )) # (\END1[2]~input_o  & ((\MUX_END_REG_1|Q_OUT[26]~295_combout ))))) ) ) ) # ( !\MUX_END_REG_1|Q_OUT[26]~296_combout  & ( !\MUX_END_REG_1|Q_OUT[26]~297_combout  & ( 
// (\END1[0]~input_o  & ((!\END1[2]~input_o  & (\MUX_END_REG_1|Q_OUT[26]~294_combout )) # (\END1[2]~input_o  & ((\MUX_END_REG_1|Q_OUT[26]~295_combout ))))) ) ) )

	.dataa(!\END1[0]~input_o ),
	.datab(!\END1[2]~input_o ),
	.datac(!\MUX_END_REG_1|Q_OUT[26]~294_combout ),
	.datad(!\MUX_END_REG_1|Q_OUT[26]~295_combout ),
	.datae(!\MUX_END_REG_1|Q_OUT[26]~296_combout ),
	.dataf(!\MUX_END_REG_1|Q_OUT[26]~297_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[26]~298_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[26]~298 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[26]~298 .lut_mask = 64'h04158C9D2637AEBF;
defparam \MUX_END_REG_1|Q_OUT[26]~298 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[26]~299 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[26]~299_combout  = (!\END1[1]~input_o  & ((\MUX_END_REG_1|Q_OUT[26]~298_combout ))) # (\END1[1]~input_o  & (\MUX_END_REG_1|Q_OUT[26]~293_combout ))

	.dataa(!\END1[1]~input_o ),
	.datab(!\MUX_END_REG_1|Q_OUT[26]~293_combout ),
	.datac(!\MUX_END_REG_1|Q_OUT[26]~298_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[26]~299_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[26]~299 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[26]~299 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX_END_REG_1|Q_OUT[26]~299 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \DADO_W_REG3[27]~input (
	.i(DADO_W_REG3[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DADO_W_REG3[27]~input_o ));
// synopsys translate_off
defparam \DADO_W_REG3[27]~input .bus_hold = "false";
defparam \DADO_W_REG3[27]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \REG2|DOUT[27] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG2|DOUT [27]),
	.prn(vcc));
// synopsys translate_off
defparam \REG2|DOUT[27] .is_wysiwyg = "true";
defparam \REG2|DOUT[27] .power_up = "low";
// synopsys translate_on

dffeas \REG18|DOUT[27] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG18|DOUT [27]),
	.prn(vcc));
// synopsys translate_off
defparam \REG18|DOUT[27] .is_wysiwyg = "true";
defparam \REG18|DOUT[27] .power_up = "low";
// synopsys translate_on

dffeas \REG3|DOUT[27] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG3|DOUT [27]),
	.prn(vcc));
// synopsys translate_off
defparam \REG3|DOUT[27] .is_wysiwyg = "true";
defparam \REG3|DOUT[27] .power_up = "low";
// synopsys translate_on

dffeas \REG27|DOUT[27] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[27]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG27|DOUT [27]),
	.prn(vcc));
// synopsys translate_off
defparam \REG27|DOUT[27] .is_wysiwyg = "true";
defparam \REG27|DOUT[27] .power_up = "low";
// synopsys translate_on

dffeas \REG11|DOUT[27] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[11]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG11|DOUT [27]),
	.prn(vcc));
// synopsys translate_off
defparam \REG11|DOUT[27] .is_wysiwyg = "true";
defparam \REG11|DOUT[27] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[27]~300 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[27]~300_combout  = ( \REG11|DOUT [27] & ( (!\END1[3]~input_o  & (((\REG3|DOUT [27])))) # (\END1[3]~input_o  & ((!\END1[4]~input_o ) # ((\REG27|DOUT [27])))) ) ) # ( !\REG11|DOUT [27] & ( (!\END1[3]~input_o  & (((\REG3|DOUT [27])))) # 
// (\END1[3]~input_o  & (\END1[4]~input_o  & ((\REG27|DOUT [27])))) ) )

	.dataa(!\END1[3]~input_o ),
	.datab(!\END1[4]~input_o ),
	.datac(!\REG3|DOUT [27]),
	.datad(!\REG27|DOUT [27]),
	.datae(!\REG11|DOUT [27]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[27]~300_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[27]~300 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[27]~300 .lut_mask = 64'h0A1B4E5F0A1B4E5F;
defparam \MUX_END_REG_1|Q_OUT[27]~300 .shared_arith = "off";
// synopsys translate_on

dffeas \REG26|DOUT[27] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[26]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG26|DOUT [27]),
	.prn(vcc));
// synopsys translate_off
defparam \REG26|DOUT[27] .is_wysiwyg = "true";
defparam \REG26|DOUT[27] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[27]~301 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[27]~301_combout  = ( \MUX_END_REG_1|Q_OUT[1]~1_combout  & ( \MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \REG18|DOUT [27] ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~1_combout  & ( \MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \REG2|DOUT [27] ) ) ) # ( 
// \MUX_END_REG_1|Q_OUT[1]~1_combout  & ( !\MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \REG26|DOUT [27] ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~1_combout  & ( !\MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \MUX_END_REG_1|Q_OUT[27]~300_combout  ) ) )

	.dataa(!\REG2|DOUT [27]),
	.datab(!\REG18|DOUT [27]),
	.datac(!\MUX_END_REG_1|Q_OUT[27]~300_combout ),
	.datad(!\REG26|DOUT [27]),
	.datae(!\MUX_END_REG_1|Q_OUT[1]~1_combout ),
	.dataf(!\MUX_END_REG_1|Q_OUT[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[27]~301_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[27]~301 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[27]~301 .lut_mask = 64'h0F0F00FF55553333;
defparam \MUX_END_REG_1|Q_OUT[27]~301 .shared_arith = "off";
// synopsys translate_on

dffeas \REG10|DOUT[27] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[10]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG10|DOUT [27]),
	.prn(vcc));
// synopsys translate_off
defparam \REG10|DOUT[27] .is_wysiwyg = "true";
defparam \REG10|DOUT[27] .power_up = "low";
// synopsys translate_on

dffeas \REG6|DOUT[27] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[6]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG6|DOUT [27]),
	.prn(vcc));
// synopsys translate_off
defparam \REG6|DOUT[27] .is_wysiwyg = "true";
defparam \REG6|DOUT[27] .power_up = "low";
// synopsys translate_on

dffeas \REG22|DOUT[27] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[22]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG22|DOUT [27]),
	.prn(vcc));
// synopsys translate_off
defparam \REG22|DOUT[27] .is_wysiwyg = "true";
defparam \REG22|DOUT[27] .power_up = "low";
// synopsys translate_on

dffeas \REG14|DOUT[27] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[14]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG14|DOUT [27]),
	.prn(vcc));
// synopsys translate_off
defparam \REG14|DOUT[27] .is_wysiwyg = "true";
defparam \REG14|DOUT[27] .power_up = "low";
// synopsys translate_on

dffeas \REG30|DOUT[27] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[30]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG30|DOUT [27]),
	.prn(vcc));
// synopsys translate_off
defparam \REG30|DOUT[27] .is_wysiwyg = "true";
defparam \REG30|DOUT[27] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[27]~302 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[27]~302_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG30|DOUT [27] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG14|DOUT [27] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG22|DOUT [27] ) ) ) # 
// ( !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG6|DOUT [27] ) ) )

	.dataa(!\REG6|DOUT [27]),
	.datab(!\REG22|DOUT [27]),
	.datac(!\REG14|DOUT [27]),
	.datad(!\REG30|DOUT [27]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[27]~302_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[27]~302 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[27]~302 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[27]~302 .shared_arith = "off";
// synopsys translate_on

dffeas \REG7|DOUT[27] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[7]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG7|DOUT [27]),
	.prn(vcc));
// synopsys translate_off
defparam \REG7|DOUT[27] .is_wysiwyg = "true";
defparam \REG7|DOUT[27] .power_up = "low";
// synopsys translate_on

dffeas \REG23|DOUT[27] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[23]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG23|DOUT [27]),
	.prn(vcc));
// synopsys translate_off
defparam \REG23|DOUT[27] .is_wysiwyg = "true";
defparam \REG23|DOUT[27] .power_up = "low";
// synopsys translate_on

dffeas \REG15|DOUT[27] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[15]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG15|DOUT [27]),
	.prn(vcc));
// synopsys translate_off
defparam \REG15|DOUT[27] .is_wysiwyg = "true";
defparam \REG15|DOUT[27] .power_up = "low";
// synopsys translate_on

dffeas \REG31|DOUT[27] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[31]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG31|DOUT [27]),
	.prn(vcc));
// synopsys translate_off
defparam \REG31|DOUT[27] .is_wysiwyg = "true";
defparam \REG31|DOUT[27] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[27]~303 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[27]~303_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG31|DOUT [27] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG15|DOUT [27] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG23|DOUT [27] ) ) ) # 
// ( !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG7|DOUT [27] ) ) )

	.dataa(!\REG7|DOUT [27]),
	.datab(!\REG23|DOUT [27]),
	.datac(!\REG15|DOUT [27]),
	.datad(!\REG31|DOUT [27]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[27]~303_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[27]~303 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[27]~303 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[27]~303 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[27]~304 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[27]~304_combout  = ( \MUX_END_REG_1|Q_OUT[1]~6_combout  & ( \END1[2]~input_o  & ( \MUX_END_REG_1|Q_OUT[27]~303_combout  ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~6_combout  & ( \END1[2]~input_o  & ( \MUX_END_REG_1|Q_OUT[27]~302_combout  ) ) 
// ) # ( \MUX_END_REG_1|Q_OUT[1]~6_combout  & ( !\END1[2]~input_o  & ( \REG10|DOUT [27] ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~6_combout  & ( !\END1[2]~input_o  & ( \MUX_END_REG_1|Q_OUT[27]~301_combout  ) ) )

	.dataa(!\MUX_END_REG_1|Q_OUT[27]~301_combout ),
	.datab(!\REG10|DOUT [27]),
	.datac(!\MUX_END_REG_1|Q_OUT[27]~302_combout ),
	.datad(!\MUX_END_REG_1|Q_OUT[27]~303_combout ),
	.datae(!\MUX_END_REG_1|Q_OUT[1]~6_combout ),
	.dataf(!\END1[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[27]~304_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[27]~304 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[27]~304 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[27]~304 .shared_arith = "off";
// synopsys translate_on

dffeas \REG1|DOUT[27] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG1|DOUT [27]),
	.prn(vcc));
// synopsys translate_off
defparam \REG1|DOUT[27] .is_wysiwyg = "true";
defparam \REG1|DOUT[27] .power_up = "low";
// synopsys translate_on

dffeas \REG17|DOUT[27] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[17]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG17|DOUT [27]),
	.prn(vcc));
// synopsys translate_off
defparam \REG17|DOUT[27] .is_wysiwyg = "true";
defparam \REG17|DOUT[27] .power_up = "low";
// synopsys translate_on

dffeas \REG9|DOUT[27] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[9]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG9|DOUT [27]),
	.prn(vcc));
// synopsys translate_off
defparam \REG9|DOUT[27] .is_wysiwyg = "true";
defparam \REG9|DOUT[27] .power_up = "low";
// synopsys translate_on

dffeas \REG25|DOUT[27] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[25]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG25|DOUT [27]),
	.prn(vcc));
// synopsys translate_off
defparam \REG25|DOUT[27] .is_wysiwyg = "true";
defparam \REG25|DOUT[27] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[27]~305 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[27]~305_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG25|DOUT [27] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG9|DOUT [27] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG17|DOUT [27] ) ) ) # ( 
// !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG1|DOUT [27] ) ) )

	.dataa(!\REG1|DOUT [27]),
	.datab(!\REG17|DOUT [27]),
	.datac(!\REG9|DOUT [27]),
	.datad(!\REG25|DOUT [27]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[27]~305_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[27]~305 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[27]~305 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[27]~305 .shared_arith = "off";
// synopsys translate_on

dffeas \REG5|DOUT[27] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG5|DOUT [27]),
	.prn(vcc));
// synopsys translate_off
defparam \REG5|DOUT[27] .is_wysiwyg = "true";
defparam \REG5|DOUT[27] .power_up = "low";
// synopsys translate_on

dffeas \REG21|DOUT[27] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[21]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG21|DOUT [27]),
	.prn(vcc));
// synopsys translate_off
defparam \REG21|DOUT[27] .is_wysiwyg = "true";
defparam \REG21|DOUT[27] .power_up = "low";
// synopsys translate_on

dffeas \REG13|DOUT[27] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[13]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG13|DOUT [27]),
	.prn(vcc));
// synopsys translate_off
defparam \REG13|DOUT[27] .is_wysiwyg = "true";
defparam \REG13|DOUT[27] .power_up = "low";
// synopsys translate_on

dffeas \REG29|DOUT[27] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[29]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG29|DOUT [27]),
	.prn(vcc));
// synopsys translate_off
defparam \REG29|DOUT[27] .is_wysiwyg = "true";
defparam \REG29|DOUT[27] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[27]~306 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[27]~306_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG29|DOUT [27] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG13|DOUT [27] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG21|DOUT [27] ) ) ) # 
// ( !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG5|DOUT [27] ) ) )

	.dataa(!\REG5|DOUT [27]),
	.datab(!\REG21|DOUT [27]),
	.datac(!\REG13|DOUT [27]),
	.datad(!\REG29|DOUT [27]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[27]~306_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[27]~306 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[27]~306 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[27]~306 .shared_arith = "off";
// synopsys translate_on

dffeas \REG0|DOUT[27] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG0|DOUT [27]),
	.prn(vcc));
// synopsys translate_off
defparam \REG0|DOUT[27] .is_wysiwyg = "true";
defparam \REG0|DOUT[27] .power_up = "low";
// synopsys translate_on

dffeas \REG16|DOUT[27] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[16]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG16|DOUT [27]),
	.prn(vcc));
// synopsys translate_off
defparam \REG16|DOUT[27] .is_wysiwyg = "true";
defparam \REG16|DOUT[27] .power_up = "low";
// synopsys translate_on

dffeas \REG8|DOUT[27] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[8]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG8|DOUT [27]),
	.prn(vcc));
// synopsys translate_off
defparam \REG8|DOUT[27] .is_wysiwyg = "true";
defparam \REG8|DOUT[27] .power_up = "low";
// synopsys translate_on

dffeas \REG24|DOUT[27] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[24]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG24|DOUT [27]),
	.prn(vcc));
// synopsys translate_off
defparam \REG24|DOUT[27] .is_wysiwyg = "true";
defparam \REG24|DOUT[27] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[27]~307 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[27]~307_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG24|DOUT [27] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG8|DOUT [27] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG16|DOUT [27] ) ) ) # ( 
// !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG0|DOUT [27] ) ) )

	.dataa(!\REG0|DOUT [27]),
	.datab(!\REG16|DOUT [27]),
	.datac(!\REG8|DOUT [27]),
	.datad(!\REG24|DOUT [27]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[27]~307_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[27]~307 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[27]~307 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[27]~307 .shared_arith = "off";
// synopsys translate_on

dffeas \REG4|DOUT[27] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[4]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG4|DOUT [27]),
	.prn(vcc));
// synopsys translate_off
defparam \REG4|DOUT[27] .is_wysiwyg = "true";
defparam \REG4|DOUT[27] .power_up = "low";
// synopsys translate_on

dffeas \REG20|DOUT[27] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[20]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG20|DOUT [27]),
	.prn(vcc));
// synopsys translate_off
defparam \REG20|DOUT[27] .is_wysiwyg = "true";
defparam \REG20|DOUT[27] .power_up = "low";
// synopsys translate_on

dffeas \REG12|DOUT[27] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[12]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG12|DOUT [27]),
	.prn(vcc));
// synopsys translate_off
defparam \REG12|DOUT[27] .is_wysiwyg = "true";
defparam \REG12|DOUT[27] .power_up = "low";
// synopsys translate_on

dffeas \REG28|DOUT[27] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[28]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG28|DOUT [27]),
	.prn(vcc));
// synopsys translate_off
defparam \REG28|DOUT[27] .is_wysiwyg = "true";
defparam \REG28|DOUT[27] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[27]~308 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[27]~308_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG28|DOUT [27] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG12|DOUT [27] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG20|DOUT [27] ) ) ) # 
// ( !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG4|DOUT [27] ) ) )

	.dataa(!\REG4|DOUT [27]),
	.datab(!\REG20|DOUT [27]),
	.datac(!\REG12|DOUT [27]),
	.datad(!\REG28|DOUT [27]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[27]~308_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[27]~308 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[27]~308 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[27]~308 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[27]~309 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[27]~309_combout  = ( \MUX_END_REG_1|Q_OUT[27]~307_combout  & ( \MUX_END_REG_1|Q_OUT[27]~308_combout  & ( (!\END1[0]~input_o ) # ((!\END1[2]~input_o  & (\MUX_END_REG_1|Q_OUT[27]~305_combout )) # (\END1[2]~input_o  & 
// ((\MUX_END_REG_1|Q_OUT[27]~306_combout )))) ) ) ) # ( !\MUX_END_REG_1|Q_OUT[27]~307_combout  & ( \MUX_END_REG_1|Q_OUT[27]~308_combout  & ( (!\END1[0]~input_o  & (\END1[2]~input_o )) # (\END1[0]~input_o  & ((!\END1[2]~input_o  & 
// (\MUX_END_REG_1|Q_OUT[27]~305_combout )) # (\END1[2]~input_o  & ((\MUX_END_REG_1|Q_OUT[27]~306_combout ))))) ) ) ) # ( \MUX_END_REG_1|Q_OUT[27]~307_combout  & ( !\MUX_END_REG_1|Q_OUT[27]~308_combout  & ( (!\END1[0]~input_o  & (!\END1[2]~input_o )) # 
// (\END1[0]~input_o  & ((!\END1[2]~input_o  & (\MUX_END_REG_1|Q_OUT[27]~305_combout )) # (\END1[2]~input_o  & ((\MUX_END_REG_1|Q_OUT[27]~306_combout ))))) ) ) ) # ( !\MUX_END_REG_1|Q_OUT[27]~307_combout  & ( !\MUX_END_REG_1|Q_OUT[27]~308_combout  & ( 
// (\END1[0]~input_o  & ((!\END1[2]~input_o  & (\MUX_END_REG_1|Q_OUT[27]~305_combout )) # (\END1[2]~input_o  & ((\MUX_END_REG_1|Q_OUT[27]~306_combout ))))) ) ) )

	.dataa(!\END1[0]~input_o ),
	.datab(!\END1[2]~input_o ),
	.datac(!\MUX_END_REG_1|Q_OUT[27]~305_combout ),
	.datad(!\MUX_END_REG_1|Q_OUT[27]~306_combout ),
	.datae(!\MUX_END_REG_1|Q_OUT[27]~307_combout ),
	.dataf(!\MUX_END_REG_1|Q_OUT[27]~308_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[27]~309_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[27]~309 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[27]~309 .lut_mask = 64'h04158C9D2637AEBF;
defparam \MUX_END_REG_1|Q_OUT[27]~309 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[27]~310 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[27]~310_combout  = (!\END1[1]~input_o  & ((\MUX_END_REG_1|Q_OUT[27]~309_combout ))) # (\END1[1]~input_o  & (\MUX_END_REG_1|Q_OUT[27]~304_combout ))

	.dataa(!\END1[1]~input_o ),
	.datab(!\MUX_END_REG_1|Q_OUT[27]~304_combout ),
	.datac(!\MUX_END_REG_1|Q_OUT[27]~309_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[27]~310_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[27]~310 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[27]~310 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX_END_REG_1|Q_OUT[27]~310 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \DADO_W_REG3[28]~input (
	.i(DADO_W_REG3[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DADO_W_REG3[28]~input_o ));
// synopsys translate_off
defparam \DADO_W_REG3[28]~input .bus_hold = "false";
defparam \DADO_W_REG3[28]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \REG2|DOUT[28] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG2|DOUT [28]),
	.prn(vcc));
// synopsys translate_off
defparam \REG2|DOUT[28] .is_wysiwyg = "true";
defparam \REG2|DOUT[28] .power_up = "low";
// synopsys translate_on

dffeas \REG18|DOUT[28] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG18|DOUT [28]),
	.prn(vcc));
// synopsys translate_off
defparam \REG18|DOUT[28] .is_wysiwyg = "true";
defparam \REG18|DOUT[28] .power_up = "low";
// synopsys translate_on

dffeas \REG3|DOUT[28] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG3|DOUT [28]),
	.prn(vcc));
// synopsys translate_off
defparam \REG3|DOUT[28] .is_wysiwyg = "true";
defparam \REG3|DOUT[28] .power_up = "low";
// synopsys translate_on

dffeas \REG27|DOUT[28] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[27]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG27|DOUT [28]),
	.prn(vcc));
// synopsys translate_off
defparam \REG27|DOUT[28] .is_wysiwyg = "true";
defparam \REG27|DOUT[28] .power_up = "low";
// synopsys translate_on

dffeas \REG11|DOUT[28] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[11]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG11|DOUT [28]),
	.prn(vcc));
// synopsys translate_off
defparam \REG11|DOUT[28] .is_wysiwyg = "true";
defparam \REG11|DOUT[28] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[28]~311 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[28]~311_combout  = ( \REG11|DOUT [28] & ( (!\END1[3]~input_o  & (((\REG3|DOUT [28])))) # (\END1[3]~input_o  & ((!\END1[4]~input_o ) # ((\REG27|DOUT [28])))) ) ) # ( !\REG11|DOUT [28] & ( (!\END1[3]~input_o  & (((\REG3|DOUT [28])))) # 
// (\END1[3]~input_o  & (\END1[4]~input_o  & ((\REG27|DOUT [28])))) ) )

	.dataa(!\END1[3]~input_o ),
	.datab(!\END1[4]~input_o ),
	.datac(!\REG3|DOUT [28]),
	.datad(!\REG27|DOUT [28]),
	.datae(!\REG11|DOUT [28]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[28]~311_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[28]~311 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[28]~311 .lut_mask = 64'h0A1B4E5F0A1B4E5F;
defparam \MUX_END_REG_1|Q_OUT[28]~311 .shared_arith = "off";
// synopsys translate_on

dffeas \REG26|DOUT[28] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[26]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG26|DOUT [28]),
	.prn(vcc));
// synopsys translate_off
defparam \REG26|DOUT[28] .is_wysiwyg = "true";
defparam \REG26|DOUT[28] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[28]~312 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[28]~312_combout  = ( \MUX_END_REG_1|Q_OUT[1]~1_combout  & ( \MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \REG18|DOUT [28] ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~1_combout  & ( \MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \REG2|DOUT [28] ) ) ) # ( 
// \MUX_END_REG_1|Q_OUT[1]~1_combout  & ( !\MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \REG26|DOUT [28] ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~1_combout  & ( !\MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \MUX_END_REG_1|Q_OUT[28]~311_combout  ) ) )

	.dataa(!\REG2|DOUT [28]),
	.datab(!\REG18|DOUT [28]),
	.datac(!\MUX_END_REG_1|Q_OUT[28]~311_combout ),
	.datad(!\REG26|DOUT [28]),
	.datae(!\MUX_END_REG_1|Q_OUT[1]~1_combout ),
	.dataf(!\MUX_END_REG_1|Q_OUT[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[28]~312_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[28]~312 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[28]~312 .lut_mask = 64'h0F0F00FF55553333;
defparam \MUX_END_REG_1|Q_OUT[28]~312 .shared_arith = "off";
// synopsys translate_on

dffeas \REG10|DOUT[28] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[10]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG10|DOUT [28]),
	.prn(vcc));
// synopsys translate_off
defparam \REG10|DOUT[28] .is_wysiwyg = "true";
defparam \REG10|DOUT[28] .power_up = "low";
// synopsys translate_on

dffeas \REG6|DOUT[28] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[6]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG6|DOUT [28]),
	.prn(vcc));
// synopsys translate_off
defparam \REG6|DOUT[28] .is_wysiwyg = "true";
defparam \REG6|DOUT[28] .power_up = "low";
// synopsys translate_on

dffeas \REG22|DOUT[28] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[22]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG22|DOUT [28]),
	.prn(vcc));
// synopsys translate_off
defparam \REG22|DOUT[28] .is_wysiwyg = "true";
defparam \REG22|DOUT[28] .power_up = "low";
// synopsys translate_on

dffeas \REG14|DOUT[28] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[14]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG14|DOUT [28]),
	.prn(vcc));
// synopsys translate_off
defparam \REG14|DOUT[28] .is_wysiwyg = "true";
defparam \REG14|DOUT[28] .power_up = "low";
// synopsys translate_on

dffeas \REG30|DOUT[28] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[30]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG30|DOUT [28]),
	.prn(vcc));
// synopsys translate_off
defparam \REG30|DOUT[28] .is_wysiwyg = "true";
defparam \REG30|DOUT[28] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[28]~313 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[28]~313_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG30|DOUT [28] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG14|DOUT [28] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG22|DOUT [28] ) ) ) # 
// ( !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG6|DOUT [28] ) ) )

	.dataa(!\REG6|DOUT [28]),
	.datab(!\REG22|DOUT [28]),
	.datac(!\REG14|DOUT [28]),
	.datad(!\REG30|DOUT [28]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[28]~313_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[28]~313 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[28]~313 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[28]~313 .shared_arith = "off";
// synopsys translate_on

dffeas \REG7|DOUT[28] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[7]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG7|DOUT [28]),
	.prn(vcc));
// synopsys translate_off
defparam \REG7|DOUT[28] .is_wysiwyg = "true";
defparam \REG7|DOUT[28] .power_up = "low";
// synopsys translate_on

dffeas \REG23|DOUT[28] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[23]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG23|DOUT [28]),
	.prn(vcc));
// synopsys translate_off
defparam \REG23|DOUT[28] .is_wysiwyg = "true";
defparam \REG23|DOUT[28] .power_up = "low";
// synopsys translate_on

dffeas \REG15|DOUT[28] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[15]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG15|DOUT [28]),
	.prn(vcc));
// synopsys translate_off
defparam \REG15|DOUT[28] .is_wysiwyg = "true";
defparam \REG15|DOUT[28] .power_up = "low";
// synopsys translate_on

dffeas \REG31|DOUT[28] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[31]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG31|DOUT [28]),
	.prn(vcc));
// synopsys translate_off
defparam \REG31|DOUT[28] .is_wysiwyg = "true";
defparam \REG31|DOUT[28] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[28]~314 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[28]~314_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG31|DOUT [28] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG15|DOUT [28] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG23|DOUT [28] ) ) ) # 
// ( !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG7|DOUT [28] ) ) )

	.dataa(!\REG7|DOUT [28]),
	.datab(!\REG23|DOUT [28]),
	.datac(!\REG15|DOUT [28]),
	.datad(!\REG31|DOUT [28]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[28]~314_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[28]~314 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[28]~314 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[28]~314 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[28]~315 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[28]~315_combout  = ( \MUX_END_REG_1|Q_OUT[1]~6_combout  & ( \END1[2]~input_o  & ( \MUX_END_REG_1|Q_OUT[28]~314_combout  ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~6_combout  & ( \END1[2]~input_o  & ( \MUX_END_REG_1|Q_OUT[28]~313_combout  ) ) 
// ) # ( \MUX_END_REG_1|Q_OUT[1]~6_combout  & ( !\END1[2]~input_o  & ( \REG10|DOUT [28] ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~6_combout  & ( !\END1[2]~input_o  & ( \MUX_END_REG_1|Q_OUT[28]~312_combout  ) ) )

	.dataa(!\MUX_END_REG_1|Q_OUT[28]~312_combout ),
	.datab(!\REG10|DOUT [28]),
	.datac(!\MUX_END_REG_1|Q_OUT[28]~313_combout ),
	.datad(!\MUX_END_REG_1|Q_OUT[28]~314_combout ),
	.datae(!\MUX_END_REG_1|Q_OUT[1]~6_combout ),
	.dataf(!\END1[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[28]~315_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[28]~315 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[28]~315 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[28]~315 .shared_arith = "off";
// synopsys translate_on

dffeas \REG1|DOUT[28] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG1|DOUT [28]),
	.prn(vcc));
// synopsys translate_off
defparam \REG1|DOUT[28] .is_wysiwyg = "true";
defparam \REG1|DOUT[28] .power_up = "low";
// synopsys translate_on

dffeas \REG17|DOUT[28] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[17]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG17|DOUT [28]),
	.prn(vcc));
// synopsys translate_off
defparam \REG17|DOUT[28] .is_wysiwyg = "true";
defparam \REG17|DOUT[28] .power_up = "low";
// synopsys translate_on

dffeas \REG9|DOUT[28] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[9]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG9|DOUT [28]),
	.prn(vcc));
// synopsys translate_off
defparam \REG9|DOUT[28] .is_wysiwyg = "true";
defparam \REG9|DOUT[28] .power_up = "low";
// synopsys translate_on

dffeas \REG25|DOUT[28] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[25]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG25|DOUT [28]),
	.prn(vcc));
// synopsys translate_off
defparam \REG25|DOUT[28] .is_wysiwyg = "true";
defparam \REG25|DOUT[28] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[28]~316 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[28]~316_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG25|DOUT [28] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG9|DOUT [28] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG17|DOUT [28] ) ) ) # ( 
// !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG1|DOUT [28] ) ) )

	.dataa(!\REG1|DOUT [28]),
	.datab(!\REG17|DOUT [28]),
	.datac(!\REG9|DOUT [28]),
	.datad(!\REG25|DOUT [28]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[28]~316_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[28]~316 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[28]~316 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[28]~316 .shared_arith = "off";
// synopsys translate_on

dffeas \REG5|DOUT[28] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG5|DOUT [28]),
	.prn(vcc));
// synopsys translate_off
defparam \REG5|DOUT[28] .is_wysiwyg = "true";
defparam \REG5|DOUT[28] .power_up = "low";
// synopsys translate_on

dffeas \REG21|DOUT[28] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[21]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG21|DOUT [28]),
	.prn(vcc));
// synopsys translate_off
defparam \REG21|DOUT[28] .is_wysiwyg = "true";
defparam \REG21|DOUT[28] .power_up = "low";
// synopsys translate_on

dffeas \REG13|DOUT[28] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[13]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG13|DOUT [28]),
	.prn(vcc));
// synopsys translate_off
defparam \REG13|DOUT[28] .is_wysiwyg = "true";
defparam \REG13|DOUT[28] .power_up = "low";
// synopsys translate_on

dffeas \REG29|DOUT[28] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[29]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG29|DOUT [28]),
	.prn(vcc));
// synopsys translate_off
defparam \REG29|DOUT[28] .is_wysiwyg = "true";
defparam \REG29|DOUT[28] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[28]~317 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[28]~317_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG29|DOUT [28] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG13|DOUT [28] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG21|DOUT [28] ) ) ) # 
// ( !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG5|DOUT [28] ) ) )

	.dataa(!\REG5|DOUT [28]),
	.datab(!\REG21|DOUT [28]),
	.datac(!\REG13|DOUT [28]),
	.datad(!\REG29|DOUT [28]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[28]~317_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[28]~317 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[28]~317 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[28]~317 .shared_arith = "off";
// synopsys translate_on

dffeas \REG0|DOUT[28] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG0|DOUT [28]),
	.prn(vcc));
// synopsys translate_off
defparam \REG0|DOUT[28] .is_wysiwyg = "true";
defparam \REG0|DOUT[28] .power_up = "low";
// synopsys translate_on

dffeas \REG16|DOUT[28] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[16]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG16|DOUT [28]),
	.prn(vcc));
// synopsys translate_off
defparam \REG16|DOUT[28] .is_wysiwyg = "true";
defparam \REG16|DOUT[28] .power_up = "low";
// synopsys translate_on

dffeas \REG8|DOUT[28] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[8]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG8|DOUT [28]),
	.prn(vcc));
// synopsys translate_off
defparam \REG8|DOUT[28] .is_wysiwyg = "true";
defparam \REG8|DOUT[28] .power_up = "low";
// synopsys translate_on

dffeas \REG24|DOUT[28] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[24]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG24|DOUT [28]),
	.prn(vcc));
// synopsys translate_off
defparam \REG24|DOUT[28] .is_wysiwyg = "true";
defparam \REG24|DOUT[28] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[28]~318 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[28]~318_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG24|DOUT [28] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG8|DOUT [28] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG16|DOUT [28] ) ) ) # ( 
// !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG0|DOUT [28] ) ) )

	.dataa(!\REG0|DOUT [28]),
	.datab(!\REG16|DOUT [28]),
	.datac(!\REG8|DOUT [28]),
	.datad(!\REG24|DOUT [28]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[28]~318_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[28]~318 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[28]~318 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[28]~318 .shared_arith = "off";
// synopsys translate_on

dffeas \REG4|DOUT[28] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[4]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG4|DOUT [28]),
	.prn(vcc));
// synopsys translate_off
defparam \REG4|DOUT[28] .is_wysiwyg = "true";
defparam \REG4|DOUT[28] .power_up = "low";
// synopsys translate_on

dffeas \REG20|DOUT[28] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[20]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG20|DOUT [28]),
	.prn(vcc));
// synopsys translate_off
defparam \REG20|DOUT[28] .is_wysiwyg = "true";
defparam \REG20|DOUT[28] .power_up = "low";
// synopsys translate_on

dffeas \REG12|DOUT[28] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[12]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG12|DOUT [28]),
	.prn(vcc));
// synopsys translate_off
defparam \REG12|DOUT[28] .is_wysiwyg = "true";
defparam \REG12|DOUT[28] .power_up = "low";
// synopsys translate_on

dffeas \REG28|DOUT[28] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[28]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG28|DOUT [28]),
	.prn(vcc));
// synopsys translate_off
defparam \REG28|DOUT[28] .is_wysiwyg = "true";
defparam \REG28|DOUT[28] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[28]~319 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[28]~319_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG28|DOUT [28] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG12|DOUT [28] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG20|DOUT [28] ) ) ) # 
// ( !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG4|DOUT [28] ) ) )

	.dataa(!\REG4|DOUT [28]),
	.datab(!\REG20|DOUT [28]),
	.datac(!\REG12|DOUT [28]),
	.datad(!\REG28|DOUT [28]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[28]~319_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[28]~319 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[28]~319 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[28]~319 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[28]~320 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[28]~320_combout  = ( \MUX_END_REG_1|Q_OUT[28]~318_combout  & ( \MUX_END_REG_1|Q_OUT[28]~319_combout  & ( (!\END1[0]~input_o ) # ((!\END1[2]~input_o  & (\MUX_END_REG_1|Q_OUT[28]~316_combout )) # (\END1[2]~input_o  & 
// ((\MUX_END_REG_1|Q_OUT[28]~317_combout )))) ) ) ) # ( !\MUX_END_REG_1|Q_OUT[28]~318_combout  & ( \MUX_END_REG_1|Q_OUT[28]~319_combout  & ( (!\END1[0]~input_o  & (\END1[2]~input_o )) # (\END1[0]~input_o  & ((!\END1[2]~input_o  & 
// (\MUX_END_REG_1|Q_OUT[28]~316_combout )) # (\END1[2]~input_o  & ((\MUX_END_REG_1|Q_OUT[28]~317_combout ))))) ) ) ) # ( \MUX_END_REG_1|Q_OUT[28]~318_combout  & ( !\MUX_END_REG_1|Q_OUT[28]~319_combout  & ( (!\END1[0]~input_o  & (!\END1[2]~input_o )) # 
// (\END1[0]~input_o  & ((!\END1[2]~input_o  & (\MUX_END_REG_1|Q_OUT[28]~316_combout )) # (\END1[2]~input_o  & ((\MUX_END_REG_1|Q_OUT[28]~317_combout ))))) ) ) ) # ( !\MUX_END_REG_1|Q_OUT[28]~318_combout  & ( !\MUX_END_REG_1|Q_OUT[28]~319_combout  & ( 
// (\END1[0]~input_o  & ((!\END1[2]~input_o  & (\MUX_END_REG_1|Q_OUT[28]~316_combout )) # (\END1[2]~input_o  & ((\MUX_END_REG_1|Q_OUT[28]~317_combout ))))) ) ) )

	.dataa(!\END1[0]~input_o ),
	.datab(!\END1[2]~input_o ),
	.datac(!\MUX_END_REG_1|Q_OUT[28]~316_combout ),
	.datad(!\MUX_END_REG_1|Q_OUT[28]~317_combout ),
	.datae(!\MUX_END_REG_1|Q_OUT[28]~318_combout ),
	.dataf(!\MUX_END_REG_1|Q_OUT[28]~319_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[28]~320_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[28]~320 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[28]~320 .lut_mask = 64'h04158C9D2637AEBF;
defparam \MUX_END_REG_1|Q_OUT[28]~320 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[28]~321 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[28]~321_combout  = (!\END1[1]~input_o  & ((\MUX_END_REG_1|Q_OUT[28]~320_combout ))) # (\END1[1]~input_o  & (\MUX_END_REG_1|Q_OUT[28]~315_combout ))

	.dataa(!\END1[1]~input_o ),
	.datab(!\MUX_END_REG_1|Q_OUT[28]~315_combout ),
	.datac(!\MUX_END_REG_1|Q_OUT[28]~320_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[28]~321_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[28]~321 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[28]~321 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX_END_REG_1|Q_OUT[28]~321 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \DADO_W_REG3[29]~input (
	.i(DADO_W_REG3[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DADO_W_REG3[29]~input_o ));
// synopsys translate_off
defparam \DADO_W_REG3[29]~input .bus_hold = "false";
defparam \DADO_W_REG3[29]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \REG2|DOUT[29] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG2|DOUT [29]),
	.prn(vcc));
// synopsys translate_off
defparam \REG2|DOUT[29] .is_wysiwyg = "true";
defparam \REG2|DOUT[29] .power_up = "low";
// synopsys translate_on

dffeas \REG18|DOUT[29] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG18|DOUT [29]),
	.prn(vcc));
// synopsys translate_off
defparam \REG18|DOUT[29] .is_wysiwyg = "true";
defparam \REG18|DOUT[29] .power_up = "low";
// synopsys translate_on

dffeas \REG3|DOUT[29] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG3|DOUT [29]),
	.prn(vcc));
// synopsys translate_off
defparam \REG3|DOUT[29] .is_wysiwyg = "true";
defparam \REG3|DOUT[29] .power_up = "low";
// synopsys translate_on

dffeas \REG27|DOUT[29] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[27]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG27|DOUT [29]),
	.prn(vcc));
// synopsys translate_off
defparam \REG27|DOUT[29] .is_wysiwyg = "true";
defparam \REG27|DOUT[29] .power_up = "low";
// synopsys translate_on

dffeas \REG11|DOUT[29] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[11]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG11|DOUT [29]),
	.prn(vcc));
// synopsys translate_off
defparam \REG11|DOUT[29] .is_wysiwyg = "true";
defparam \REG11|DOUT[29] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[29]~322 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[29]~322_combout  = ( \REG11|DOUT [29] & ( (!\END1[3]~input_o  & (((\REG3|DOUT [29])))) # (\END1[3]~input_o  & ((!\END1[4]~input_o ) # ((\REG27|DOUT [29])))) ) ) # ( !\REG11|DOUT [29] & ( (!\END1[3]~input_o  & (((\REG3|DOUT [29])))) # 
// (\END1[3]~input_o  & (\END1[4]~input_o  & ((\REG27|DOUT [29])))) ) )

	.dataa(!\END1[3]~input_o ),
	.datab(!\END1[4]~input_o ),
	.datac(!\REG3|DOUT [29]),
	.datad(!\REG27|DOUT [29]),
	.datae(!\REG11|DOUT [29]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[29]~322_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[29]~322 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[29]~322 .lut_mask = 64'h0A1B4E5F0A1B4E5F;
defparam \MUX_END_REG_1|Q_OUT[29]~322 .shared_arith = "off";
// synopsys translate_on

dffeas \REG26|DOUT[29] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[26]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG26|DOUT [29]),
	.prn(vcc));
// synopsys translate_off
defparam \REG26|DOUT[29] .is_wysiwyg = "true";
defparam \REG26|DOUT[29] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[29]~323 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[29]~323_combout  = ( \MUX_END_REG_1|Q_OUT[1]~1_combout  & ( \MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \REG18|DOUT [29] ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~1_combout  & ( \MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \REG2|DOUT [29] ) ) ) # ( 
// \MUX_END_REG_1|Q_OUT[1]~1_combout  & ( !\MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \REG26|DOUT [29] ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~1_combout  & ( !\MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \MUX_END_REG_1|Q_OUT[29]~322_combout  ) ) )

	.dataa(!\REG2|DOUT [29]),
	.datab(!\REG18|DOUT [29]),
	.datac(!\MUX_END_REG_1|Q_OUT[29]~322_combout ),
	.datad(!\REG26|DOUT [29]),
	.datae(!\MUX_END_REG_1|Q_OUT[1]~1_combout ),
	.dataf(!\MUX_END_REG_1|Q_OUT[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[29]~323_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[29]~323 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[29]~323 .lut_mask = 64'h0F0F00FF55553333;
defparam \MUX_END_REG_1|Q_OUT[29]~323 .shared_arith = "off";
// synopsys translate_on

dffeas \REG10|DOUT[29] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[10]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG10|DOUT [29]),
	.prn(vcc));
// synopsys translate_off
defparam \REG10|DOUT[29] .is_wysiwyg = "true";
defparam \REG10|DOUT[29] .power_up = "low";
// synopsys translate_on

dffeas \REG6|DOUT[29] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[6]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG6|DOUT [29]),
	.prn(vcc));
// synopsys translate_off
defparam \REG6|DOUT[29] .is_wysiwyg = "true";
defparam \REG6|DOUT[29] .power_up = "low";
// synopsys translate_on

dffeas \REG22|DOUT[29] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[22]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG22|DOUT [29]),
	.prn(vcc));
// synopsys translate_off
defparam \REG22|DOUT[29] .is_wysiwyg = "true";
defparam \REG22|DOUT[29] .power_up = "low";
// synopsys translate_on

dffeas \REG14|DOUT[29] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[14]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG14|DOUT [29]),
	.prn(vcc));
// synopsys translate_off
defparam \REG14|DOUT[29] .is_wysiwyg = "true";
defparam \REG14|DOUT[29] .power_up = "low";
// synopsys translate_on

dffeas \REG30|DOUT[29] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[30]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG30|DOUT [29]),
	.prn(vcc));
// synopsys translate_off
defparam \REG30|DOUT[29] .is_wysiwyg = "true";
defparam \REG30|DOUT[29] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[29]~324 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[29]~324_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG30|DOUT [29] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG14|DOUT [29] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG22|DOUT [29] ) ) ) # 
// ( !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG6|DOUT [29] ) ) )

	.dataa(!\REG6|DOUT [29]),
	.datab(!\REG22|DOUT [29]),
	.datac(!\REG14|DOUT [29]),
	.datad(!\REG30|DOUT [29]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[29]~324_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[29]~324 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[29]~324 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[29]~324 .shared_arith = "off";
// synopsys translate_on

dffeas \REG7|DOUT[29] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[7]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG7|DOUT [29]),
	.prn(vcc));
// synopsys translate_off
defparam \REG7|DOUT[29] .is_wysiwyg = "true";
defparam \REG7|DOUT[29] .power_up = "low";
// synopsys translate_on

dffeas \REG23|DOUT[29] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[23]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG23|DOUT [29]),
	.prn(vcc));
// synopsys translate_off
defparam \REG23|DOUT[29] .is_wysiwyg = "true";
defparam \REG23|DOUT[29] .power_up = "low";
// synopsys translate_on

dffeas \REG15|DOUT[29] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[15]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG15|DOUT [29]),
	.prn(vcc));
// synopsys translate_off
defparam \REG15|DOUT[29] .is_wysiwyg = "true";
defparam \REG15|DOUT[29] .power_up = "low";
// synopsys translate_on

dffeas \REG31|DOUT[29] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[31]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG31|DOUT [29]),
	.prn(vcc));
// synopsys translate_off
defparam \REG31|DOUT[29] .is_wysiwyg = "true";
defparam \REG31|DOUT[29] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[29]~325 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[29]~325_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG31|DOUT [29] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG15|DOUT [29] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG23|DOUT [29] ) ) ) # 
// ( !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG7|DOUT [29] ) ) )

	.dataa(!\REG7|DOUT [29]),
	.datab(!\REG23|DOUT [29]),
	.datac(!\REG15|DOUT [29]),
	.datad(!\REG31|DOUT [29]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[29]~325_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[29]~325 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[29]~325 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[29]~325 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[29]~326 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[29]~326_combout  = ( \MUX_END_REG_1|Q_OUT[1]~6_combout  & ( \END1[2]~input_o  & ( \MUX_END_REG_1|Q_OUT[29]~325_combout  ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~6_combout  & ( \END1[2]~input_o  & ( \MUX_END_REG_1|Q_OUT[29]~324_combout  ) ) 
// ) # ( \MUX_END_REG_1|Q_OUT[1]~6_combout  & ( !\END1[2]~input_o  & ( \REG10|DOUT [29] ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~6_combout  & ( !\END1[2]~input_o  & ( \MUX_END_REG_1|Q_OUT[29]~323_combout  ) ) )

	.dataa(!\MUX_END_REG_1|Q_OUT[29]~323_combout ),
	.datab(!\REG10|DOUT [29]),
	.datac(!\MUX_END_REG_1|Q_OUT[29]~324_combout ),
	.datad(!\MUX_END_REG_1|Q_OUT[29]~325_combout ),
	.datae(!\MUX_END_REG_1|Q_OUT[1]~6_combout ),
	.dataf(!\END1[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[29]~326_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[29]~326 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[29]~326 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[29]~326 .shared_arith = "off";
// synopsys translate_on

dffeas \REG1|DOUT[29] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG1|DOUT [29]),
	.prn(vcc));
// synopsys translate_off
defparam \REG1|DOUT[29] .is_wysiwyg = "true";
defparam \REG1|DOUT[29] .power_up = "low";
// synopsys translate_on

dffeas \REG17|DOUT[29] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[17]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG17|DOUT [29]),
	.prn(vcc));
// synopsys translate_off
defparam \REG17|DOUT[29] .is_wysiwyg = "true";
defparam \REG17|DOUT[29] .power_up = "low";
// synopsys translate_on

dffeas \REG9|DOUT[29] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[9]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG9|DOUT [29]),
	.prn(vcc));
// synopsys translate_off
defparam \REG9|DOUT[29] .is_wysiwyg = "true";
defparam \REG9|DOUT[29] .power_up = "low";
// synopsys translate_on

dffeas \REG25|DOUT[29] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[25]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG25|DOUT [29]),
	.prn(vcc));
// synopsys translate_off
defparam \REG25|DOUT[29] .is_wysiwyg = "true";
defparam \REG25|DOUT[29] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[29]~327 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[29]~327_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG25|DOUT [29] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG9|DOUT [29] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG17|DOUT [29] ) ) ) # ( 
// !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG1|DOUT [29] ) ) )

	.dataa(!\REG1|DOUT [29]),
	.datab(!\REG17|DOUT [29]),
	.datac(!\REG9|DOUT [29]),
	.datad(!\REG25|DOUT [29]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[29]~327_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[29]~327 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[29]~327 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[29]~327 .shared_arith = "off";
// synopsys translate_on

dffeas \REG5|DOUT[29] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG5|DOUT [29]),
	.prn(vcc));
// synopsys translate_off
defparam \REG5|DOUT[29] .is_wysiwyg = "true";
defparam \REG5|DOUT[29] .power_up = "low";
// synopsys translate_on

dffeas \REG21|DOUT[29] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[21]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG21|DOUT [29]),
	.prn(vcc));
// synopsys translate_off
defparam \REG21|DOUT[29] .is_wysiwyg = "true";
defparam \REG21|DOUT[29] .power_up = "low";
// synopsys translate_on

dffeas \REG13|DOUT[29] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[13]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG13|DOUT [29]),
	.prn(vcc));
// synopsys translate_off
defparam \REG13|DOUT[29] .is_wysiwyg = "true";
defparam \REG13|DOUT[29] .power_up = "low";
// synopsys translate_on

dffeas \REG29|DOUT[29] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[29]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG29|DOUT [29]),
	.prn(vcc));
// synopsys translate_off
defparam \REG29|DOUT[29] .is_wysiwyg = "true";
defparam \REG29|DOUT[29] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[29]~328 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[29]~328_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG29|DOUT [29] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG13|DOUT [29] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG21|DOUT [29] ) ) ) # 
// ( !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG5|DOUT [29] ) ) )

	.dataa(!\REG5|DOUT [29]),
	.datab(!\REG21|DOUT [29]),
	.datac(!\REG13|DOUT [29]),
	.datad(!\REG29|DOUT [29]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[29]~328_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[29]~328 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[29]~328 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[29]~328 .shared_arith = "off";
// synopsys translate_on

dffeas \REG0|DOUT[29] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG0|DOUT [29]),
	.prn(vcc));
// synopsys translate_off
defparam \REG0|DOUT[29] .is_wysiwyg = "true";
defparam \REG0|DOUT[29] .power_up = "low";
// synopsys translate_on

dffeas \REG16|DOUT[29] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[16]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG16|DOUT [29]),
	.prn(vcc));
// synopsys translate_off
defparam \REG16|DOUT[29] .is_wysiwyg = "true";
defparam \REG16|DOUT[29] .power_up = "low";
// synopsys translate_on

dffeas \REG8|DOUT[29] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[8]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG8|DOUT [29]),
	.prn(vcc));
// synopsys translate_off
defparam \REG8|DOUT[29] .is_wysiwyg = "true";
defparam \REG8|DOUT[29] .power_up = "low";
// synopsys translate_on

dffeas \REG24|DOUT[29] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[24]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG24|DOUT [29]),
	.prn(vcc));
// synopsys translate_off
defparam \REG24|DOUT[29] .is_wysiwyg = "true";
defparam \REG24|DOUT[29] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[29]~329 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[29]~329_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG24|DOUT [29] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG8|DOUT [29] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG16|DOUT [29] ) ) ) # ( 
// !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG0|DOUT [29] ) ) )

	.dataa(!\REG0|DOUT [29]),
	.datab(!\REG16|DOUT [29]),
	.datac(!\REG8|DOUT [29]),
	.datad(!\REG24|DOUT [29]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[29]~329_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[29]~329 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[29]~329 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[29]~329 .shared_arith = "off";
// synopsys translate_on

dffeas \REG4|DOUT[29] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[4]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG4|DOUT [29]),
	.prn(vcc));
// synopsys translate_off
defparam \REG4|DOUT[29] .is_wysiwyg = "true";
defparam \REG4|DOUT[29] .power_up = "low";
// synopsys translate_on

dffeas \REG20|DOUT[29] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[20]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG20|DOUT [29]),
	.prn(vcc));
// synopsys translate_off
defparam \REG20|DOUT[29] .is_wysiwyg = "true";
defparam \REG20|DOUT[29] .power_up = "low";
// synopsys translate_on

dffeas \REG12|DOUT[29] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[12]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG12|DOUT [29]),
	.prn(vcc));
// synopsys translate_off
defparam \REG12|DOUT[29] .is_wysiwyg = "true";
defparam \REG12|DOUT[29] .power_up = "low";
// synopsys translate_on

dffeas \REG28|DOUT[29] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[28]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG28|DOUT [29]),
	.prn(vcc));
// synopsys translate_off
defparam \REG28|DOUT[29] .is_wysiwyg = "true";
defparam \REG28|DOUT[29] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[29]~330 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[29]~330_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG28|DOUT [29] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG12|DOUT [29] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG20|DOUT [29] ) ) ) # 
// ( !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG4|DOUT [29] ) ) )

	.dataa(!\REG4|DOUT [29]),
	.datab(!\REG20|DOUT [29]),
	.datac(!\REG12|DOUT [29]),
	.datad(!\REG28|DOUT [29]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[29]~330_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[29]~330 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[29]~330 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[29]~330 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[29]~331 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[29]~331_combout  = ( \MUX_END_REG_1|Q_OUT[29]~329_combout  & ( \MUX_END_REG_1|Q_OUT[29]~330_combout  & ( (!\END1[0]~input_o ) # ((!\END1[2]~input_o  & (\MUX_END_REG_1|Q_OUT[29]~327_combout )) # (\END1[2]~input_o  & 
// ((\MUX_END_REG_1|Q_OUT[29]~328_combout )))) ) ) ) # ( !\MUX_END_REG_1|Q_OUT[29]~329_combout  & ( \MUX_END_REG_1|Q_OUT[29]~330_combout  & ( (!\END1[0]~input_o  & (\END1[2]~input_o )) # (\END1[0]~input_o  & ((!\END1[2]~input_o  & 
// (\MUX_END_REG_1|Q_OUT[29]~327_combout )) # (\END1[2]~input_o  & ((\MUX_END_REG_1|Q_OUT[29]~328_combout ))))) ) ) ) # ( \MUX_END_REG_1|Q_OUT[29]~329_combout  & ( !\MUX_END_REG_1|Q_OUT[29]~330_combout  & ( (!\END1[0]~input_o  & (!\END1[2]~input_o )) # 
// (\END1[0]~input_o  & ((!\END1[2]~input_o  & (\MUX_END_REG_1|Q_OUT[29]~327_combout )) # (\END1[2]~input_o  & ((\MUX_END_REG_1|Q_OUT[29]~328_combout ))))) ) ) ) # ( !\MUX_END_REG_1|Q_OUT[29]~329_combout  & ( !\MUX_END_REG_1|Q_OUT[29]~330_combout  & ( 
// (\END1[0]~input_o  & ((!\END1[2]~input_o  & (\MUX_END_REG_1|Q_OUT[29]~327_combout )) # (\END1[2]~input_o  & ((\MUX_END_REG_1|Q_OUT[29]~328_combout ))))) ) ) )

	.dataa(!\END1[0]~input_o ),
	.datab(!\END1[2]~input_o ),
	.datac(!\MUX_END_REG_1|Q_OUT[29]~327_combout ),
	.datad(!\MUX_END_REG_1|Q_OUT[29]~328_combout ),
	.datae(!\MUX_END_REG_1|Q_OUT[29]~329_combout ),
	.dataf(!\MUX_END_REG_1|Q_OUT[29]~330_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[29]~331_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[29]~331 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[29]~331 .lut_mask = 64'h04158C9D2637AEBF;
defparam \MUX_END_REG_1|Q_OUT[29]~331 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[29]~332 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[29]~332_combout  = (!\END1[1]~input_o  & ((\MUX_END_REG_1|Q_OUT[29]~331_combout ))) # (\END1[1]~input_o  & (\MUX_END_REG_1|Q_OUT[29]~326_combout ))

	.dataa(!\END1[1]~input_o ),
	.datab(!\MUX_END_REG_1|Q_OUT[29]~326_combout ),
	.datac(!\MUX_END_REG_1|Q_OUT[29]~331_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[29]~332_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[29]~332 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[29]~332 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX_END_REG_1|Q_OUT[29]~332 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \DADO_W_REG3[30]~input (
	.i(DADO_W_REG3[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DADO_W_REG3[30]~input_o ));
// synopsys translate_off
defparam \DADO_W_REG3[30]~input .bus_hold = "false";
defparam \DADO_W_REG3[30]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \REG2|DOUT[30] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG2|DOUT [30]),
	.prn(vcc));
// synopsys translate_off
defparam \REG2|DOUT[30] .is_wysiwyg = "true";
defparam \REG2|DOUT[30] .power_up = "low";
// synopsys translate_on

dffeas \REG18|DOUT[30] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG18|DOUT [30]),
	.prn(vcc));
// synopsys translate_off
defparam \REG18|DOUT[30] .is_wysiwyg = "true";
defparam \REG18|DOUT[30] .power_up = "low";
// synopsys translate_on

dffeas \REG3|DOUT[30] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG3|DOUT [30]),
	.prn(vcc));
// synopsys translate_off
defparam \REG3|DOUT[30] .is_wysiwyg = "true";
defparam \REG3|DOUT[30] .power_up = "low";
// synopsys translate_on

dffeas \REG27|DOUT[30] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[27]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG27|DOUT [30]),
	.prn(vcc));
// synopsys translate_off
defparam \REG27|DOUT[30] .is_wysiwyg = "true";
defparam \REG27|DOUT[30] .power_up = "low";
// synopsys translate_on

dffeas \REG11|DOUT[30] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[11]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG11|DOUT [30]),
	.prn(vcc));
// synopsys translate_off
defparam \REG11|DOUT[30] .is_wysiwyg = "true";
defparam \REG11|DOUT[30] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[30]~333 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[30]~333_combout  = ( \REG11|DOUT [30] & ( (!\END1[3]~input_o  & (((\REG3|DOUT [30])))) # (\END1[3]~input_o  & ((!\END1[4]~input_o ) # ((\REG27|DOUT [30])))) ) ) # ( !\REG11|DOUT [30] & ( (!\END1[3]~input_o  & (((\REG3|DOUT [30])))) # 
// (\END1[3]~input_o  & (\END1[4]~input_o  & ((\REG27|DOUT [30])))) ) )

	.dataa(!\END1[3]~input_o ),
	.datab(!\END1[4]~input_o ),
	.datac(!\REG3|DOUT [30]),
	.datad(!\REG27|DOUT [30]),
	.datae(!\REG11|DOUT [30]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[30]~333_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[30]~333 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[30]~333 .lut_mask = 64'h0A1B4E5F0A1B4E5F;
defparam \MUX_END_REG_1|Q_OUT[30]~333 .shared_arith = "off";
// synopsys translate_on

dffeas \REG26|DOUT[30] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[26]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG26|DOUT [30]),
	.prn(vcc));
// synopsys translate_off
defparam \REG26|DOUT[30] .is_wysiwyg = "true";
defparam \REG26|DOUT[30] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[30]~334 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[30]~334_combout  = ( \MUX_END_REG_1|Q_OUT[1]~1_combout  & ( \MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \REG18|DOUT [30] ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~1_combout  & ( \MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \REG2|DOUT [30] ) ) ) # ( 
// \MUX_END_REG_1|Q_OUT[1]~1_combout  & ( !\MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \REG26|DOUT [30] ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~1_combout  & ( !\MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \MUX_END_REG_1|Q_OUT[30]~333_combout  ) ) )

	.dataa(!\REG2|DOUT [30]),
	.datab(!\REG18|DOUT [30]),
	.datac(!\MUX_END_REG_1|Q_OUT[30]~333_combout ),
	.datad(!\REG26|DOUT [30]),
	.datae(!\MUX_END_REG_1|Q_OUT[1]~1_combout ),
	.dataf(!\MUX_END_REG_1|Q_OUT[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[30]~334_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[30]~334 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[30]~334 .lut_mask = 64'h0F0F00FF55553333;
defparam \MUX_END_REG_1|Q_OUT[30]~334 .shared_arith = "off";
// synopsys translate_on

dffeas \REG10|DOUT[30] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[10]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG10|DOUT [30]),
	.prn(vcc));
// synopsys translate_off
defparam \REG10|DOUT[30] .is_wysiwyg = "true";
defparam \REG10|DOUT[30] .power_up = "low";
// synopsys translate_on

dffeas \REG6|DOUT[30] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[6]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG6|DOUT [30]),
	.prn(vcc));
// synopsys translate_off
defparam \REG6|DOUT[30] .is_wysiwyg = "true";
defparam \REG6|DOUT[30] .power_up = "low";
// synopsys translate_on

dffeas \REG22|DOUT[30] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[22]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG22|DOUT [30]),
	.prn(vcc));
// synopsys translate_off
defparam \REG22|DOUT[30] .is_wysiwyg = "true";
defparam \REG22|DOUT[30] .power_up = "low";
// synopsys translate_on

dffeas \REG14|DOUT[30] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[14]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG14|DOUT [30]),
	.prn(vcc));
// synopsys translate_off
defparam \REG14|DOUT[30] .is_wysiwyg = "true";
defparam \REG14|DOUT[30] .power_up = "low";
// synopsys translate_on

dffeas \REG30|DOUT[30] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[30]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG30|DOUT [30]),
	.prn(vcc));
// synopsys translate_off
defparam \REG30|DOUT[30] .is_wysiwyg = "true";
defparam \REG30|DOUT[30] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[30]~335 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[30]~335_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG30|DOUT [30] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG14|DOUT [30] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG22|DOUT [30] ) ) ) # 
// ( !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG6|DOUT [30] ) ) )

	.dataa(!\REG6|DOUT [30]),
	.datab(!\REG22|DOUT [30]),
	.datac(!\REG14|DOUT [30]),
	.datad(!\REG30|DOUT [30]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[30]~335_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[30]~335 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[30]~335 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[30]~335 .shared_arith = "off";
// synopsys translate_on

dffeas \REG7|DOUT[30] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[7]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG7|DOUT [30]),
	.prn(vcc));
// synopsys translate_off
defparam \REG7|DOUT[30] .is_wysiwyg = "true";
defparam \REG7|DOUT[30] .power_up = "low";
// synopsys translate_on

dffeas \REG23|DOUT[30] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[23]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG23|DOUT [30]),
	.prn(vcc));
// synopsys translate_off
defparam \REG23|DOUT[30] .is_wysiwyg = "true";
defparam \REG23|DOUT[30] .power_up = "low";
// synopsys translate_on

dffeas \REG15|DOUT[30] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[15]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG15|DOUT [30]),
	.prn(vcc));
// synopsys translate_off
defparam \REG15|DOUT[30] .is_wysiwyg = "true";
defparam \REG15|DOUT[30] .power_up = "low";
// synopsys translate_on

dffeas \REG31|DOUT[30] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[31]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG31|DOUT [30]),
	.prn(vcc));
// synopsys translate_off
defparam \REG31|DOUT[30] .is_wysiwyg = "true";
defparam \REG31|DOUT[30] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[30]~336 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[30]~336_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG31|DOUT [30] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG15|DOUT [30] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG23|DOUT [30] ) ) ) # 
// ( !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG7|DOUT [30] ) ) )

	.dataa(!\REG7|DOUT [30]),
	.datab(!\REG23|DOUT [30]),
	.datac(!\REG15|DOUT [30]),
	.datad(!\REG31|DOUT [30]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[30]~336_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[30]~336 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[30]~336 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[30]~336 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[30]~337 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[30]~337_combout  = ( \MUX_END_REG_1|Q_OUT[1]~6_combout  & ( \END1[2]~input_o  & ( \MUX_END_REG_1|Q_OUT[30]~336_combout  ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~6_combout  & ( \END1[2]~input_o  & ( \MUX_END_REG_1|Q_OUT[30]~335_combout  ) ) 
// ) # ( \MUX_END_REG_1|Q_OUT[1]~6_combout  & ( !\END1[2]~input_o  & ( \REG10|DOUT [30] ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~6_combout  & ( !\END1[2]~input_o  & ( \MUX_END_REG_1|Q_OUT[30]~334_combout  ) ) )

	.dataa(!\MUX_END_REG_1|Q_OUT[30]~334_combout ),
	.datab(!\REG10|DOUT [30]),
	.datac(!\MUX_END_REG_1|Q_OUT[30]~335_combout ),
	.datad(!\MUX_END_REG_1|Q_OUT[30]~336_combout ),
	.datae(!\MUX_END_REG_1|Q_OUT[1]~6_combout ),
	.dataf(!\END1[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[30]~337_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[30]~337 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[30]~337 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[30]~337 .shared_arith = "off";
// synopsys translate_on

dffeas \REG1|DOUT[30] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG1|DOUT [30]),
	.prn(vcc));
// synopsys translate_off
defparam \REG1|DOUT[30] .is_wysiwyg = "true";
defparam \REG1|DOUT[30] .power_up = "low";
// synopsys translate_on

dffeas \REG17|DOUT[30] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[17]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG17|DOUT [30]),
	.prn(vcc));
// synopsys translate_off
defparam \REG17|DOUT[30] .is_wysiwyg = "true";
defparam \REG17|DOUT[30] .power_up = "low";
// synopsys translate_on

dffeas \REG9|DOUT[30] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[9]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG9|DOUT [30]),
	.prn(vcc));
// synopsys translate_off
defparam \REG9|DOUT[30] .is_wysiwyg = "true";
defparam \REG9|DOUT[30] .power_up = "low";
// synopsys translate_on

dffeas \REG25|DOUT[30] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[25]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG25|DOUT [30]),
	.prn(vcc));
// synopsys translate_off
defparam \REG25|DOUT[30] .is_wysiwyg = "true";
defparam \REG25|DOUT[30] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[30]~338 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[30]~338_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG25|DOUT [30] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG9|DOUT [30] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG17|DOUT [30] ) ) ) # ( 
// !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG1|DOUT [30] ) ) )

	.dataa(!\REG1|DOUT [30]),
	.datab(!\REG17|DOUT [30]),
	.datac(!\REG9|DOUT [30]),
	.datad(!\REG25|DOUT [30]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[30]~338_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[30]~338 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[30]~338 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[30]~338 .shared_arith = "off";
// synopsys translate_on

dffeas \REG5|DOUT[30] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG5|DOUT [30]),
	.prn(vcc));
// synopsys translate_off
defparam \REG5|DOUT[30] .is_wysiwyg = "true";
defparam \REG5|DOUT[30] .power_up = "low";
// synopsys translate_on

dffeas \REG21|DOUT[30] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[21]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG21|DOUT [30]),
	.prn(vcc));
// synopsys translate_off
defparam \REG21|DOUT[30] .is_wysiwyg = "true";
defparam \REG21|DOUT[30] .power_up = "low";
// synopsys translate_on

dffeas \REG13|DOUT[30] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[13]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG13|DOUT [30]),
	.prn(vcc));
// synopsys translate_off
defparam \REG13|DOUT[30] .is_wysiwyg = "true";
defparam \REG13|DOUT[30] .power_up = "low";
// synopsys translate_on

dffeas \REG29|DOUT[30] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[29]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG29|DOUT [30]),
	.prn(vcc));
// synopsys translate_off
defparam \REG29|DOUT[30] .is_wysiwyg = "true";
defparam \REG29|DOUT[30] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[30]~339 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[30]~339_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG29|DOUT [30] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG13|DOUT [30] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG21|DOUT [30] ) ) ) # 
// ( !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG5|DOUT [30] ) ) )

	.dataa(!\REG5|DOUT [30]),
	.datab(!\REG21|DOUT [30]),
	.datac(!\REG13|DOUT [30]),
	.datad(!\REG29|DOUT [30]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[30]~339_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[30]~339 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[30]~339 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[30]~339 .shared_arith = "off";
// synopsys translate_on

dffeas \REG0|DOUT[30] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG0|DOUT [30]),
	.prn(vcc));
// synopsys translate_off
defparam \REG0|DOUT[30] .is_wysiwyg = "true";
defparam \REG0|DOUT[30] .power_up = "low";
// synopsys translate_on

dffeas \REG16|DOUT[30] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[16]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG16|DOUT [30]),
	.prn(vcc));
// synopsys translate_off
defparam \REG16|DOUT[30] .is_wysiwyg = "true";
defparam \REG16|DOUT[30] .power_up = "low";
// synopsys translate_on

dffeas \REG8|DOUT[30] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[8]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG8|DOUT [30]),
	.prn(vcc));
// synopsys translate_off
defparam \REG8|DOUT[30] .is_wysiwyg = "true";
defparam \REG8|DOUT[30] .power_up = "low";
// synopsys translate_on

dffeas \REG24|DOUT[30] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[24]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG24|DOUT [30]),
	.prn(vcc));
// synopsys translate_off
defparam \REG24|DOUT[30] .is_wysiwyg = "true";
defparam \REG24|DOUT[30] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[30]~340 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[30]~340_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG24|DOUT [30] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG8|DOUT [30] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG16|DOUT [30] ) ) ) # ( 
// !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG0|DOUT [30] ) ) )

	.dataa(!\REG0|DOUT [30]),
	.datab(!\REG16|DOUT [30]),
	.datac(!\REG8|DOUT [30]),
	.datad(!\REG24|DOUT [30]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[30]~340_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[30]~340 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[30]~340 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[30]~340 .shared_arith = "off";
// synopsys translate_on

dffeas \REG4|DOUT[30] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[4]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG4|DOUT [30]),
	.prn(vcc));
// synopsys translate_off
defparam \REG4|DOUT[30] .is_wysiwyg = "true";
defparam \REG4|DOUT[30] .power_up = "low";
// synopsys translate_on

dffeas \REG20|DOUT[30] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[20]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG20|DOUT [30]),
	.prn(vcc));
// synopsys translate_off
defparam \REG20|DOUT[30] .is_wysiwyg = "true";
defparam \REG20|DOUT[30] .power_up = "low";
// synopsys translate_on

dffeas \REG12|DOUT[30] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[12]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG12|DOUT [30]),
	.prn(vcc));
// synopsys translate_off
defparam \REG12|DOUT[30] .is_wysiwyg = "true";
defparam \REG12|DOUT[30] .power_up = "low";
// synopsys translate_on

dffeas \REG28|DOUT[30] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[28]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG28|DOUT [30]),
	.prn(vcc));
// synopsys translate_off
defparam \REG28|DOUT[30] .is_wysiwyg = "true";
defparam \REG28|DOUT[30] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[30]~341 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[30]~341_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG28|DOUT [30] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG12|DOUT [30] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG20|DOUT [30] ) ) ) # 
// ( !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG4|DOUT [30] ) ) )

	.dataa(!\REG4|DOUT [30]),
	.datab(!\REG20|DOUT [30]),
	.datac(!\REG12|DOUT [30]),
	.datad(!\REG28|DOUT [30]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[30]~341_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[30]~341 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[30]~341 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[30]~341 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[30]~342 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[30]~342_combout  = ( \MUX_END_REG_1|Q_OUT[30]~340_combout  & ( \MUX_END_REG_1|Q_OUT[30]~341_combout  & ( (!\END1[0]~input_o ) # ((!\END1[2]~input_o  & (\MUX_END_REG_1|Q_OUT[30]~338_combout )) # (\END1[2]~input_o  & 
// ((\MUX_END_REG_1|Q_OUT[30]~339_combout )))) ) ) ) # ( !\MUX_END_REG_1|Q_OUT[30]~340_combout  & ( \MUX_END_REG_1|Q_OUT[30]~341_combout  & ( (!\END1[0]~input_o  & (\END1[2]~input_o )) # (\END1[0]~input_o  & ((!\END1[2]~input_o  & 
// (\MUX_END_REG_1|Q_OUT[30]~338_combout )) # (\END1[2]~input_o  & ((\MUX_END_REG_1|Q_OUT[30]~339_combout ))))) ) ) ) # ( \MUX_END_REG_1|Q_OUT[30]~340_combout  & ( !\MUX_END_REG_1|Q_OUT[30]~341_combout  & ( (!\END1[0]~input_o  & (!\END1[2]~input_o )) # 
// (\END1[0]~input_o  & ((!\END1[2]~input_o  & (\MUX_END_REG_1|Q_OUT[30]~338_combout )) # (\END1[2]~input_o  & ((\MUX_END_REG_1|Q_OUT[30]~339_combout ))))) ) ) ) # ( !\MUX_END_REG_1|Q_OUT[30]~340_combout  & ( !\MUX_END_REG_1|Q_OUT[30]~341_combout  & ( 
// (\END1[0]~input_o  & ((!\END1[2]~input_o  & (\MUX_END_REG_1|Q_OUT[30]~338_combout )) # (\END1[2]~input_o  & ((\MUX_END_REG_1|Q_OUT[30]~339_combout ))))) ) ) )

	.dataa(!\END1[0]~input_o ),
	.datab(!\END1[2]~input_o ),
	.datac(!\MUX_END_REG_1|Q_OUT[30]~338_combout ),
	.datad(!\MUX_END_REG_1|Q_OUT[30]~339_combout ),
	.datae(!\MUX_END_REG_1|Q_OUT[30]~340_combout ),
	.dataf(!\MUX_END_REG_1|Q_OUT[30]~341_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[30]~342_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[30]~342 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[30]~342 .lut_mask = 64'h04158C9D2637AEBF;
defparam \MUX_END_REG_1|Q_OUT[30]~342 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[30]~343 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[30]~343_combout  = (!\END1[1]~input_o  & ((\MUX_END_REG_1|Q_OUT[30]~342_combout ))) # (\END1[1]~input_o  & (\MUX_END_REG_1|Q_OUT[30]~337_combout ))

	.dataa(!\END1[1]~input_o ),
	.datab(!\MUX_END_REG_1|Q_OUT[30]~337_combout ),
	.datac(!\MUX_END_REG_1|Q_OUT[30]~342_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[30]~343_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[30]~343 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[30]~343 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX_END_REG_1|Q_OUT[30]~343 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \DADO_W_REG3[31]~input (
	.i(DADO_W_REG3[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DADO_W_REG3[31]~input_o ));
// synopsys translate_off
defparam \DADO_W_REG3[31]~input .bus_hold = "false";
defparam \DADO_W_REG3[31]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \REG2|DOUT[31] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG2|DOUT [31]),
	.prn(vcc));
// synopsys translate_off
defparam \REG2|DOUT[31] .is_wysiwyg = "true";
defparam \REG2|DOUT[31] .power_up = "low";
// synopsys translate_on

dffeas \REG18|DOUT[31] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG18|DOUT [31]),
	.prn(vcc));
// synopsys translate_off
defparam \REG18|DOUT[31] .is_wysiwyg = "true";
defparam \REG18|DOUT[31] .power_up = "low";
// synopsys translate_on

dffeas \REG3|DOUT[31] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG3|DOUT [31]),
	.prn(vcc));
// synopsys translate_off
defparam \REG3|DOUT[31] .is_wysiwyg = "true";
defparam \REG3|DOUT[31] .power_up = "low";
// synopsys translate_on

dffeas \REG27|DOUT[31] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[27]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG27|DOUT [31]),
	.prn(vcc));
// synopsys translate_off
defparam \REG27|DOUT[31] .is_wysiwyg = "true";
defparam \REG27|DOUT[31] .power_up = "low";
// synopsys translate_on

dffeas \REG11|DOUT[31] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[11]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG11|DOUT [31]),
	.prn(vcc));
// synopsys translate_off
defparam \REG11|DOUT[31] .is_wysiwyg = "true";
defparam \REG11|DOUT[31] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[31]~344 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[31]~344_combout  = ( \REG11|DOUT [31] & ( (!\END1[3]~input_o  & (((\REG3|DOUT [31])))) # (\END1[3]~input_o  & ((!\END1[4]~input_o ) # ((\REG27|DOUT [31])))) ) ) # ( !\REG11|DOUT [31] & ( (!\END1[3]~input_o  & (((\REG3|DOUT [31])))) # 
// (\END1[3]~input_o  & (\END1[4]~input_o  & ((\REG27|DOUT [31])))) ) )

	.dataa(!\END1[3]~input_o ),
	.datab(!\END1[4]~input_o ),
	.datac(!\REG3|DOUT [31]),
	.datad(!\REG27|DOUT [31]),
	.datae(!\REG11|DOUT [31]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[31]~344_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[31]~344 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[31]~344 .lut_mask = 64'h0A1B4E5F0A1B4E5F;
defparam \MUX_END_REG_1|Q_OUT[31]~344 .shared_arith = "off";
// synopsys translate_on

dffeas \REG26|DOUT[31] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[26]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG26|DOUT [31]),
	.prn(vcc));
// synopsys translate_off
defparam \REG26|DOUT[31] .is_wysiwyg = "true";
defparam \REG26|DOUT[31] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[31]~345 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[31]~345_combout  = ( \MUX_END_REG_1|Q_OUT[1]~1_combout  & ( \MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \REG18|DOUT [31] ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~1_combout  & ( \MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \REG2|DOUT [31] ) ) ) # ( 
// \MUX_END_REG_1|Q_OUT[1]~1_combout  & ( !\MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \REG26|DOUT [31] ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~1_combout  & ( !\MUX_END_REG_1|Q_OUT[1]~2_combout  & ( \MUX_END_REG_1|Q_OUT[31]~344_combout  ) ) )

	.dataa(!\REG2|DOUT [31]),
	.datab(!\REG18|DOUT [31]),
	.datac(!\MUX_END_REG_1|Q_OUT[31]~344_combout ),
	.datad(!\REG26|DOUT [31]),
	.datae(!\MUX_END_REG_1|Q_OUT[1]~1_combout ),
	.dataf(!\MUX_END_REG_1|Q_OUT[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[31]~345_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[31]~345 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[31]~345 .lut_mask = 64'h0F0F00FF55553333;
defparam \MUX_END_REG_1|Q_OUT[31]~345 .shared_arith = "off";
// synopsys translate_on

dffeas \REG10|DOUT[31] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[10]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG10|DOUT [31]),
	.prn(vcc));
// synopsys translate_off
defparam \REG10|DOUT[31] .is_wysiwyg = "true";
defparam \REG10|DOUT[31] .power_up = "low";
// synopsys translate_on

dffeas \REG6|DOUT[31] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[6]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG6|DOUT [31]),
	.prn(vcc));
// synopsys translate_off
defparam \REG6|DOUT[31] .is_wysiwyg = "true";
defparam \REG6|DOUT[31] .power_up = "low";
// synopsys translate_on

dffeas \REG22|DOUT[31] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[22]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG22|DOUT [31]),
	.prn(vcc));
// synopsys translate_off
defparam \REG22|DOUT[31] .is_wysiwyg = "true";
defparam \REG22|DOUT[31] .power_up = "low";
// synopsys translate_on

dffeas \REG14|DOUT[31] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[14]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG14|DOUT [31]),
	.prn(vcc));
// synopsys translate_off
defparam \REG14|DOUT[31] .is_wysiwyg = "true";
defparam \REG14|DOUT[31] .power_up = "low";
// synopsys translate_on

dffeas \REG30|DOUT[31] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[30]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG30|DOUT [31]),
	.prn(vcc));
// synopsys translate_off
defparam \REG30|DOUT[31] .is_wysiwyg = "true";
defparam \REG30|DOUT[31] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[31]~346 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[31]~346_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG30|DOUT [31] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG14|DOUT [31] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG22|DOUT [31] ) ) ) # 
// ( !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG6|DOUT [31] ) ) )

	.dataa(!\REG6|DOUT [31]),
	.datab(!\REG22|DOUT [31]),
	.datac(!\REG14|DOUT [31]),
	.datad(!\REG30|DOUT [31]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[31]~346_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[31]~346 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[31]~346 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[31]~346 .shared_arith = "off";
// synopsys translate_on

dffeas \REG7|DOUT[31] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[7]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG7|DOUT [31]),
	.prn(vcc));
// synopsys translate_off
defparam \REG7|DOUT[31] .is_wysiwyg = "true";
defparam \REG7|DOUT[31] .power_up = "low";
// synopsys translate_on

dffeas \REG23|DOUT[31] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[23]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG23|DOUT [31]),
	.prn(vcc));
// synopsys translate_off
defparam \REG23|DOUT[31] .is_wysiwyg = "true";
defparam \REG23|DOUT[31] .power_up = "low";
// synopsys translate_on

dffeas \REG15|DOUT[31] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[15]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG15|DOUT [31]),
	.prn(vcc));
// synopsys translate_off
defparam \REG15|DOUT[31] .is_wysiwyg = "true";
defparam \REG15|DOUT[31] .power_up = "low";
// synopsys translate_on

dffeas \REG31|DOUT[31] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[31]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG31|DOUT [31]),
	.prn(vcc));
// synopsys translate_off
defparam \REG31|DOUT[31] .is_wysiwyg = "true";
defparam \REG31|DOUT[31] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[31]~347 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[31]~347_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG31|DOUT [31] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG15|DOUT [31] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG23|DOUT [31] ) ) ) # 
// ( !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG7|DOUT [31] ) ) )

	.dataa(!\REG7|DOUT [31]),
	.datab(!\REG23|DOUT [31]),
	.datac(!\REG15|DOUT [31]),
	.datad(!\REG31|DOUT [31]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[31]~347_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[31]~347 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[31]~347 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[31]~347 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[31]~348 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[31]~348_combout  = ( \MUX_END_REG_1|Q_OUT[1]~6_combout  & ( \END1[2]~input_o  & ( \MUX_END_REG_1|Q_OUT[31]~347_combout  ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~6_combout  & ( \END1[2]~input_o  & ( \MUX_END_REG_1|Q_OUT[31]~346_combout  ) ) 
// ) # ( \MUX_END_REG_1|Q_OUT[1]~6_combout  & ( !\END1[2]~input_o  & ( \REG10|DOUT [31] ) ) ) # ( !\MUX_END_REG_1|Q_OUT[1]~6_combout  & ( !\END1[2]~input_o  & ( \MUX_END_REG_1|Q_OUT[31]~345_combout  ) ) )

	.dataa(!\MUX_END_REG_1|Q_OUT[31]~345_combout ),
	.datab(!\REG10|DOUT [31]),
	.datac(!\MUX_END_REG_1|Q_OUT[31]~346_combout ),
	.datad(!\MUX_END_REG_1|Q_OUT[31]~347_combout ),
	.datae(!\MUX_END_REG_1|Q_OUT[1]~6_combout ),
	.dataf(!\END1[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[31]~348_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[31]~348 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[31]~348 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[31]~348 .shared_arith = "off";
// synopsys translate_on

dffeas \REG1|DOUT[31] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG1|DOUT [31]),
	.prn(vcc));
// synopsys translate_off
defparam \REG1|DOUT[31] .is_wysiwyg = "true";
defparam \REG1|DOUT[31] .power_up = "low";
// synopsys translate_on

dffeas \REG17|DOUT[31] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[17]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG17|DOUT [31]),
	.prn(vcc));
// synopsys translate_off
defparam \REG17|DOUT[31] .is_wysiwyg = "true";
defparam \REG17|DOUT[31] .power_up = "low";
// synopsys translate_on

dffeas \REG9|DOUT[31] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[9]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG9|DOUT [31]),
	.prn(vcc));
// synopsys translate_off
defparam \REG9|DOUT[31] .is_wysiwyg = "true";
defparam \REG9|DOUT[31] .power_up = "low";
// synopsys translate_on

dffeas \REG25|DOUT[31] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[25]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG25|DOUT [31]),
	.prn(vcc));
// synopsys translate_off
defparam \REG25|DOUT[31] .is_wysiwyg = "true";
defparam \REG25|DOUT[31] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[31]~349 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[31]~349_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG25|DOUT [31] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG9|DOUT [31] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG17|DOUT [31] ) ) ) # ( 
// !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG1|DOUT [31] ) ) )

	.dataa(!\REG1|DOUT [31]),
	.datab(!\REG17|DOUT [31]),
	.datac(!\REG9|DOUT [31]),
	.datad(!\REG25|DOUT [31]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[31]~349_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[31]~349 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[31]~349 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[31]~349 .shared_arith = "off";
// synopsys translate_on

dffeas \REG5|DOUT[31] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG5|DOUT [31]),
	.prn(vcc));
// synopsys translate_off
defparam \REG5|DOUT[31] .is_wysiwyg = "true";
defparam \REG5|DOUT[31] .power_up = "low";
// synopsys translate_on

dffeas \REG21|DOUT[31] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[21]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG21|DOUT [31]),
	.prn(vcc));
// synopsys translate_off
defparam \REG21|DOUT[31] .is_wysiwyg = "true";
defparam \REG21|DOUT[31] .power_up = "low";
// synopsys translate_on

dffeas \REG13|DOUT[31] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[13]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG13|DOUT [31]),
	.prn(vcc));
// synopsys translate_off
defparam \REG13|DOUT[31] .is_wysiwyg = "true";
defparam \REG13|DOUT[31] .power_up = "low";
// synopsys translate_on

dffeas \REG29|DOUT[31] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[29]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG29|DOUT [31]),
	.prn(vcc));
// synopsys translate_off
defparam \REG29|DOUT[31] .is_wysiwyg = "true";
defparam \REG29|DOUT[31] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[31]~350 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[31]~350_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG29|DOUT [31] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG13|DOUT [31] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG21|DOUT [31] ) ) ) # 
// ( !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG5|DOUT [31] ) ) )

	.dataa(!\REG5|DOUT [31]),
	.datab(!\REG21|DOUT [31]),
	.datac(!\REG13|DOUT [31]),
	.datad(!\REG29|DOUT [31]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[31]~350_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[31]~350 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[31]~350 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[31]~350 .shared_arith = "off";
// synopsys translate_on

dffeas \REG0|DOUT[31] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG0|DOUT [31]),
	.prn(vcc));
// synopsys translate_off
defparam \REG0|DOUT[31] .is_wysiwyg = "true";
defparam \REG0|DOUT[31] .power_up = "low";
// synopsys translate_on

dffeas \REG16|DOUT[31] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[16]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG16|DOUT [31]),
	.prn(vcc));
// synopsys translate_off
defparam \REG16|DOUT[31] .is_wysiwyg = "true";
defparam \REG16|DOUT[31] .power_up = "low";
// synopsys translate_on

dffeas \REG8|DOUT[31] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[8]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG8|DOUT [31]),
	.prn(vcc));
// synopsys translate_off
defparam \REG8|DOUT[31] .is_wysiwyg = "true";
defparam \REG8|DOUT[31] .power_up = "low";
// synopsys translate_on

dffeas \REG24|DOUT[31] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[24]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG24|DOUT [31]),
	.prn(vcc));
// synopsys translate_off
defparam \REG24|DOUT[31] .is_wysiwyg = "true";
defparam \REG24|DOUT[31] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[31]~351 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[31]~351_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG24|DOUT [31] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG8|DOUT [31] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG16|DOUT [31] ) ) ) # ( 
// !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG0|DOUT [31] ) ) )

	.dataa(!\REG0|DOUT [31]),
	.datab(!\REG16|DOUT [31]),
	.datac(!\REG8|DOUT [31]),
	.datad(!\REG24|DOUT [31]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[31]~351_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[31]~351 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[31]~351 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[31]~351 .shared_arith = "off";
// synopsys translate_on

dffeas \REG4|DOUT[31] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[4]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG4|DOUT [31]),
	.prn(vcc));
// synopsys translate_off
defparam \REG4|DOUT[31] .is_wysiwyg = "true";
defparam \REG4|DOUT[31] .power_up = "low";
// synopsys translate_on

dffeas \REG20|DOUT[31] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[20]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG20|DOUT [31]),
	.prn(vcc));
// synopsys translate_off
defparam \REG20|DOUT[31] .is_wysiwyg = "true";
defparam \REG20|DOUT[31] .power_up = "low";
// synopsys translate_on

dffeas \REG12|DOUT[31] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[12]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG12|DOUT [31]),
	.prn(vcc));
// synopsys translate_off
defparam \REG12|DOUT[31] .is_wysiwyg = "true";
defparam \REG12|DOUT[31] .power_up = "low";
// synopsys translate_on

dffeas \REG28|DOUT[31] (
	.clk(\CLK~input_o ),
	.d(\DADO_W_REG3[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_write[28]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG28|DOUT [31]),
	.prn(vcc));
// synopsys translate_off
defparam \REG28|DOUT[31] .is_wysiwyg = "true";
defparam \REG28|DOUT[31] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[31]~352 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[31]~352_combout  = ( \END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG28|DOUT [31] ) ) ) # ( !\END1[4]~input_o  & ( \END1[3]~input_o  & ( \REG12|DOUT [31] ) ) ) # ( \END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG20|DOUT [31] ) ) ) # 
// ( !\END1[4]~input_o  & ( !\END1[3]~input_o  & ( \REG4|DOUT [31] ) ) )

	.dataa(!\REG4|DOUT [31]),
	.datab(!\REG20|DOUT [31]),
	.datac(!\REG12|DOUT [31]),
	.datad(!\REG28|DOUT [31]),
	.datae(!\END1[4]~input_o ),
	.dataf(!\END1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[31]~352_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[31]~352 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[31]~352 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_1|Q_OUT[31]~352 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[31]~353 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[31]~353_combout  = ( \MUX_END_REG_1|Q_OUT[31]~351_combout  & ( \MUX_END_REG_1|Q_OUT[31]~352_combout  & ( (!\END1[0]~input_o ) # ((!\END1[2]~input_o  & (\MUX_END_REG_1|Q_OUT[31]~349_combout )) # (\END1[2]~input_o  & 
// ((\MUX_END_REG_1|Q_OUT[31]~350_combout )))) ) ) ) # ( !\MUX_END_REG_1|Q_OUT[31]~351_combout  & ( \MUX_END_REG_1|Q_OUT[31]~352_combout  & ( (!\END1[0]~input_o  & (\END1[2]~input_o )) # (\END1[0]~input_o  & ((!\END1[2]~input_o  & 
// (\MUX_END_REG_1|Q_OUT[31]~349_combout )) # (\END1[2]~input_o  & ((\MUX_END_REG_1|Q_OUT[31]~350_combout ))))) ) ) ) # ( \MUX_END_REG_1|Q_OUT[31]~351_combout  & ( !\MUX_END_REG_1|Q_OUT[31]~352_combout  & ( (!\END1[0]~input_o  & (!\END1[2]~input_o )) # 
// (\END1[0]~input_o  & ((!\END1[2]~input_o  & (\MUX_END_REG_1|Q_OUT[31]~349_combout )) # (\END1[2]~input_o  & ((\MUX_END_REG_1|Q_OUT[31]~350_combout ))))) ) ) ) # ( !\MUX_END_REG_1|Q_OUT[31]~351_combout  & ( !\MUX_END_REG_1|Q_OUT[31]~352_combout  & ( 
// (\END1[0]~input_o  & ((!\END1[2]~input_o  & (\MUX_END_REG_1|Q_OUT[31]~349_combout )) # (\END1[2]~input_o  & ((\MUX_END_REG_1|Q_OUT[31]~350_combout ))))) ) ) )

	.dataa(!\END1[0]~input_o ),
	.datab(!\END1[2]~input_o ),
	.datac(!\MUX_END_REG_1|Q_OUT[31]~349_combout ),
	.datad(!\MUX_END_REG_1|Q_OUT[31]~350_combout ),
	.datae(!\MUX_END_REG_1|Q_OUT[31]~351_combout ),
	.dataf(!\MUX_END_REG_1|Q_OUT[31]~352_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[31]~353_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[31]~353 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[31]~353 .lut_mask = 64'h04158C9D2637AEBF;
defparam \MUX_END_REG_1|Q_OUT[31]~353 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_1|Q_OUT[31]~354 (
// Equation(s):
// \MUX_END_REG_1|Q_OUT[31]~354_combout  = (!\END1[1]~input_o  & ((\MUX_END_REG_1|Q_OUT[31]~353_combout ))) # (\END1[1]~input_o  & (\MUX_END_REG_1|Q_OUT[31]~348_combout ))

	.dataa(!\END1[1]~input_o ),
	.datab(!\MUX_END_REG_1|Q_OUT[31]~348_combout ),
	.datac(!\MUX_END_REG_1|Q_OUT[31]~353_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_1|Q_OUT[31]~354_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_1|Q_OUT[31]~354 .extended_lut = "off";
defparam \MUX_END_REG_1|Q_OUT[31]~354 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX_END_REG_1|Q_OUT[31]~354 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \END2[1]~input (
	.i(END2[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\END2[1]~input_o ));
// synopsys translate_off
defparam \END2[1]~input .bus_hold = "false";
defparam \END2[1]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \END2[3]~input (
	.i(END2[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\END2[3]~input_o ));
// synopsys translate_off
defparam \END2[3]~input .bus_hold = "false";
defparam \END2[3]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \END2[4]~input (
	.i(END2[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\END2[4]~input_o ));
// synopsys translate_off
defparam \END2[4]~input .bus_hold = "false";
defparam \END2[4]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[0]~0 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[0]~0_combout  = ( \END2[4]~input_o  & ( (!\END2[3]~input_o  & (\REG3|DOUT [0])) # (\END2[3]~input_o  & ((\REG27|DOUT [0]))) ) ) # ( !\END2[4]~input_o  & ( (!\END2[3]~input_o  & (\REG3|DOUT [0])) # (\END2[3]~input_o  & ((\REG11|DOUT 
// [0]))) ) )

	.dataa(!\REG3|DOUT [0]),
	.datab(!\REG27|DOUT [0]),
	.datac(!\REG11|DOUT [0]),
	.datad(!\END2[3]~input_o ),
	.datae(!\END2[4]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[0]~0 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[0]~0 .lut_mask = 64'h550F5533550F5533;
defparam \MUX_END_REG_2|Q_OUT[0]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \END2[0]~input (
	.i(END2[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\END2[0]~input_o ));
// synopsys translate_off
defparam \END2[0]~input .bus_hold = "false";
defparam \END2[0]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[31]~1 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[31]~1_combout  = (!\END2[0]~input_o  & ((\END2[4]~input_o ) # (\END2[3]~input_o )))

	.dataa(!\END2[3]~input_o ),
	.datab(!\END2[4]~input_o ),
	.datac(!\END2[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[31]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[31]~1 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[31]~1 .lut_mask = 64'h7070707070707070;
defparam \MUX_END_REG_2|Q_OUT[31]~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[31]~2 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[31]~2_combout  = (!\END2[3]~input_o  & !\END2[0]~input_o )

	.dataa(!\END2[3]~input_o ),
	.datab(!\END2[0]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[31]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[31]~2 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[31]~2 .lut_mask = 64'h8888888888888888;
defparam \MUX_END_REG_2|Q_OUT[31]~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[0]~3 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[0]~3_combout  = ( \MUX_END_REG_2|Q_OUT[31]~1_combout  & ( \MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \REG18|DOUT [0] ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~1_combout  & ( \MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \REG2|DOUT [0] ) ) ) # ( 
// \MUX_END_REG_2|Q_OUT[31]~1_combout  & ( !\MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \REG26|DOUT [0] ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~1_combout  & ( !\MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \MUX_END_REG_2|Q_OUT[0]~0_combout  ) ) )

	.dataa(!\REG2|DOUT [0]),
	.datab(!\REG18|DOUT [0]),
	.datac(!\MUX_END_REG_2|Q_OUT[0]~0_combout ),
	.datad(!\REG26|DOUT [0]),
	.datae(!\MUX_END_REG_2|Q_OUT[31]~1_combout ),
	.dataf(!\MUX_END_REG_2|Q_OUT[31]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[0]~3 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[0]~3 .lut_mask = 64'h0F0F00FF55553333;
defparam \MUX_END_REG_2|Q_OUT[0]~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[0]~4 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[0]~4_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG30|DOUT [0] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG14|DOUT [0] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG22|DOUT [0] ) ) ) # ( 
// !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG6|DOUT [0] ) ) )

	.dataa(!\REG6|DOUT [0]),
	.datab(!\REG22|DOUT [0]),
	.datac(!\REG14|DOUT [0]),
	.datad(!\REG30|DOUT [0]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[0]~4 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[0]~4 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[0]~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[0]~5 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[0]~5_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG31|DOUT [0] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG15|DOUT [0] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG23|DOUT [0] ) ) ) # ( 
// !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG7|DOUT [0] ) ) )

	.dataa(!\REG7|DOUT [0]),
	.datab(!\REG23|DOUT [0]),
	.datac(!\REG15|DOUT [0]),
	.datad(!\REG31|DOUT [0]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[0]~5 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[0]~5 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[0]~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \END2[2]~input (
	.i(END2[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\END2[2]~input_o ));
// synopsys translate_off
defparam \END2[2]~input .bus_hold = "false";
defparam \END2[2]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[31]~6 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[31]~6_combout  = (!\END2[0]~input_o  & (\END2[3]~input_o  & (!\END2[4]~input_o  & !\END2[2]~input_o ))) # (\END2[0]~input_o  & (((!\END2[3]~input_o  & \END2[4]~input_o )) # (\END2[2]~input_o )))

	.dataa(!\END2[3]~input_o ),
	.datab(!\END2[4]~input_o ),
	.datac(!\END2[0]~input_o ),
	.datad(!\END2[2]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[31]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[31]~6 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[31]~6 .lut_mask = 64'h420F420F420F420F;
defparam \MUX_END_REG_2|Q_OUT[31]~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[0]~7 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[0]~7_combout  = ( \MUX_END_REG_2|Q_OUT[31]~6_combout  & ( \END2[2]~input_o  & ( \MUX_END_REG_2|Q_OUT[0]~5_combout  ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~6_combout  & ( \END2[2]~input_o  & ( \MUX_END_REG_2|Q_OUT[0]~4_combout  ) ) ) # ( 
// \MUX_END_REG_2|Q_OUT[31]~6_combout  & ( !\END2[2]~input_o  & ( \REG10|DOUT [0] ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~6_combout  & ( !\END2[2]~input_o  & ( \MUX_END_REG_2|Q_OUT[0]~3_combout  ) ) )

	.dataa(!\MUX_END_REG_2|Q_OUT[0]~3_combout ),
	.datab(!\REG10|DOUT [0]),
	.datac(!\MUX_END_REG_2|Q_OUT[0]~4_combout ),
	.datad(!\MUX_END_REG_2|Q_OUT[0]~5_combout ),
	.datae(!\MUX_END_REG_2|Q_OUT[31]~6_combout ),
	.dataf(!\END2[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[0]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[0]~7 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[0]~7 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[0]~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[0]~8 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[0]~8_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG25|DOUT [0] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG9|DOUT [0] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG17|DOUT [0] ) ) ) # ( 
// !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG1|DOUT [0] ) ) )

	.dataa(!\REG1|DOUT [0]),
	.datab(!\REG17|DOUT [0]),
	.datac(!\REG9|DOUT [0]),
	.datad(!\REG25|DOUT [0]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[0]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[0]~8 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[0]~8 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[0]~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[0]~9 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[0]~9_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG29|DOUT [0] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG13|DOUT [0] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG21|DOUT [0] ) ) ) # ( 
// !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG5|DOUT [0] ) ) )

	.dataa(!\REG5|DOUT [0]),
	.datab(!\REG21|DOUT [0]),
	.datac(!\REG13|DOUT [0]),
	.datad(!\REG29|DOUT [0]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[0]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[0]~9 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[0]~9 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[0]~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[0]~10 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[0]~10_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG24|DOUT [0] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG8|DOUT [0] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG16|DOUT [0] ) ) ) # ( 
// !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG0|DOUT [0] ) ) )

	.dataa(!\REG0|DOUT [0]),
	.datab(!\REG16|DOUT [0]),
	.datac(!\REG8|DOUT [0]),
	.datad(!\REG24|DOUT [0]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[0]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[0]~10 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[0]~10 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[0]~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[0]~11 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[0]~11_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG28|DOUT [0] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG12|DOUT [0] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG20|DOUT [0] ) ) ) # ( 
// !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG4|DOUT [0] ) ) )

	.dataa(!\REG4|DOUT [0]),
	.datab(!\REG20|DOUT [0]),
	.datac(!\REG12|DOUT [0]),
	.datad(!\REG28|DOUT [0]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[0]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[0]~11 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[0]~11 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[0]~11 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[0]~12 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[0]~12_combout  = ( \MUX_END_REG_2|Q_OUT[0]~10_combout  & ( \MUX_END_REG_2|Q_OUT[0]~11_combout  & ( (!\END2[0]~input_o ) # ((!\END2[2]~input_o  & (\MUX_END_REG_2|Q_OUT[0]~8_combout )) # (\END2[2]~input_o  & 
// ((\MUX_END_REG_2|Q_OUT[0]~9_combout )))) ) ) ) # ( !\MUX_END_REG_2|Q_OUT[0]~10_combout  & ( \MUX_END_REG_2|Q_OUT[0]~11_combout  & ( (!\END2[0]~input_o  & (\END2[2]~input_o )) # (\END2[0]~input_o  & ((!\END2[2]~input_o  & (\MUX_END_REG_2|Q_OUT[0]~8_combout 
// )) # (\END2[2]~input_o  & ((\MUX_END_REG_2|Q_OUT[0]~9_combout ))))) ) ) ) # ( \MUX_END_REG_2|Q_OUT[0]~10_combout  & ( !\MUX_END_REG_2|Q_OUT[0]~11_combout  & ( (!\END2[0]~input_o  & (!\END2[2]~input_o )) # (\END2[0]~input_o  & ((!\END2[2]~input_o  & 
// (\MUX_END_REG_2|Q_OUT[0]~8_combout )) # (\END2[2]~input_o  & ((\MUX_END_REG_2|Q_OUT[0]~9_combout ))))) ) ) ) # ( !\MUX_END_REG_2|Q_OUT[0]~10_combout  & ( !\MUX_END_REG_2|Q_OUT[0]~11_combout  & ( (\END2[0]~input_o  & ((!\END2[2]~input_o  & 
// (\MUX_END_REG_2|Q_OUT[0]~8_combout )) # (\END2[2]~input_o  & ((\MUX_END_REG_2|Q_OUT[0]~9_combout ))))) ) ) )

	.dataa(!\END2[0]~input_o ),
	.datab(!\END2[2]~input_o ),
	.datac(!\MUX_END_REG_2|Q_OUT[0]~8_combout ),
	.datad(!\MUX_END_REG_2|Q_OUT[0]~9_combout ),
	.datae(!\MUX_END_REG_2|Q_OUT[0]~10_combout ),
	.dataf(!\MUX_END_REG_2|Q_OUT[0]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[0]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[0]~12 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[0]~12 .lut_mask = 64'h04158C9D2637AEBF;
defparam \MUX_END_REG_2|Q_OUT[0]~12 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[0]~13 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[0]~13_combout  = (!\END2[1]~input_o  & ((\MUX_END_REG_2|Q_OUT[0]~12_combout ))) # (\END2[1]~input_o  & (\MUX_END_REG_2|Q_OUT[0]~7_combout ))

	.dataa(!\END2[1]~input_o ),
	.datab(!\MUX_END_REG_2|Q_OUT[0]~7_combout ),
	.datac(!\MUX_END_REG_2|Q_OUT[0]~12_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[0]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[0]~13 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[0]~13 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX_END_REG_2|Q_OUT[0]~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[1]~14 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[1]~14_combout  = ( \END2[4]~input_o  & ( (!\END2[3]~input_o  & (\REG3|DOUT [1])) # (\END2[3]~input_o  & ((\REG27|DOUT [1]))) ) ) # ( !\END2[4]~input_o  & ( (!\END2[3]~input_o  & (\REG3|DOUT [1])) # (\END2[3]~input_o  & ((\REG11|DOUT 
// [1]))) ) )

	.dataa(!\REG3|DOUT [1]),
	.datab(!\REG27|DOUT [1]),
	.datac(!\REG11|DOUT [1]),
	.datad(!\END2[3]~input_o ),
	.datae(!\END2[4]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[1]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[1]~14 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[1]~14 .lut_mask = 64'h550F5533550F5533;
defparam \MUX_END_REG_2|Q_OUT[1]~14 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[1]~15 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[1]~15_combout  = ( \MUX_END_REG_2|Q_OUT[31]~1_combout  & ( \MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \REG18|DOUT [1] ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~1_combout  & ( \MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \REG2|DOUT [1] ) ) ) # ( 
// \MUX_END_REG_2|Q_OUT[31]~1_combout  & ( !\MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \REG26|DOUT [1] ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~1_combout  & ( !\MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \MUX_END_REG_2|Q_OUT[1]~14_combout  ) ) )

	.dataa(!\REG2|DOUT [1]),
	.datab(!\REG18|DOUT [1]),
	.datac(!\MUX_END_REG_2|Q_OUT[1]~14_combout ),
	.datad(!\REG26|DOUT [1]),
	.datae(!\MUX_END_REG_2|Q_OUT[31]~1_combout ),
	.dataf(!\MUX_END_REG_2|Q_OUT[31]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[1]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[1]~15 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[1]~15 .lut_mask = 64'h0F0F00FF55553333;
defparam \MUX_END_REG_2|Q_OUT[1]~15 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[1]~16 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[1]~16_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG30|DOUT [1] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG14|DOUT [1] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG22|DOUT [1] ) ) ) # ( 
// !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG6|DOUT [1] ) ) )

	.dataa(!\REG6|DOUT [1]),
	.datab(!\REG22|DOUT [1]),
	.datac(!\REG14|DOUT [1]),
	.datad(!\REG30|DOUT [1]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[1]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[1]~16 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[1]~16 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[1]~16 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[1]~17 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[1]~17_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG31|DOUT [1] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG15|DOUT [1] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG23|DOUT [1] ) ) ) # ( 
// !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG7|DOUT [1] ) ) )

	.dataa(!\REG7|DOUT [1]),
	.datab(!\REG23|DOUT [1]),
	.datac(!\REG15|DOUT [1]),
	.datad(!\REG31|DOUT [1]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[1]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[1]~17 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[1]~17 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[1]~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[1]~18 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[1]~18_combout  = ( \MUX_END_REG_2|Q_OUT[31]~6_combout  & ( \END2[2]~input_o  & ( \MUX_END_REG_2|Q_OUT[1]~17_combout  ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~6_combout  & ( \END2[2]~input_o  & ( \MUX_END_REG_2|Q_OUT[1]~16_combout  ) ) ) # 
// ( \MUX_END_REG_2|Q_OUT[31]~6_combout  & ( !\END2[2]~input_o  & ( \REG10|DOUT [1] ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~6_combout  & ( !\END2[2]~input_o  & ( \MUX_END_REG_2|Q_OUT[1]~15_combout  ) ) )

	.dataa(!\MUX_END_REG_2|Q_OUT[1]~15_combout ),
	.datab(!\REG10|DOUT [1]),
	.datac(!\MUX_END_REG_2|Q_OUT[1]~16_combout ),
	.datad(!\MUX_END_REG_2|Q_OUT[1]~17_combout ),
	.datae(!\MUX_END_REG_2|Q_OUT[31]~6_combout ),
	.dataf(!\END2[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[1]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[1]~18 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[1]~18 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[1]~18 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[1]~19 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[1]~19_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG25|DOUT [1] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG9|DOUT [1] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG17|DOUT [1] ) ) ) # ( 
// !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG1|DOUT [1] ) ) )

	.dataa(!\REG1|DOUT [1]),
	.datab(!\REG17|DOUT [1]),
	.datac(!\REG9|DOUT [1]),
	.datad(!\REG25|DOUT [1]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[1]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[1]~19 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[1]~19 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[1]~19 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[1]~20 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[1]~20_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG29|DOUT [1] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG13|DOUT [1] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG21|DOUT [1] ) ) ) # ( 
// !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG5|DOUT [1] ) ) )

	.dataa(!\REG5|DOUT [1]),
	.datab(!\REG21|DOUT [1]),
	.datac(!\REG13|DOUT [1]),
	.datad(!\REG29|DOUT [1]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[1]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[1]~20 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[1]~20 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[1]~20 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[1]~21 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[1]~21_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG24|DOUT [1] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG8|DOUT [1] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG16|DOUT [1] ) ) ) # ( 
// !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG0|DOUT [1] ) ) )

	.dataa(!\REG0|DOUT [1]),
	.datab(!\REG16|DOUT [1]),
	.datac(!\REG8|DOUT [1]),
	.datad(!\REG24|DOUT [1]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[1]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[1]~21 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[1]~21 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[1]~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[1]~22 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[1]~22_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG28|DOUT [1] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG12|DOUT [1] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG20|DOUT [1] ) ) ) # ( 
// !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG4|DOUT [1] ) ) )

	.dataa(!\REG4|DOUT [1]),
	.datab(!\REG20|DOUT [1]),
	.datac(!\REG12|DOUT [1]),
	.datad(!\REG28|DOUT [1]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[1]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[1]~22 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[1]~22 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[1]~22 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[1]~23 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[1]~23_combout  = ( \MUX_END_REG_2|Q_OUT[1]~21_combout  & ( \MUX_END_REG_2|Q_OUT[1]~22_combout  & ( (!\END2[0]~input_o ) # ((!\END2[2]~input_o  & (\MUX_END_REG_2|Q_OUT[1]~19_combout )) # (\END2[2]~input_o  & 
// ((\MUX_END_REG_2|Q_OUT[1]~20_combout )))) ) ) ) # ( !\MUX_END_REG_2|Q_OUT[1]~21_combout  & ( \MUX_END_REG_2|Q_OUT[1]~22_combout  & ( (!\END2[0]~input_o  & (\END2[2]~input_o )) # (\END2[0]~input_o  & ((!\END2[2]~input_o  & 
// (\MUX_END_REG_2|Q_OUT[1]~19_combout )) # (\END2[2]~input_o  & ((\MUX_END_REG_2|Q_OUT[1]~20_combout ))))) ) ) ) # ( \MUX_END_REG_2|Q_OUT[1]~21_combout  & ( !\MUX_END_REG_2|Q_OUT[1]~22_combout  & ( (!\END2[0]~input_o  & (!\END2[2]~input_o )) # 
// (\END2[0]~input_o  & ((!\END2[2]~input_o  & (\MUX_END_REG_2|Q_OUT[1]~19_combout )) # (\END2[2]~input_o  & ((\MUX_END_REG_2|Q_OUT[1]~20_combout ))))) ) ) ) # ( !\MUX_END_REG_2|Q_OUT[1]~21_combout  & ( !\MUX_END_REG_2|Q_OUT[1]~22_combout  & ( 
// (\END2[0]~input_o  & ((!\END2[2]~input_o  & (\MUX_END_REG_2|Q_OUT[1]~19_combout )) # (\END2[2]~input_o  & ((\MUX_END_REG_2|Q_OUT[1]~20_combout ))))) ) ) )

	.dataa(!\END2[0]~input_o ),
	.datab(!\END2[2]~input_o ),
	.datac(!\MUX_END_REG_2|Q_OUT[1]~19_combout ),
	.datad(!\MUX_END_REG_2|Q_OUT[1]~20_combout ),
	.datae(!\MUX_END_REG_2|Q_OUT[1]~21_combout ),
	.dataf(!\MUX_END_REG_2|Q_OUT[1]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[1]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[1]~23 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[1]~23 .lut_mask = 64'h04158C9D2637AEBF;
defparam \MUX_END_REG_2|Q_OUT[1]~23 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[1]~24 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[1]~24_combout  = (!\END2[1]~input_o  & ((\MUX_END_REG_2|Q_OUT[1]~23_combout ))) # (\END2[1]~input_o  & (\MUX_END_REG_2|Q_OUT[1]~18_combout ))

	.dataa(!\END2[1]~input_o ),
	.datab(!\MUX_END_REG_2|Q_OUT[1]~18_combout ),
	.datac(!\MUX_END_REG_2|Q_OUT[1]~23_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[1]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[1]~24 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[1]~24 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX_END_REG_2|Q_OUT[1]~24 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[2]~25 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[2]~25_combout  = ( \END2[4]~input_o  & ( (!\END2[3]~input_o  & (\REG3|DOUT [2])) # (\END2[3]~input_o  & ((\REG27|DOUT [2]))) ) ) # ( !\END2[4]~input_o  & ( (!\END2[3]~input_o  & (\REG3|DOUT [2])) # (\END2[3]~input_o  & ((\REG11|DOUT 
// [2]))) ) )

	.dataa(!\REG3|DOUT [2]),
	.datab(!\REG27|DOUT [2]),
	.datac(!\REG11|DOUT [2]),
	.datad(!\END2[3]~input_o ),
	.datae(!\END2[4]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[2]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[2]~25 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[2]~25 .lut_mask = 64'h550F5533550F5533;
defparam \MUX_END_REG_2|Q_OUT[2]~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[2]~26 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[2]~26_combout  = ( \MUX_END_REG_2|Q_OUT[31]~1_combout  & ( \MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \REG18|DOUT [2] ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~1_combout  & ( \MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \REG2|DOUT [2] ) ) ) # ( 
// \MUX_END_REG_2|Q_OUT[31]~1_combout  & ( !\MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \REG26|DOUT [2] ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~1_combout  & ( !\MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \MUX_END_REG_2|Q_OUT[2]~25_combout  ) ) )

	.dataa(!\REG2|DOUT [2]),
	.datab(!\REG18|DOUT [2]),
	.datac(!\MUX_END_REG_2|Q_OUT[2]~25_combout ),
	.datad(!\REG26|DOUT [2]),
	.datae(!\MUX_END_REG_2|Q_OUT[31]~1_combout ),
	.dataf(!\MUX_END_REG_2|Q_OUT[31]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[2]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[2]~26 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[2]~26 .lut_mask = 64'h0F0F00FF55553333;
defparam \MUX_END_REG_2|Q_OUT[2]~26 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[2]~27 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[2]~27_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG30|DOUT [2] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG14|DOUT [2] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG22|DOUT [2] ) ) ) # ( 
// !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG6|DOUT [2] ) ) )

	.dataa(!\REG6|DOUT [2]),
	.datab(!\REG22|DOUT [2]),
	.datac(!\REG14|DOUT [2]),
	.datad(!\REG30|DOUT [2]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[2]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[2]~27 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[2]~27 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[2]~27 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[2]~28 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[2]~28_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG31|DOUT [2] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG15|DOUT [2] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG23|DOUT [2] ) ) ) # ( 
// !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG7|DOUT [2] ) ) )

	.dataa(!\REG7|DOUT [2]),
	.datab(!\REG23|DOUT [2]),
	.datac(!\REG15|DOUT [2]),
	.datad(!\REG31|DOUT [2]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[2]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[2]~28 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[2]~28 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[2]~28 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[2]~29 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[2]~29_combout  = ( \MUX_END_REG_2|Q_OUT[31]~6_combout  & ( \END2[2]~input_o  & ( \MUX_END_REG_2|Q_OUT[2]~28_combout  ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~6_combout  & ( \END2[2]~input_o  & ( \MUX_END_REG_2|Q_OUT[2]~27_combout  ) ) ) # 
// ( \MUX_END_REG_2|Q_OUT[31]~6_combout  & ( !\END2[2]~input_o  & ( \REG10|DOUT [2] ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~6_combout  & ( !\END2[2]~input_o  & ( \MUX_END_REG_2|Q_OUT[2]~26_combout  ) ) )

	.dataa(!\MUX_END_REG_2|Q_OUT[2]~26_combout ),
	.datab(!\REG10|DOUT [2]),
	.datac(!\MUX_END_REG_2|Q_OUT[2]~27_combout ),
	.datad(!\MUX_END_REG_2|Q_OUT[2]~28_combout ),
	.datae(!\MUX_END_REG_2|Q_OUT[31]~6_combout ),
	.dataf(!\END2[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[2]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[2]~29 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[2]~29 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[2]~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[2]~30 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[2]~30_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG25|DOUT [2] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG9|DOUT [2] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG17|DOUT [2] ) ) ) # ( 
// !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG1|DOUT [2] ) ) )

	.dataa(!\REG1|DOUT [2]),
	.datab(!\REG17|DOUT [2]),
	.datac(!\REG9|DOUT [2]),
	.datad(!\REG25|DOUT [2]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[2]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[2]~30 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[2]~30 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[2]~30 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[2]~31 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[2]~31_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG29|DOUT [2] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG13|DOUT [2] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG21|DOUT [2] ) ) ) # ( 
// !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG5|DOUT [2] ) ) )

	.dataa(!\REG5|DOUT [2]),
	.datab(!\REG21|DOUT [2]),
	.datac(!\REG13|DOUT [2]),
	.datad(!\REG29|DOUT [2]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[2]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[2]~31 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[2]~31 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[2]~31 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[2]~32 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[2]~32_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG24|DOUT [2] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG8|DOUT [2] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG16|DOUT [2] ) ) ) # ( 
// !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG0|DOUT [2] ) ) )

	.dataa(!\REG0|DOUT [2]),
	.datab(!\REG16|DOUT [2]),
	.datac(!\REG8|DOUT [2]),
	.datad(!\REG24|DOUT [2]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[2]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[2]~32 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[2]~32 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[2]~32 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[2]~33 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[2]~33_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG28|DOUT [2] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG12|DOUT [2] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG20|DOUT [2] ) ) ) # ( 
// !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG4|DOUT [2] ) ) )

	.dataa(!\REG4|DOUT [2]),
	.datab(!\REG20|DOUT [2]),
	.datac(!\REG12|DOUT [2]),
	.datad(!\REG28|DOUT [2]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[2]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[2]~33 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[2]~33 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[2]~33 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[2]~34 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[2]~34_combout  = ( \MUX_END_REG_2|Q_OUT[2]~32_combout  & ( \MUX_END_REG_2|Q_OUT[2]~33_combout  & ( (!\END2[0]~input_o ) # ((!\END2[2]~input_o  & (\MUX_END_REG_2|Q_OUT[2]~30_combout )) # (\END2[2]~input_o  & 
// ((\MUX_END_REG_2|Q_OUT[2]~31_combout )))) ) ) ) # ( !\MUX_END_REG_2|Q_OUT[2]~32_combout  & ( \MUX_END_REG_2|Q_OUT[2]~33_combout  & ( (!\END2[0]~input_o  & (\END2[2]~input_o )) # (\END2[0]~input_o  & ((!\END2[2]~input_o  & 
// (\MUX_END_REG_2|Q_OUT[2]~30_combout )) # (\END2[2]~input_o  & ((\MUX_END_REG_2|Q_OUT[2]~31_combout ))))) ) ) ) # ( \MUX_END_REG_2|Q_OUT[2]~32_combout  & ( !\MUX_END_REG_2|Q_OUT[2]~33_combout  & ( (!\END2[0]~input_o  & (!\END2[2]~input_o )) # 
// (\END2[0]~input_o  & ((!\END2[2]~input_o  & (\MUX_END_REG_2|Q_OUT[2]~30_combout )) # (\END2[2]~input_o  & ((\MUX_END_REG_2|Q_OUT[2]~31_combout ))))) ) ) ) # ( !\MUX_END_REG_2|Q_OUT[2]~32_combout  & ( !\MUX_END_REG_2|Q_OUT[2]~33_combout  & ( 
// (\END2[0]~input_o  & ((!\END2[2]~input_o  & (\MUX_END_REG_2|Q_OUT[2]~30_combout )) # (\END2[2]~input_o  & ((\MUX_END_REG_2|Q_OUT[2]~31_combout ))))) ) ) )

	.dataa(!\END2[0]~input_o ),
	.datab(!\END2[2]~input_o ),
	.datac(!\MUX_END_REG_2|Q_OUT[2]~30_combout ),
	.datad(!\MUX_END_REG_2|Q_OUT[2]~31_combout ),
	.datae(!\MUX_END_REG_2|Q_OUT[2]~32_combout ),
	.dataf(!\MUX_END_REG_2|Q_OUT[2]~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[2]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[2]~34 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[2]~34 .lut_mask = 64'h04158C9D2637AEBF;
defparam \MUX_END_REG_2|Q_OUT[2]~34 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[2]~35 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[2]~35_combout  = (!\END2[1]~input_o  & ((\MUX_END_REG_2|Q_OUT[2]~34_combout ))) # (\END2[1]~input_o  & (\MUX_END_REG_2|Q_OUT[2]~29_combout ))

	.dataa(!\END2[1]~input_o ),
	.datab(!\MUX_END_REG_2|Q_OUT[2]~29_combout ),
	.datac(!\MUX_END_REG_2|Q_OUT[2]~34_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[2]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[2]~35 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[2]~35 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX_END_REG_2|Q_OUT[2]~35 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[3]~36 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[3]~36_combout  = ( \END2[4]~input_o  & ( (!\END2[3]~input_o  & (\REG3|DOUT [3])) # (\END2[3]~input_o  & ((\REG27|DOUT [3]))) ) ) # ( !\END2[4]~input_o  & ( (!\END2[3]~input_o  & (\REG3|DOUT [3])) # (\END2[3]~input_o  & ((\REG11|DOUT 
// [3]))) ) )

	.dataa(!\REG3|DOUT [3]),
	.datab(!\REG27|DOUT [3]),
	.datac(!\REG11|DOUT [3]),
	.datad(!\END2[3]~input_o ),
	.datae(!\END2[4]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[3]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[3]~36 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[3]~36 .lut_mask = 64'h550F5533550F5533;
defparam \MUX_END_REG_2|Q_OUT[3]~36 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[3]~37 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[3]~37_combout  = ( \MUX_END_REG_2|Q_OUT[31]~1_combout  & ( \MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \REG18|DOUT [3] ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~1_combout  & ( \MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \REG2|DOUT [3] ) ) ) # ( 
// \MUX_END_REG_2|Q_OUT[31]~1_combout  & ( !\MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \REG26|DOUT [3] ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~1_combout  & ( !\MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \MUX_END_REG_2|Q_OUT[3]~36_combout  ) ) )

	.dataa(!\REG2|DOUT [3]),
	.datab(!\REG18|DOUT [3]),
	.datac(!\MUX_END_REG_2|Q_OUT[3]~36_combout ),
	.datad(!\REG26|DOUT [3]),
	.datae(!\MUX_END_REG_2|Q_OUT[31]~1_combout ),
	.dataf(!\MUX_END_REG_2|Q_OUT[31]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[3]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[3]~37 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[3]~37 .lut_mask = 64'h0F0F00FF55553333;
defparam \MUX_END_REG_2|Q_OUT[3]~37 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[3]~38 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[3]~38_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG30|DOUT [3] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG14|DOUT [3] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG22|DOUT [3] ) ) ) # ( 
// !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG6|DOUT [3] ) ) )

	.dataa(!\REG6|DOUT [3]),
	.datab(!\REG22|DOUT [3]),
	.datac(!\REG14|DOUT [3]),
	.datad(!\REG30|DOUT [3]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[3]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[3]~38 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[3]~38 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[3]~38 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[3]~39 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[3]~39_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG31|DOUT [3] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG15|DOUT [3] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG23|DOUT [3] ) ) ) # ( 
// !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG7|DOUT [3] ) ) )

	.dataa(!\REG7|DOUT [3]),
	.datab(!\REG23|DOUT [3]),
	.datac(!\REG15|DOUT [3]),
	.datad(!\REG31|DOUT [3]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[3]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[3]~39 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[3]~39 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[3]~39 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[3]~40 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[3]~40_combout  = ( \MUX_END_REG_2|Q_OUT[31]~6_combout  & ( \END2[2]~input_o  & ( \MUX_END_REG_2|Q_OUT[3]~39_combout  ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~6_combout  & ( \END2[2]~input_o  & ( \MUX_END_REG_2|Q_OUT[3]~38_combout  ) ) ) # 
// ( \MUX_END_REG_2|Q_OUT[31]~6_combout  & ( !\END2[2]~input_o  & ( \REG10|DOUT [3] ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~6_combout  & ( !\END2[2]~input_o  & ( \MUX_END_REG_2|Q_OUT[3]~37_combout  ) ) )

	.dataa(!\MUX_END_REG_2|Q_OUT[3]~37_combout ),
	.datab(!\REG10|DOUT [3]),
	.datac(!\MUX_END_REG_2|Q_OUT[3]~38_combout ),
	.datad(!\MUX_END_REG_2|Q_OUT[3]~39_combout ),
	.datae(!\MUX_END_REG_2|Q_OUT[31]~6_combout ),
	.dataf(!\END2[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[3]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[3]~40 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[3]~40 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[3]~40 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[3]~41 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[3]~41_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG25|DOUT [3] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG9|DOUT [3] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG17|DOUT [3] ) ) ) # ( 
// !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG1|DOUT [3] ) ) )

	.dataa(!\REG1|DOUT [3]),
	.datab(!\REG17|DOUT [3]),
	.datac(!\REG9|DOUT [3]),
	.datad(!\REG25|DOUT [3]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[3]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[3]~41 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[3]~41 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[3]~41 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[3]~42 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[3]~42_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG29|DOUT [3] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG13|DOUT [3] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG21|DOUT [3] ) ) ) # ( 
// !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG5|DOUT [3] ) ) )

	.dataa(!\REG5|DOUT [3]),
	.datab(!\REG21|DOUT [3]),
	.datac(!\REG13|DOUT [3]),
	.datad(!\REG29|DOUT [3]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[3]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[3]~42 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[3]~42 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[3]~42 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[3]~43 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[3]~43_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG24|DOUT [3] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG8|DOUT [3] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG16|DOUT [3] ) ) ) # ( 
// !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG0|DOUT [3] ) ) )

	.dataa(!\REG0|DOUT [3]),
	.datab(!\REG16|DOUT [3]),
	.datac(!\REG8|DOUT [3]),
	.datad(!\REG24|DOUT [3]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[3]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[3]~43 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[3]~43 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[3]~43 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[3]~44 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[3]~44_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG28|DOUT [3] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG12|DOUT [3] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG20|DOUT [3] ) ) ) # ( 
// !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG4|DOUT [3] ) ) )

	.dataa(!\REG4|DOUT [3]),
	.datab(!\REG20|DOUT [3]),
	.datac(!\REG12|DOUT [3]),
	.datad(!\REG28|DOUT [3]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[3]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[3]~44 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[3]~44 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[3]~44 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[3]~45 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[3]~45_combout  = ( \MUX_END_REG_2|Q_OUT[3]~43_combout  & ( \MUX_END_REG_2|Q_OUT[3]~44_combout  & ( (!\END2[0]~input_o ) # ((!\END2[2]~input_o  & (\MUX_END_REG_2|Q_OUT[3]~41_combout )) # (\END2[2]~input_o  & 
// ((\MUX_END_REG_2|Q_OUT[3]~42_combout )))) ) ) ) # ( !\MUX_END_REG_2|Q_OUT[3]~43_combout  & ( \MUX_END_REG_2|Q_OUT[3]~44_combout  & ( (!\END2[0]~input_o  & (\END2[2]~input_o )) # (\END2[0]~input_o  & ((!\END2[2]~input_o  & 
// (\MUX_END_REG_2|Q_OUT[3]~41_combout )) # (\END2[2]~input_o  & ((\MUX_END_REG_2|Q_OUT[3]~42_combout ))))) ) ) ) # ( \MUX_END_REG_2|Q_OUT[3]~43_combout  & ( !\MUX_END_REG_2|Q_OUT[3]~44_combout  & ( (!\END2[0]~input_o  & (!\END2[2]~input_o )) # 
// (\END2[0]~input_o  & ((!\END2[2]~input_o  & (\MUX_END_REG_2|Q_OUT[3]~41_combout )) # (\END2[2]~input_o  & ((\MUX_END_REG_2|Q_OUT[3]~42_combout ))))) ) ) ) # ( !\MUX_END_REG_2|Q_OUT[3]~43_combout  & ( !\MUX_END_REG_2|Q_OUT[3]~44_combout  & ( 
// (\END2[0]~input_o  & ((!\END2[2]~input_o  & (\MUX_END_REG_2|Q_OUT[3]~41_combout )) # (\END2[2]~input_o  & ((\MUX_END_REG_2|Q_OUT[3]~42_combout ))))) ) ) )

	.dataa(!\END2[0]~input_o ),
	.datab(!\END2[2]~input_o ),
	.datac(!\MUX_END_REG_2|Q_OUT[3]~41_combout ),
	.datad(!\MUX_END_REG_2|Q_OUT[3]~42_combout ),
	.datae(!\MUX_END_REG_2|Q_OUT[3]~43_combout ),
	.dataf(!\MUX_END_REG_2|Q_OUT[3]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[3]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[3]~45 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[3]~45 .lut_mask = 64'h04158C9D2637AEBF;
defparam \MUX_END_REG_2|Q_OUT[3]~45 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[3]~46 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[3]~46_combout  = (!\END2[1]~input_o  & ((\MUX_END_REG_2|Q_OUT[3]~45_combout ))) # (\END2[1]~input_o  & (\MUX_END_REG_2|Q_OUT[3]~40_combout ))

	.dataa(!\END2[1]~input_o ),
	.datab(!\MUX_END_REG_2|Q_OUT[3]~40_combout ),
	.datac(!\MUX_END_REG_2|Q_OUT[3]~45_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[3]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[3]~46 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[3]~46 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX_END_REG_2|Q_OUT[3]~46 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[4]~47 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[4]~47_combout  = ( \END2[4]~input_o  & ( (!\END2[3]~input_o  & (\REG3|DOUT [4])) # (\END2[3]~input_o  & ((\REG27|DOUT [4]))) ) ) # ( !\END2[4]~input_o  & ( (!\END2[3]~input_o  & (\REG3|DOUT [4])) # (\END2[3]~input_o  & ((\REG11|DOUT 
// [4]))) ) )

	.dataa(!\REG3|DOUT [4]),
	.datab(!\REG27|DOUT [4]),
	.datac(!\REG11|DOUT [4]),
	.datad(!\END2[3]~input_o ),
	.datae(!\END2[4]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[4]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[4]~47 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[4]~47 .lut_mask = 64'h550F5533550F5533;
defparam \MUX_END_REG_2|Q_OUT[4]~47 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[4]~48 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[4]~48_combout  = ( \MUX_END_REG_2|Q_OUT[31]~1_combout  & ( \MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \REG18|DOUT [4] ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~1_combout  & ( \MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \REG2|DOUT [4] ) ) ) # ( 
// \MUX_END_REG_2|Q_OUT[31]~1_combout  & ( !\MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \REG26|DOUT [4] ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~1_combout  & ( !\MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \MUX_END_REG_2|Q_OUT[4]~47_combout  ) ) )

	.dataa(!\REG2|DOUT [4]),
	.datab(!\REG18|DOUT [4]),
	.datac(!\MUX_END_REG_2|Q_OUT[4]~47_combout ),
	.datad(!\REG26|DOUT [4]),
	.datae(!\MUX_END_REG_2|Q_OUT[31]~1_combout ),
	.dataf(!\MUX_END_REG_2|Q_OUT[31]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[4]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[4]~48 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[4]~48 .lut_mask = 64'h0F0F00FF55553333;
defparam \MUX_END_REG_2|Q_OUT[4]~48 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[4]~49 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[4]~49_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG30|DOUT [4] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG14|DOUT [4] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG22|DOUT [4] ) ) ) # ( 
// !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG6|DOUT [4] ) ) )

	.dataa(!\REG6|DOUT [4]),
	.datab(!\REG22|DOUT [4]),
	.datac(!\REG14|DOUT [4]),
	.datad(!\REG30|DOUT [4]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[4]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[4]~49 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[4]~49 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[4]~49 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[4]~50 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[4]~50_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG31|DOUT [4] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG15|DOUT [4] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG23|DOUT [4] ) ) ) # ( 
// !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG7|DOUT [4] ) ) )

	.dataa(!\REG7|DOUT [4]),
	.datab(!\REG23|DOUT [4]),
	.datac(!\REG15|DOUT [4]),
	.datad(!\REG31|DOUT [4]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[4]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[4]~50 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[4]~50 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[4]~50 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[4]~51 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[4]~51_combout  = ( \MUX_END_REG_2|Q_OUT[31]~6_combout  & ( \END2[2]~input_o  & ( \MUX_END_REG_2|Q_OUT[4]~50_combout  ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~6_combout  & ( \END2[2]~input_o  & ( \MUX_END_REG_2|Q_OUT[4]~49_combout  ) ) ) # 
// ( \MUX_END_REG_2|Q_OUT[31]~6_combout  & ( !\END2[2]~input_o  & ( \REG10|DOUT [4] ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~6_combout  & ( !\END2[2]~input_o  & ( \MUX_END_REG_2|Q_OUT[4]~48_combout  ) ) )

	.dataa(!\MUX_END_REG_2|Q_OUT[4]~48_combout ),
	.datab(!\REG10|DOUT [4]),
	.datac(!\MUX_END_REG_2|Q_OUT[4]~49_combout ),
	.datad(!\MUX_END_REG_2|Q_OUT[4]~50_combout ),
	.datae(!\MUX_END_REG_2|Q_OUT[31]~6_combout ),
	.dataf(!\END2[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[4]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[4]~51 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[4]~51 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[4]~51 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[4]~52 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[4]~52_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG25|DOUT [4] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG9|DOUT [4] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG17|DOUT [4] ) ) ) # ( 
// !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG1|DOUT [4] ) ) )

	.dataa(!\REG1|DOUT [4]),
	.datab(!\REG17|DOUT [4]),
	.datac(!\REG9|DOUT [4]),
	.datad(!\REG25|DOUT [4]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[4]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[4]~52 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[4]~52 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[4]~52 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[4]~53 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[4]~53_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG29|DOUT [4] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG13|DOUT [4] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG21|DOUT [4] ) ) ) # ( 
// !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG5|DOUT [4] ) ) )

	.dataa(!\REG5|DOUT [4]),
	.datab(!\REG21|DOUT [4]),
	.datac(!\REG13|DOUT [4]),
	.datad(!\REG29|DOUT [4]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[4]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[4]~53 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[4]~53 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[4]~53 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[4]~54 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[4]~54_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG24|DOUT [4] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG8|DOUT [4] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG16|DOUT [4] ) ) ) # ( 
// !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG0|DOUT [4] ) ) )

	.dataa(!\REG0|DOUT [4]),
	.datab(!\REG16|DOUT [4]),
	.datac(!\REG8|DOUT [4]),
	.datad(!\REG24|DOUT [4]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[4]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[4]~54 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[4]~54 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[4]~54 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[4]~55 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[4]~55_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG28|DOUT [4] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG12|DOUT [4] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG20|DOUT [4] ) ) ) # ( 
// !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG4|DOUT [4] ) ) )

	.dataa(!\REG4|DOUT [4]),
	.datab(!\REG20|DOUT [4]),
	.datac(!\REG12|DOUT [4]),
	.datad(!\REG28|DOUT [4]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[4]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[4]~55 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[4]~55 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[4]~55 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[4]~56 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[4]~56_combout  = ( \MUX_END_REG_2|Q_OUT[4]~54_combout  & ( \MUX_END_REG_2|Q_OUT[4]~55_combout  & ( (!\END2[0]~input_o ) # ((!\END2[2]~input_o  & (\MUX_END_REG_2|Q_OUT[4]~52_combout )) # (\END2[2]~input_o  & 
// ((\MUX_END_REG_2|Q_OUT[4]~53_combout )))) ) ) ) # ( !\MUX_END_REG_2|Q_OUT[4]~54_combout  & ( \MUX_END_REG_2|Q_OUT[4]~55_combout  & ( (!\END2[0]~input_o  & (\END2[2]~input_o )) # (\END2[0]~input_o  & ((!\END2[2]~input_o  & 
// (\MUX_END_REG_2|Q_OUT[4]~52_combout )) # (\END2[2]~input_o  & ((\MUX_END_REG_2|Q_OUT[4]~53_combout ))))) ) ) ) # ( \MUX_END_REG_2|Q_OUT[4]~54_combout  & ( !\MUX_END_REG_2|Q_OUT[4]~55_combout  & ( (!\END2[0]~input_o  & (!\END2[2]~input_o )) # 
// (\END2[0]~input_o  & ((!\END2[2]~input_o  & (\MUX_END_REG_2|Q_OUT[4]~52_combout )) # (\END2[2]~input_o  & ((\MUX_END_REG_2|Q_OUT[4]~53_combout ))))) ) ) ) # ( !\MUX_END_REG_2|Q_OUT[4]~54_combout  & ( !\MUX_END_REG_2|Q_OUT[4]~55_combout  & ( 
// (\END2[0]~input_o  & ((!\END2[2]~input_o  & (\MUX_END_REG_2|Q_OUT[4]~52_combout )) # (\END2[2]~input_o  & ((\MUX_END_REG_2|Q_OUT[4]~53_combout ))))) ) ) )

	.dataa(!\END2[0]~input_o ),
	.datab(!\END2[2]~input_o ),
	.datac(!\MUX_END_REG_2|Q_OUT[4]~52_combout ),
	.datad(!\MUX_END_REG_2|Q_OUT[4]~53_combout ),
	.datae(!\MUX_END_REG_2|Q_OUT[4]~54_combout ),
	.dataf(!\MUX_END_REG_2|Q_OUT[4]~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[4]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[4]~56 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[4]~56 .lut_mask = 64'h04158C9D2637AEBF;
defparam \MUX_END_REG_2|Q_OUT[4]~56 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[4]~57 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[4]~57_combout  = (!\END2[1]~input_o  & ((\MUX_END_REG_2|Q_OUT[4]~56_combout ))) # (\END2[1]~input_o  & (\MUX_END_REG_2|Q_OUT[4]~51_combout ))

	.dataa(!\END2[1]~input_o ),
	.datab(!\MUX_END_REG_2|Q_OUT[4]~51_combout ),
	.datac(!\MUX_END_REG_2|Q_OUT[4]~56_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[4]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[4]~57 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[4]~57 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX_END_REG_2|Q_OUT[4]~57 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[5]~58 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[5]~58_combout  = ( \END2[4]~input_o  & ( (!\END2[3]~input_o  & (\REG3|DOUT [5])) # (\END2[3]~input_o  & ((\REG27|DOUT [5]))) ) ) # ( !\END2[4]~input_o  & ( (!\END2[3]~input_o  & (\REG3|DOUT [5])) # (\END2[3]~input_o  & ((\REG11|DOUT 
// [5]))) ) )

	.dataa(!\REG3|DOUT [5]),
	.datab(!\REG27|DOUT [5]),
	.datac(!\REG11|DOUT [5]),
	.datad(!\END2[3]~input_o ),
	.datae(!\END2[4]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[5]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[5]~58 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[5]~58 .lut_mask = 64'h550F5533550F5533;
defparam \MUX_END_REG_2|Q_OUT[5]~58 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[5]~59 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[5]~59_combout  = ( \MUX_END_REG_2|Q_OUT[31]~1_combout  & ( \MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \REG18|DOUT [5] ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~1_combout  & ( \MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \REG2|DOUT [5] ) ) ) # ( 
// \MUX_END_REG_2|Q_OUT[31]~1_combout  & ( !\MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \REG26|DOUT [5] ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~1_combout  & ( !\MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \MUX_END_REG_2|Q_OUT[5]~58_combout  ) ) )

	.dataa(!\REG2|DOUT [5]),
	.datab(!\REG18|DOUT [5]),
	.datac(!\MUX_END_REG_2|Q_OUT[5]~58_combout ),
	.datad(!\REG26|DOUT [5]),
	.datae(!\MUX_END_REG_2|Q_OUT[31]~1_combout ),
	.dataf(!\MUX_END_REG_2|Q_OUT[31]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[5]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[5]~59 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[5]~59 .lut_mask = 64'h0F0F00FF55553333;
defparam \MUX_END_REG_2|Q_OUT[5]~59 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[5]~60 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[5]~60_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG30|DOUT [5] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG14|DOUT [5] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG22|DOUT [5] ) ) ) # ( 
// !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG6|DOUT [5] ) ) )

	.dataa(!\REG6|DOUT [5]),
	.datab(!\REG22|DOUT [5]),
	.datac(!\REG14|DOUT [5]),
	.datad(!\REG30|DOUT [5]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[5]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[5]~60 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[5]~60 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[5]~60 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[5]~61 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[5]~61_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG31|DOUT [5] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG15|DOUT [5] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG23|DOUT [5] ) ) ) # ( 
// !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG7|DOUT [5] ) ) )

	.dataa(!\REG7|DOUT [5]),
	.datab(!\REG23|DOUT [5]),
	.datac(!\REG15|DOUT [5]),
	.datad(!\REG31|DOUT [5]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[5]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[5]~61 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[5]~61 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[5]~61 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[5]~62 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[5]~62_combout  = ( \MUX_END_REG_2|Q_OUT[31]~6_combout  & ( \END2[2]~input_o  & ( \MUX_END_REG_2|Q_OUT[5]~61_combout  ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~6_combout  & ( \END2[2]~input_o  & ( \MUX_END_REG_2|Q_OUT[5]~60_combout  ) ) ) # 
// ( \MUX_END_REG_2|Q_OUT[31]~6_combout  & ( !\END2[2]~input_o  & ( \REG10|DOUT [5] ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~6_combout  & ( !\END2[2]~input_o  & ( \MUX_END_REG_2|Q_OUT[5]~59_combout  ) ) )

	.dataa(!\MUX_END_REG_2|Q_OUT[5]~59_combout ),
	.datab(!\REG10|DOUT [5]),
	.datac(!\MUX_END_REG_2|Q_OUT[5]~60_combout ),
	.datad(!\MUX_END_REG_2|Q_OUT[5]~61_combout ),
	.datae(!\MUX_END_REG_2|Q_OUT[31]~6_combout ),
	.dataf(!\END2[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[5]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[5]~62 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[5]~62 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[5]~62 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[5]~63 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[5]~63_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG25|DOUT [5] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG9|DOUT [5] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG17|DOUT [5] ) ) ) # ( 
// !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG1|DOUT [5] ) ) )

	.dataa(!\REG1|DOUT [5]),
	.datab(!\REG17|DOUT [5]),
	.datac(!\REG9|DOUT [5]),
	.datad(!\REG25|DOUT [5]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[5]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[5]~63 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[5]~63 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[5]~63 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[5]~64 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[5]~64_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG29|DOUT [5] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG13|DOUT [5] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG21|DOUT [5] ) ) ) # ( 
// !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG5|DOUT [5] ) ) )

	.dataa(!\REG5|DOUT [5]),
	.datab(!\REG21|DOUT [5]),
	.datac(!\REG13|DOUT [5]),
	.datad(!\REG29|DOUT [5]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[5]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[5]~64 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[5]~64 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[5]~64 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[5]~65 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[5]~65_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG24|DOUT [5] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG8|DOUT [5] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG16|DOUT [5] ) ) ) # ( 
// !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG0|DOUT [5] ) ) )

	.dataa(!\REG0|DOUT [5]),
	.datab(!\REG16|DOUT [5]),
	.datac(!\REG8|DOUT [5]),
	.datad(!\REG24|DOUT [5]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[5]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[5]~65 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[5]~65 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[5]~65 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[5]~66 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[5]~66_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG28|DOUT [5] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG12|DOUT [5] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG20|DOUT [5] ) ) ) # ( 
// !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG4|DOUT [5] ) ) )

	.dataa(!\REG4|DOUT [5]),
	.datab(!\REG20|DOUT [5]),
	.datac(!\REG12|DOUT [5]),
	.datad(!\REG28|DOUT [5]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[5]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[5]~66 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[5]~66 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[5]~66 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[5]~67 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[5]~67_combout  = ( \MUX_END_REG_2|Q_OUT[5]~65_combout  & ( \MUX_END_REG_2|Q_OUT[5]~66_combout  & ( (!\END2[0]~input_o ) # ((!\END2[2]~input_o  & (\MUX_END_REG_2|Q_OUT[5]~63_combout )) # (\END2[2]~input_o  & 
// ((\MUX_END_REG_2|Q_OUT[5]~64_combout )))) ) ) ) # ( !\MUX_END_REG_2|Q_OUT[5]~65_combout  & ( \MUX_END_REG_2|Q_OUT[5]~66_combout  & ( (!\END2[0]~input_o  & (\END2[2]~input_o )) # (\END2[0]~input_o  & ((!\END2[2]~input_o  & 
// (\MUX_END_REG_2|Q_OUT[5]~63_combout )) # (\END2[2]~input_o  & ((\MUX_END_REG_2|Q_OUT[5]~64_combout ))))) ) ) ) # ( \MUX_END_REG_2|Q_OUT[5]~65_combout  & ( !\MUX_END_REG_2|Q_OUT[5]~66_combout  & ( (!\END2[0]~input_o  & (!\END2[2]~input_o )) # 
// (\END2[0]~input_o  & ((!\END2[2]~input_o  & (\MUX_END_REG_2|Q_OUT[5]~63_combout )) # (\END2[2]~input_o  & ((\MUX_END_REG_2|Q_OUT[5]~64_combout ))))) ) ) ) # ( !\MUX_END_REG_2|Q_OUT[5]~65_combout  & ( !\MUX_END_REG_2|Q_OUT[5]~66_combout  & ( 
// (\END2[0]~input_o  & ((!\END2[2]~input_o  & (\MUX_END_REG_2|Q_OUT[5]~63_combout )) # (\END2[2]~input_o  & ((\MUX_END_REG_2|Q_OUT[5]~64_combout ))))) ) ) )

	.dataa(!\END2[0]~input_o ),
	.datab(!\END2[2]~input_o ),
	.datac(!\MUX_END_REG_2|Q_OUT[5]~63_combout ),
	.datad(!\MUX_END_REG_2|Q_OUT[5]~64_combout ),
	.datae(!\MUX_END_REG_2|Q_OUT[5]~65_combout ),
	.dataf(!\MUX_END_REG_2|Q_OUT[5]~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[5]~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[5]~67 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[5]~67 .lut_mask = 64'h04158C9D2637AEBF;
defparam \MUX_END_REG_2|Q_OUT[5]~67 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[5]~68 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[5]~68_combout  = (!\END2[1]~input_o  & ((\MUX_END_REG_2|Q_OUT[5]~67_combout ))) # (\END2[1]~input_o  & (\MUX_END_REG_2|Q_OUT[5]~62_combout ))

	.dataa(!\END2[1]~input_o ),
	.datab(!\MUX_END_REG_2|Q_OUT[5]~62_combout ),
	.datac(!\MUX_END_REG_2|Q_OUT[5]~67_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[5]~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[5]~68 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[5]~68 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX_END_REG_2|Q_OUT[5]~68 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[6]~69 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[6]~69_combout  = ( \END2[4]~input_o  & ( (!\END2[3]~input_o  & (\REG3|DOUT [6])) # (\END2[3]~input_o  & ((\REG27|DOUT [6]))) ) ) # ( !\END2[4]~input_o  & ( (!\END2[3]~input_o  & (\REG3|DOUT [6])) # (\END2[3]~input_o  & ((\REG11|DOUT 
// [6]))) ) )

	.dataa(!\REG3|DOUT [6]),
	.datab(!\REG27|DOUT [6]),
	.datac(!\REG11|DOUT [6]),
	.datad(!\END2[3]~input_o ),
	.datae(!\END2[4]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[6]~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[6]~69 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[6]~69 .lut_mask = 64'h550F5533550F5533;
defparam \MUX_END_REG_2|Q_OUT[6]~69 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[6]~70 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[6]~70_combout  = ( \MUX_END_REG_2|Q_OUT[31]~1_combout  & ( \MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \REG18|DOUT [6] ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~1_combout  & ( \MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \REG2|DOUT [6] ) ) ) # ( 
// \MUX_END_REG_2|Q_OUT[31]~1_combout  & ( !\MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \REG26|DOUT [6] ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~1_combout  & ( !\MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \MUX_END_REG_2|Q_OUT[6]~69_combout  ) ) )

	.dataa(!\REG2|DOUT [6]),
	.datab(!\REG18|DOUT [6]),
	.datac(!\MUX_END_REG_2|Q_OUT[6]~69_combout ),
	.datad(!\REG26|DOUT [6]),
	.datae(!\MUX_END_REG_2|Q_OUT[31]~1_combout ),
	.dataf(!\MUX_END_REG_2|Q_OUT[31]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[6]~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[6]~70 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[6]~70 .lut_mask = 64'h0F0F00FF55553333;
defparam \MUX_END_REG_2|Q_OUT[6]~70 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[6]~71 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[6]~71_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG30|DOUT [6] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG14|DOUT [6] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG22|DOUT [6] ) ) ) # ( 
// !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG6|DOUT [6] ) ) )

	.dataa(!\REG6|DOUT [6]),
	.datab(!\REG22|DOUT [6]),
	.datac(!\REG14|DOUT [6]),
	.datad(!\REG30|DOUT [6]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[6]~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[6]~71 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[6]~71 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[6]~71 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[6]~72 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[6]~72_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG31|DOUT [6] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG15|DOUT [6] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG23|DOUT [6] ) ) ) # ( 
// !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG7|DOUT [6] ) ) )

	.dataa(!\REG7|DOUT [6]),
	.datab(!\REG23|DOUT [6]),
	.datac(!\REG15|DOUT [6]),
	.datad(!\REG31|DOUT [6]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[6]~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[6]~72 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[6]~72 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[6]~72 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[6]~73 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[6]~73_combout  = ( \MUX_END_REG_2|Q_OUT[31]~6_combout  & ( \END2[2]~input_o  & ( \MUX_END_REG_2|Q_OUT[6]~72_combout  ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~6_combout  & ( \END2[2]~input_o  & ( \MUX_END_REG_2|Q_OUT[6]~71_combout  ) ) ) # 
// ( \MUX_END_REG_2|Q_OUT[31]~6_combout  & ( !\END2[2]~input_o  & ( \REG10|DOUT [6] ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~6_combout  & ( !\END2[2]~input_o  & ( \MUX_END_REG_2|Q_OUT[6]~70_combout  ) ) )

	.dataa(!\MUX_END_REG_2|Q_OUT[6]~70_combout ),
	.datab(!\REG10|DOUT [6]),
	.datac(!\MUX_END_REG_2|Q_OUT[6]~71_combout ),
	.datad(!\MUX_END_REG_2|Q_OUT[6]~72_combout ),
	.datae(!\MUX_END_REG_2|Q_OUT[31]~6_combout ),
	.dataf(!\END2[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[6]~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[6]~73 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[6]~73 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[6]~73 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[6]~74 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[6]~74_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG25|DOUT [6] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG9|DOUT [6] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG17|DOUT [6] ) ) ) # ( 
// !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG1|DOUT [6] ) ) )

	.dataa(!\REG1|DOUT [6]),
	.datab(!\REG17|DOUT [6]),
	.datac(!\REG9|DOUT [6]),
	.datad(!\REG25|DOUT [6]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[6]~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[6]~74 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[6]~74 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[6]~74 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[6]~75 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[6]~75_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG29|DOUT [6] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG13|DOUT [6] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG21|DOUT [6] ) ) ) # ( 
// !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG5|DOUT [6] ) ) )

	.dataa(!\REG5|DOUT [6]),
	.datab(!\REG21|DOUT [6]),
	.datac(!\REG13|DOUT [6]),
	.datad(!\REG29|DOUT [6]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[6]~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[6]~75 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[6]~75 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[6]~75 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[6]~76 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[6]~76_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG24|DOUT [6] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG8|DOUT [6] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG16|DOUT [6] ) ) ) # ( 
// !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG0|DOUT [6] ) ) )

	.dataa(!\REG0|DOUT [6]),
	.datab(!\REG16|DOUT [6]),
	.datac(!\REG8|DOUT [6]),
	.datad(!\REG24|DOUT [6]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[6]~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[6]~76 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[6]~76 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[6]~76 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[6]~77 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[6]~77_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG28|DOUT [6] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG12|DOUT [6] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG20|DOUT [6] ) ) ) # ( 
// !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG4|DOUT [6] ) ) )

	.dataa(!\REG4|DOUT [6]),
	.datab(!\REG20|DOUT [6]),
	.datac(!\REG12|DOUT [6]),
	.datad(!\REG28|DOUT [6]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[6]~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[6]~77 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[6]~77 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[6]~77 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[6]~78 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[6]~78_combout  = ( \MUX_END_REG_2|Q_OUT[6]~76_combout  & ( \MUX_END_REG_2|Q_OUT[6]~77_combout  & ( (!\END2[0]~input_o ) # ((!\END2[2]~input_o  & (\MUX_END_REG_2|Q_OUT[6]~74_combout )) # (\END2[2]~input_o  & 
// ((\MUX_END_REG_2|Q_OUT[6]~75_combout )))) ) ) ) # ( !\MUX_END_REG_2|Q_OUT[6]~76_combout  & ( \MUX_END_REG_2|Q_OUT[6]~77_combout  & ( (!\END2[0]~input_o  & (\END2[2]~input_o )) # (\END2[0]~input_o  & ((!\END2[2]~input_o  & 
// (\MUX_END_REG_2|Q_OUT[6]~74_combout )) # (\END2[2]~input_o  & ((\MUX_END_REG_2|Q_OUT[6]~75_combout ))))) ) ) ) # ( \MUX_END_REG_2|Q_OUT[6]~76_combout  & ( !\MUX_END_REG_2|Q_OUT[6]~77_combout  & ( (!\END2[0]~input_o  & (!\END2[2]~input_o )) # 
// (\END2[0]~input_o  & ((!\END2[2]~input_o  & (\MUX_END_REG_2|Q_OUT[6]~74_combout )) # (\END2[2]~input_o  & ((\MUX_END_REG_2|Q_OUT[6]~75_combout ))))) ) ) ) # ( !\MUX_END_REG_2|Q_OUT[6]~76_combout  & ( !\MUX_END_REG_2|Q_OUT[6]~77_combout  & ( 
// (\END2[0]~input_o  & ((!\END2[2]~input_o  & (\MUX_END_REG_2|Q_OUT[6]~74_combout )) # (\END2[2]~input_o  & ((\MUX_END_REG_2|Q_OUT[6]~75_combout ))))) ) ) )

	.dataa(!\END2[0]~input_o ),
	.datab(!\END2[2]~input_o ),
	.datac(!\MUX_END_REG_2|Q_OUT[6]~74_combout ),
	.datad(!\MUX_END_REG_2|Q_OUT[6]~75_combout ),
	.datae(!\MUX_END_REG_2|Q_OUT[6]~76_combout ),
	.dataf(!\MUX_END_REG_2|Q_OUT[6]~77_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[6]~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[6]~78 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[6]~78 .lut_mask = 64'h04158C9D2637AEBF;
defparam \MUX_END_REG_2|Q_OUT[6]~78 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[6]~79 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[6]~79_combout  = (!\END2[1]~input_o  & ((\MUX_END_REG_2|Q_OUT[6]~78_combout ))) # (\END2[1]~input_o  & (\MUX_END_REG_2|Q_OUT[6]~73_combout ))

	.dataa(!\END2[1]~input_o ),
	.datab(!\MUX_END_REG_2|Q_OUT[6]~73_combout ),
	.datac(!\MUX_END_REG_2|Q_OUT[6]~78_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[6]~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[6]~79 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[6]~79 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX_END_REG_2|Q_OUT[6]~79 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[7]~80 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[7]~80_combout  = ( \END2[4]~input_o  & ( (!\END2[3]~input_o  & (\REG3|DOUT [7])) # (\END2[3]~input_o  & ((\REG27|DOUT [7]))) ) ) # ( !\END2[4]~input_o  & ( (!\END2[3]~input_o  & (\REG3|DOUT [7])) # (\END2[3]~input_o  & ((\REG11|DOUT 
// [7]))) ) )

	.dataa(!\REG3|DOUT [7]),
	.datab(!\REG27|DOUT [7]),
	.datac(!\REG11|DOUT [7]),
	.datad(!\END2[3]~input_o ),
	.datae(!\END2[4]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[7]~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[7]~80 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[7]~80 .lut_mask = 64'h550F5533550F5533;
defparam \MUX_END_REG_2|Q_OUT[7]~80 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[7]~81 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[7]~81_combout  = ( \MUX_END_REG_2|Q_OUT[31]~1_combout  & ( \MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \REG18|DOUT [7] ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~1_combout  & ( \MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \REG2|DOUT [7] ) ) ) # ( 
// \MUX_END_REG_2|Q_OUT[31]~1_combout  & ( !\MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \REG26|DOUT [7] ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~1_combout  & ( !\MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \MUX_END_REG_2|Q_OUT[7]~80_combout  ) ) )

	.dataa(!\REG2|DOUT [7]),
	.datab(!\REG18|DOUT [7]),
	.datac(!\MUX_END_REG_2|Q_OUT[7]~80_combout ),
	.datad(!\REG26|DOUT [7]),
	.datae(!\MUX_END_REG_2|Q_OUT[31]~1_combout ),
	.dataf(!\MUX_END_REG_2|Q_OUT[31]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[7]~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[7]~81 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[7]~81 .lut_mask = 64'h0F0F00FF55553333;
defparam \MUX_END_REG_2|Q_OUT[7]~81 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[7]~82 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[7]~82_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG30|DOUT [7] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG14|DOUT [7] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG22|DOUT [7] ) ) ) # ( 
// !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG6|DOUT [7] ) ) )

	.dataa(!\REG6|DOUT [7]),
	.datab(!\REG22|DOUT [7]),
	.datac(!\REG14|DOUT [7]),
	.datad(!\REG30|DOUT [7]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[7]~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[7]~82 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[7]~82 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[7]~82 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[7]~83 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[7]~83_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG31|DOUT [7] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG15|DOUT [7] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG23|DOUT [7] ) ) ) # ( 
// !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG7|DOUT [7] ) ) )

	.dataa(!\REG7|DOUT [7]),
	.datab(!\REG23|DOUT [7]),
	.datac(!\REG15|DOUT [7]),
	.datad(!\REG31|DOUT [7]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[7]~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[7]~83 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[7]~83 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[7]~83 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[7]~84 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[7]~84_combout  = ( \MUX_END_REG_2|Q_OUT[31]~6_combout  & ( \END2[2]~input_o  & ( \MUX_END_REG_2|Q_OUT[7]~83_combout  ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~6_combout  & ( \END2[2]~input_o  & ( \MUX_END_REG_2|Q_OUT[7]~82_combout  ) ) ) # 
// ( \MUX_END_REG_2|Q_OUT[31]~6_combout  & ( !\END2[2]~input_o  & ( \REG10|DOUT [7] ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~6_combout  & ( !\END2[2]~input_o  & ( \MUX_END_REG_2|Q_OUT[7]~81_combout  ) ) )

	.dataa(!\MUX_END_REG_2|Q_OUT[7]~81_combout ),
	.datab(!\REG10|DOUT [7]),
	.datac(!\MUX_END_REG_2|Q_OUT[7]~82_combout ),
	.datad(!\MUX_END_REG_2|Q_OUT[7]~83_combout ),
	.datae(!\MUX_END_REG_2|Q_OUT[31]~6_combout ),
	.dataf(!\END2[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[7]~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[7]~84 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[7]~84 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[7]~84 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[7]~85 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[7]~85_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG25|DOUT [7] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG9|DOUT [7] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG17|DOUT [7] ) ) ) # ( 
// !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG1|DOUT [7] ) ) )

	.dataa(!\REG1|DOUT [7]),
	.datab(!\REG17|DOUT [7]),
	.datac(!\REG9|DOUT [7]),
	.datad(!\REG25|DOUT [7]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[7]~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[7]~85 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[7]~85 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[7]~85 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[7]~86 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[7]~86_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG29|DOUT [7] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG13|DOUT [7] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG21|DOUT [7] ) ) ) # ( 
// !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG5|DOUT [7] ) ) )

	.dataa(!\REG5|DOUT [7]),
	.datab(!\REG21|DOUT [7]),
	.datac(!\REG13|DOUT [7]),
	.datad(!\REG29|DOUT [7]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[7]~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[7]~86 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[7]~86 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[7]~86 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[7]~87 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[7]~87_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG24|DOUT [7] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG8|DOUT [7] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG16|DOUT [7] ) ) ) # ( 
// !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG0|DOUT [7] ) ) )

	.dataa(!\REG0|DOUT [7]),
	.datab(!\REG16|DOUT [7]),
	.datac(!\REG8|DOUT [7]),
	.datad(!\REG24|DOUT [7]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[7]~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[7]~87 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[7]~87 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[7]~87 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[7]~88 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[7]~88_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG28|DOUT [7] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG12|DOUT [7] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG20|DOUT [7] ) ) ) # ( 
// !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG4|DOUT [7] ) ) )

	.dataa(!\REG4|DOUT [7]),
	.datab(!\REG20|DOUT [7]),
	.datac(!\REG12|DOUT [7]),
	.datad(!\REG28|DOUT [7]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[7]~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[7]~88 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[7]~88 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[7]~88 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[7]~89 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[7]~89_combout  = ( \MUX_END_REG_2|Q_OUT[7]~87_combout  & ( \MUX_END_REG_2|Q_OUT[7]~88_combout  & ( (!\END2[0]~input_o ) # ((!\END2[2]~input_o  & (\MUX_END_REG_2|Q_OUT[7]~85_combout )) # (\END2[2]~input_o  & 
// ((\MUX_END_REG_2|Q_OUT[7]~86_combout )))) ) ) ) # ( !\MUX_END_REG_2|Q_OUT[7]~87_combout  & ( \MUX_END_REG_2|Q_OUT[7]~88_combout  & ( (!\END2[0]~input_o  & (\END2[2]~input_o )) # (\END2[0]~input_o  & ((!\END2[2]~input_o  & 
// (\MUX_END_REG_2|Q_OUT[7]~85_combout )) # (\END2[2]~input_o  & ((\MUX_END_REG_2|Q_OUT[7]~86_combout ))))) ) ) ) # ( \MUX_END_REG_2|Q_OUT[7]~87_combout  & ( !\MUX_END_REG_2|Q_OUT[7]~88_combout  & ( (!\END2[0]~input_o  & (!\END2[2]~input_o )) # 
// (\END2[0]~input_o  & ((!\END2[2]~input_o  & (\MUX_END_REG_2|Q_OUT[7]~85_combout )) # (\END2[2]~input_o  & ((\MUX_END_REG_2|Q_OUT[7]~86_combout ))))) ) ) ) # ( !\MUX_END_REG_2|Q_OUT[7]~87_combout  & ( !\MUX_END_REG_2|Q_OUT[7]~88_combout  & ( 
// (\END2[0]~input_o  & ((!\END2[2]~input_o  & (\MUX_END_REG_2|Q_OUT[7]~85_combout )) # (\END2[2]~input_o  & ((\MUX_END_REG_2|Q_OUT[7]~86_combout ))))) ) ) )

	.dataa(!\END2[0]~input_o ),
	.datab(!\END2[2]~input_o ),
	.datac(!\MUX_END_REG_2|Q_OUT[7]~85_combout ),
	.datad(!\MUX_END_REG_2|Q_OUT[7]~86_combout ),
	.datae(!\MUX_END_REG_2|Q_OUT[7]~87_combout ),
	.dataf(!\MUX_END_REG_2|Q_OUT[7]~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[7]~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[7]~89 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[7]~89 .lut_mask = 64'h04158C9D2637AEBF;
defparam \MUX_END_REG_2|Q_OUT[7]~89 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[7]~90 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[7]~90_combout  = (!\END2[1]~input_o  & ((\MUX_END_REG_2|Q_OUT[7]~89_combout ))) # (\END2[1]~input_o  & (\MUX_END_REG_2|Q_OUT[7]~84_combout ))

	.dataa(!\END2[1]~input_o ),
	.datab(!\MUX_END_REG_2|Q_OUT[7]~84_combout ),
	.datac(!\MUX_END_REG_2|Q_OUT[7]~89_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[7]~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[7]~90 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[7]~90 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX_END_REG_2|Q_OUT[7]~90 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[8]~91 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[8]~91_combout  = ( \END2[4]~input_o  & ( (!\END2[3]~input_o  & (\REG3|DOUT [8])) # (\END2[3]~input_o  & ((\REG27|DOUT [8]))) ) ) # ( !\END2[4]~input_o  & ( (!\END2[3]~input_o  & (\REG3|DOUT [8])) # (\END2[3]~input_o  & ((\REG11|DOUT 
// [8]))) ) )

	.dataa(!\REG3|DOUT [8]),
	.datab(!\REG27|DOUT [8]),
	.datac(!\REG11|DOUT [8]),
	.datad(!\END2[3]~input_o ),
	.datae(!\END2[4]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[8]~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[8]~91 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[8]~91 .lut_mask = 64'h550F5533550F5533;
defparam \MUX_END_REG_2|Q_OUT[8]~91 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[8]~92 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[8]~92_combout  = ( \MUX_END_REG_2|Q_OUT[31]~1_combout  & ( \MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \REG18|DOUT [8] ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~1_combout  & ( \MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \REG2|DOUT [8] ) ) ) # ( 
// \MUX_END_REG_2|Q_OUT[31]~1_combout  & ( !\MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \REG26|DOUT [8] ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~1_combout  & ( !\MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \MUX_END_REG_2|Q_OUT[8]~91_combout  ) ) )

	.dataa(!\REG2|DOUT [8]),
	.datab(!\REG18|DOUT [8]),
	.datac(!\MUX_END_REG_2|Q_OUT[8]~91_combout ),
	.datad(!\REG26|DOUT [8]),
	.datae(!\MUX_END_REG_2|Q_OUT[31]~1_combout ),
	.dataf(!\MUX_END_REG_2|Q_OUT[31]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[8]~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[8]~92 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[8]~92 .lut_mask = 64'h0F0F00FF55553333;
defparam \MUX_END_REG_2|Q_OUT[8]~92 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[8]~93 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[8]~93_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG30|DOUT [8] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG14|DOUT [8] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG22|DOUT [8] ) ) ) # ( 
// !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG6|DOUT [8] ) ) )

	.dataa(!\REG6|DOUT [8]),
	.datab(!\REG22|DOUT [8]),
	.datac(!\REG14|DOUT [8]),
	.datad(!\REG30|DOUT [8]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[8]~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[8]~93 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[8]~93 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[8]~93 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[8]~94 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[8]~94_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG31|DOUT [8] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG15|DOUT [8] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG23|DOUT [8] ) ) ) # ( 
// !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG7|DOUT [8] ) ) )

	.dataa(!\REG7|DOUT [8]),
	.datab(!\REG23|DOUT [8]),
	.datac(!\REG15|DOUT [8]),
	.datad(!\REG31|DOUT [8]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[8]~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[8]~94 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[8]~94 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[8]~94 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[8]~95 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[8]~95_combout  = ( \MUX_END_REG_2|Q_OUT[31]~6_combout  & ( \END2[2]~input_o  & ( \MUX_END_REG_2|Q_OUT[8]~94_combout  ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~6_combout  & ( \END2[2]~input_o  & ( \MUX_END_REG_2|Q_OUT[8]~93_combout  ) ) ) # 
// ( \MUX_END_REG_2|Q_OUT[31]~6_combout  & ( !\END2[2]~input_o  & ( \REG10|DOUT [8] ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~6_combout  & ( !\END2[2]~input_o  & ( \MUX_END_REG_2|Q_OUT[8]~92_combout  ) ) )

	.dataa(!\MUX_END_REG_2|Q_OUT[8]~92_combout ),
	.datab(!\REG10|DOUT [8]),
	.datac(!\MUX_END_REG_2|Q_OUT[8]~93_combout ),
	.datad(!\MUX_END_REG_2|Q_OUT[8]~94_combout ),
	.datae(!\MUX_END_REG_2|Q_OUT[31]~6_combout ),
	.dataf(!\END2[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[8]~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[8]~95 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[8]~95 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[8]~95 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[8]~96 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[8]~96_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG25|DOUT [8] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG9|DOUT [8] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG17|DOUT [8] ) ) ) # ( 
// !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG1|DOUT [8] ) ) )

	.dataa(!\REG1|DOUT [8]),
	.datab(!\REG17|DOUT [8]),
	.datac(!\REG9|DOUT [8]),
	.datad(!\REG25|DOUT [8]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[8]~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[8]~96 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[8]~96 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[8]~96 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[8]~97 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[8]~97_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG29|DOUT [8] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG13|DOUT [8] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG21|DOUT [8] ) ) ) # ( 
// !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG5|DOUT [8] ) ) )

	.dataa(!\REG5|DOUT [8]),
	.datab(!\REG21|DOUT [8]),
	.datac(!\REG13|DOUT [8]),
	.datad(!\REG29|DOUT [8]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[8]~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[8]~97 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[8]~97 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[8]~97 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[8]~98 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[8]~98_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG24|DOUT [8] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG8|DOUT [8] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG16|DOUT [8] ) ) ) # ( 
// !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG0|DOUT [8] ) ) )

	.dataa(!\REG0|DOUT [8]),
	.datab(!\REG16|DOUT [8]),
	.datac(!\REG8|DOUT [8]),
	.datad(!\REG24|DOUT [8]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[8]~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[8]~98 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[8]~98 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[8]~98 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[8]~99 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[8]~99_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG28|DOUT [8] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG12|DOUT [8] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG20|DOUT [8] ) ) ) # ( 
// !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG4|DOUT [8] ) ) )

	.dataa(!\REG4|DOUT [8]),
	.datab(!\REG20|DOUT [8]),
	.datac(!\REG12|DOUT [8]),
	.datad(!\REG28|DOUT [8]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[8]~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[8]~99 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[8]~99 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[8]~99 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[8]~100 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[8]~100_combout  = ( \MUX_END_REG_2|Q_OUT[8]~98_combout  & ( \MUX_END_REG_2|Q_OUT[8]~99_combout  & ( (!\END2[0]~input_o ) # ((!\END2[2]~input_o  & (\MUX_END_REG_2|Q_OUT[8]~96_combout )) # (\END2[2]~input_o  & 
// ((\MUX_END_REG_2|Q_OUT[8]~97_combout )))) ) ) ) # ( !\MUX_END_REG_2|Q_OUT[8]~98_combout  & ( \MUX_END_REG_2|Q_OUT[8]~99_combout  & ( (!\END2[0]~input_o  & (\END2[2]~input_o )) # (\END2[0]~input_o  & ((!\END2[2]~input_o  & 
// (\MUX_END_REG_2|Q_OUT[8]~96_combout )) # (\END2[2]~input_o  & ((\MUX_END_REG_2|Q_OUT[8]~97_combout ))))) ) ) ) # ( \MUX_END_REG_2|Q_OUT[8]~98_combout  & ( !\MUX_END_REG_2|Q_OUT[8]~99_combout  & ( (!\END2[0]~input_o  & (!\END2[2]~input_o )) # 
// (\END2[0]~input_o  & ((!\END2[2]~input_o  & (\MUX_END_REG_2|Q_OUT[8]~96_combout )) # (\END2[2]~input_o  & ((\MUX_END_REG_2|Q_OUT[8]~97_combout ))))) ) ) ) # ( !\MUX_END_REG_2|Q_OUT[8]~98_combout  & ( !\MUX_END_REG_2|Q_OUT[8]~99_combout  & ( 
// (\END2[0]~input_o  & ((!\END2[2]~input_o  & (\MUX_END_REG_2|Q_OUT[8]~96_combout )) # (\END2[2]~input_o  & ((\MUX_END_REG_2|Q_OUT[8]~97_combout ))))) ) ) )

	.dataa(!\END2[0]~input_o ),
	.datab(!\END2[2]~input_o ),
	.datac(!\MUX_END_REG_2|Q_OUT[8]~96_combout ),
	.datad(!\MUX_END_REG_2|Q_OUT[8]~97_combout ),
	.datae(!\MUX_END_REG_2|Q_OUT[8]~98_combout ),
	.dataf(!\MUX_END_REG_2|Q_OUT[8]~99_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[8]~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[8]~100 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[8]~100 .lut_mask = 64'h04158C9D2637AEBF;
defparam \MUX_END_REG_2|Q_OUT[8]~100 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[8]~101 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[8]~101_combout  = (!\END2[1]~input_o  & ((\MUX_END_REG_2|Q_OUT[8]~100_combout ))) # (\END2[1]~input_o  & (\MUX_END_REG_2|Q_OUT[8]~95_combout ))

	.dataa(!\END2[1]~input_o ),
	.datab(!\MUX_END_REG_2|Q_OUT[8]~95_combout ),
	.datac(!\MUX_END_REG_2|Q_OUT[8]~100_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[8]~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[8]~101 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[8]~101 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX_END_REG_2|Q_OUT[8]~101 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[9]~102 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[9]~102_combout  = ( \END2[4]~input_o  & ( (!\END2[3]~input_o  & (\REG3|DOUT [9])) # (\END2[3]~input_o  & ((\REG27|DOUT [9]))) ) ) # ( !\END2[4]~input_o  & ( (!\END2[3]~input_o  & (\REG3|DOUT [9])) # (\END2[3]~input_o  & ((\REG11|DOUT 
// [9]))) ) )

	.dataa(!\REG3|DOUT [9]),
	.datab(!\REG27|DOUT [9]),
	.datac(!\REG11|DOUT [9]),
	.datad(!\END2[3]~input_o ),
	.datae(!\END2[4]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[9]~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[9]~102 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[9]~102 .lut_mask = 64'h550F5533550F5533;
defparam \MUX_END_REG_2|Q_OUT[9]~102 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[9]~103 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[9]~103_combout  = ( \MUX_END_REG_2|Q_OUT[31]~1_combout  & ( \MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \REG18|DOUT [9] ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~1_combout  & ( \MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \REG2|DOUT [9] ) ) ) # ( 
// \MUX_END_REG_2|Q_OUT[31]~1_combout  & ( !\MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \REG26|DOUT [9] ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~1_combout  & ( !\MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \MUX_END_REG_2|Q_OUT[9]~102_combout  ) ) )

	.dataa(!\REG2|DOUT [9]),
	.datab(!\REG18|DOUT [9]),
	.datac(!\MUX_END_REG_2|Q_OUT[9]~102_combout ),
	.datad(!\REG26|DOUT [9]),
	.datae(!\MUX_END_REG_2|Q_OUT[31]~1_combout ),
	.dataf(!\MUX_END_REG_2|Q_OUT[31]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[9]~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[9]~103 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[9]~103 .lut_mask = 64'h0F0F00FF55553333;
defparam \MUX_END_REG_2|Q_OUT[9]~103 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[9]~104 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[9]~104_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG30|DOUT [9] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG14|DOUT [9] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG22|DOUT [9] ) ) ) # ( 
// !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG6|DOUT [9] ) ) )

	.dataa(!\REG6|DOUT [9]),
	.datab(!\REG22|DOUT [9]),
	.datac(!\REG14|DOUT [9]),
	.datad(!\REG30|DOUT [9]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[9]~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[9]~104 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[9]~104 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[9]~104 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[9]~105 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[9]~105_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG31|DOUT [9] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG15|DOUT [9] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG23|DOUT [9] ) ) ) # ( 
// !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG7|DOUT [9] ) ) )

	.dataa(!\REG7|DOUT [9]),
	.datab(!\REG23|DOUT [9]),
	.datac(!\REG15|DOUT [9]),
	.datad(!\REG31|DOUT [9]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[9]~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[9]~105 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[9]~105 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[9]~105 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[9]~106 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[9]~106_combout  = ( \MUX_END_REG_2|Q_OUT[31]~6_combout  & ( \END2[2]~input_o  & ( \MUX_END_REG_2|Q_OUT[9]~105_combout  ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~6_combout  & ( \END2[2]~input_o  & ( \MUX_END_REG_2|Q_OUT[9]~104_combout  ) ) ) 
// # ( \MUX_END_REG_2|Q_OUT[31]~6_combout  & ( !\END2[2]~input_o  & ( \REG10|DOUT [9] ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~6_combout  & ( !\END2[2]~input_o  & ( \MUX_END_REG_2|Q_OUT[9]~103_combout  ) ) )

	.dataa(!\MUX_END_REG_2|Q_OUT[9]~103_combout ),
	.datab(!\REG10|DOUT [9]),
	.datac(!\MUX_END_REG_2|Q_OUT[9]~104_combout ),
	.datad(!\MUX_END_REG_2|Q_OUT[9]~105_combout ),
	.datae(!\MUX_END_REG_2|Q_OUT[31]~6_combout ),
	.dataf(!\END2[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[9]~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[9]~106 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[9]~106 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[9]~106 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[9]~107 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[9]~107_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG25|DOUT [9] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG9|DOUT [9] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG17|DOUT [9] ) ) ) # ( 
// !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG1|DOUT [9] ) ) )

	.dataa(!\REG1|DOUT [9]),
	.datab(!\REG17|DOUT [9]),
	.datac(!\REG9|DOUT [9]),
	.datad(!\REG25|DOUT [9]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[9]~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[9]~107 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[9]~107 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[9]~107 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[9]~108 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[9]~108_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG29|DOUT [9] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG13|DOUT [9] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG21|DOUT [9] ) ) ) # ( 
// !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG5|DOUT [9] ) ) )

	.dataa(!\REG5|DOUT [9]),
	.datab(!\REG21|DOUT [9]),
	.datac(!\REG13|DOUT [9]),
	.datad(!\REG29|DOUT [9]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[9]~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[9]~108 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[9]~108 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[9]~108 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[9]~109 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[9]~109_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG24|DOUT [9] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG8|DOUT [9] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG16|DOUT [9] ) ) ) # ( 
// !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG0|DOUT [9] ) ) )

	.dataa(!\REG0|DOUT [9]),
	.datab(!\REG16|DOUT [9]),
	.datac(!\REG8|DOUT [9]),
	.datad(!\REG24|DOUT [9]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[9]~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[9]~109 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[9]~109 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[9]~109 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[9]~110 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[9]~110_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG28|DOUT [9] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG12|DOUT [9] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG20|DOUT [9] ) ) ) # ( 
// !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG4|DOUT [9] ) ) )

	.dataa(!\REG4|DOUT [9]),
	.datab(!\REG20|DOUT [9]),
	.datac(!\REG12|DOUT [9]),
	.datad(!\REG28|DOUT [9]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[9]~110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[9]~110 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[9]~110 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[9]~110 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[9]~111 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[9]~111_combout  = ( \MUX_END_REG_2|Q_OUT[9]~109_combout  & ( \MUX_END_REG_2|Q_OUT[9]~110_combout  & ( (!\END2[0]~input_o ) # ((!\END2[2]~input_o  & (\MUX_END_REG_2|Q_OUT[9]~107_combout )) # (\END2[2]~input_o  & 
// ((\MUX_END_REG_2|Q_OUT[9]~108_combout )))) ) ) ) # ( !\MUX_END_REG_2|Q_OUT[9]~109_combout  & ( \MUX_END_REG_2|Q_OUT[9]~110_combout  & ( (!\END2[0]~input_o  & (\END2[2]~input_o )) # (\END2[0]~input_o  & ((!\END2[2]~input_o  & 
// (\MUX_END_REG_2|Q_OUT[9]~107_combout )) # (\END2[2]~input_o  & ((\MUX_END_REG_2|Q_OUT[9]~108_combout ))))) ) ) ) # ( \MUX_END_REG_2|Q_OUT[9]~109_combout  & ( !\MUX_END_REG_2|Q_OUT[9]~110_combout  & ( (!\END2[0]~input_o  & (!\END2[2]~input_o )) # 
// (\END2[0]~input_o  & ((!\END2[2]~input_o  & (\MUX_END_REG_2|Q_OUT[9]~107_combout )) # (\END2[2]~input_o  & ((\MUX_END_REG_2|Q_OUT[9]~108_combout ))))) ) ) ) # ( !\MUX_END_REG_2|Q_OUT[9]~109_combout  & ( !\MUX_END_REG_2|Q_OUT[9]~110_combout  & ( 
// (\END2[0]~input_o  & ((!\END2[2]~input_o  & (\MUX_END_REG_2|Q_OUT[9]~107_combout )) # (\END2[2]~input_o  & ((\MUX_END_REG_2|Q_OUT[9]~108_combout ))))) ) ) )

	.dataa(!\END2[0]~input_o ),
	.datab(!\END2[2]~input_o ),
	.datac(!\MUX_END_REG_2|Q_OUT[9]~107_combout ),
	.datad(!\MUX_END_REG_2|Q_OUT[9]~108_combout ),
	.datae(!\MUX_END_REG_2|Q_OUT[9]~109_combout ),
	.dataf(!\MUX_END_REG_2|Q_OUT[9]~110_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[9]~111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[9]~111 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[9]~111 .lut_mask = 64'h04158C9D2637AEBF;
defparam \MUX_END_REG_2|Q_OUT[9]~111 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[9]~112 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[9]~112_combout  = (!\END2[1]~input_o  & ((\MUX_END_REG_2|Q_OUT[9]~111_combout ))) # (\END2[1]~input_o  & (\MUX_END_REG_2|Q_OUT[9]~106_combout ))

	.dataa(!\END2[1]~input_o ),
	.datab(!\MUX_END_REG_2|Q_OUT[9]~106_combout ),
	.datac(!\MUX_END_REG_2|Q_OUT[9]~111_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[9]~112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[9]~112 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[9]~112 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX_END_REG_2|Q_OUT[9]~112 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[10]~113 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[10]~113_combout  = ( \END2[4]~input_o  & ( (!\END2[3]~input_o  & (\REG3|DOUT [10])) # (\END2[3]~input_o  & ((\REG27|DOUT [10]))) ) ) # ( !\END2[4]~input_o  & ( (!\END2[3]~input_o  & (\REG3|DOUT [10])) # (\END2[3]~input_o  & 
// ((\REG11|DOUT [10]))) ) )

	.dataa(!\REG3|DOUT [10]),
	.datab(!\REG27|DOUT [10]),
	.datac(!\REG11|DOUT [10]),
	.datad(!\END2[3]~input_o ),
	.datae(!\END2[4]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[10]~113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[10]~113 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[10]~113 .lut_mask = 64'h550F5533550F5533;
defparam \MUX_END_REG_2|Q_OUT[10]~113 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[10]~114 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[10]~114_combout  = ( \MUX_END_REG_2|Q_OUT[31]~1_combout  & ( \MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \REG18|DOUT [10] ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~1_combout  & ( \MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \REG2|DOUT [10] ) ) ) # ( 
// \MUX_END_REG_2|Q_OUT[31]~1_combout  & ( !\MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \REG26|DOUT [10] ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~1_combout  & ( !\MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \MUX_END_REG_2|Q_OUT[10]~113_combout  ) ) )

	.dataa(!\REG2|DOUT [10]),
	.datab(!\REG18|DOUT [10]),
	.datac(!\MUX_END_REG_2|Q_OUT[10]~113_combout ),
	.datad(!\REG26|DOUT [10]),
	.datae(!\MUX_END_REG_2|Q_OUT[31]~1_combout ),
	.dataf(!\MUX_END_REG_2|Q_OUT[31]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[10]~114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[10]~114 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[10]~114 .lut_mask = 64'h0F0F00FF55553333;
defparam \MUX_END_REG_2|Q_OUT[10]~114 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[10]~115 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[10]~115_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG30|DOUT [10] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG14|DOUT [10] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG22|DOUT [10] ) ) ) # 
// ( !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG6|DOUT [10] ) ) )

	.dataa(!\REG6|DOUT [10]),
	.datab(!\REG22|DOUT [10]),
	.datac(!\REG14|DOUT [10]),
	.datad(!\REG30|DOUT [10]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[10]~115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[10]~115 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[10]~115 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[10]~115 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[10]~116 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[10]~116_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG31|DOUT [10] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG15|DOUT [10] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG23|DOUT [10] ) ) ) # 
// ( !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG7|DOUT [10] ) ) )

	.dataa(!\REG7|DOUT [10]),
	.datab(!\REG23|DOUT [10]),
	.datac(!\REG15|DOUT [10]),
	.datad(!\REG31|DOUT [10]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[10]~116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[10]~116 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[10]~116 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[10]~116 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[10]~117 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[10]~117_combout  = ( \MUX_END_REG_2|Q_OUT[31]~6_combout  & ( \END2[2]~input_o  & ( \MUX_END_REG_2|Q_OUT[10]~116_combout  ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~6_combout  & ( \END2[2]~input_o  & ( \MUX_END_REG_2|Q_OUT[10]~115_combout  ) 
// ) ) # ( \MUX_END_REG_2|Q_OUT[31]~6_combout  & ( !\END2[2]~input_o  & ( \REG10|DOUT [10] ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~6_combout  & ( !\END2[2]~input_o  & ( \MUX_END_REG_2|Q_OUT[10]~114_combout  ) ) )

	.dataa(!\MUX_END_REG_2|Q_OUT[10]~114_combout ),
	.datab(!\REG10|DOUT [10]),
	.datac(!\MUX_END_REG_2|Q_OUT[10]~115_combout ),
	.datad(!\MUX_END_REG_2|Q_OUT[10]~116_combout ),
	.datae(!\MUX_END_REG_2|Q_OUT[31]~6_combout ),
	.dataf(!\END2[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[10]~117_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[10]~117 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[10]~117 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[10]~117 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[10]~118 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[10]~118_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG25|DOUT [10] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG9|DOUT [10] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG17|DOUT [10] ) ) ) # ( 
// !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG1|DOUT [10] ) ) )

	.dataa(!\REG1|DOUT [10]),
	.datab(!\REG17|DOUT [10]),
	.datac(!\REG9|DOUT [10]),
	.datad(!\REG25|DOUT [10]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[10]~118_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[10]~118 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[10]~118 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[10]~118 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[10]~119 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[10]~119_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG29|DOUT [10] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG13|DOUT [10] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG21|DOUT [10] ) ) ) # 
// ( !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG5|DOUT [10] ) ) )

	.dataa(!\REG5|DOUT [10]),
	.datab(!\REG21|DOUT [10]),
	.datac(!\REG13|DOUT [10]),
	.datad(!\REG29|DOUT [10]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[10]~119_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[10]~119 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[10]~119 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[10]~119 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[10]~120 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[10]~120_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG24|DOUT [10] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG8|DOUT [10] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG16|DOUT [10] ) ) ) # ( 
// !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG0|DOUT [10] ) ) )

	.dataa(!\REG0|DOUT [10]),
	.datab(!\REG16|DOUT [10]),
	.datac(!\REG8|DOUT [10]),
	.datad(!\REG24|DOUT [10]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[10]~120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[10]~120 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[10]~120 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[10]~120 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[10]~121 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[10]~121_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG28|DOUT [10] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG12|DOUT [10] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG20|DOUT [10] ) ) ) # 
// ( !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG4|DOUT [10] ) ) )

	.dataa(!\REG4|DOUT [10]),
	.datab(!\REG20|DOUT [10]),
	.datac(!\REG12|DOUT [10]),
	.datad(!\REG28|DOUT [10]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[10]~121_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[10]~121 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[10]~121 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[10]~121 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[10]~122 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[10]~122_combout  = ( \MUX_END_REG_2|Q_OUT[10]~120_combout  & ( \MUX_END_REG_2|Q_OUT[10]~121_combout  & ( (!\END2[0]~input_o ) # ((!\END2[2]~input_o  & (\MUX_END_REG_2|Q_OUT[10]~118_combout )) # (\END2[2]~input_o  & 
// ((\MUX_END_REG_2|Q_OUT[10]~119_combout )))) ) ) ) # ( !\MUX_END_REG_2|Q_OUT[10]~120_combout  & ( \MUX_END_REG_2|Q_OUT[10]~121_combout  & ( (!\END2[0]~input_o  & (\END2[2]~input_o )) # (\END2[0]~input_o  & ((!\END2[2]~input_o  & 
// (\MUX_END_REG_2|Q_OUT[10]~118_combout )) # (\END2[2]~input_o  & ((\MUX_END_REG_2|Q_OUT[10]~119_combout ))))) ) ) ) # ( \MUX_END_REG_2|Q_OUT[10]~120_combout  & ( !\MUX_END_REG_2|Q_OUT[10]~121_combout  & ( (!\END2[0]~input_o  & (!\END2[2]~input_o )) # 
// (\END2[0]~input_o  & ((!\END2[2]~input_o  & (\MUX_END_REG_2|Q_OUT[10]~118_combout )) # (\END2[2]~input_o  & ((\MUX_END_REG_2|Q_OUT[10]~119_combout ))))) ) ) ) # ( !\MUX_END_REG_2|Q_OUT[10]~120_combout  & ( !\MUX_END_REG_2|Q_OUT[10]~121_combout  & ( 
// (\END2[0]~input_o  & ((!\END2[2]~input_o  & (\MUX_END_REG_2|Q_OUT[10]~118_combout )) # (\END2[2]~input_o  & ((\MUX_END_REG_2|Q_OUT[10]~119_combout ))))) ) ) )

	.dataa(!\END2[0]~input_o ),
	.datab(!\END2[2]~input_o ),
	.datac(!\MUX_END_REG_2|Q_OUT[10]~118_combout ),
	.datad(!\MUX_END_REG_2|Q_OUT[10]~119_combout ),
	.datae(!\MUX_END_REG_2|Q_OUT[10]~120_combout ),
	.dataf(!\MUX_END_REG_2|Q_OUT[10]~121_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[10]~122_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[10]~122 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[10]~122 .lut_mask = 64'h04158C9D2637AEBF;
defparam \MUX_END_REG_2|Q_OUT[10]~122 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[10]~123 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[10]~123_combout  = (!\END2[1]~input_o  & ((\MUX_END_REG_2|Q_OUT[10]~122_combout ))) # (\END2[1]~input_o  & (\MUX_END_REG_2|Q_OUT[10]~117_combout ))

	.dataa(!\END2[1]~input_o ),
	.datab(!\MUX_END_REG_2|Q_OUT[10]~117_combout ),
	.datac(!\MUX_END_REG_2|Q_OUT[10]~122_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[10]~123_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[10]~123 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[10]~123 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX_END_REG_2|Q_OUT[10]~123 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[11]~124 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[11]~124_combout  = ( \END2[4]~input_o  & ( (!\END2[3]~input_o  & (\REG3|DOUT [11])) # (\END2[3]~input_o  & ((\REG27|DOUT [11]))) ) ) # ( !\END2[4]~input_o  & ( (!\END2[3]~input_o  & (\REG3|DOUT [11])) # (\END2[3]~input_o  & 
// ((\REG11|DOUT [11]))) ) )

	.dataa(!\REG3|DOUT [11]),
	.datab(!\REG27|DOUT [11]),
	.datac(!\REG11|DOUT [11]),
	.datad(!\END2[3]~input_o ),
	.datae(!\END2[4]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[11]~124_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[11]~124 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[11]~124 .lut_mask = 64'h550F5533550F5533;
defparam \MUX_END_REG_2|Q_OUT[11]~124 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[11]~125 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[11]~125_combout  = ( \MUX_END_REG_2|Q_OUT[31]~1_combout  & ( \MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \REG18|DOUT [11] ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~1_combout  & ( \MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \REG2|DOUT [11] ) ) ) # ( 
// \MUX_END_REG_2|Q_OUT[31]~1_combout  & ( !\MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \REG26|DOUT [11] ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~1_combout  & ( !\MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \MUX_END_REG_2|Q_OUT[11]~124_combout  ) ) )

	.dataa(!\REG2|DOUT [11]),
	.datab(!\REG18|DOUT [11]),
	.datac(!\MUX_END_REG_2|Q_OUT[11]~124_combout ),
	.datad(!\REG26|DOUT [11]),
	.datae(!\MUX_END_REG_2|Q_OUT[31]~1_combout ),
	.dataf(!\MUX_END_REG_2|Q_OUT[31]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[11]~125_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[11]~125 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[11]~125 .lut_mask = 64'h0F0F00FF55553333;
defparam \MUX_END_REG_2|Q_OUT[11]~125 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[11]~126 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[11]~126_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG30|DOUT [11] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG14|DOUT [11] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG22|DOUT [11] ) ) ) # 
// ( !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG6|DOUT [11] ) ) )

	.dataa(!\REG6|DOUT [11]),
	.datab(!\REG22|DOUT [11]),
	.datac(!\REG14|DOUT [11]),
	.datad(!\REG30|DOUT [11]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[11]~126_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[11]~126 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[11]~126 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[11]~126 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[11]~127 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[11]~127_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG31|DOUT [11] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG15|DOUT [11] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG23|DOUT [11] ) ) ) # 
// ( !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG7|DOUT [11] ) ) )

	.dataa(!\REG7|DOUT [11]),
	.datab(!\REG23|DOUT [11]),
	.datac(!\REG15|DOUT [11]),
	.datad(!\REG31|DOUT [11]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[11]~127_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[11]~127 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[11]~127 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[11]~127 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[11]~128 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[11]~128_combout  = ( \MUX_END_REG_2|Q_OUT[31]~6_combout  & ( \END2[2]~input_o  & ( \MUX_END_REG_2|Q_OUT[11]~127_combout  ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~6_combout  & ( \END2[2]~input_o  & ( \MUX_END_REG_2|Q_OUT[11]~126_combout  ) 
// ) ) # ( \MUX_END_REG_2|Q_OUT[31]~6_combout  & ( !\END2[2]~input_o  & ( \REG10|DOUT [11] ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~6_combout  & ( !\END2[2]~input_o  & ( \MUX_END_REG_2|Q_OUT[11]~125_combout  ) ) )

	.dataa(!\MUX_END_REG_2|Q_OUT[11]~125_combout ),
	.datab(!\REG10|DOUT [11]),
	.datac(!\MUX_END_REG_2|Q_OUT[11]~126_combout ),
	.datad(!\MUX_END_REG_2|Q_OUT[11]~127_combout ),
	.datae(!\MUX_END_REG_2|Q_OUT[31]~6_combout ),
	.dataf(!\END2[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[11]~128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[11]~128 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[11]~128 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[11]~128 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[11]~129 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[11]~129_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG25|DOUT [11] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG9|DOUT [11] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG17|DOUT [11] ) ) ) # ( 
// !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG1|DOUT [11] ) ) )

	.dataa(!\REG1|DOUT [11]),
	.datab(!\REG17|DOUT [11]),
	.datac(!\REG9|DOUT [11]),
	.datad(!\REG25|DOUT [11]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[11]~129_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[11]~129 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[11]~129 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[11]~129 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[11]~130 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[11]~130_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG29|DOUT [11] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG13|DOUT [11] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG21|DOUT [11] ) ) ) # 
// ( !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG5|DOUT [11] ) ) )

	.dataa(!\REG5|DOUT [11]),
	.datab(!\REG21|DOUT [11]),
	.datac(!\REG13|DOUT [11]),
	.datad(!\REG29|DOUT [11]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[11]~130_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[11]~130 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[11]~130 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[11]~130 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[11]~131 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[11]~131_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG24|DOUT [11] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG8|DOUT [11] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG16|DOUT [11] ) ) ) # ( 
// !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG0|DOUT [11] ) ) )

	.dataa(!\REG0|DOUT [11]),
	.datab(!\REG16|DOUT [11]),
	.datac(!\REG8|DOUT [11]),
	.datad(!\REG24|DOUT [11]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[11]~131_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[11]~131 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[11]~131 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[11]~131 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[11]~132 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[11]~132_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG28|DOUT [11] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG12|DOUT [11] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG20|DOUT [11] ) ) ) # 
// ( !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG4|DOUT [11] ) ) )

	.dataa(!\REG4|DOUT [11]),
	.datab(!\REG20|DOUT [11]),
	.datac(!\REG12|DOUT [11]),
	.datad(!\REG28|DOUT [11]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[11]~132_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[11]~132 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[11]~132 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[11]~132 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[11]~133 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[11]~133_combout  = ( \MUX_END_REG_2|Q_OUT[11]~131_combout  & ( \MUX_END_REG_2|Q_OUT[11]~132_combout  & ( (!\END2[0]~input_o ) # ((!\END2[2]~input_o  & (\MUX_END_REG_2|Q_OUT[11]~129_combout )) # (\END2[2]~input_o  & 
// ((\MUX_END_REG_2|Q_OUT[11]~130_combout )))) ) ) ) # ( !\MUX_END_REG_2|Q_OUT[11]~131_combout  & ( \MUX_END_REG_2|Q_OUT[11]~132_combout  & ( (!\END2[0]~input_o  & (\END2[2]~input_o )) # (\END2[0]~input_o  & ((!\END2[2]~input_o  & 
// (\MUX_END_REG_2|Q_OUT[11]~129_combout )) # (\END2[2]~input_o  & ((\MUX_END_REG_2|Q_OUT[11]~130_combout ))))) ) ) ) # ( \MUX_END_REG_2|Q_OUT[11]~131_combout  & ( !\MUX_END_REG_2|Q_OUT[11]~132_combout  & ( (!\END2[0]~input_o  & (!\END2[2]~input_o )) # 
// (\END2[0]~input_o  & ((!\END2[2]~input_o  & (\MUX_END_REG_2|Q_OUT[11]~129_combout )) # (\END2[2]~input_o  & ((\MUX_END_REG_2|Q_OUT[11]~130_combout ))))) ) ) ) # ( !\MUX_END_REG_2|Q_OUT[11]~131_combout  & ( !\MUX_END_REG_2|Q_OUT[11]~132_combout  & ( 
// (\END2[0]~input_o  & ((!\END2[2]~input_o  & (\MUX_END_REG_2|Q_OUT[11]~129_combout )) # (\END2[2]~input_o  & ((\MUX_END_REG_2|Q_OUT[11]~130_combout ))))) ) ) )

	.dataa(!\END2[0]~input_o ),
	.datab(!\END2[2]~input_o ),
	.datac(!\MUX_END_REG_2|Q_OUT[11]~129_combout ),
	.datad(!\MUX_END_REG_2|Q_OUT[11]~130_combout ),
	.datae(!\MUX_END_REG_2|Q_OUT[11]~131_combout ),
	.dataf(!\MUX_END_REG_2|Q_OUT[11]~132_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[11]~133_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[11]~133 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[11]~133 .lut_mask = 64'h04158C9D2637AEBF;
defparam \MUX_END_REG_2|Q_OUT[11]~133 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[11]~134 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[11]~134_combout  = (!\END2[1]~input_o  & ((\MUX_END_REG_2|Q_OUT[11]~133_combout ))) # (\END2[1]~input_o  & (\MUX_END_REG_2|Q_OUT[11]~128_combout ))

	.dataa(!\END2[1]~input_o ),
	.datab(!\MUX_END_REG_2|Q_OUT[11]~128_combout ),
	.datac(!\MUX_END_REG_2|Q_OUT[11]~133_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[11]~134_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[11]~134 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[11]~134 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX_END_REG_2|Q_OUT[11]~134 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[12]~135 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[12]~135_combout  = ( \END2[4]~input_o  & ( (!\END2[3]~input_o  & (\REG3|DOUT [12])) # (\END2[3]~input_o  & ((\REG27|DOUT [12]))) ) ) # ( !\END2[4]~input_o  & ( (!\END2[3]~input_o  & (\REG3|DOUT [12])) # (\END2[3]~input_o  & 
// ((\REG11|DOUT [12]))) ) )

	.dataa(!\REG3|DOUT [12]),
	.datab(!\REG27|DOUT [12]),
	.datac(!\REG11|DOUT [12]),
	.datad(!\END2[3]~input_o ),
	.datae(!\END2[4]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[12]~135_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[12]~135 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[12]~135 .lut_mask = 64'h550F5533550F5533;
defparam \MUX_END_REG_2|Q_OUT[12]~135 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[12]~136 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[12]~136_combout  = ( \MUX_END_REG_2|Q_OUT[31]~1_combout  & ( \MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \REG18|DOUT [12] ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~1_combout  & ( \MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \REG2|DOUT [12] ) ) ) # ( 
// \MUX_END_REG_2|Q_OUT[31]~1_combout  & ( !\MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \REG26|DOUT [12] ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~1_combout  & ( !\MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \MUX_END_REG_2|Q_OUT[12]~135_combout  ) ) )

	.dataa(!\REG2|DOUT [12]),
	.datab(!\REG18|DOUT [12]),
	.datac(!\MUX_END_REG_2|Q_OUT[12]~135_combout ),
	.datad(!\REG26|DOUT [12]),
	.datae(!\MUX_END_REG_2|Q_OUT[31]~1_combout ),
	.dataf(!\MUX_END_REG_2|Q_OUT[31]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[12]~136_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[12]~136 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[12]~136 .lut_mask = 64'h0F0F00FF55553333;
defparam \MUX_END_REG_2|Q_OUT[12]~136 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[12]~137 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[12]~137_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG30|DOUT [12] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG14|DOUT [12] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG22|DOUT [12] ) ) ) # 
// ( !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG6|DOUT [12] ) ) )

	.dataa(!\REG6|DOUT [12]),
	.datab(!\REG22|DOUT [12]),
	.datac(!\REG14|DOUT [12]),
	.datad(!\REG30|DOUT [12]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[12]~137_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[12]~137 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[12]~137 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[12]~137 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[12]~138 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[12]~138_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG31|DOUT [12] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG15|DOUT [12] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG23|DOUT [12] ) ) ) # 
// ( !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG7|DOUT [12] ) ) )

	.dataa(!\REG7|DOUT [12]),
	.datab(!\REG23|DOUT [12]),
	.datac(!\REG15|DOUT [12]),
	.datad(!\REG31|DOUT [12]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[12]~138_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[12]~138 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[12]~138 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[12]~138 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[12]~139 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[12]~139_combout  = ( \MUX_END_REG_2|Q_OUT[31]~6_combout  & ( \END2[2]~input_o  & ( \MUX_END_REG_2|Q_OUT[12]~138_combout  ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~6_combout  & ( \END2[2]~input_o  & ( \MUX_END_REG_2|Q_OUT[12]~137_combout  ) 
// ) ) # ( \MUX_END_REG_2|Q_OUT[31]~6_combout  & ( !\END2[2]~input_o  & ( \REG10|DOUT [12] ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~6_combout  & ( !\END2[2]~input_o  & ( \MUX_END_REG_2|Q_OUT[12]~136_combout  ) ) )

	.dataa(!\MUX_END_REG_2|Q_OUT[12]~136_combout ),
	.datab(!\REG10|DOUT [12]),
	.datac(!\MUX_END_REG_2|Q_OUT[12]~137_combout ),
	.datad(!\MUX_END_REG_2|Q_OUT[12]~138_combout ),
	.datae(!\MUX_END_REG_2|Q_OUT[31]~6_combout ),
	.dataf(!\END2[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[12]~139_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[12]~139 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[12]~139 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[12]~139 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[12]~140 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[12]~140_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG25|DOUT [12] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG9|DOUT [12] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG17|DOUT [12] ) ) ) # ( 
// !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG1|DOUT [12] ) ) )

	.dataa(!\REG1|DOUT [12]),
	.datab(!\REG17|DOUT [12]),
	.datac(!\REG9|DOUT [12]),
	.datad(!\REG25|DOUT [12]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[12]~140_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[12]~140 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[12]~140 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[12]~140 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[12]~141 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[12]~141_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG29|DOUT [12] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG13|DOUT [12] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG21|DOUT [12] ) ) ) # 
// ( !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG5|DOUT [12] ) ) )

	.dataa(!\REG5|DOUT [12]),
	.datab(!\REG21|DOUT [12]),
	.datac(!\REG13|DOUT [12]),
	.datad(!\REG29|DOUT [12]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[12]~141_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[12]~141 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[12]~141 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[12]~141 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[12]~142 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[12]~142_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG24|DOUT [12] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG8|DOUT [12] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG16|DOUT [12] ) ) ) # ( 
// !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG0|DOUT [12] ) ) )

	.dataa(!\REG0|DOUT [12]),
	.datab(!\REG16|DOUT [12]),
	.datac(!\REG8|DOUT [12]),
	.datad(!\REG24|DOUT [12]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[12]~142_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[12]~142 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[12]~142 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[12]~142 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[12]~143 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[12]~143_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG28|DOUT [12] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG12|DOUT [12] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG20|DOUT [12] ) ) ) # 
// ( !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG4|DOUT [12] ) ) )

	.dataa(!\REG4|DOUT [12]),
	.datab(!\REG20|DOUT [12]),
	.datac(!\REG12|DOUT [12]),
	.datad(!\REG28|DOUT [12]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[12]~143_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[12]~143 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[12]~143 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[12]~143 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[12]~144 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[12]~144_combout  = ( \MUX_END_REG_2|Q_OUT[12]~142_combout  & ( \MUX_END_REG_2|Q_OUT[12]~143_combout  & ( (!\END2[0]~input_o ) # ((!\END2[2]~input_o  & (\MUX_END_REG_2|Q_OUT[12]~140_combout )) # (\END2[2]~input_o  & 
// ((\MUX_END_REG_2|Q_OUT[12]~141_combout )))) ) ) ) # ( !\MUX_END_REG_2|Q_OUT[12]~142_combout  & ( \MUX_END_REG_2|Q_OUT[12]~143_combout  & ( (!\END2[0]~input_o  & (\END2[2]~input_o )) # (\END2[0]~input_o  & ((!\END2[2]~input_o  & 
// (\MUX_END_REG_2|Q_OUT[12]~140_combout )) # (\END2[2]~input_o  & ((\MUX_END_REG_2|Q_OUT[12]~141_combout ))))) ) ) ) # ( \MUX_END_REG_2|Q_OUT[12]~142_combout  & ( !\MUX_END_REG_2|Q_OUT[12]~143_combout  & ( (!\END2[0]~input_o  & (!\END2[2]~input_o )) # 
// (\END2[0]~input_o  & ((!\END2[2]~input_o  & (\MUX_END_REG_2|Q_OUT[12]~140_combout )) # (\END2[2]~input_o  & ((\MUX_END_REG_2|Q_OUT[12]~141_combout ))))) ) ) ) # ( !\MUX_END_REG_2|Q_OUT[12]~142_combout  & ( !\MUX_END_REG_2|Q_OUT[12]~143_combout  & ( 
// (\END2[0]~input_o  & ((!\END2[2]~input_o  & (\MUX_END_REG_2|Q_OUT[12]~140_combout )) # (\END2[2]~input_o  & ((\MUX_END_REG_2|Q_OUT[12]~141_combout ))))) ) ) )

	.dataa(!\END2[0]~input_o ),
	.datab(!\END2[2]~input_o ),
	.datac(!\MUX_END_REG_2|Q_OUT[12]~140_combout ),
	.datad(!\MUX_END_REG_2|Q_OUT[12]~141_combout ),
	.datae(!\MUX_END_REG_2|Q_OUT[12]~142_combout ),
	.dataf(!\MUX_END_REG_2|Q_OUT[12]~143_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[12]~144_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[12]~144 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[12]~144 .lut_mask = 64'h04158C9D2637AEBF;
defparam \MUX_END_REG_2|Q_OUT[12]~144 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[12]~145 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[12]~145_combout  = (!\END2[1]~input_o  & ((\MUX_END_REG_2|Q_OUT[12]~144_combout ))) # (\END2[1]~input_o  & (\MUX_END_REG_2|Q_OUT[12]~139_combout ))

	.dataa(!\END2[1]~input_o ),
	.datab(!\MUX_END_REG_2|Q_OUT[12]~139_combout ),
	.datac(!\MUX_END_REG_2|Q_OUT[12]~144_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[12]~145_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[12]~145 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[12]~145 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX_END_REG_2|Q_OUT[12]~145 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[13]~146 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[13]~146_combout  = ( \END2[4]~input_o  & ( (!\END2[3]~input_o  & (\REG3|DOUT [13])) # (\END2[3]~input_o  & ((\REG27|DOUT [13]))) ) ) # ( !\END2[4]~input_o  & ( (!\END2[3]~input_o  & (\REG3|DOUT [13])) # (\END2[3]~input_o  & 
// ((\REG11|DOUT [13]))) ) )

	.dataa(!\REG3|DOUT [13]),
	.datab(!\REG27|DOUT [13]),
	.datac(!\REG11|DOUT [13]),
	.datad(!\END2[3]~input_o ),
	.datae(!\END2[4]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[13]~146_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[13]~146 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[13]~146 .lut_mask = 64'h550F5533550F5533;
defparam \MUX_END_REG_2|Q_OUT[13]~146 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[13]~147 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[13]~147_combout  = ( \MUX_END_REG_2|Q_OUT[31]~1_combout  & ( \MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \REG18|DOUT [13] ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~1_combout  & ( \MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \REG2|DOUT [13] ) ) ) # ( 
// \MUX_END_REG_2|Q_OUT[31]~1_combout  & ( !\MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \REG26|DOUT [13] ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~1_combout  & ( !\MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \MUX_END_REG_2|Q_OUT[13]~146_combout  ) ) )

	.dataa(!\REG2|DOUT [13]),
	.datab(!\REG18|DOUT [13]),
	.datac(!\MUX_END_REG_2|Q_OUT[13]~146_combout ),
	.datad(!\REG26|DOUT [13]),
	.datae(!\MUX_END_REG_2|Q_OUT[31]~1_combout ),
	.dataf(!\MUX_END_REG_2|Q_OUT[31]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[13]~147_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[13]~147 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[13]~147 .lut_mask = 64'h0F0F00FF55553333;
defparam \MUX_END_REG_2|Q_OUT[13]~147 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[13]~148 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[13]~148_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG30|DOUT [13] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG14|DOUT [13] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG22|DOUT [13] ) ) ) # 
// ( !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG6|DOUT [13] ) ) )

	.dataa(!\REG6|DOUT [13]),
	.datab(!\REG22|DOUT [13]),
	.datac(!\REG14|DOUT [13]),
	.datad(!\REG30|DOUT [13]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[13]~148_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[13]~148 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[13]~148 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[13]~148 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[13]~149 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[13]~149_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG31|DOUT [13] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG15|DOUT [13] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG23|DOUT [13] ) ) ) # 
// ( !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG7|DOUT [13] ) ) )

	.dataa(!\REG7|DOUT [13]),
	.datab(!\REG23|DOUT [13]),
	.datac(!\REG15|DOUT [13]),
	.datad(!\REG31|DOUT [13]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[13]~149_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[13]~149 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[13]~149 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[13]~149 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[13]~150 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[13]~150_combout  = ( \MUX_END_REG_2|Q_OUT[31]~6_combout  & ( \END2[2]~input_o  & ( \MUX_END_REG_2|Q_OUT[13]~149_combout  ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~6_combout  & ( \END2[2]~input_o  & ( \MUX_END_REG_2|Q_OUT[13]~148_combout  ) 
// ) ) # ( \MUX_END_REG_2|Q_OUT[31]~6_combout  & ( !\END2[2]~input_o  & ( \REG10|DOUT [13] ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~6_combout  & ( !\END2[2]~input_o  & ( \MUX_END_REG_2|Q_OUT[13]~147_combout  ) ) )

	.dataa(!\MUX_END_REG_2|Q_OUT[13]~147_combout ),
	.datab(!\REG10|DOUT [13]),
	.datac(!\MUX_END_REG_2|Q_OUT[13]~148_combout ),
	.datad(!\MUX_END_REG_2|Q_OUT[13]~149_combout ),
	.datae(!\MUX_END_REG_2|Q_OUT[31]~6_combout ),
	.dataf(!\END2[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[13]~150_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[13]~150 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[13]~150 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[13]~150 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[13]~151 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[13]~151_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG25|DOUT [13] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG9|DOUT [13] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG17|DOUT [13] ) ) ) # ( 
// !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG1|DOUT [13] ) ) )

	.dataa(!\REG1|DOUT [13]),
	.datab(!\REG17|DOUT [13]),
	.datac(!\REG9|DOUT [13]),
	.datad(!\REG25|DOUT [13]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[13]~151_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[13]~151 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[13]~151 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[13]~151 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[13]~152 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[13]~152_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG29|DOUT [13] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG13|DOUT [13] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG21|DOUT [13] ) ) ) # 
// ( !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG5|DOUT [13] ) ) )

	.dataa(!\REG5|DOUT [13]),
	.datab(!\REG21|DOUT [13]),
	.datac(!\REG13|DOUT [13]),
	.datad(!\REG29|DOUT [13]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[13]~152_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[13]~152 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[13]~152 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[13]~152 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[13]~153 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[13]~153_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG24|DOUT [13] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG8|DOUT [13] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG16|DOUT [13] ) ) ) # ( 
// !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG0|DOUT [13] ) ) )

	.dataa(!\REG0|DOUT [13]),
	.datab(!\REG16|DOUT [13]),
	.datac(!\REG8|DOUT [13]),
	.datad(!\REG24|DOUT [13]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[13]~153_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[13]~153 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[13]~153 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[13]~153 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[13]~154 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[13]~154_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG28|DOUT [13] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG12|DOUT [13] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG20|DOUT [13] ) ) ) # 
// ( !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG4|DOUT [13] ) ) )

	.dataa(!\REG4|DOUT [13]),
	.datab(!\REG20|DOUT [13]),
	.datac(!\REG12|DOUT [13]),
	.datad(!\REG28|DOUT [13]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[13]~154_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[13]~154 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[13]~154 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[13]~154 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[13]~155 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[13]~155_combout  = ( \MUX_END_REG_2|Q_OUT[13]~153_combout  & ( \MUX_END_REG_2|Q_OUT[13]~154_combout  & ( (!\END2[0]~input_o ) # ((!\END2[2]~input_o  & (\MUX_END_REG_2|Q_OUT[13]~151_combout )) # (\END2[2]~input_o  & 
// ((\MUX_END_REG_2|Q_OUT[13]~152_combout )))) ) ) ) # ( !\MUX_END_REG_2|Q_OUT[13]~153_combout  & ( \MUX_END_REG_2|Q_OUT[13]~154_combout  & ( (!\END2[0]~input_o  & (\END2[2]~input_o )) # (\END2[0]~input_o  & ((!\END2[2]~input_o  & 
// (\MUX_END_REG_2|Q_OUT[13]~151_combout )) # (\END2[2]~input_o  & ((\MUX_END_REG_2|Q_OUT[13]~152_combout ))))) ) ) ) # ( \MUX_END_REG_2|Q_OUT[13]~153_combout  & ( !\MUX_END_REG_2|Q_OUT[13]~154_combout  & ( (!\END2[0]~input_o  & (!\END2[2]~input_o )) # 
// (\END2[0]~input_o  & ((!\END2[2]~input_o  & (\MUX_END_REG_2|Q_OUT[13]~151_combout )) # (\END2[2]~input_o  & ((\MUX_END_REG_2|Q_OUT[13]~152_combout ))))) ) ) ) # ( !\MUX_END_REG_2|Q_OUT[13]~153_combout  & ( !\MUX_END_REG_2|Q_OUT[13]~154_combout  & ( 
// (\END2[0]~input_o  & ((!\END2[2]~input_o  & (\MUX_END_REG_2|Q_OUT[13]~151_combout )) # (\END2[2]~input_o  & ((\MUX_END_REG_2|Q_OUT[13]~152_combout ))))) ) ) )

	.dataa(!\END2[0]~input_o ),
	.datab(!\END2[2]~input_o ),
	.datac(!\MUX_END_REG_2|Q_OUT[13]~151_combout ),
	.datad(!\MUX_END_REG_2|Q_OUT[13]~152_combout ),
	.datae(!\MUX_END_REG_2|Q_OUT[13]~153_combout ),
	.dataf(!\MUX_END_REG_2|Q_OUT[13]~154_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[13]~155_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[13]~155 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[13]~155 .lut_mask = 64'h04158C9D2637AEBF;
defparam \MUX_END_REG_2|Q_OUT[13]~155 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[13]~156 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[13]~156_combout  = (!\END2[1]~input_o  & ((\MUX_END_REG_2|Q_OUT[13]~155_combout ))) # (\END2[1]~input_o  & (\MUX_END_REG_2|Q_OUT[13]~150_combout ))

	.dataa(!\END2[1]~input_o ),
	.datab(!\MUX_END_REG_2|Q_OUT[13]~150_combout ),
	.datac(!\MUX_END_REG_2|Q_OUT[13]~155_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[13]~156_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[13]~156 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[13]~156 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX_END_REG_2|Q_OUT[13]~156 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[14]~157 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[14]~157_combout  = ( \END2[4]~input_o  & ( (!\END2[3]~input_o  & (\REG3|DOUT [14])) # (\END2[3]~input_o  & ((\REG27|DOUT [14]))) ) ) # ( !\END2[4]~input_o  & ( (!\END2[3]~input_o  & (\REG3|DOUT [14])) # (\END2[3]~input_o  & 
// ((\REG11|DOUT [14]))) ) )

	.dataa(!\REG3|DOUT [14]),
	.datab(!\REG27|DOUT [14]),
	.datac(!\REG11|DOUT [14]),
	.datad(!\END2[3]~input_o ),
	.datae(!\END2[4]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[14]~157_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[14]~157 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[14]~157 .lut_mask = 64'h550F5533550F5533;
defparam \MUX_END_REG_2|Q_OUT[14]~157 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[14]~158 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[14]~158_combout  = ( \MUX_END_REG_2|Q_OUT[31]~1_combout  & ( \MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \REG18|DOUT [14] ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~1_combout  & ( \MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \REG2|DOUT [14] ) ) ) # ( 
// \MUX_END_REG_2|Q_OUT[31]~1_combout  & ( !\MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \REG26|DOUT [14] ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~1_combout  & ( !\MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \MUX_END_REG_2|Q_OUT[14]~157_combout  ) ) )

	.dataa(!\REG2|DOUT [14]),
	.datab(!\REG18|DOUT [14]),
	.datac(!\MUX_END_REG_2|Q_OUT[14]~157_combout ),
	.datad(!\REG26|DOUT [14]),
	.datae(!\MUX_END_REG_2|Q_OUT[31]~1_combout ),
	.dataf(!\MUX_END_REG_2|Q_OUT[31]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[14]~158_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[14]~158 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[14]~158 .lut_mask = 64'h0F0F00FF55553333;
defparam \MUX_END_REG_2|Q_OUT[14]~158 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[14]~159 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[14]~159_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG30|DOUT [14] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG14|DOUT [14] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG22|DOUT [14] ) ) ) # 
// ( !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG6|DOUT [14] ) ) )

	.dataa(!\REG6|DOUT [14]),
	.datab(!\REG22|DOUT [14]),
	.datac(!\REG14|DOUT [14]),
	.datad(!\REG30|DOUT [14]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[14]~159_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[14]~159 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[14]~159 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[14]~159 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[14]~160 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[14]~160_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG31|DOUT [14] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG15|DOUT [14] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG23|DOUT [14] ) ) ) # 
// ( !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG7|DOUT [14] ) ) )

	.dataa(!\REG7|DOUT [14]),
	.datab(!\REG23|DOUT [14]),
	.datac(!\REG15|DOUT [14]),
	.datad(!\REG31|DOUT [14]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[14]~160_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[14]~160 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[14]~160 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[14]~160 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[14]~161 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[14]~161_combout  = ( \MUX_END_REG_2|Q_OUT[31]~6_combout  & ( \END2[2]~input_o  & ( \MUX_END_REG_2|Q_OUT[14]~160_combout  ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~6_combout  & ( \END2[2]~input_o  & ( \MUX_END_REG_2|Q_OUT[14]~159_combout  ) 
// ) ) # ( \MUX_END_REG_2|Q_OUT[31]~6_combout  & ( !\END2[2]~input_o  & ( \REG10|DOUT [14] ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~6_combout  & ( !\END2[2]~input_o  & ( \MUX_END_REG_2|Q_OUT[14]~158_combout  ) ) )

	.dataa(!\MUX_END_REG_2|Q_OUT[14]~158_combout ),
	.datab(!\REG10|DOUT [14]),
	.datac(!\MUX_END_REG_2|Q_OUT[14]~159_combout ),
	.datad(!\MUX_END_REG_2|Q_OUT[14]~160_combout ),
	.datae(!\MUX_END_REG_2|Q_OUT[31]~6_combout ),
	.dataf(!\END2[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[14]~161_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[14]~161 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[14]~161 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[14]~161 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[14]~162 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[14]~162_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG25|DOUT [14] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG9|DOUT [14] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG17|DOUT [14] ) ) ) # ( 
// !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG1|DOUT [14] ) ) )

	.dataa(!\REG1|DOUT [14]),
	.datab(!\REG17|DOUT [14]),
	.datac(!\REG9|DOUT [14]),
	.datad(!\REG25|DOUT [14]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[14]~162_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[14]~162 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[14]~162 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[14]~162 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[14]~163 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[14]~163_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG29|DOUT [14] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG13|DOUT [14] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG21|DOUT [14] ) ) ) # 
// ( !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG5|DOUT [14] ) ) )

	.dataa(!\REG5|DOUT [14]),
	.datab(!\REG21|DOUT [14]),
	.datac(!\REG13|DOUT [14]),
	.datad(!\REG29|DOUT [14]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[14]~163_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[14]~163 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[14]~163 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[14]~163 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[14]~164 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[14]~164_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG24|DOUT [14] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG8|DOUT [14] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG16|DOUT [14] ) ) ) # ( 
// !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG0|DOUT [14] ) ) )

	.dataa(!\REG0|DOUT [14]),
	.datab(!\REG16|DOUT [14]),
	.datac(!\REG8|DOUT [14]),
	.datad(!\REG24|DOUT [14]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[14]~164_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[14]~164 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[14]~164 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[14]~164 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[14]~165 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[14]~165_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG28|DOUT [14] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG12|DOUT [14] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG20|DOUT [14] ) ) ) # 
// ( !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG4|DOUT [14] ) ) )

	.dataa(!\REG4|DOUT [14]),
	.datab(!\REG20|DOUT [14]),
	.datac(!\REG12|DOUT [14]),
	.datad(!\REG28|DOUT [14]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[14]~165_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[14]~165 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[14]~165 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[14]~165 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[14]~166 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[14]~166_combout  = ( \MUX_END_REG_2|Q_OUT[14]~164_combout  & ( \MUX_END_REG_2|Q_OUT[14]~165_combout  & ( (!\END2[0]~input_o ) # ((!\END2[2]~input_o  & (\MUX_END_REG_2|Q_OUT[14]~162_combout )) # (\END2[2]~input_o  & 
// ((\MUX_END_REG_2|Q_OUT[14]~163_combout )))) ) ) ) # ( !\MUX_END_REG_2|Q_OUT[14]~164_combout  & ( \MUX_END_REG_2|Q_OUT[14]~165_combout  & ( (!\END2[0]~input_o  & (\END2[2]~input_o )) # (\END2[0]~input_o  & ((!\END2[2]~input_o  & 
// (\MUX_END_REG_2|Q_OUT[14]~162_combout )) # (\END2[2]~input_o  & ((\MUX_END_REG_2|Q_OUT[14]~163_combout ))))) ) ) ) # ( \MUX_END_REG_2|Q_OUT[14]~164_combout  & ( !\MUX_END_REG_2|Q_OUT[14]~165_combout  & ( (!\END2[0]~input_o  & (!\END2[2]~input_o )) # 
// (\END2[0]~input_o  & ((!\END2[2]~input_o  & (\MUX_END_REG_2|Q_OUT[14]~162_combout )) # (\END2[2]~input_o  & ((\MUX_END_REG_2|Q_OUT[14]~163_combout ))))) ) ) ) # ( !\MUX_END_REG_2|Q_OUT[14]~164_combout  & ( !\MUX_END_REG_2|Q_OUT[14]~165_combout  & ( 
// (\END2[0]~input_o  & ((!\END2[2]~input_o  & (\MUX_END_REG_2|Q_OUT[14]~162_combout )) # (\END2[2]~input_o  & ((\MUX_END_REG_2|Q_OUT[14]~163_combout ))))) ) ) )

	.dataa(!\END2[0]~input_o ),
	.datab(!\END2[2]~input_o ),
	.datac(!\MUX_END_REG_2|Q_OUT[14]~162_combout ),
	.datad(!\MUX_END_REG_2|Q_OUT[14]~163_combout ),
	.datae(!\MUX_END_REG_2|Q_OUT[14]~164_combout ),
	.dataf(!\MUX_END_REG_2|Q_OUT[14]~165_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[14]~166_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[14]~166 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[14]~166 .lut_mask = 64'h04158C9D2637AEBF;
defparam \MUX_END_REG_2|Q_OUT[14]~166 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[14]~167 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[14]~167_combout  = (!\END2[1]~input_o  & ((\MUX_END_REG_2|Q_OUT[14]~166_combout ))) # (\END2[1]~input_o  & (\MUX_END_REG_2|Q_OUT[14]~161_combout ))

	.dataa(!\END2[1]~input_o ),
	.datab(!\MUX_END_REG_2|Q_OUT[14]~161_combout ),
	.datac(!\MUX_END_REG_2|Q_OUT[14]~166_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[14]~167_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[14]~167 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[14]~167 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX_END_REG_2|Q_OUT[14]~167 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[15]~168 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[15]~168_combout  = ( \END2[4]~input_o  & ( (!\END2[3]~input_o  & (\REG3|DOUT [15])) # (\END2[3]~input_o  & ((\REG27|DOUT [15]))) ) ) # ( !\END2[4]~input_o  & ( (!\END2[3]~input_o  & (\REG3|DOUT [15])) # (\END2[3]~input_o  & 
// ((\REG11|DOUT [15]))) ) )

	.dataa(!\REG3|DOUT [15]),
	.datab(!\REG27|DOUT [15]),
	.datac(!\REG11|DOUT [15]),
	.datad(!\END2[3]~input_o ),
	.datae(!\END2[4]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[15]~168_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[15]~168 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[15]~168 .lut_mask = 64'h550F5533550F5533;
defparam \MUX_END_REG_2|Q_OUT[15]~168 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[15]~169 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[15]~169_combout  = ( \MUX_END_REG_2|Q_OUT[31]~1_combout  & ( \MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \REG18|DOUT [15] ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~1_combout  & ( \MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \REG2|DOUT [15] ) ) ) # ( 
// \MUX_END_REG_2|Q_OUT[31]~1_combout  & ( !\MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \REG26|DOUT [15] ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~1_combout  & ( !\MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \MUX_END_REG_2|Q_OUT[15]~168_combout  ) ) )

	.dataa(!\REG2|DOUT [15]),
	.datab(!\REG18|DOUT [15]),
	.datac(!\MUX_END_REG_2|Q_OUT[15]~168_combout ),
	.datad(!\REG26|DOUT [15]),
	.datae(!\MUX_END_REG_2|Q_OUT[31]~1_combout ),
	.dataf(!\MUX_END_REG_2|Q_OUT[31]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[15]~169_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[15]~169 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[15]~169 .lut_mask = 64'h0F0F00FF55553333;
defparam \MUX_END_REG_2|Q_OUT[15]~169 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[15]~170 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[15]~170_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG30|DOUT [15] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG14|DOUT [15] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG22|DOUT [15] ) ) ) # 
// ( !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG6|DOUT [15] ) ) )

	.dataa(!\REG6|DOUT [15]),
	.datab(!\REG22|DOUT [15]),
	.datac(!\REG14|DOUT [15]),
	.datad(!\REG30|DOUT [15]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[15]~170_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[15]~170 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[15]~170 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[15]~170 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[15]~171 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[15]~171_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG31|DOUT [15] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG15|DOUT [15] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG23|DOUT [15] ) ) ) # 
// ( !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG7|DOUT [15] ) ) )

	.dataa(!\REG7|DOUT [15]),
	.datab(!\REG23|DOUT [15]),
	.datac(!\REG15|DOUT [15]),
	.datad(!\REG31|DOUT [15]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[15]~171_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[15]~171 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[15]~171 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[15]~171 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[15]~172 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[15]~172_combout  = ( \MUX_END_REG_2|Q_OUT[31]~6_combout  & ( \END2[2]~input_o  & ( \MUX_END_REG_2|Q_OUT[15]~171_combout  ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~6_combout  & ( \END2[2]~input_o  & ( \MUX_END_REG_2|Q_OUT[15]~170_combout  ) 
// ) ) # ( \MUX_END_REG_2|Q_OUT[31]~6_combout  & ( !\END2[2]~input_o  & ( \REG10|DOUT [15] ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~6_combout  & ( !\END2[2]~input_o  & ( \MUX_END_REG_2|Q_OUT[15]~169_combout  ) ) )

	.dataa(!\MUX_END_REG_2|Q_OUT[15]~169_combout ),
	.datab(!\REG10|DOUT [15]),
	.datac(!\MUX_END_REG_2|Q_OUT[15]~170_combout ),
	.datad(!\MUX_END_REG_2|Q_OUT[15]~171_combout ),
	.datae(!\MUX_END_REG_2|Q_OUT[31]~6_combout ),
	.dataf(!\END2[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[15]~172_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[15]~172 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[15]~172 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[15]~172 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[15]~173 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[15]~173_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG25|DOUT [15] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG9|DOUT [15] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG17|DOUT [15] ) ) ) # ( 
// !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG1|DOUT [15] ) ) )

	.dataa(!\REG1|DOUT [15]),
	.datab(!\REG17|DOUT [15]),
	.datac(!\REG9|DOUT [15]),
	.datad(!\REG25|DOUT [15]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[15]~173_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[15]~173 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[15]~173 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[15]~173 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[15]~174 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[15]~174_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG29|DOUT [15] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG13|DOUT [15] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG21|DOUT [15] ) ) ) # 
// ( !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG5|DOUT [15] ) ) )

	.dataa(!\REG5|DOUT [15]),
	.datab(!\REG21|DOUT [15]),
	.datac(!\REG13|DOUT [15]),
	.datad(!\REG29|DOUT [15]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[15]~174_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[15]~174 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[15]~174 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[15]~174 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[15]~175 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[15]~175_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG24|DOUT [15] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG8|DOUT [15] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG16|DOUT [15] ) ) ) # ( 
// !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG0|DOUT [15] ) ) )

	.dataa(!\REG0|DOUT [15]),
	.datab(!\REG16|DOUT [15]),
	.datac(!\REG8|DOUT [15]),
	.datad(!\REG24|DOUT [15]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[15]~175_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[15]~175 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[15]~175 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[15]~175 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[15]~176 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[15]~176_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG28|DOUT [15] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG12|DOUT [15] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG20|DOUT [15] ) ) ) # 
// ( !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG4|DOUT [15] ) ) )

	.dataa(!\REG4|DOUT [15]),
	.datab(!\REG20|DOUT [15]),
	.datac(!\REG12|DOUT [15]),
	.datad(!\REG28|DOUT [15]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[15]~176_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[15]~176 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[15]~176 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[15]~176 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[15]~177 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[15]~177_combout  = ( \MUX_END_REG_2|Q_OUT[15]~175_combout  & ( \MUX_END_REG_2|Q_OUT[15]~176_combout  & ( (!\END2[0]~input_o ) # ((!\END2[2]~input_o  & (\MUX_END_REG_2|Q_OUT[15]~173_combout )) # (\END2[2]~input_o  & 
// ((\MUX_END_REG_2|Q_OUT[15]~174_combout )))) ) ) ) # ( !\MUX_END_REG_2|Q_OUT[15]~175_combout  & ( \MUX_END_REG_2|Q_OUT[15]~176_combout  & ( (!\END2[0]~input_o  & (\END2[2]~input_o )) # (\END2[0]~input_o  & ((!\END2[2]~input_o  & 
// (\MUX_END_REG_2|Q_OUT[15]~173_combout )) # (\END2[2]~input_o  & ((\MUX_END_REG_2|Q_OUT[15]~174_combout ))))) ) ) ) # ( \MUX_END_REG_2|Q_OUT[15]~175_combout  & ( !\MUX_END_REG_2|Q_OUT[15]~176_combout  & ( (!\END2[0]~input_o  & (!\END2[2]~input_o )) # 
// (\END2[0]~input_o  & ((!\END2[2]~input_o  & (\MUX_END_REG_2|Q_OUT[15]~173_combout )) # (\END2[2]~input_o  & ((\MUX_END_REG_2|Q_OUT[15]~174_combout ))))) ) ) ) # ( !\MUX_END_REG_2|Q_OUT[15]~175_combout  & ( !\MUX_END_REG_2|Q_OUT[15]~176_combout  & ( 
// (\END2[0]~input_o  & ((!\END2[2]~input_o  & (\MUX_END_REG_2|Q_OUT[15]~173_combout )) # (\END2[2]~input_o  & ((\MUX_END_REG_2|Q_OUT[15]~174_combout ))))) ) ) )

	.dataa(!\END2[0]~input_o ),
	.datab(!\END2[2]~input_o ),
	.datac(!\MUX_END_REG_2|Q_OUT[15]~173_combout ),
	.datad(!\MUX_END_REG_2|Q_OUT[15]~174_combout ),
	.datae(!\MUX_END_REG_2|Q_OUT[15]~175_combout ),
	.dataf(!\MUX_END_REG_2|Q_OUT[15]~176_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[15]~177_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[15]~177 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[15]~177 .lut_mask = 64'h04158C9D2637AEBF;
defparam \MUX_END_REG_2|Q_OUT[15]~177 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[15]~178 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[15]~178_combout  = (!\END2[1]~input_o  & ((\MUX_END_REG_2|Q_OUT[15]~177_combout ))) # (\END2[1]~input_o  & (\MUX_END_REG_2|Q_OUT[15]~172_combout ))

	.dataa(!\END2[1]~input_o ),
	.datab(!\MUX_END_REG_2|Q_OUT[15]~172_combout ),
	.datac(!\MUX_END_REG_2|Q_OUT[15]~177_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[15]~178_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[15]~178 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[15]~178 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX_END_REG_2|Q_OUT[15]~178 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[16]~179 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[16]~179_combout  = ( \END2[4]~input_o  & ( (!\END2[3]~input_o  & (\REG3|DOUT [16])) # (\END2[3]~input_o  & ((\REG27|DOUT [16]))) ) ) # ( !\END2[4]~input_o  & ( (!\END2[3]~input_o  & (\REG3|DOUT [16])) # (\END2[3]~input_o  & 
// ((\REG11|DOUT [16]))) ) )

	.dataa(!\REG3|DOUT [16]),
	.datab(!\REG27|DOUT [16]),
	.datac(!\REG11|DOUT [16]),
	.datad(!\END2[3]~input_o ),
	.datae(!\END2[4]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[16]~179_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[16]~179 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[16]~179 .lut_mask = 64'h550F5533550F5533;
defparam \MUX_END_REG_2|Q_OUT[16]~179 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[16]~180 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[16]~180_combout  = ( \MUX_END_REG_2|Q_OUT[31]~1_combout  & ( \MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \REG18|DOUT [16] ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~1_combout  & ( \MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \REG2|DOUT [16] ) ) ) # ( 
// \MUX_END_REG_2|Q_OUT[31]~1_combout  & ( !\MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \REG26|DOUT [16] ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~1_combout  & ( !\MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \MUX_END_REG_2|Q_OUT[16]~179_combout  ) ) )

	.dataa(!\REG2|DOUT [16]),
	.datab(!\REG18|DOUT [16]),
	.datac(!\MUX_END_REG_2|Q_OUT[16]~179_combout ),
	.datad(!\REG26|DOUT [16]),
	.datae(!\MUX_END_REG_2|Q_OUT[31]~1_combout ),
	.dataf(!\MUX_END_REG_2|Q_OUT[31]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[16]~180_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[16]~180 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[16]~180 .lut_mask = 64'h0F0F00FF55553333;
defparam \MUX_END_REG_2|Q_OUT[16]~180 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[16]~181 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[16]~181_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG30|DOUT [16] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG14|DOUT [16] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG22|DOUT [16] ) ) ) # 
// ( !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG6|DOUT [16] ) ) )

	.dataa(!\REG6|DOUT [16]),
	.datab(!\REG22|DOUT [16]),
	.datac(!\REG14|DOUT [16]),
	.datad(!\REG30|DOUT [16]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[16]~181_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[16]~181 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[16]~181 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[16]~181 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[16]~182 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[16]~182_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG31|DOUT [16] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG15|DOUT [16] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG23|DOUT [16] ) ) ) # 
// ( !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG7|DOUT [16] ) ) )

	.dataa(!\REG7|DOUT [16]),
	.datab(!\REG23|DOUT [16]),
	.datac(!\REG15|DOUT [16]),
	.datad(!\REG31|DOUT [16]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[16]~182_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[16]~182 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[16]~182 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[16]~182 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[16]~183 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[16]~183_combout  = ( \MUX_END_REG_2|Q_OUT[31]~6_combout  & ( \END2[2]~input_o  & ( \MUX_END_REG_2|Q_OUT[16]~182_combout  ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~6_combout  & ( \END2[2]~input_o  & ( \MUX_END_REG_2|Q_OUT[16]~181_combout  ) 
// ) ) # ( \MUX_END_REG_2|Q_OUT[31]~6_combout  & ( !\END2[2]~input_o  & ( \REG10|DOUT [16] ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~6_combout  & ( !\END2[2]~input_o  & ( \MUX_END_REG_2|Q_OUT[16]~180_combout  ) ) )

	.dataa(!\MUX_END_REG_2|Q_OUT[16]~180_combout ),
	.datab(!\REG10|DOUT [16]),
	.datac(!\MUX_END_REG_2|Q_OUT[16]~181_combout ),
	.datad(!\MUX_END_REG_2|Q_OUT[16]~182_combout ),
	.datae(!\MUX_END_REG_2|Q_OUT[31]~6_combout ),
	.dataf(!\END2[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[16]~183_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[16]~183 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[16]~183 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[16]~183 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[16]~184 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[16]~184_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG25|DOUT [16] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG9|DOUT [16] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG17|DOUT [16] ) ) ) # ( 
// !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG1|DOUT [16] ) ) )

	.dataa(!\REG1|DOUT [16]),
	.datab(!\REG17|DOUT [16]),
	.datac(!\REG9|DOUT [16]),
	.datad(!\REG25|DOUT [16]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[16]~184_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[16]~184 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[16]~184 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[16]~184 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[16]~185 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[16]~185_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG29|DOUT [16] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG13|DOUT [16] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG21|DOUT [16] ) ) ) # 
// ( !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG5|DOUT [16] ) ) )

	.dataa(!\REG5|DOUT [16]),
	.datab(!\REG21|DOUT [16]),
	.datac(!\REG13|DOUT [16]),
	.datad(!\REG29|DOUT [16]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[16]~185_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[16]~185 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[16]~185 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[16]~185 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[16]~186 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[16]~186_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG24|DOUT [16] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG8|DOUT [16] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG16|DOUT [16] ) ) ) # ( 
// !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG0|DOUT [16] ) ) )

	.dataa(!\REG0|DOUT [16]),
	.datab(!\REG16|DOUT [16]),
	.datac(!\REG8|DOUT [16]),
	.datad(!\REG24|DOUT [16]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[16]~186_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[16]~186 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[16]~186 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[16]~186 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[16]~187 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[16]~187_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG28|DOUT [16] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG12|DOUT [16] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG20|DOUT [16] ) ) ) # 
// ( !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG4|DOUT [16] ) ) )

	.dataa(!\REG4|DOUT [16]),
	.datab(!\REG20|DOUT [16]),
	.datac(!\REG12|DOUT [16]),
	.datad(!\REG28|DOUT [16]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[16]~187_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[16]~187 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[16]~187 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[16]~187 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[16]~188 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[16]~188_combout  = ( \MUX_END_REG_2|Q_OUT[16]~186_combout  & ( \MUX_END_REG_2|Q_OUT[16]~187_combout  & ( (!\END2[0]~input_o ) # ((!\END2[2]~input_o  & (\MUX_END_REG_2|Q_OUT[16]~184_combout )) # (\END2[2]~input_o  & 
// ((\MUX_END_REG_2|Q_OUT[16]~185_combout )))) ) ) ) # ( !\MUX_END_REG_2|Q_OUT[16]~186_combout  & ( \MUX_END_REG_2|Q_OUT[16]~187_combout  & ( (!\END2[0]~input_o  & (\END2[2]~input_o )) # (\END2[0]~input_o  & ((!\END2[2]~input_o  & 
// (\MUX_END_REG_2|Q_OUT[16]~184_combout )) # (\END2[2]~input_o  & ((\MUX_END_REG_2|Q_OUT[16]~185_combout ))))) ) ) ) # ( \MUX_END_REG_2|Q_OUT[16]~186_combout  & ( !\MUX_END_REG_2|Q_OUT[16]~187_combout  & ( (!\END2[0]~input_o  & (!\END2[2]~input_o )) # 
// (\END2[0]~input_o  & ((!\END2[2]~input_o  & (\MUX_END_REG_2|Q_OUT[16]~184_combout )) # (\END2[2]~input_o  & ((\MUX_END_REG_2|Q_OUT[16]~185_combout ))))) ) ) ) # ( !\MUX_END_REG_2|Q_OUT[16]~186_combout  & ( !\MUX_END_REG_2|Q_OUT[16]~187_combout  & ( 
// (\END2[0]~input_o  & ((!\END2[2]~input_o  & (\MUX_END_REG_2|Q_OUT[16]~184_combout )) # (\END2[2]~input_o  & ((\MUX_END_REG_2|Q_OUT[16]~185_combout ))))) ) ) )

	.dataa(!\END2[0]~input_o ),
	.datab(!\END2[2]~input_o ),
	.datac(!\MUX_END_REG_2|Q_OUT[16]~184_combout ),
	.datad(!\MUX_END_REG_2|Q_OUT[16]~185_combout ),
	.datae(!\MUX_END_REG_2|Q_OUT[16]~186_combout ),
	.dataf(!\MUX_END_REG_2|Q_OUT[16]~187_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[16]~188_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[16]~188 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[16]~188 .lut_mask = 64'h04158C9D2637AEBF;
defparam \MUX_END_REG_2|Q_OUT[16]~188 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[16]~189 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[16]~189_combout  = (!\END2[1]~input_o  & ((\MUX_END_REG_2|Q_OUT[16]~188_combout ))) # (\END2[1]~input_o  & (\MUX_END_REG_2|Q_OUT[16]~183_combout ))

	.dataa(!\END2[1]~input_o ),
	.datab(!\MUX_END_REG_2|Q_OUT[16]~183_combout ),
	.datac(!\MUX_END_REG_2|Q_OUT[16]~188_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[16]~189_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[16]~189 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[16]~189 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX_END_REG_2|Q_OUT[16]~189 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[17]~190 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[17]~190_combout  = ( \END2[4]~input_o  & ( (!\END2[3]~input_o  & (\REG3|DOUT [17])) # (\END2[3]~input_o  & ((\REG27|DOUT [17]))) ) ) # ( !\END2[4]~input_o  & ( (!\END2[3]~input_o  & (\REG3|DOUT [17])) # (\END2[3]~input_o  & 
// ((\REG11|DOUT [17]))) ) )

	.dataa(!\REG3|DOUT [17]),
	.datab(!\REG27|DOUT [17]),
	.datac(!\REG11|DOUT [17]),
	.datad(!\END2[3]~input_o ),
	.datae(!\END2[4]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[17]~190_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[17]~190 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[17]~190 .lut_mask = 64'h550F5533550F5533;
defparam \MUX_END_REG_2|Q_OUT[17]~190 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[17]~191 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[17]~191_combout  = ( \MUX_END_REG_2|Q_OUT[31]~1_combout  & ( \MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \REG18|DOUT [17] ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~1_combout  & ( \MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \REG2|DOUT [17] ) ) ) # ( 
// \MUX_END_REG_2|Q_OUT[31]~1_combout  & ( !\MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \REG26|DOUT [17] ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~1_combout  & ( !\MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \MUX_END_REG_2|Q_OUT[17]~190_combout  ) ) )

	.dataa(!\REG2|DOUT [17]),
	.datab(!\REG18|DOUT [17]),
	.datac(!\MUX_END_REG_2|Q_OUT[17]~190_combout ),
	.datad(!\REG26|DOUT [17]),
	.datae(!\MUX_END_REG_2|Q_OUT[31]~1_combout ),
	.dataf(!\MUX_END_REG_2|Q_OUT[31]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[17]~191_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[17]~191 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[17]~191 .lut_mask = 64'h0F0F00FF55553333;
defparam \MUX_END_REG_2|Q_OUT[17]~191 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[17]~192 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[17]~192_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG30|DOUT [17] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG14|DOUT [17] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG22|DOUT [17] ) ) ) # 
// ( !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG6|DOUT [17] ) ) )

	.dataa(!\REG6|DOUT [17]),
	.datab(!\REG22|DOUT [17]),
	.datac(!\REG14|DOUT [17]),
	.datad(!\REG30|DOUT [17]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[17]~192_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[17]~192 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[17]~192 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[17]~192 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[17]~193 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[17]~193_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG31|DOUT [17] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG15|DOUT [17] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG23|DOUT [17] ) ) ) # 
// ( !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG7|DOUT [17] ) ) )

	.dataa(!\REG7|DOUT [17]),
	.datab(!\REG23|DOUT [17]),
	.datac(!\REG15|DOUT [17]),
	.datad(!\REG31|DOUT [17]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[17]~193_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[17]~193 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[17]~193 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[17]~193 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[17]~194 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[17]~194_combout  = ( \MUX_END_REG_2|Q_OUT[31]~6_combout  & ( \END2[2]~input_o  & ( \MUX_END_REG_2|Q_OUT[17]~193_combout  ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~6_combout  & ( \END2[2]~input_o  & ( \MUX_END_REG_2|Q_OUT[17]~192_combout  ) 
// ) ) # ( \MUX_END_REG_2|Q_OUT[31]~6_combout  & ( !\END2[2]~input_o  & ( \REG10|DOUT [17] ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~6_combout  & ( !\END2[2]~input_o  & ( \MUX_END_REG_2|Q_OUT[17]~191_combout  ) ) )

	.dataa(!\MUX_END_REG_2|Q_OUT[17]~191_combout ),
	.datab(!\REG10|DOUT [17]),
	.datac(!\MUX_END_REG_2|Q_OUT[17]~192_combout ),
	.datad(!\MUX_END_REG_2|Q_OUT[17]~193_combout ),
	.datae(!\MUX_END_REG_2|Q_OUT[31]~6_combout ),
	.dataf(!\END2[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[17]~194_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[17]~194 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[17]~194 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[17]~194 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[17]~195 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[17]~195_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG25|DOUT [17] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG9|DOUT [17] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG17|DOUT [17] ) ) ) # ( 
// !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG1|DOUT [17] ) ) )

	.dataa(!\REG1|DOUT [17]),
	.datab(!\REG17|DOUT [17]),
	.datac(!\REG9|DOUT [17]),
	.datad(!\REG25|DOUT [17]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[17]~195_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[17]~195 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[17]~195 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[17]~195 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[17]~196 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[17]~196_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG29|DOUT [17] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG13|DOUT [17] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG21|DOUT [17] ) ) ) # 
// ( !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG5|DOUT [17] ) ) )

	.dataa(!\REG5|DOUT [17]),
	.datab(!\REG21|DOUT [17]),
	.datac(!\REG13|DOUT [17]),
	.datad(!\REG29|DOUT [17]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[17]~196_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[17]~196 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[17]~196 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[17]~196 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[17]~197 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[17]~197_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG24|DOUT [17] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG8|DOUT [17] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG16|DOUT [17] ) ) ) # ( 
// !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG0|DOUT [17] ) ) )

	.dataa(!\REG0|DOUT [17]),
	.datab(!\REG16|DOUT [17]),
	.datac(!\REG8|DOUT [17]),
	.datad(!\REG24|DOUT [17]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[17]~197_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[17]~197 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[17]~197 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[17]~197 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[17]~198 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[17]~198_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG28|DOUT [17] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG12|DOUT [17] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG20|DOUT [17] ) ) ) # 
// ( !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG4|DOUT [17] ) ) )

	.dataa(!\REG4|DOUT [17]),
	.datab(!\REG20|DOUT [17]),
	.datac(!\REG12|DOUT [17]),
	.datad(!\REG28|DOUT [17]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[17]~198_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[17]~198 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[17]~198 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[17]~198 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[17]~199 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[17]~199_combout  = ( \MUX_END_REG_2|Q_OUT[17]~197_combout  & ( \MUX_END_REG_2|Q_OUT[17]~198_combout  & ( (!\END2[0]~input_o ) # ((!\END2[2]~input_o  & (\MUX_END_REG_2|Q_OUT[17]~195_combout )) # (\END2[2]~input_o  & 
// ((\MUX_END_REG_2|Q_OUT[17]~196_combout )))) ) ) ) # ( !\MUX_END_REG_2|Q_OUT[17]~197_combout  & ( \MUX_END_REG_2|Q_OUT[17]~198_combout  & ( (!\END2[0]~input_o  & (\END2[2]~input_o )) # (\END2[0]~input_o  & ((!\END2[2]~input_o  & 
// (\MUX_END_REG_2|Q_OUT[17]~195_combout )) # (\END2[2]~input_o  & ((\MUX_END_REG_2|Q_OUT[17]~196_combout ))))) ) ) ) # ( \MUX_END_REG_2|Q_OUT[17]~197_combout  & ( !\MUX_END_REG_2|Q_OUT[17]~198_combout  & ( (!\END2[0]~input_o  & (!\END2[2]~input_o )) # 
// (\END2[0]~input_o  & ((!\END2[2]~input_o  & (\MUX_END_REG_2|Q_OUT[17]~195_combout )) # (\END2[2]~input_o  & ((\MUX_END_REG_2|Q_OUT[17]~196_combout ))))) ) ) ) # ( !\MUX_END_REG_2|Q_OUT[17]~197_combout  & ( !\MUX_END_REG_2|Q_OUT[17]~198_combout  & ( 
// (\END2[0]~input_o  & ((!\END2[2]~input_o  & (\MUX_END_REG_2|Q_OUT[17]~195_combout )) # (\END2[2]~input_o  & ((\MUX_END_REG_2|Q_OUT[17]~196_combout ))))) ) ) )

	.dataa(!\END2[0]~input_o ),
	.datab(!\END2[2]~input_o ),
	.datac(!\MUX_END_REG_2|Q_OUT[17]~195_combout ),
	.datad(!\MUX_END_REG_2|Q_OUT[17]~196_combout ),
	.datae(!\MUX_END_REG_2|Q_OUT[17]~197_combout ),
	.dataf(!\MUX_END_REG_2|Q_OUT[17]~198_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[17]~199_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[17]~199 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[17]~199 .lut_mask = 64'h04158C9D2637AEBF;
defparam \MUX_END_REG_2|Q_OUT[17]~199 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[17]~200 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[17]~200_combout  = (!\END2[1]~input_o  & ((\MUX_END_REG_2|Q_OUT[17]~199_combout ))) # (\END2[1]~input_o  & (\MUX_END_REG_2|Q_OUT[17]~194_combout ))

	.dataa(!\END2[1]~input_o ),
	.datab(!\MUX_END_REG_2|Q_OUT[17]~194_combout ),
	.datac(!\MUX_END_REG_2|Q_OUT[17]~199_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[17]~200_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[17]~200 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[17]~200 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX_END_REG_2|Q_OUT[17]~200 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[18]~201 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[18]~201_combout  = ( \END2[4]~input_o  & ( (!\END2[3]~input_o  & (\REG3|DOUT [18])) # (\END2[3]~input_o  & ((\REG27|DOUT [18]))) ) ) # ( !\END2[4]~input_o  & ( (!\END2[3]~input_o  & (\REG3|DOUT [18])) # (\END2[3]~input_o  & 
// ((\REG11|DOUT [18]))) ) )

	.dataa(!\REG3|DOUT [18]),
	.datab(!\REG27|DOUT [18]),
	.datac(!\REG11|DOUT [18]),
	.datad(!\END2[3]~input_o ),
	.datae(!\END2[4]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[18]~201_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[18]~201 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[18]~201 .lut_mask = 64'h550F5533550F5533;
defparam \MUX_END_REG_2|Q_OUT[18]~201 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[18]~202 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[18]~202_combout  = ( \MUX_END_REG_2|Q_OUT[31]~1_combout  & ( \MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \REG18|DOUT [18] ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~1_combout  & ( \MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \REG2|DOUT [18] ) ) ) # ( 
// \MUX_END_REG_2|Q_OUT[31]~1_combout  & ( !\MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \REG26|DOUT [18] ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~1_combout  & ( !\MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \MUX_END_REG_2|Q_OUT[18]~201_combout  ) ) )

	.dataa(!\REG2|DOUT [18]),
	.datab(!\REG18|DOUT [18]),
	.datac(!\MUX_END_REG_2|Q_OUT[18]~201_combout ),
	.datad(!\REG26|DOUT [18]),
	.datae(!\MUX_END_REG_2|Q_OUT[31]~1_combout ),
	.dataf(!\MUX_END_REG_2|Q_OUT[31]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[18]~202_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[18]~202 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[18]~202 .lut_mask = 64'h0F0F00FF55553333;
defparam \MUX_END_REG_2|Q_OUT[18]~202 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[18]~203 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[18]~203_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG30|DOUT [18] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG14|DOUT [18] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG22|DOUT [18] ) ) ) # 
// ( !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG6|DOUT [18] ) ) )

	.dataa(!\REG6|DOUT [18]),
	.datab(!\REG22|DOUT [18]),
	.datac(!\REG14|DOUT [18]),
	.datad(!\REG30|DOUT [18]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[18]~203_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[18]~203 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[18]~203 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[18]~203 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[18]~204 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[18]~204_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG31|DOUT [18] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG15|DOUT [18] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG23|DOUT [18] ) ) ) # 
// ( !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG7|DOUT [18] ) ) )

	.dataa(!\REG7|DOUT [18]),
	.datab(!\REG23|DOUT [18]),
	.datac(!\REG15|DOUT [18]),
	.datad(!\REG31|DOUT [18]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[18]~204_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[18]~204 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[18]~204 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[18]~204 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[18]~205 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[18]~205_combout  = ( \MUX_END_REG_2|Q_OUT[31]~6_combout  & ( \END2[2]~input_o  & ( \MUX_END_REG_2|Q_OUT[18]~204_combout  ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~6_combout  & ( \END2[2]~input_o  & ( \MUX_END_REG_2|Q_OUT[18]~203_combout  ) 
// ) ) # ( \MUX_END_REG_2|Q_OUT[31]~6_combout  & ( !\END2[2]~input_o  & ( \REG10|DOUT [18] ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~6_combout  & ( !\END2[2]~input_o  & ( \MUX_END_REG_2|Q_OUT[18]~202_combout  ) ) )

	.dataa(!\MUX_END_REG_2|Q_OUT[18]~202_combout ),
	.datab(!\REG10|DOUT [18]),
	.datac(!\MUX_END_REG_2|Q_OUT[18]~203_combout ),
	.datad(!\MUX_END_REG_2|Q_OUT[18]~204_combout ),
	.datae(!\MUX_END_REG_2|Q_OUT[31]~6_combout ),
	.dataf(!\END2[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[18]~205_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[18]~205 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[18]~205 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[18]~205 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[18]~206 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[18]~206_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG25|DOUT [18] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG9|DOUT [18] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG17|DOUT [18] ) ) ) # ( 
// !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG1|DOUT [18] ) ) )

	.dataa(!\REG1|DOUT [18]),
	.datab(!\REG17|DOUT [18]),
	.datac(!\REG9|DOUT [18]),
	.datad(!\REG25|DOUT [18]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[18]~206_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[18]~206 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[18]~206 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[18]~206 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[18]~207 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[18]~207_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG29|DOUT [18] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG13|DOUT [18] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG21|DOUT [18] ) ) ) # 
// ( !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG5|DOUT [18] ) ) )

	.dataa(!\REG5|DOUT [18]),
	.datab(!\REG21|DOUT [18]),
	.datac(!\REG13|DOUT [18]),
	.datad(!\REG29|DOUT [18]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[18]~207_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[18]~207 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[18]~207 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[18]~207 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[18]~208 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[18]~208_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG24|DOUT [18] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG8|DOUT [18] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG16|DOUT [18] ) ) ) # ( 
// !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG0|DOUT [18] ) ) )

	.dataa(!\REG0|DOUT [18]),
	.datab(!\REG16|DOUT [18]),
	.datac(!\REG8|DOUT [18]),
	.datad(!\REG24|DOUT [18]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[18]~208_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[18]~208 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[18]~208 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[18]~208 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[18]~209 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[18]~209_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG28|DOUT [18] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG12|DOUT [18] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG20|DOUT [18] ) ) ) # 
// ( !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG4|DOUT [18] ) ) )

	.dataa(!\REG4|DOUT [18]),
	.datab(!\REG20|DOUT [18]),
	.datac(!\REG12|DOUT [18]),
	.datad(!\REG28|DOUT [18]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[18]~209_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[18]~209 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[18]~209 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[18]~209 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[18]~210 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[18]~210_combout  = ( \MUX_END_REG_2|Q_OUT[18]~208_combout  & ( \MUX_END_REG_2|Q_OUT[18]~209_combout  & ( (!\END2[0]~input_o ) # ((!\END2[2]~input_o  & (\MUX_END_REG_2|Q_OUT[18]~206_combout )) # (\END2[2]~input_o  & 
// ((\MUX_END_REG_2|Q_OUT[18]~207_combout )))) ) ) ) # ( !\MUX_END_REG_2|Q_OUT[18]~208_combout  & ( \MUX_END_REG_2|Q_OUT[18]~209_combout  & ( (!\END2[0]~input_o  & (\END2[2]~input_o )) # (\END2[0]~input_o  & ((!\END2[2]~input_o  & 
// (\MUX_END_REG_2|Q_OUT[18]~206_combout )) # (\END2[2]~input_o  & ((\MUX_END_REG_2|Q_OUT[18]~207_combout ))))) ) ) ) # ( \MUX_END_REG_2|Q_OUT[18]~208_combout  & ( !\MUX_END_REG_2|Q_OUT[18]~209_combout  & ( (!\END2[0]~input_o  & (!\END2[2]~input_o )) # 
// (\END2[0]~input_o  & ((!\END2[2]~input_o  & (\MUX_END_REG_2|Q_OUT[18]~206_combout )) # (\END2[2]~input_o  & ((\MUX_END_REG_2|Q_OUT[18]~207_combout ))))) ) ) ) # ( !\MUX_END_REG_2|Q_OUT[18]~208_combout  & ( !\MUX_END_REG_2|Q_OUT[18]~209_combout  & ( 
// (\END2[0]~input_o  & ((!\END2[2]~input_o  & (\MUX_END_REG_2|Q_OUT[18]~206_combout )) # (\END2[2]~input_o  & ((\MUX_END_REG_2|Q_OUT[18]~207_combout ))))) ) ) )

	.dataa(!\END2[0]~input_o ),
	.datab(!\END2[2]~input_o ),
	.datac(!\MUX_END_REG_2|Q_OUT[18]~206_combout ),
	.datad(!\MUX_END_REG_2|Q_OUT[18]~207_combout ),
	.datae(!\MUX_END_REG_2|Q_OUT[18]~208_combout ),
	.dataf(!\MUX_END_REG_2|Q_OUT[18]~209_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[18]~210_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[18]~210 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[18]~210 .lut_mask = 64'h04158C9D2637AEBF;
defparam \MUX_END_REG_2|Q_OUT[18]~210 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[18]~211 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[18]~211_combout  = (!\END2[1]~input_o  & ((\MUX_END_REG_2|Q_OUT[18]~210_combout ))) # (\END2[1]~input_o  & (\MUX_END_REG_2|Q_OUT[18]~205_combout ))

	.dataa(!\END2[1]~input_o ),
	.datab(!\MUX_END_REG_2|Q_OUT[18]~205_combout ),
	.datac(!\MUX_END_REG_2|Q_OUT[18]~210_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[18]~211_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[18]~211 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[18]~211 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX_END_REG_2|Q_OUT[18]~211 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[19]~212 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[19]~212_combout  = ( \END2[4]~input_o  & ( (!\END2[3]~input_o  & (\REG3|DOUT [19])) # (\END2[3]~input_o  & ((\REG27|DOUT [19]))) ) ) # ( !\END2[4]~input_o  & ( (!\END2[3]~input_o  & (\REG3|DOUT [19])) # (\END2[3]~input_o  & 
// ((\REG11|DOUT [19]))) ) )

	.dataa(!\REG3|DOUT [19]),
	.datab(!\REG27|DOUT [19]),
	.datac(!\REG11|DOUT [19]),
	.datad(!\END2[3]~input_o ),
	.datae(!\END2[4]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[19]~212_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[19]~212 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[19]~212 .lut_mask = 64'h550F5533550F5533;
defparam \MUX_END_REG_2|Q_OUT[19]~212 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[19]~213 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[19]~213_combout  = ( \MUX_END_REG_2|Q_OUT[31]~1_combout  & ( \MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \REG18|DOUT [19] ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~1_combout  & ( \MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \REG2|DOUT [19] ) ) ) # ( 
// \MUX_END_REG_2|Q_OUT[31]~1_combout  & ( !\MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \REG26|DOUT [19] ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~1_combout  & ( !\MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \MUX_END_REG_2|Q_OUT[19]~212_combout  ) ) )

	.dataa(!\REG2|DOUT [19]),
	.datab(!\REG18|DOUT [19]),
	.datac(!\MUX_END_REG_2|Q_OUT[19]~212_combout ),
	.datad(!\REG26|DOUT [19]),
	.datae(!\MUX_END_REG_2|Q_OUT[31]~1_combout ),
	.dataf(!\MUX_END_REG_2|Q_OUT[31]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[19]~213_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[19]~213 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[19]~213 .lut_mask = 64'h0F0F00FF55553333;
defparam \MUX_END_REG_2|Q_OUT[19]~213 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[19]~214 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[19]~214_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG30|DOUT [19] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG14|DOUT [19] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG22|DOUT [19] ) ) ) # 
// ( !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG6|DOUT [19] ) ) )

	.dataa(!\REG6|DOUT [19]),
	.datab(!\REG22|DOUT [19]),
	.datac(!\REG14|DOUT [19]),
	.datad(!\REG30|DOUT [19]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[19]~214_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[19]~214 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[19]~214 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[19]~214 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[19]~215 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[19]~215_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG31|DOUT [19] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG15|DOUT [19] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG23|DOUT [19] ) ) ) # 
// ( !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG7|DOUT [19] ) ) )

	.dataa(!\REG7|DOUT [19]),
	.datab(!\REG23|DOUT [19]),
	.datac(!\REG15|DOUT [19]),
	.datad(!\REG31|DOUT [19]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[19]~215_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[19]~215 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[19]~215 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[19]~215 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[19]~216 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[19]~216_combout  = ( \MUX_END_REG_2|Q_OUT[31]~6_combout  & ( \END2[2]~input_o  & ( \MUX_END_REG_2|Q_OUT[19]~215_combout  ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~6_combout  & ( \END2[2]~input_o  & ( \MUX_END_REG_2|Q_OUT[19]~214_combout  ) 
// ) ) # ( \MUX_END_REG_2|Q_OUT[31]~6_combout  & ( !\END2[2]~input_o  & ( \REG10|DOUT [19] ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~6_combout  & ( !\END2[2]~input_o  & ( \MUX_END_REG_2|Q_OUT[19]~213_combout  ) ) )

	.dataa(!\MUX_END_REG_2|Q_OUT[19]~213_combout ),
	.datab(!\REG10|DOUT [19]),
	.datac(!\MUX_END_REG_2|Q_OUT[19]~214_combout ),
	.datad(!\MUX_END_REG_2|Q_OUT[19]~215_combout ),
	.datae(!\MUX_END_REG_2|Q_OUT[31]~6_combout ),
	.dataf(!\END2[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[19]~216_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[19]~216 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[19]~216 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[19]~216 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[19]~217 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[19]~217_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG25|DOUT [19] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG9|DOUT [19] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG17|DOUT [19] ) ) ) # ( 
// !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG1|DOUT [19] ) ) )

	.dataa(!\REG1|DOUT [19]),
	.datab(!\REG17|DOUT [19]),
	.datac(!\REG9|DOUT [19]),
	.datad(!\REG25|DOUT [19]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[19]~217_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[19]~217 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[19]~217 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[19]~217 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[19]~218 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[19]~218_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG29|DOUT [19] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG13|DOUT [19] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG21|DOUT [19] ) ) ) # 
// ( !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG5|DOUT [19] ) ) )

	.dataa(!\REG5|DOUT [19]),
	.datab(!\REG21|DOUT [19]),
	.datac(!\REG13|DOUT [19]),
	.datad(!\REG29|DOUT [19]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[19]~218_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[19]~218 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[19]~218 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[19]~218 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[19]~219 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[19]~219_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG24|DOUT [19] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG8|DOUT [19] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG16|DOUT [19] ) ) ) # ( 
// !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG0|DOUT [19] ) ) )

	.dataa(!\REG0|DOUT [19]),
	.datab(!\REG16|DOUT [19]),
	.datac(!\REG8|DOUT [19]),
	.datad(!\REG24|DOUT [19]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[19]~219_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[19]~219 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[19]~219 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[19]~219 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[19]~220 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[19]~220_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG28|DOUT [19] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG12|DOUT [19] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG20|DOUT [19] ) ) ) # 
// ( !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG4|DOUT [19] ) ) )

	.dataa(!\REG4|DOUT [19]),
	.datab(!\REG20|DOUT [19]),
	.datac(!\REG12|DOUT [19]),
	.datad(!\REG28|DOUT [19]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[19]~220_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[19]~220 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[19]~220 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[19]~220 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[19]~221 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[19]~221_combout  = ( \MUX_END_REG_2|Q_OUT[19]~219_combout  & ( \MUX_END_REG_2|Q_OUT[19]~220_combout  & ( (!\END2[0]~input_o ) # ((!\END2[2]~input_o  & (\MUX_END_REG_2|Q_OUT[19]~217_combout )) # (\END2[2]~input_o  & 
// ((\MUX_END_REG_2|Q_OUT[19]~218_combout )))) ) ) ) # ( !\MUX_END_REG_2|Q_OUT[19]~219_combout  & ( \MUX_END_REG_2|Q_OUT[19]~220_combout  & ( (!\END2[0]~input_o  & (\END2[2]~input_o )) # (\END2[0]~input_o  & ((!\END2[2]~input_o  & 
// (\MUX_END_REG_2|Q_OUT[19]~217_combout )) # (\END2[2]~input_o  & ((\MUX_END_REG_2|Q_OUT[19]~218_combout ))))) ) ) ) # ( \MUX_END_REG_2|Q_OUT[19]~219_combout  & ( !\MUX_END_REG_2|Q_OUT[19]~220_combout  & ( (!\END2[0]~input_o  & (!\END2[2]~input_o )) # 
// (\END2[0]~input_o  & ((!\END2[2]~input_o  & (\MUX_END_REG_2|Q_OUT[19]~217_combout )) # (\END2[2]~input_o  & ((\MUX_END_REG_2|Q_OUT[19]~218_combout ))))) ) ) ) # ( !\MUX_END_REG_2|Q_OUT[19]~219_combout  & ( !\MUX_END_REG_2|Q_OUT[19]~220_combout  & ( 
// (\END2[0]~input_o  & ((!\END2[2]~input_o  & (\MUX_END_REG_2|Q_OUT[19]~217_combout )) # (\END2[2]~input_o  & ((\MUX_END_REG_2|Q_OUT[19]~218_combout ))))) ) ) )

	.dataa(!\END2[0]~input_o ),
	.datab(!\END2[2]~input_o ),
	.datac(!\MUX_END_REG_2|Q_OUT[19]~217_combout ),
	.datad(!\MUX_END_REG_2|Q_OUT[19]~218_combout ),
	.datae(!\MUX_END_REG_2|Q_OUT[19]~219_combout ),
	.dataf(!\MUX_END_REG_2|Q_OUT[19]~220_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[19]~221_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[19]~221 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[19]~221 .lut_mask = 64'h04158C9D2637AEBF;
defparam \MUX_END_REG_2|Q_OUT[19]~221 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[19]~222 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[19]~222_combout  = (!\END2[1]~input_o  & ((\MUX_END_REG_2|Q_OUT[19]~221_combout ))) # (\END2[1]~input_o  & (\MUX_END_REG_2|Q_OUT[19]~216_combout ))

	.dataa(!\END2[1]~input_o ),
	.datab(!\MUX_END_REG_2|Q_OUT[19]~216_combout ),
	.datac(!\MUX_END_REG_2|Q_OUT[19]~221_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[19]~222_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[19]~222 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[19]~222 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX_END_REG_2|Q_OUT[19]~222 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[20]~223 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[20]~223_combout  = ( \END2[4]~input_o  & ( (!\END2[3]~input_o  & (\REG3|DOUT [20])) # (\END2[3]~input_o  & ((\REG27|DOUT [20]))) ) ) # ( !\END2[4]~input_o  & ( (!\END2[3]~input_o  & (\REG3|DOUT [20])) # (\END2[3]~input_o  & 
// ((\REG11|DOUT [20]))) ) )

	.dataa(!\REG3|DOUT [20]),
	.datab(!\REG27|DOUT [20]),
	.datac(!\REG11|DOUT [20]),
	.datad(!\END2[3]~input_o ),
	.datae(!\END2[4]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[20]~223_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[20]~223 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[20]~223 .lut_mask = 64'h550F5533550F5533;
defparam \MUX_END_REG_2|Q_OUT[20]~223 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[20]~224 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[20]~224_combout  = ( \MUX_END_REG_2|Q_OUT[31]~1_combout  & ( \MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \REG18|DOUT [20] ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~1_combout  & ( \MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \REG2|DOUT [20] ) ) ) # ( 
// \MUX_END_REG_2|Q_OUT[31]~1_combout  & ( !\MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \REG26|DOUT [20] ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~1_combout  & ( !\MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \MUX_END_REG_2|Q_OUT[20]~223_combout  ) ) )

	.dataa(!\REG2|DOUT [20]),
	.datab(!\REG18|DOUT [20]),
	.datac(!\MUX_END_REG_2|Q_OUT[20]~223_combout ),
	.datad(!\REG26|DOUT [20]),
	.datae(!\MUX_END_REG_2|Q_OUT[31]~1_combout ),
	.dataf(!\MUX_END_REG_2|Q_OUT[31]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[20]~224_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[20]~224 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[20]~224 .lut_mask = 64'h0F0F00FF55553333;
defparam \MUX_END_REG_2|Q_OUT[20]~224 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[20]~225 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[20]~225_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG30|DOUT [20] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG14|DOUT [20] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG22|DOUT [20] ) ) ) # 
// ( !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG6|DOUT [20] ) ) )

	.dataa(!\REG6|DOUT [20]),
	.datab(!\REG22|DOUT [20]),
	.datac(!\REG14|DOUT [20]),
	.datad(!\REG30|DOUT [20]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[20]~225_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[20]~225 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[20]~225 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[20]~225 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[20]~226 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[20]~226_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG31|DOUT [20] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG15|DOUT [20] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG23|DOUT [20] ) ) ) # 
// ( !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG7|DOUT [20] ) ) )

	.dataa(!\REG7|DOUT [20]),
	.datab(!\REG23|DOUT [20]),
	.datac(!\REG15|DOUT [20]),
	.datad(!\REG31|DOUT [20]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[20]~226_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[20]~226 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[20]~226 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[20]~226 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[20]~227 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[20]~227_combout  = ( \MUX_END_REG_2|Q_OUT[31]~6_combout  & ( \END2[2]~input_o  & ( \MUX_END_REG_2|Q_OUT[20]~226_combout  ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~6_combout  & ( \END2[2]~input_o  & ( \MUX_END_REG_2|Q_OUT[20]~225_combout  ) 
// ) ) # ( \MUX_END_REG_2|Q_OUT[31]~6_combout  & ( !\END2[2]~input_o  & ( \REG10|DOUT [20] ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~6_combout  & ( !\END2[2]~input_o  & ( \MUX_END_REG_2|Q_OUT[20]~224_combout  ) ) )

	.dataa(!\MUX_END_REG_2|Q_OUT[20]~224_combout ),
	.datab(!\REG10|DOUT [20]),
	.datac(!\MUX_END_REG_2|Q_OUT[20]~225_combout ),
	.datad(!\MUX_END_REG_2|Q_OUT[20]~226_combout ),
	.datae(!\MUX_END_REG_2|Q_OUT[31]~6_combout ),
	.dataf(!\END2[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[20]~227_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[20]~227 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[20]~227 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[20]~227 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[20]~228 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[20]~228_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG25|DOUT [20] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG9|DOUT [20] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG17|DOUT [20] ) ) ) # ( 
// !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG1|DOUT [20] ) ) )

	.dataa(!\REG1|DOUT [20]),
	.datab(!\REG17|DOUT [20]),
	.datac(!\REG9|DOUT [20]),
	.datad(!\REG25|DOUT [20]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[20]~228_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[20]~228 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[20]~228 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[20]~228 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[20]~229 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[20]~229_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG29|DOUT [20] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG13|DOUT [20] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG21|DOUT [20] ) ) ) # 
// ( !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG5|DOUT [20] ) ) )

	.dataa(!\REG5|DOUT [20]),
	.datab(!\REG21|DOUT [20]),
	.datac(!\REG13|DOUT [20]),
	.datad(!\REG29|DOUT [20]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[20]~229_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[20]~229 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[20]~229 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[20]~229 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[20]~230 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[20]~230_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG24|DOUT [20] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG8|DOUT [20] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG16|DOUT [20] ) ) ) # ( 
// !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG0|DOUT [20] ) ) )

	.dataa(!\REG0|DOUT [20]),
	.datab(!\REG16|DOUT [20]),
	.datac(!\REG8|DOUT [20]),
	.datad(!\REG24|DOUT [20]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[20]~230_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[20]~230 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[20]~230 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[20]~230 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[20]~231 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[20]~231_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG28|DOUT [20] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG12|DOUT [20] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG20|DOUT [20] ) ) ) # 
// ( !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG4|DOUT [20] ) ) )

	.dataa(!\REG4|DOUT [20]),
	.datab(!\REG20|DOUT [20]),
	.datac(!\REG12|DOUT [20]),
	.datad(!\REG28|DOUT [20]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[20]~231_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[20]~231 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[20]~231 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[20]~231 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[20]~232 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[20]~232_combout  = ( \MUX_END_REG_2|Q_OUT[20]~230_combout  & ( \MUX_END_REG_2|Q_OUT[20]~231_combout  & ( (!\END2[0]~input_o ) # ((!\END2[2]~input_o  & (\MUX_END_REG_2|Q_OUT[20]~228_combout )) # (\END2[2]~input_o  & 
// ((\MUX_END_REG_2|Q_OUT[20]~229_combout )))) ) ) ) # ( !\MUX_END_REG_2|Q_OUT[20]~230_combout  & ( \MUX_END_REG_2|Q_OUT[20]~231_combout  & ( (!\END2[0]~input_o  & (\END2[2]~input_o )) # (\END2[0]~input_o  & ((!\END2[2]~input_o  & 
// (\MUX_END_REG_2|Q_OUT[20]~228_combout )) # (\END2[2]~input_o  & ((\MUX_END_REG_2|Q_OUT[20]~229_combout ))))) ) ) ) # ( \MUX_END_REG_2|Q_OUT[20]~230_combout  & ( !\MUX_END_REG_2|Q_OUT[20]~231_combout  & ( (!\END2[0]~input_o  & (!\END2[2]~input_o )) # 
// (\END2[0]~input_o  & ((!\END2[2]~input_o  & (\MUX_END_REG_2|Q_OUT[20]~228_combout )) # (\END2[2]~input_o  & ((\MUX_END_REG_2|Q_OUT[20]~229_combout ))))) ) ) ) # ( !\MUX_END_REG_2|Q_OUT[20]~230_combout  & ( !\MUX_END_REG_2|Q_OUT[20]~231_combout  & ( 
// (\END2[0]~input_o  & ((!\END2[2]~input_o  & (\MUX_END_REG_2|Q_OUT[20]~228_combout )) # (\END2[2]~input_o  & ((\MUX_END_REG_2|Q_OUT[20]~229_combout ))))) ) ) )

	.dataa(!\END2[0]~input_o ),
	.datab(!\END2[2]~input_o ),
	.datac(!\MUX_END_REG_2|Q_OUT[20]~228_combout ),
	.datad(!\MUX_END_REG_2|Q_OUT[20]~229_combout ),
	.datae(!\MUX_END_REG_2|Q_OUT[20]~230_combout ),
	.dataf(!\MUX_END_REG_2|Q_OUT[20]~231_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[20]~232_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[20]~232 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[20]~232 .lut_mask = 64'h04158C9D2637AEBF;
defparam \MUX_END_REG_2|Q_OUT[20]~232 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[20]~233 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[20]~233_combout  = (!\END2[1]~input_o  & ((\MUX_END_REG_2|Q_OUT[20]~232_combout ))) # (\END2[1]~input_o  & (\MUX_END_REG_2|Q_OUT[20]~227_combout ))

	.dataa(!\END2[1]~input_o ),
	.datab(!\MUX_END_REG_2|Q_OUT[20]~227_combout ),
	.datac(!\MUX_END_REG_2|Q_OUT[20]~232_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[20]~233_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[20]~233 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[20]~233 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX_END_REG_2|Q_OUT[20]~233 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[21]~234 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[21]~234_combout  = ( \END2[4]~input_o  & ( (!\END2[3]~input_o  & (\REG3|DOUT [21])) # (\END2[3]~input_o  & ((\REG27|DOUT [21]))) ) ) # ( !\END2[4]~input_o  & ( (!\END2[3]~input_o  & (\REG3|DOUT [21])) # (\END2[3]~input_o  & 
// ((\REG11|DOUT [21]))) ) )

	.dataa(!\REG3|DOUT [21]),
	.datab(!\REG27|DOUT [21]),
	.datac(!\REG11|DOUT [21]),
	.datad(!\END2[3]~input_o ),
	.datae(!\END2[4]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[21]~234_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[21]~234 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[21]~234 .lut_mask = 64'h550F5533550F5533;
defparam \MUX_END_REG_2|Q_OUT[21]~234 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[21]~235 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[21]~235_combout  = ( \MUX_END_REG_2|Q_OUT[31]~1_combout  & ( \MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \REG18|DOUT [21] ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~1_combout  & ( \MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \REG2|DOUT [21] ) ) ) # ( 
// \MUX_END_REG_2|Q_OUT[31]~1_combout  & ( !\MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \REG26|DOUT [21] ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~1_combout  & ( !\MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \MUX_END_REG_2|Q_OUT[21]~234_combout  ) ) )

	.dataa(!\REG2|DOUT [21]),
	.datab(!\REG18|DOUT [21]),
	.datac(!\MUX_END_REG_2|Q_OUT[21]~234_combout ),
	.datad(!\REG26|DOUT [21]),
	.datae(!\MUX_END_REG_2|Q_OUT[31]~1_combout ),
	.dataf(!\MUX_END_REG_2|Q_OUT[31]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[21]~235_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[21]~235 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[21]~235 .lut_mask = 64'h0F0F00FF55553333;
defparam \MUX_END_REG_2|Q_OUT[21]~235 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[21]~236 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[21]~236_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG30|DOUT [21] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG14|DOUT [21] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG22|DOUT [21] ) ) ) # 
// ( !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG6|DOUT [21] ) ) )

	.dataa(!\REG6|DOUT [21]),
	.datab(!\REG22|DOUT [21]),
	.datac(!\REG14|DOUT [21]),
	.datad(!\REG30|DOUT [21]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[21]~236_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[21]~236 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[21]~236 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[21]~236 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[21]~237 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[21]~237_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG31|DOUT [21] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG15|DOUT [21] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG23|DOUT [21] ) ) ) # 
// ( !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG7|DOUT [21] ) ) )

	.dataa(!\REG7|DOUT [21]),
	.datab(!\REG23|DOUT [21]),
	.datac(!\REG15|DOUT [21]),
	.datad(!\REG31|DOUT [21]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[21]~237_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[21]~237 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[21]~237 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[21]~237 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[21]~238 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[21]~238_combout  = ( \MUX_END_REG_2|Q_OUT[31]~6_combout  & ( \END2[2]~input_o  & ( \MUX_END_REG_2|Q_OUT[21]~237_combout  ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~6_combout  & ( \END2[2]~input_o  & ( \MUX_END_REG_2|Q_OUT[21]~236_combout  ) 
// ) ) # ( \MUX_END_REG_2|Q_OUT[31]~6_combout  & ( !\END2[2]~input_o  & ( \REG10|DOUT [21] ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~6_combout  & ( !\END2[2]~input_o  & ( \MUX_END_REG_2|Q_OUT[21]~235_combout  ) ) )

	.dataa(!\MUX_END_REG_2|Q_OUT[21]~235_combout ),
	.datab(!\REG10|DOUT [21]),
	.datac(!\MUX_END_REG_2|Q_OUT[21]~236_combout ),
	.datad(!\MUX_END_REG_2|Q_OUT[21]~237_combout ),
	.datae(!\MUX_END_REG_2|Q_OUT[31]~6_combout ),
	.dataf(!\END2[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[21]~238_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[21]~238 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[21]~238 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[21]~238 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[21]~239 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[21]~239_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG25|DOUT [21] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG9|DOUT [21] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG17|DOUT [21] ) ) ) # ( 
// !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG1|DOUT [21] ) ) )

	.dataa(!\REG1|DOUT [21]),
	.datab(!\REG17|DOUT [21]),
	.datac(!\REG9|DOUT [21]),
	.datad(!\REG25|DOUT [21]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[21]~239_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[21]~239 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[21]~239 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[21]~239 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[21]~240 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[21]~240_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG29|DOUT [21] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG13|DOUT [21] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG21|DOUT [21] ) ) ) # 
// ( !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG5|DOUT [21] ) ) )

	.dataa(!\REG5|DOUT [21]),
	.datab(!\REG21|DOUT [21]),
	.datac(!\REG13|DOUT [21]),
	.datad(!\REG29|DOUT [21]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[21]~240_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[21]~240 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[21]~240 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[21]~240 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[21]~241 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[21]~241_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG24|DOUT [21] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG8|DOUT [21] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG16|DOUT [21] ) ) ) # ( 
// !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG0|DOUT [21] ) ) )

	.dataa(!\REG0|DOUT [21]),
	.datab(!\REG16|DOUT [21]),
	.datac(!\REG8|DOUT [21]),
	.datad(!\REG24|DOUT [21]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[21]~241_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[21]~241 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[21]~241 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[21]~241 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[21]~242 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[21]~242_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG28|DOUT [21] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG12|DOUT [21] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG20|DOUT [21] ) ) ) # 
// ( !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG4|DOUT [21] ) ) )

	.dataa(!\REG4|DOUT [21]),
	.datab(!\REG20|DOUT [21]),
	.datac(!\REG12|DOUT [21]),
	.datad(!\REG28|DOUT [21]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[21]~242_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[21]~242 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[21]~242 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[21]~242 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[21]~243 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[21]~243_combout  = ( \MUX_END_REG_2|Q_OUT[21]~241_combout  & ( \MUX_END_REG_2|Q_OUT[21]~242_combout  & ( (!\END2[0]~input_o ) # ((!\END2[2]~input_o  & (\MUX_END_REG_2|Q_OUT[21]~239_combout )) # (\END2[2]~input_o  & 
// ((\MUX_END_REG_2|Q_OUT[21]~240_combout )))) ) ) ) # ( !\MUX_END_REG_2|Q_OUT[21]~241_combout  & ( \MUX_END_REG_2|Q_OUT[21]~242_combout  & ( (!\END2[0]~input_o  & (\END2[2]~input_o )) # (\END2[0]~input_o  & ((!\END2[2]~input_o  & 
// (\MUX_END_REG_2|Q_OUT[21]~239_combout )) # (\END2[2]~input_o  & ((\MUX_END_REG_2|Q_OUT[21]~240_combout ))))) ) ) ) # ( \MUX_END_REG_2|Q_OUT[21]~241_combout  & ( !\MUX_END_REG_2|Q_OUT[21]~242_combout  & ( (!\END2[0]~input_o  & (!\END2[2]~input_o )) # 
// (\END2[0]~input_o  & ((!\END2[2]~input_o  & (\MUX_END_REG_2|Q_OUT[21]~239_combout )) # (\END2[2]~input_o  & ((\MUX_END_REG_2|Q_OUT[21]~240_combout ))))) ) ) ) # ( !\MUX_END_REG_2|Q_OUT[21]~241_combout  & ( !\MUX_END_REG_2|Q_OUT[21]~242_combout  & ( 
// (\END2[0]~input_o  & ((!\END2[2]~input_o  & (\MUX_END_REG_2|Q_OUT[21]~239_combout )) # (\END2[2]~input_o  & ((\MUX_END_REG_2|Q_OUT[21]~240_combout ))))) ) ) )

	.dataa(!\END2[0]~input_o ),
	.datab(!\END2[2]~input_o ),
	.datac(!\MUX_END_REG_2|Q_OUT[21]~239_combout ),
	.datad(!\MUX_END_REG_2|Q_OUT[21]~240_combout ),
	.datae(!\MUX_END_REG_2|Q_OUT[21]~241_combout ),
	.dataf(!\MUX_END_REG_2|Q_OUT[21]~242_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[21]~243_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[21]~243 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[21]~243 .lut_mask = 64'h04158C9D2637AEBF;
defparam \MUX_END_REG_2|Q_OUT[21]~243 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[21]~244 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[21]~244_combout  = (!\END2[1]~input_o  & ((\MUX_END_REG_2|Q_OUT[21]~243_combout ))) # (\END2[1]~input_o  & (\MUX_END_REG_2|Q_OUT[21]~238_combout ))

	.dataa(!\END2[1]~input_o ),
	.datab(!\MUX_END_REG_2|Q_OUT[21]~238_combout ),
	.datac(!\MUX_END_REG_2|Q_OUT[21]~243_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[21]~244_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[21]~244 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[21]~244 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX_END_REG_2|Q_OUT[21]~244 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[22]~245 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[22]~245_combout  = ( \END2[4]~input_o  & ( (!\END2[3]~input_o  & (\REG3|DOUT [22])) # (\END2[3]~input_o  & ((\REG27|DOUT [22]))) ) ) # ( !\END2[4]~input_o  & ( (!\END2[3]~input_o  & (\REG3|DOUT [22])) # (\END2[3]~input_o  & 
// ((\REG11|DOUT [22]))) ) )

	.dataa(!\REG3|DOUT [22]),
	.datab(!\REG27|DOUT [22]),
	.datac(!\REG11|DOUT [22]),
	.datad(!\END2[3]~input_o ),
	.datae(!\END2[4]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[22]~245_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[22]~245 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[22]~245 .lut_mask = 64'h550F5533550F5533;
defparam \MUX_END_REG_2|Q_OUT[22]~245 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[22]~246 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[22]~246_combout  = ( \MUX_END_REG_2|Q_OUT[31]~1_combout  & ( \MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \REG18|DOUT [22] ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~1_combout  & ( \MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \REG2|DOUT [22] ) ) ) # ( 
// \MUX_END_REG_2|Q_OUT[31]~1_combout  & ( !\MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \REG26|DOUT [22] ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~1_combout  & ( !\MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \MUX_END_REG_2|Q_OUT[22]~245_combout  ) ) )

	.dataa(!\REG2|DOUT [22]),
	.datab(!\REG18|DOUT [22]),
	.datac(!\MUX_END_REG_2|Q_OUT[22]~245_combout ),
	.datad(!\REG26|DOUT [22]),
	.datae(!\MUX_END_REG_2|Q_OUT[31]~1_combout ),
	.dataf(!\MUX_END_REG_2|Q_OUT[31]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[22]~246_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[22]~246 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[22]~246 .lut_mask = 64'h0F0F00FF55553333;
defparam \MUX_END_REG_2|Q_OUT[22]~246 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[22]~247 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[22]~247_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG30|DOUT [22] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG14|DOUT [22] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG22|DOUT [22] ) ) ) # 
// ( !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG6|DOUT [22] ) ) )

	.dataa(!\REG6|DOUT [22]),
	.datab(!\REG22|DOUT [22]),
	.datac(!\REG14|DOUT [22]),
	.datad(!\REG30|DOUT [22]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[22]~247_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[22]~247 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[22]~247 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[22]~247 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[22]~248 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[22]~248_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG31|DOUT [22] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG15|DOUT [22] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG23|DOUT [22] ) ) ) # 
// ( !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG7|DOUT [22] ) ) )

	.dataa(!\REG7|DOUT [22]),
	.datab(!\REG23|DOUT [22]),
	.datac(!\REG15|DOUT [22]),
	.datad(!\REG31|DOUT [22]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[22]~248_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[22]~248 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[22]~248 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[22]~248 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[22]~249 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[22]~249_combout  = ( \MUX_END_REG_2|Q_OUT[31]~6_combout  & ( \END2[2]~input_o  & ( \MUX_END_REG_2|Q_OUT[22]~248_combout  ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~6_combout  & ( \END2[2]~input_o  & ( \MUX_END_REG_2|Q_OUT[22]~247_combout  ) 
// ) ) # ( \MUX_END_REG_2|Q_OUT[31]~6_combout  & ( !\END2[2]~input_o  & ( \REG10|DOUT [22] ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~6_combout  & ( !\END2[2]~input_o  & ( \MUX_END_REG_2|Q_OUT[22]~246_combout  ) ) )

	.dataa(!\MUX_END_REG_2|Q_OUT[22]~246_combout ),
	.datab(!\REG10|DOUT [22]),
	.datac(!\MUX_END_REG_2|Q_OUT[22]~247_combout ),
	.datad(!\MUX_END_REG_2|Q_OUT[22]~248_combout ),
	.datae(!\MUX_END_REG_2|Q_OUT[31]~6_combout ),
	.dataf(!\END2[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[22]~249_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[22]~249 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[22]~249 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[22]~249 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[22]~250 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[22]~250_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG25|DOUT [22] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG9|DOUT [22] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG17|DOUT [22] ) ) ) # ( 
// !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG1|DOUT [22] ) ) )

	.dataa(!\REG1|DOUT [22]),
	.datab(!\REG17|DOUT [22]),
	.datac(!\REG9|DOUT [22]),
	.datad(!\REG25|DOUT [22]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[22]~250_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[22]~250 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[22]~250 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[22]~250 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[22]~251 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[22]~251_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG29|DOUT [22] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG13|DOUT [22] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG21|DOUT [22] ) ) ) # 
// ( !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG5|DOUT [22] ) ) )

	.dataa(!\REG5|DOUT [22]),
	.datab(!\REG21|DOUT [22]),
	.datac(!\REG13|DOUT [22]),
	.datad(!\REG29|DOUT [22]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[22]~251_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[22]~251 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[22]~251 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[22]~251 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[22]~252 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[22]~252_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG24|DOUT [22] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG8|DOUT [22] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG16|DOUT [22] ) ) ) # ( 
// !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG0|DOUT [22] ) ) )

	.dataa(!\REG0|DOUT [22]),
	.datab(!\REG16|DOUT [22]),
	.datac(!\REG8|DOUT [22]),
	.datad(!\REG24|DOUT [22]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[22]~252_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[22]~252 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[22]~252 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[22]~252 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[22]~253 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[22]~253_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG28|DOUT [22] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG12|DOUT [22] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG20|DOUT [22] ) ) ) # 
// ( !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG4|DOUT [22] ) ) )

	.dataa(!\REG4|DOUT [22]),
	.datab(!\REG20|DOUT [22]),
	.datac(!\REG12|DOUT [22]),
	.datad(!\REG28|DOUT [22]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[22]~253_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[22]~253 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[22]~253 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[22]~253 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[22]~254 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[22]~254_combout  = ( \MUX_END_REG_2|Q_OUT[22]~252_combout  & ( \MUX_END_REG_2|Q_OUT[22]~253_combout  & ( (!\END2[0]~input_o ) # ((!\END2[2]~input_o  & (\MUX_END_REG_2|Q_OUT[22]~250_combout )) # (\END2[2]~input_o  & 
// ((\MUX_END_REG_2|Q_OUT[22]~251_combout )))) ) ) ) # ( !\MUX_END_REG_2|Q_OUT[22]~252_combout  & ( \MUX_END_REG_2|Q_OUT[22]~253_combout  & ( (!\END2[0]~input_o  & (\END2[2]~input_o )) # (\END2[0]~input_o  & ((!\END2[2]~input_o  & 
// (\MUX_END_REG_2|Q_OUT[22]~250_combout )) # (\END2[2]~input_o  & ((\MUX_END_REG_2|Q_OUT[22]~251_combout ))))) ) ) ) # ( \MUX_END_REG_2|Q_OUT[22]~252_combout  & ( !\MUX_END_REG_2|Q_OUT[22]~253_combout  & ( (!\END2[0]~input_o  & (!\END2[2]~input_o )) # 
// (\END2[0]~input_o  & ((!\END2[2]~input_o  & (\MUX_END_REG_2|Q_OUT[22]~250_combout )) # (\END2[2]~input_o  & ((\MUX_END_REG_2|Q_OUT[22]~251_combout ))))) ) ) ) # ( !\MUX_END_REG_2|Q_OUT[22]~252_combout  & ( !\MUX_END_REG_2|Q_OUT[22]~253_combout  & ( 
// (\END2[0]~input_o  & ((!\END2[2]~input_o  & (\MUX_END_REG_2|Q_OUT[22]~250_combout )) # (\END2[2]~input_o  & ((\MUX_END_REG_2|Q_OUT[22]~251_combout ))))) ) ) )

	.dataa(!\END2[0]~input_o ),
	.datab(!\END2[2]~input_o ),
	.datac(!\MUX_END_REG_2|Q_OUT[22]~250_combout ),
	.datad(!\MUX_END_REG_2|Q_OUT[22]~251_combout ),
	.datae(!\MUX_END_REG_2|Q_OUT[22]~252_combout ),
	.dataf(!\MUX_END_REG_2|Q_OUT[22]~253_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[22]~254_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[22]~254 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[22]~254 .lut_mask = 64'h04158C9D2637AEBF;
defparam \MUX_END_REG_2|Q_OUT[22]~254 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[22]~255 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[22]~255_combout  = (!\END2[1]~input_o  & ((\MUX_END_REG_2|Q_OUT[22]~254_combout ))) # (\END2[1]~input_o  & (\MUX_END_REG_2|Q_OUT[22]~249_combout ))

	.dataa(!\END2[1]~input_o ),
	.datab(!\MUX_END_REG_2|Q_OUT[22]~249_combout ),
	.datac(!\MUX_END_REG_2|Q_OUT[22]~254_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[22]~255_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[22]~255 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[22]~255 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX_END_REG_2|Q_OUT[22]~255 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[23]~256 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[23]~256_combout  = ( \END2[4]~input_o  & ( (!\END2[3]~input_o  & (\REG3|DOUT [23])) # (\END2[3]~input_o  & ((\REG27|DOUT [23]))) ) ) # ( !\END2[4]~input_o  & ( (!\END2[3]~input_o  & (\REG3|DOUT [23])) # (\END2[3]~input_o  & 
// ((\REG11|DOUT [23]))) ) )

	.dataa(!\REG3|DOUT [23]),
	.datab(!\REG27|DOUT [23]),
	.datac(!\REG11|DOUT [23]),
	.datad(!\END2[3]~input_o ),
	.datae(!\END2[4]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[23]~256_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[23]~256 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[23]~256 .lut_mask = 64'h550F5533550F5533;
defparam \MUX_END_REG_2|Q_OUT[23]~256 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[23]~257 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[23]~257_combout  = ( \MUX_END_REG_2|Q_OUT[31]~1_combout  & ( \MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \REG18|DOUT [23] ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~1_combout  & ( \MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \REG2|DOUT [23] ) ) ) # ( 
// \MUX_END_REG_2|Q_OUT[31]~1_combout  & ( !\MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \REG26|DOUT [23] ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~1_combout  & ( !\MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \MUX_END_REG_2|Q_OUT[23]~256_combout  ) ) )

	.dataa(!\REG2|DOUT [23]),
	.datab(!\REG18|DOUT [23]),
	.datac(!\MUX_END_REG_2|Q_OUT[23]~256_combout ),
	.datad(!\REG26|DOUT [23]),
	.datae(!\MUX_END_REG_2|Q_OUT[31]~1_combout ),
	.dataf(!\MUX_END_REG_2|Q_OUT[31]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[23]~257_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[23]~257 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[23]~257 .lut_mask = 64'h0F0F00FF55553333;
defparam \MUX_END_REG_2|Q_OUT[23]~257 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[23]~258 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[23]~258_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG30|DOUT [23] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG14|DOUT [23] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG22|DOUT [23] ) ) ) # 
// ( !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG6|DOUT [23] ) ) )

	.dataa(!\REG6|DOUT [23]),
	.datab(!\REG22|DOUT [23]),
	.datac(!\REG14|DOUT [23]),
	.datad(!\REG30|DOUT [23]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[23]~258_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[23]~258 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[23]~258 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[23]~258 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[23]~259 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[23]~259_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG31|DOUT [23] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG15|DOUT [23] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG23|DOUT [23] ) ) ) # 
// ( !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG7|DOUT [23] ) ) )

	.dataa(!\REG7|DOUT [23]),
	.datab(!\REG23|DOUT [23]),
	.datac(!\REG15|DOUT [23]),
	.datad(!\REG31|DOUT [23]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[23]~259_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[23]~259 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[23]~259 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[23]~259 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[23]~260 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[23]~260_combout  = ( \MUX_END_REG_2|Q_OUT[31]~6_combout  & ( \END2[2]~input_o  & ( \MUX_END_REG_2|Q_OUT[23]~259_combout  ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~6_combout  & ( \END2[2]~input_o  & ( \MUX_END_REG_2|Q_OUT[23]~258_combout  ) 
// ) ) # ( \MUX_END_REG_2|Q_OUT[31]~6_combout  & ( !\END2[2]~input_o  & ( \REG10|DOUT [23] ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~6_combout  & ( !\END2[2]~input_o  & ( \MUX_END_REG_2|Q_OUT[23]~257_combout  ) ) )

	.dataa(!\MUX_END_REG_2|Q_OUT[23]~257_combout ),
	.datab(!\REG10|DOUT [23]),
	.datac(!\MUX_END_REG_2|Q_OUT[23]~258_combout ),
	.datad(!\MUX_END_REG_2|Q_OUT[23]~259_combout ),
	.datae(!\MUX_END_REG_2|Q_OUT[31]~6_combout ),
	.dataf(!\END2[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[23]~260_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[23]~260 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[23]~260 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[23]~260 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[23]~261 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[23]~261_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG25|DOUT [23] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG9|DOUT [23] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG17|DOUT [23] ) ) ) # ( 
// !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG1|DOUT [23] ) ) )

	.dataa(!\REG1|DOUT [23]),
	.datab(!\REG17|DOUT [23]),
	.datac(!\REG9|DOUT [23]),
	.datad(!\REG25|DOUT [23]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[23]~261_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[23]~261 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[23]~261 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[23]~261 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[23]~262 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[23]~262_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG29|DOUT [23] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG13|DOUT [23] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG21|DOUT [23] ) ) ) # 
// ( !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG5|DOUT [23] ) ) )

	.dataa(!\REG5|DOUT [23]),
	.datab(!\REG21|DOUT [23]),
	.datac(!\REG13|DOUT [23]),
	.datad(!\REG29|DOUT [23]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[23]~262_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[23]~262 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[23]~262 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[23]~262 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[23]~263 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[23]~263_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG24|DOUT [23] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG8|DOUT [23] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG16|DOUT [23] ) ) ) # ( 
// !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG0|DOUT [23] ) ) )

	.dataa(!\REG0|DOUT [23]),
	.datab(!\REG16|DOUT [23]),
	.datac(!\REG8|DOUT [23]),
	.datad(!\REG24|DOUT [23]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[23]~263_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[23]~263 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[23]~263 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[23]~263 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[23]~264 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[23]~264_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG28|DOUT [23] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG12|DOUT [23] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG20|DOUT [23] ) ) ) # 
// ( !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG4|DOUT [23] ) ) )

	.dataa(!\REG4|DOUT [23]),
	.datab(!\REG20|DOUT [23]),
	.datac(!\REG12|DOUT [23]),
	.datad(!\REG28|DOUT [23]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[23]~264_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[23]~264 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[23]~264 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[23]~264 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[23]~265 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[23]~265_combout  = ( \MUX_END_REG_2|Q_OUT[23]~263_combout  & ( \MUX_END_REG_2|Q_OUT[23]~264_combout  & ( (!\END2[0]~input_o ) # ((!\END2[2]~input_o  & (\MUX_END_REG_2|Q_OUT[23]~261_combout )) # (\END2[2]~input_o  & 
// ((\MUX_END_REG_2|Q_OUT[23]~262_combout )))) ) ) ) # ( !\MUX_END_REG_2|Q_OUT[23]~263_combout  & ( \MUX_END_REG_2|Q_OUT[23]~264_combout  & ( (!\END2[0]~input_o  & (\END2[2]~input_o )) # (\END2[0]~input_o  & ((!\END2[2]~input_o  & 
// (\MUX_END_REG_2|Q_OUT[23]~261_combout )) # (\END2[2]~input_o  & ((\MUX_END_REG_2|Q_OUT[23]~262_combout ))))) ) ) ) # ( \MUX_END_REG_2|Q_OUT[23]~263_combout  & ( !\MUX_END_REG_2|Q_OUT[23]~264_combout  & ( (!\END2[0]~input_o  & (!\END2[2]~input_o )) # 
// (\END2[0]~input_o  & ((!\END2[2]~input_o  & (\MUX_END_REG_2|Q_OUT[23]~261_combout )) # (\END2[2]~input_o  & ((\MUX_END_REG_2|Q_OUT[23]~262_combout ))))) ) ) ) # ( !\MUX_END_REG_2|Q_OUT[23]~263_combout  & ( !\MUX_END_REG_2|Q_OUT[23]~264_combout  & ( 
// (\END2[0]~input_o  & ((!\END2[2]~input_o  & (\MUX_END_REG_2|Q_OUT[23]~261_combout )) # (\END2[2]~input_o  & ((\MUX_END_REG_2|Q_OUT[23]~262_combout ))))) ) ) )

	.dataa(!\END2[0]~input_o ),
	.datab(!\END2[2]~input_o ),
	.datac(!\MUX_END_REG_2|Q_OUT[23]~261_combout ),
	.datad(!\MUX_END_REG_2|Q_OUT[23]~262_combout ),
	.datae(!\MUX_END_REG_2|Q_OUT[23]~263_combout ),
	.dataf(!\MUX_END_REG_2|Q_OUT[23]~264_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[23]~265_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[23]~265 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[23]~265 .lut_mask = 64'h04158C9D2637AEBF;
defparam \MUX_END_REG_2|Q_OUT[23]~265 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[23]~266 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[23]~266_combout  = (!\END2[1]~input_o  & ((\MUX_END_REG_2|Q_OUT[23]~265_combout ))) # (\END2[1]~input_o  & (\MUX_END_REG_2|Q_OUT[23]~260_combout ))

	.dataa(!\END2[1]~input_o ),
	.datab(!\MUX_END_REG_2|Q_OUT[23]~260_combout ),
	.datac(!\MUX_END_REG_2|Q_OUT[23]~265_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[23]~266_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[23]~266 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[23]~266 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX_END_REG_2|Q_OUT[23]~266 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[24]~267 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[24]~267_combout  = ( \END2[4]~input_o  & ( (!\END2[3]~input_o  & (\REG3|DOUT [24])) # (\END2[3]~input_o  & ((\REG27|DOUT [24]))) ) ) # ( !\END2[4]~input_o  & ( (!\END2[3]~input_o  & (\REG3|DOUT [24])) # (\END2[3]~input_o  & 
// ((\REG11|DOUT [24]))) ) )

	.dataa(!\REG3|DOUT [24]),
	.datab(!\REG27|DOUT [24]),
	.datac(!\REG11|DOUT [24]),
	.datad(!\END2[3]~input_o ),
	.datae(!\END2[4]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[24]~267_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[24]~267 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[24]~267 .lut_mask = 64'h550F5533550F5533;
defparam \MUX_END_REG_2|Q_OUT[24]~267 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[24]~268 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[24]~268_combout  = ( \MUX_END_REG_2|Q_OUT[31]~1_combout  & ( \MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \REG18|DOUT [24] ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~1_combout  & ( \MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \REG2|DOUT [24] ) ) ) # ( 
// \MUX_END_REG_2|Q_OUT[31]~1_combout  & ( !\MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \REG26|DOUT [24] ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~1_combout  & ( !\MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \MUX_END_REG_2|Q_OUT[24]~267_combout  ) ) )

	.dataa(!\REG2|DOUT [24]),
	.datab(!\REG18|DOUT [24]),
	.datac(!\MUX_END_REG_2|Q_OUT[24]~267_combout ),
	.datad(!\REG26|DOUT [24]),
	.datae(!\MUX_END_REG_2|Q_OUT[31]~1_combout ),
	.dataf(!\MUX_END_REG_2|Q_OUT[31]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[24]~268_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[24]~268 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[24]~268 .lut_mask = 64'h0F0F00FF55553333;
defparam \MUX_END_REG_2|Q_OUT[24]~268 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[24]~269 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[24]~269_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG30|DOUT [24] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG14|DOUT [24] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG22|DOUT [24] ) ) ) # 
// ( !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG6|DOUT [24] ) ) )

	.dataa(!\REG6|DOUT [24]),
	.datab(!\REG22|DOUT [24]),
	.datac(!\REG14|DOUT [24]),
	.datad(!\REG30|DOUT [24]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[24]~269_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[24]~269 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[24]~269 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[24]~269 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[24]~270 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[24]~270_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG31|DOUT [24] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG15|DOUT [24] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG23|DOUT [24] ) ) ) # 
// ( !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG7|DOUT [24] ) ) )

	.dataa(!\REG7|DOUT [24]),
	.datab(!\REG23|DOUT [24]),
	.datac(!\REG15|DOUT [24]),
	.datad(!\REG31|DOUT [24]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[24]~270_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[24]~270 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[24]~270 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[24]~270 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[24]~271 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[24]~271_combout  = ( \MUX_END_REG_2|Q_OUT[31]~6_combout  & ( \END2[2]~input_o  & ( \MUX_END_REG_2|Q_OUT[24]~270_combout  ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~6_combout  & ( \END2[2]~input_o  & ( \MUX_END_REG_2|Q_OUT[24]~269_combout  ) 
// ) ) # ( \MUX_END_REG_2|Q_OUT[31]~6_combout  & ( !\END2[2]~input_o  & ( \REG10|DOUT [24] ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~6_combout  & ( !\END2[2]~input_o  & ( \MUX_END_REG_2|Q_OUT[24]~268_combout  ) ) )

	.dataa(!\MUX_END_REG_2|Q_OUT[24]~268_combout ),
	.datab(!\REG10|DOUT [24]),
	.datac(!\MUX_END_REG_2|Q_OUT[24]~269_combout ),
	.datad(!\MUX_END_REG_2|Q_OUT[24]~270_combout ),
	.datae(!\MUX_END_REG_2|Q_OUT[31]~6_combout ),
	.dataf(!\END2[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[24]~271_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[24]~271 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[24]~271 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[24]~271 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[24]~272 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[24]~272_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG25|DOUT [24] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG9|DOUT [24] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG17|DOUT [24] ) ) ) # ( 
// !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG1|DOUT [24] ) ) )

	.dataa(!\REG1|DOUT [24]),
	.datab(!\REG17|DOUT [24]),
	.datac(!\REG9|DOUT [24]),
	.datad(!\REG25|DOUT [24]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[24]~272_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[24]~272 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[24]~272 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[24]~272 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[24]~273 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[24]~273_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG29|DOUT [24] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG13|DOUT [24] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG21|DOUT [24] ) ) ) # 
// ( !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG5|DOUT [24] ) ) )

	.dataa(!\REG5|DOUT [24]),
	.datab(!\REG21|DOUT [24]),
	.datac(!\REG13|DOUT [24]),
	.datad(!\REG29|DOUT [24]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[24]~273_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[24]~273 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[24]~273 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[24]~273 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[24]~274 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[24]~274_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG24|DOUT [24] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG8|DOUT [24] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG16|DOUT [24] ) ) ) # ( 
// !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG0|DOUT [24] ) ) )

	.dataa(!\REG0|DOUT [24]),
	.datab(!\REG16|DOUT [24]),
	.datac(!\REG8|DOUT [24]),
	.datad(!\REG24|DOUT [24]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[24]~274_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[24]~274 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[24]~274 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[24]~274 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[24]~275 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[24]~275_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG28|DOUT [24] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG12|DOUT [24] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG20|DOUT [24] ) ) ) # 
// ( !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG4|DOUT [24] ) ) )

	.dataa(!\REG4|DOUT [24]),
	.datab(!\REG20|DOUT [24]),
	.datac(!\REG12|DOUT [24]),
	.datad(!\REG28|DOUT [24]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[24]~275_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[24]~275 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[24]~275 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[24]~275 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[24]~276 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[24]~276_combout  = ( \MUX_END_REG_2|Q_OUT[24]~274_combout  & ( \MUX_END_REG_2|Q_OUT[24]~275_combout  & ( (!\END2[0]~input_o ) # ((!\END2[2]~input_o  & (\MUX_END_REG_2|Q_OUT[24]~272_combout )) # (\END2[2]~input_o  & 
// ((\MUX_END_REG_2|Q_OUT[24]~273_combout )))) ) ) ) # ( !\MUX_END_REG_2|Q_OUT[24]~274_combout  & ( \MUX_END_REG_2|Q_OUT[24]~275_combout  & ( (!\END2[0]~input_o  & (\END2[2]~input_o )) # (\END2[0]~input_o  & ((!\END2[2]~input_o  & 
// (\MUX_END_REG_2|Q_OUT[24]~272_combout )) # (\END2[2]~input_o  & ((\MUX_END_REG_2|Q_OUT[24]~273_combout ))))) ) ) ) # ( \MUX_END_REG_2|Q_OUT[24]~274_combout  & ( !\MUX_END_REG_2|Q_OUT[24]~275_combout  & ( (!\END2[0]~input_o  & (!\END2[2]~input_o )) # 
// (\END2[0]~input_o  & ((!\END2[2]~input_o  & (\MUX_END_REG_2|Q_OUT[24]~272_combout )) # (\END2[2]~input_o  & ((\MUX_END_REG_2|Q_OUT[24]~273_combout ))))) ) ) ) # ( !\MUX_END_REG_2|Q_OUT[24]~274_combout  & ( !\MUX_END_REG_2|Q_OUT[24]~275_combout  & ( 
// (\END2[0]~input_o  & ((!\END2[2]~input_o  & (\MUX_END_REG_2|Q_OUT[24]~272_combout )) # (\END2[2]~input_o  & ((\MUX_END_REG_2|Q_OUT[24]~273_combout ))))) ) ) )

	.dataa(!\END2[0]~input_o ),
	.datab(!\END2[2]~input_o ),
	.datac(!\MUX_END_REG_2|Q_OUT[24]~272_combout ),
	.datad(!\MUX_END_REG_2|Q_OUT[24]~273_combout ),
	.datae(!\MUX_END_REG_2|Q_OUT[24]~274_combout ),
	.dataf(!\MUX_END_REG_2|Q_OUT[24]~275_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[24]~276_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[24]~276 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[24]~276 .lut_mask = 64'h04158C9D2637AEBF;
defparam \MUX_END_REG_2|Q_OUT[24]~276 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[24]~277 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[24]~277_combout  = (!\END2[1]~input_o  & ((\MUX_END_REG_2|Q_OUT[24]~276_combout ))) # (\END2[1]~input_o  & (\MUX_END_REG_2|Q_OUT[24]~271_combout ))

	.dataa(!\END2[1]~input_o ),
	.datab(!\MUX_END_REG_2|Q_OUT[24]~271_combout ),
	.datac(!\MUX_END_REG_2|Q_OUT[24]~276_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[24]~277_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[24]~277 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[24]~277 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX_END_REG_2|Q_OUT[24]~277 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[25]~278 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[25]~278_combout  = ( \END2[4]~input_o  & ( (!\END2[3]~input_o  & (\REG3|DOUT [25])) # (\END2[3]~input_o  & ((\REG27|DOUT [25]))) ) ) # ( !\END2[4]~input_o  & ( (!\END2[3]~input_o  & (\REG3|DOUT [25])) # (\END2[3]~input_o  & 
// ((\REG11|DOUT [25]))) ) )

	.dataa(!\REG3|DOUT [25]),
	.datab(!\REG27|DOUT [25]),
	.datac(!\REG11|DOUT [25]),
	.datad(!\END2[3]~input_o ),
	.datae(!\END2[4]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[25]~278_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[25]~278 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[25]~278 .lut_mask = 64'h550F5533550F5533;
defparam \MUX_END_REG_2|Q_OUT[25]~278 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[25]~279 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[25]~279_combout  = ( \MUX_END_REG_2|Q_OUT[31]~1_combout  & ( \MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \REG18|DOUT [25] ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~1_combout  & ( \MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \REG2|DOUT [25] ) ) ) # ( 
// \MUX_END_REG_2|Q_OUT[31]~1_combout  & ( !\MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \REG26|DOUT [25] ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~1_combout  & ( !\MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \MUX_END_REG_2|Q_OUT[25]~278_combout  ) ) )

	.dataa(!\REG2|DOUT [25]),
	.datab(!\REG18|DOUT [25]),
	.datac(!\MUX_END_REG_2|Q_OUT[25]~278_combout ),
	.datad(!\REG26|DOUT [25]),
	.datae(!\MUX_END_REG_2|Q_OUT[31]~1_combout ),
	.dataf(!\MUX_END_REG_2|Q_OUT[31]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[25]~279_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[25]~279 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[25]~279 .lut_mask = 64'h0F0F00FF55553333;
defparam \MUX_END_REG_2|Q_OUT[25]~279 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[25]~280 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[25]~280_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG30|DOUT [25] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG14|DOUT [25] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG22|DOUT [25] ) ) ) # 
// ( !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG6|DOUT [25] ) ) )

	.dataa(!\REG6|DOUT [25]),
	.datab(!\REG22|DOUT [25]),
	.datac(!\REG14|DOUT [25]),
	.datad(!\REG30|DOUT [25]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[25]~280_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[25]~280 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[25]~280 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[25]~280 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[25]~281 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[25]~281_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG31|DOUT [25] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG15|DOUT [25] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG23|DOUT [25] ) ) ) # 
// ( !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG7|DOUT [25] ) ) )

	.dataa(!\REG7|DOUT [25]),
	.datab(!\REG23|DOUT [25]),
	.datac(!\REG15|DOUT [25]),
	.datad(!\REG31|DOUT [25]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[25]~281_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[25]~281 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[25]~281 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[25]~281 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[25]~282 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[25]~282_combout  = ( \MUX_END_REG_2|Q_OUT[31]~6_combout  & ( \END2[2]~input_o  & ( \MUX_END_REG_2|Q_OUT[25]~281_combout  ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~6_combout  & ( \END2[2]~input_o  & ( \MUX_END_REG_2|Q_OUT[25]~280_combout  ) 
// ) ) # ( \MUX_END_REG_2|Q_OUT[31]~6_combout  & ( !\END2[2]~input_o  & ( \REG10|DOUT [25] ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~6_combout  & ( !\END2[2]~input_o  & ( \MUX_END_REG_2|Q_OUT[25]~279_combout  ) ) )

	.dataa(!\MUX_END_REG_2|Q_OUT[25]~279_combout ),
	.datab(!\REG10|DOUT [25]),
	.datac(!\MUX_END_REG_2|Q_OUT[25]~280_combout ),
	.datad(!\MUX_END_REG_2|Q_OUT[25]~281_combout ),
	.datae(!\MUX_END_REG_2|Q_OUT[31]~6_combout ),
	.dataf(!\END2[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[25]~282_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[25]~282 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[25]~282 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[25]~282 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[25]~283 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[25]~283_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG25|DOUT [25] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG9|DOUT [25] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG17|DOUT [25] ) ) ) # ( 
// !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG1|DOUT [25] ) ) )

	.dataa(!\REG1|DOUT [25]),
	.datab(!\REG17|DOUT [25]),
	.datac(!\REG9|DOUT [25]),
	.datad(!\REG25|DOUT [25]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[25]~283_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[25]~283 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[25]~283 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[25]~283 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[25]~284 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[25]~284_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG29|DOUT [25] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG13|DOUT [25] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG21|DOUT [25] ) ) ) # 
// ( !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG5|DOUT [25] ) ) )

	.dataa(!\REG5|DOUT [25]),
	.datab(!\REG21|DOUT [25]),
	.datac(!\REG13|DOUT [25]),
	.datad(!\REG29|DOUT [25]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[25]~284_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[25]~284 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[25]~284 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[25]~284 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[25]~285 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[25]~285_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG24|DOUT [25] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG8|DOUT [25] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG16|DOUT [25] ) ) ) # ( 
// !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG0|DOUT [25] ) ) )

	.dataa(!\REG0|DOUT [25]),
	.datab(!\REG16|DOUT [25]),
	.datac(!\REG8|DOUT [25]),
	.datad(!\REG24|DOUT [25]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[25]~285_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[25]~285 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[25]~285 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[25]~285 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[25]~286 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[25]~286_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG28|DOUT [25] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG12|DOUT [25] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG20|DOUT [25] ) ) ) # 
// ( !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG4|DOUT [25] ) ) )

	.dataa(!\REG4|DOUT [25]),
	.datab(!\REG20|DOUT [25]),
	.datac(!\REG12|DOUT [25]),
	.datad(!\REG28|DOUT [25]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[25]~286_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[25]~286 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[25]~286 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[25]~286 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[25]~287 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[25]~287_combout  = ( \MUX_END_REG_2|Q_OUT[25]~285_combout  & ( \MUX_END_REG_2|Q_OUT[25]~286_combout  & ( (!\END2[0]~input_o ) # ((!\END2[2]~input_o  & (\MUX_END_REG_2|Q_OUT[25]~283_combout )) # (\END2[2]~input_o  & 
// ((\MUX_END_REG_2|Q_OUT[25]~284_combout )))) ) ) ) # ( !\MUX_END_REG_2|Q_OUT[25]~285_combout  & ( \MUX_END_REG_2|Q_OUT[25]~286_combout  & ( (!\END2[0]~input_o  & (\END2[2]~input_o )) # (\END2[0]~input_o  & ((!\END2[2]~input_o  & 
// (\MUX_END_REG_2|Q_OUT[25]~283_combout )) # (\END2[2]~input_o  & ((\MUX_END_REG_2|Q_OUT[25]~284_combout ))))) ) ) ) # ( \MUX_END_REG_2|Q_OUT[25]~285_combout  & ( !\MUX_END_REG_2|Q_OUT[25]~286_combout  & ( (!\END2[0]~input_o  & (!\END2[2]~input_o )) # 
// (\END2[0]~input_o  & ((!\END2[2]~input_o  & (\MUX_END_REG_2|Q_OUT[25]~283_combout )) # (\END2[2]~input_o  & ((\MUX_END_REG_2|Q_OUT[25]~284_combout ))))) ) ) ) # ( !\MUX_END_REG_2|Q_OUT[25]~285_combout  & ( !\MUX_END_REG_2|Q_OUT[25]~286_combout  & ( 
// (\END2[0]~input_o  & ((!\END2[2]~input_o  & (\MUX_END_REG_2|Q_OUT[25]~283_combout )) # (\END2[2]~input_o  & ((\MUX_END_REG_2|Q_OUT[25]~284_combout ))))) ) ) )

	.dataa(!\END2[0]~input_o ),
	.datab(!\END2[2]~input_o ),
	.datac(!\MUX_END_REG_2|Q_OUT[25]~283_combout ),
	.datad(!\MUX_END_REG_2|Q_OUT[25]~284_combout ),
	.datae(!\MUX_END_REG_2|Q_OUT[25]~285_combout ),
	.dataf(!\MUX_END_REG_2|Q_OUT[25]~286_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[25]~287_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[25]~287 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[25]~287 .lut_mask = 64'h04158C9D2637AEBF;
defparam \MUX_END_REG_2|Q_OUT[25]~287 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[25]~288 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[25]~288_combout  = (!\END2[1]~input_o  & ((\MUX_END_REG_2|Q_OUT[25]~287_combout ))) # (\END2[1]~input_o  & (\MUX_END_REG_2|Q_OUT[25]~282_combout ))

	.dataa(!\END2[1]~input_o ),
	.datab(!\MUX_END_REG_2|Q_OUT[25]~282_combout ),
	.datac(!\MUX_END_REG_2|Q_OUT[25]~287_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[25]~288_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[25]~288 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[25]~288 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX_END_REG_2|Q_OUT[25]~288 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[26]~289 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[26]~289_combout  = ( \END2[4]~input_o  & ( (!\END2[3]~input_o  & (\REG3|DOUT [26])) # (\END2[3]~input_o  & ((\REG27|DOUT [26]))) ) ) # ( !\END2[4]~input_o  & ( (!\END2[3]~input_o  & (\REG3|DOUT [26])) # (\END2[3]~input_o  & 
// ((\REG11|DOUT [26]))) ) )

	.dataa(!\REG3|DOUT [26]),
	.datab(!\REG27|DOUT [26]),
	.datac(!\REG11|DOUT [26]),
	.datad(!\END2[3]~input_o ),
	.datae(!\END2[4]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[26]~289_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[26]~289 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[26]~289 .lut_mask = 64'h550F5533550F5533;
defparam \MUX_END_REG_2|Q_OUT[26]~289 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[26]~290 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[26]~290_combout  = ( \MUX_END_REG_2|Q_OUT[31]~1_combout  & ( \MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \REG18|DOUT [26] ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~1_combout  & ( \MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \REG2|DOUT [26] ) ) ) # ( 
// \MUX_END_REG_2|Q_OUT[31]~1_combout  & ( !\MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \REG26|DOUT [26] ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~1_combout  & ( !\MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \MUX_END_REG_2|Q_OUT[26]~289_combout  ) ) )

	.dataa(!\REG2|DOUT [26]),
	.datab(!\REG18|DOUT [26]),
	.datac(!\MUX_END_REG_2|Q_OUT[26]~289_combout ),
	.datad(!\REG26|DOUT [26]),
	.datae(!\MUX_END_REG_2|Q_OUT[31]~1_combout ),
	.dataf(!\MUX_END_REG_2|Q_OUT[31]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[26]~290_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[26]~290 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[26]~290 .lut_mask = 64'h0F0F00FF55553333;
defparam \MUX_END_REG_2|Q_OUT[26]~290 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[26]~291 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[26]~291_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG30|DOUT [26] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG14|DOUT [26] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG22|DOUT [26] ) ) ) # 
// ( !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG6|DOUT [26] ) ) )

	.dataa(!\REG6|DOUT [26]),
	.datab(!\REG22|DOUT [26]),
	.datac(!\REG14|DOUT [26]),
	.datad(!\REG30|DOUT [26]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[26]~291_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[26]~291 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[26]~291 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[26]~291 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[26]~292 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[26]~292_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG31|DOUT [26] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG15|DOUT [26] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG23|DOUT [26] ) ) ) # 
// ( !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG7|DOUT [26] ) ) )

	.dataa(!\REG7|DOUT [26]),
	.datab(!\REG23|DOUT [26]),
	.datac(!\REG15|DOUT [26]),
	.datad(!\REG31|DOUT [26]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[26]~292_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[26]~292 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[26]~292 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[26]~292 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[26]~293 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[26]~293_combout  = ( \MUX_END_REG_2|Q_OUT[31]~6_combout  & ( \END2[2]~input_o  & ( \MUX_END_REG_2|Q_OUT[26]~292_combout  ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~6_combout  & ( \END2[2]~input_o  & ( \MUX_END_REG_2|Q_OUT[26]~291_combout  ) 
// ) ) # ( \MUX_END_REG_2|Q_OUT[31]~6_combout  & ( !\END2[2]~input_o  & ( \REG10|DOUT [26] ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~6_combout  & ( !\END2[2]~input_o  & ( \MUX_END_REG_2|Q_OUT[26]~290_combout  ) ) )

	.dataa(!\MUX_END_REG_2|Q_OUT[26]~290_combout ),
	.datab(!\REG10|DOUT [26]),
	.datac(!\MUX_END_REG_2|Q_OUT[26]~291_combout ),
	.datad(!\MUX_END_REG_2|Q_OUT[26]~292_combout ),
	.datae(!\MUX_END_REG_2|Q_OUT[31]~6_combout ),
	.dataf(!\END2[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[26]~293_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[26]~293 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[26]~293 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[26]~293 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[26]~294 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[26]~294_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG25|DOUT [26] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG9|DOUT [26] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG17|DOUT [26] ) ) ) # ( 
// !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG1|DOUT [26] ) ) )

	.dataa(!\REG1|DOUT [26]),
	.datab(!\REG17|DOUT [26]),
	.datac(!\REG9|DOUT [26]),
	.datad(!\REG25|DOUT [26]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[26]~294_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[26]~294 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[26]~294 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[26]~294 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[26]~295 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[26]~295_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG29|DOUT [26] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG13|DOUT [26] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG21|DOUT [26] ) ) ) # 
// ( !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG5|DOUT [26] ) ) )

	.dataa(!\REG5|DOUT [26]),
	.datab(!\REG21|DOUT [26]),
	.datac(!\REG13|DOUT [26]),
	.datad(!\REG29|DOUT [26]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[26]~295_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[26]~295 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[26]~295 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[26]~295 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[26]~296 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[26]~296_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG24|DOUT [26] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG8|DOUT [26] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG16|DOUT [26] ) ) ) # ( 
// !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG0|DOUT [26] ) ) )

	.dataa(!\REG0|DOUT [26]),
	.datab(!\REG16|DOUT [26]),
	.datac(!\REG8|DOUT [26]),
	.datad(!\REG24|DOUT [26]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[26]~296_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[26]~296 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[26]~296 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[26]~296 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[26]~297 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[26]~297_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG28|DOUT [26] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG12|DOUT [26] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG20|DOUT [26] ) ) ) # 
// ( !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG4|DOUT [26] ) ) )

	.dataa(!\REG4|DOUT [26]),
	.datab(!\REG20|DOUT [26]),
	.datac(!\REG12|DOUT [26]),
	.datad(!\REG28|DOUT [26]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[26]~297_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[26]~297 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[26]~297 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[26]~297 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[26]~298 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[26]~298_combout  = ( \MUX_END_REG_2|Q_OUT[26]~296_combout  & ( \MUX_END_REG_2|Q_OUT[26]~297_combout  & ( (!\END2[0]~input_o ) # ((!\END2[2]~input_o  & (\MUX_END_REG_2|Q_OUT[26]~294_combout )) # (\END2[2]~input_o  & 
// ((\MUX_END_REG_2|Q_OUT[26]~295_combout )))) ) ) ) # ( !\MUX_END_REG_2|Q_OUT[26]~296_combout  & ( \MUX_END_REG_2|Q_OUT[26]~297_combout  & ( (!\END2[0]~input_o  & (\END2[2]~input_o )) # (\END2[0]~input_o  & ((!\END2[2]~input_o  & 
// (\MUX_END_REG_2|Q_OUT[26]~294_combout )) # (\END2[2]~input_o  & ((\MUX_END_REG_2|Q_OUT[26]~295_combout ))))) ) ) ) # ( \MUX_END_REG_2|Q_OUT[26]~296_combout  & ( !\MUX_END_REG_2|Q_OUT[26]~297_combout  & ( (!\END2[0]~input_o  & (!\END2[2]~input_o )) # 
// (\END2[0]~input_o  & ((!\END2[2]~input_o  & (\MUX_END_REG_2|Q_OUT[26]~294_combout )) # (\END2[2]~input_o  & ((\MUX_END_REG_2|Q_OUT[26]~295_combout ))))) ) ) ) # ( !\MUX_END_REG_2|Q_OUT[26]~296_combout  & ( !\MUX_END_REG_2|Q_OUT[26]~297_combout  & ( 
// (\END2[0]~input_o  & ((!\END2[2]~input_o  & (\MUX_END_REG_2|Q_OUT[26]~294_combout )) # (\END2[2]~input_o  & ((\MUX_END_REG_2|Q_OUT[26]~295_combout ))))) ) ) )

	.dataa(!\END2[0]~input_o ),
	.datab(!\END2[2]~input_o ),
	.datac(!\MUX_END_REG_2|Q_OUT[26]~294_combout ),
	.datad(!\MUX_END_REG_2|Q_OUT[26]~295_combout ),
	.datae(!\MUX_END_REG_2|Q_OUT[26]~296_combout ),
	.dataf(!\MUX_END_REG_2|Q_OUT[26]~297_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[26]~298_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[26]~298 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[26]~298 .lut_mask = 64'h04158C9D2637AEBF;
defparam \MUX_END_REG_2|Q_OUT[26]~298 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[26]~299 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[26]~299_combout  = (!\END2[1]~input_o  & ((\MUX_END_REG_2|Q_OUT[26]~298_combout ))) # (\END2[1]~input_o  & (\MUX_END_REG_2|Q_OUT[26]~293_combout ))

	.dataa(!\END2[1]~input_o ),
	.datab(!\MUX_END_REG_2|Q_OUT[26]~293_combout ),
	.datac(!\MUX_END_REG_2|Q_OUT[26]~298_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[26]~299_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[26]~299 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[26]~299 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX_END_REG_2|Q_OUT[26]~299 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[27]~300 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[27]~300_combout  = ( \END2[4]~input_o  & ( (!\END2[3]~input_o  & (\REG3|DOUT [27])) # (\END2[3]~input_o  & ((\REG27|DOUT [27]))) ) ) # ( !\END2[4]~input_o  & ( (!\END2[3]~input_o  & (\REG3|DOUT [27])) # (\END2[3]~input_o  & 
// ((\REG11|DOUT [27]))) ) )

	.dataa(!\REG3|DOUT [27]),
	.datab(!\REG27|DOUT [27]),
	.datac(!\REG11|DOUT [27]),
	.datad(!\END2[3]~input_o ),
	.datae(!\END2[4]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[27]~300_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[27]~300 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[27]~300 .lut_mask = 64'h550F5533550F5533;
defparam \MUX_END_REG_2|Q_OUT[27]~300 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[27]~301 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[27]~301_combout  = ( \MUX_END_REG_2|Q_OUT[31]~1_combout  & ( \MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \REG18|DOUT [27] ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~1_combout  & ( \MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \REG2|DOUT [27] ) ) ) # ( 
// \MUX_END_REG_2|Q_OUT[31]~1_combout  & ( !\MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \REG26|DOUT [27] ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~1_combout  & ( !\MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \MUX_END_REG_2|Q_OUT[27]~300_combout  ) ) )

	.dataa(!\REG2|DOUT [27]),
	.datab(!\REG18|DOUT [27]),
	.datac(!\MUX_END_REG_2|Q_OUT[27]~300_combout ),
	.datad(!\REG26|DOUT [27]),
	.datae(!\MUX_END_REG_2|Q_OUT[31]~1_combout ),
	.dataf(!\MUX_END_REG_2|Q_OUT[31]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[27]~301_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[27]~301 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[27]~301 .lut_mask = 64'h0F0F00FF55553333;
defparam \MUX_END_REG_2|Q_OUT[27]~301 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[27]~302 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[27]~302_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG30|DOUT [27] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG14|DOUT [27] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG22|DOUT [27] ) ) ) # 
// ( !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG6|DOUT [27] ) ) )

	.dataa(!\REG6|DOUT [27]),
	.datab(!\REG22|DOUT [27]),
	.datac(!\REG14|DOUT [27]),
	.datad(!\REG30|DOUT [27]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[27]~302_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[27]~302 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[27]~302 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[27]~302 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[27]~303 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[27]~303_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG31|DOUT [27] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG15|DOUT [27] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG23|DOUT [27] ) ) ) # 
// ( !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG7|DOUT [27] ) ) )

	.dataa(!\REG7|DOUT [27]),
	.datab(!\REG23|DOUT [27]),
	.datac(!\REG15|DOUT [27]),
	.datad(!\REG31|DOUT [27]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[27]~303_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[27]~303 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[27]~303 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[27]~303 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[27]~304 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[27]~304_combout  = ( \MUX_END_REG_2|Q_OUT[31]~6_combout  & ( \END2[2]~input_o  & ( \MUX_END_REG_2|Q_OUT[27]~303_combout  ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~6_combout  & ( \END2[2]~input_o  & ( \MUX_END_REG_2|Q_OUT[27]~302_combout  ) 
// ) ) # ( \MUX_END_REG_2|Q_OUT[31]~6_combout  & ( !\END2[2]~input_o  & ( \REG10|DOUT [27] ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~6_combout  & ( !\END2[2]~input_o  & ( \MUX_END_REG_2|Q_OUT[27]~301_combout  ) ) )

	.dataa(!\MUX_END_REG_2|Q_OUT[27]~301_combout ),
	.datab(!\REG10|DOUT [27]),
	.datac(!\MUX_END_REG_2|Q_OUT[27]~302_combout ),
	.datad(!\MUX_END_REG_2|Q_OUT[27]~303_combout ),
	.datae(!\MUX_END_REG_2|Q_OUT[31]~6_combout ),
	.dataf(!\END2[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[27]~304_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[27]~304 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[27]~304 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[27]~304 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[27]~305 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[27]~305_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG25|DOUT [27] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG9|DOUT [27] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG17|DOUT [27] ) ) ) # ( 
// !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG1|DOUT [27] ) ) )

	.dataa(!\REG1|DOUT [27]),
	.datab(!\REG17|DOUT [27]),
	.datac(!\REG9|DOUT [27]),
	.datad(!\REG25|DOUT [27]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[27]~305_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[27]~305 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[27]~305 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[27]~305 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[27]~306 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[27]~306_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG29|DOUT [27] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG13|DOUT [27] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG21|DOUT [27] ) ) ) # 
// ( !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG5|DOUT [27] ) ) )

	.dataa(!\REG5|DOUT [27]),
	.datab(!\REG21|DOUT [27]),
	.datac(!\REG13|DOUT [27]),
	.datad(!\REG29|DOUT [27]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[27]~306_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[27]~306 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[27]~306 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[27]~306 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[27]~307 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[27]~307_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG24|DOUT [27] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG8|DOUT [27] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG16|DOUT [27] ) ) ) # ( 
// !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG0|DOUT [27] ) ) )

	.dataa(!\REG0|DOUT [27]),
	.datab(!\REG16|DOUT [27]),
	.datac(!\REG8|DOUT [27]),
	.datad(!\REG24|DOUT [27]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[27]~307_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[27]~307 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[27]~307 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[27]~307 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[27]~308 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[27]~308_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG28|DOUT [27] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG12|DOUT [27] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG20|DOUT [27] ) ) ) # 
// ( !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG4|DOUT [27] ) ) )

	.dataa(!\REG4|DOUT [27]),
	.datab(!\REG20|DOUT [27]),
	.datac(!\REG12|DOUT [27]),
	.datad(!\REG28|DOUT [27]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[27]~308_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[27]~308 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[27]~308 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[27]~308 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[27]~309 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[27]~309_combout  = ( \MUX_END_REG_2|Q_OUT[27]~307_combout  & ( \MUX_END_REG_2|Q_OUT[27]~308_combout  & ( (!\END2[0]~input_o ) # ((!\END2[2]~input_o  & (\MUX_END_REG_2|Q_OUT[27]~305_combout )) # (\END2[2]~input_o  & 
// ((\MUX_END_REG_2|Q_OUT[27]~306_combout )))) ) ) ) # ( !\MUX_END_REG_2|Q_OUT[27]~307_combout  & ( \MUX_END_REG_2|Q_OUT[27]~308_combout  & ( (!\END2[0]~input_o  & (\END2[2]~input_o )) # (\END2[0]~input_o  & ((!\END2[2]~input_o  & 
// (\MUX_END_REG_2|Q_OUT[27]~305_combout )) # (\END2[2]~input_o  & ((\MUX_END_REG_2|Q_OUT[27]~306_combout ))))) ) ) ) # ( \MUX_END_REG_2|Q_OUT[27]~307_combout  & ( !\MUX_END_REG_2|Q_OUT[27]~308_combout  & ( (!\END2[0]~input_o  & (!\END2[2]~input_o )) # 
// (\END2[0]~input_o  & ((!\END2[2]~input_o  & (\MUX_END_REG_2|Q_OUT[27]~305_combout )) # (\END2[2]~input_o  & ((\MUX_END_REG_2|Q_OUT[27]~306_combout ))))) ) ) ) # ( !\MUX_END_REG_2|Q_OUT[27]~307_combout  & ( !\MUX_END_REG_2|Q_OUT[27]~308_combout  & ( 
// (\END2[0]~input_o  & ((!\END2[2]~input_o  & (\MUX_END_REG_2|Q_OUT[27]~305_combout )) # (\END2[2]~input_o  & ((\MUX_END_REG_2|Q_OUT[27]~306_combout ))))) ) ) )

	.dataa(!\END2[0]~input_o ),
	.datab(!\END2[2]~input_o ),
	.datac(!\MUX_END_REG_2|Q_OUT[27]~305_combout ),
	.datad(!\MUX_END_REG_2|Q_OUT[27]~306_combout ),
	.datae(!\MUX_END_REG_2|Q_OUT[27]~307_combout ),
	.dataf(!\MUX_END_REG_2|Q_OUT[27]~308_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[27]~309_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[27]~309 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[27]~309 .lut_mask = 64'h04158C9D2637AEBF;
defparam \MUX_END_REG_2|Q_OUT[27]~309 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[27]~310 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[27]~310_combout  = (!\END2[1]~input_o  & ((\MUX_END_REG_2|Q_OUT[27]~309_combout ))) # (\END2[1]~input_o  & (\MUX_END_REG_2|Q_OUT[27]~304_combout ))

	.dataa(!\END2[1]~input_o ),
	.datab(!\MUX_END_REG_2|Q_OUT[27]~304_combout ),
	.datac(!\MUX_END_REG_2|Q_OUT[27]~309_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[27]~310_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[27]~310 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[27]~310 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX_END_REG_2|Q_OUT[27]~310 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[28]~311 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[28]~311_combout  = ( \END2[4]~input_o  & ( (!\END2[3]~input_o  & (\REG3|DOUT [28])) # (\END2[3]~input_o  & ((\REG27|DOUT [28]))) ) ) # ( !\END2[4]~input_o  & ( (!\END2[3]~input_o  & (\REG3|DOUT [28])) # (\END2[3]~input_o  & 
// ((\REG11|DOUT [28]))) ) )

	.dataa(!\REG3|DOUT [28]),
	.datab(!\REG27|DOUT [28]),
	.datac(!\REG11|DOUT [28]),
	.datad(!\END2[3]~input_o ),
	.datae(!\END2[4]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[28]~311_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[28]~311 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[28]~311 .lut_mask = 64'h550F5533550F5533;
defparam \MUX_END_REG_2|Q_OUT[28]~311 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[28]~312 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[28]~312_combout  = ( \MUX_END_REG_2|Q_OUT[31]~1_combout  & ( \MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \REG18|DOUT [28] ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~1_combout  & ( \MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \REG2|DOUT [28] ) ) ) # ( 
// \MUX_END_REG_2|Q_OUT[31]~1_combout  & ( !\MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \REG26|DOUT [28] ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~1_combout  & ( !\MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \MUX_END_REG_2|Q_OUT[28]~311_combout  ) ) )

	.dataa(!\REG2|DOUT [28]),
	.datab(!\REG18|DOUT [28]),
	.datac(!\MUX_END_REG_2|Q_OUT[28]~311_combout ),
	.datad(!\REG26|DOUT [28]),
	.datae(!\MUX_END_REG_2|Q_OUT[31]~1_combout ),
	.dataf(!\MUX_END_REG_2|Q_OUT[31]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[28]~312_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[28]~312 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[28]~312 .lut_mask = 64'h0F0F00FF55553333;
defparam \MUX_END_REG_2|Q_OUT[28]~312 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[28]~313 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[28]~313_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG30|DOUT [28] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG14|DOUT [28] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG22|DOUT [28] ) ) ) # 
// ( !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG6|DOUT [28] ) ) )

	.dataa(!\REG6|DOUT [28]),
	.datab(!\REG22|DOUT [28]),
	.datac(!\REG14|DOUT [28]),
	.datad(!\REG30|DOUT [28]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[28]~313_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[28]~313 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[28]~313 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[28]~313 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[28]~314 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[28]~314_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG31|DOUT [28] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG15|DOUT [28] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG23|DOUT [28] ) ) ) # 
// ( !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG7|DOUT [28] ) ) )

	.dataa(!\REG7|DOUT [28]),
	.datab(!\REG23|DOUT [28]),
	.datac(!\REG15|DOUT [28]),
	.datad(!\REG31|DOUT [28]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[28]~314_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[28]~314 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[28]~314 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[28]~314 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[28]~315 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[28]~315_combout  = ( \MUX_END_REG_2|Q_OUT[31]~6_combout  & ( \END2[2]~input_o  & ( \MUX_END_REG_2|Q_OUT[28]~314_combout  ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~6_combout  & ( \END2[2]~input_o  & ( \MUX_END_REG_2|Q_OUT[28]~313_combout  ) 
// ) ) # ( \MUX_END_REG_2|Q_OUT[31]~6_combout  & ( !\END2[2]~input_o  & ( \REG10|DOUT [28] ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~6_combout  & ( !\END2[2]~input_o  & ( \MUX_END_REG_2|Q_OUT[28]~312_combout  ) ) )

	.dataa(!\MUX_END_REG_2|Q_OUT[28]~312_combout ),
	.datab(!\REG10|DOUT [28]),
	.datac(!\MUX_END_REG_2|Q_OUT[28]~313_combout ),
	.datad(!\MUX_END_REG_2|Q_OUT[28]~314_combout ),
	.datae(!\MUX_END_REG_2|Q_OUT[31]~6_combout ),
	.dataf(!\END2[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[28]~315_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[28]~315 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[28]~315 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[28]~315 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[28]~316 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[28]~316_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG25|DOUT [28] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG9|DOUT [28] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG17|DOUT [28] ) ) ) # ( 
// !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG1|DOUT [28] ) ) )

	.dataa(!\REG1|DOUT [28]),
	.datab(!\REG17|DOUT [28]),
	.datac(!\REG9|DOUT [28]),
	.datad(!\REG25|DOUT [28]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[28]~316_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[28]~316 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[28]~316 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[28]~316 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[28]~317 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[28]~317_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG29|DOUT [28] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG13|DOUT [28] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG21|DOUT [28] ) ) ) # 
// ( !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG5|DOUT [28] ) ) )

	.dataa(!\REG5|DOUT [28]),
	.datab(!\REG21|DOUT [28]),
	.datac(!\REG13|DOUT [28]),
	.datad(!\REG29|DOUT [28]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[28]~317_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[28]~317 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[28]~317 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[28]~317 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[28]~318 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[28]~318_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG24|DOUT [28] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG8|DOUT [28] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG16|DOUT [28] ) ) ) # ( 
// !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG0|DOUT [28] ) ) )

	.dataa(!\REG0|DOUT [28]),
	.datab(!\REG16|DOUT [28]),
	.datac(!\REG8|DOUT [28]),
	.datad(!\REG24|DOUT [28]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[28]~318_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[28]~318 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[28]~318 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[28]~318 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[28]~319 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[28]~319_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG28|DOUT [28] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG12|DOUT [28] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG20|DOUT [28] ) ) ) # 
// ( !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG4|DOUT [28] ) ) )

	.dataa(!\REG4|DOUT [28]),
	.datab(!\REG20|DOUT [28]),
	.datac(!\REG12|DOUT [28]),
	.datad(!\REG28|DOUT [28]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[28]~319_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[28]~319 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[28]~319 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[28]~319 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[28]~320 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[28]~320_combout  = ( \MUX_END_REG_2|Q_OUT[28]~318_combout  & ( \MUX_END_REG_2|Q_OUT[28]~319_combout  & ( (!\END2[0]~input_o ) # ((!\END2[2]~input_o  & (\MUX_END_REG_2|Q_OUT[28]~316_combout )) # (\END2[2]~input_o  & 
// ((\MUX_END_REG_2|Q_OUT[28]~317_combout )))) ) ) ) # ( !\MUX_END_REG_2|Q_OUT[28]~318_combout  & ( \MUX_END_REG_2|Q_OUT[28]~319_combout  & ( (!\END2[0]~input_o  & (\END2[2]~input_o )) # (\END2[0]~input_o  & ((!\END2[2]~input_o  & 
// (\MUX_END_REG_2|Q_OUT[28]~316_combout )) # (\END2[2]~input_o  & ((\MUX_END_REG_2|Q_OUT[28]~317_combout ))))) ) ) ) # ( \MUX_END_REG_2|Q_OUT[28]~318_combout  & ( !\MUX_END_REG_2|Q_OUT[28]~319_combout  & ( (!\END2[0]~input_o  & (!\END2[2]~input_o )) # 
// (\END2[0]~input_o  & ((!\END2[2]~input_o  & (\MUX_END_REG_2|Q_OUT[28]~316_combout )) # (\END2[2]~input_o  & ((\MUX_END_REG_2|Q_OUT[28]~317_combout ))))) ) ) ) # ( !\MUX_END_REG_2|Q_OUT[28]~318_combout  & ( !\MUX_END_REG_2|Q_OUT[28]~319_combout  & ( 
// (\END2[0]~input_o  & ((!\END2[2]~input_o  & (\MUX_END_REG_2|Q_OUT[28]~316_combout )) # (\END2[2]~input_o  & ((\MUX_END_REG_2|Q_OUT[28]~317_combout ))))) ) ) )

	.dataa(!\END2[0]~input_o ),
	.datab(!\END2[2]~input_o ),
	.datac(!\MUX_END_REG_2|Q_OUT[28]~316_combout ),
	.datad(!\MUX_END_REG_2|Q_OUT[28]~317_combout ),
	.datae(!\MUX_END_REG_2|Q_OUT[28]~318_combout ),
	.dataf(!\MUX_END_REG_2|Q_OUT[28]~319_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[28]~320_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[28]~320 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[28]~320 .lut_mask = 64'h04158C9D2637AEBF;
defparam \MUX_END_REG_2|Q_OUT[28]~320 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[28]~321 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[28]~321_combout  = (!\END2[1]~input_o  & ((\MUX_END_REG_2|Q_OUT[28]~320_combout ))) # (\END2[1]~input_o  & (\MUX_END_REG_2|Q_OUT[28]~315_combout ))

	.dataa(!\END2[1]~input_o ),
	.datab(!\MUX_END_REG_2|Q_OUT[28]~315_combout ),
	.datac(!\MUX_END_REG_2|Q_OUT[28]~320_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[28]~321_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[28]~321 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[28]~321 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX_END_REG_2|Q_OUT[28]~321 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[29]~322 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[29]~322_combout  = ( \END2[4]~input_o  & ( (!\END2[3]~input_o  & (\REG3|DOUT [29])) # (\END2[3]~input_o  & ((\REG27|DOUT [29]))) ) ) # ( !\END2[4]~input_o  & ( (!\END2[3]~input_o  & (\REG3|DOUT [29])) # (\END2[3]~input_o  & 
// ((\REG11|DOUT [29]))) ) )

	.dataa(!\REG3|DOUT [29]),
	.datab(!\REG27|DOUT [29]),
	.datac(!\REG11|DOUT [29]),
	.datad(!\END2[3]~input_o ),
	.datae(!\END2[4]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[29]~322_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[29]~322 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[29]~322 .lut_mask = 64'h550F5533550F5533;
defparam \MUX_END_REG_2|Q_OUT[29]~322 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[29]~323 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[29]~323_combout  = ( \MUX_END_REG_2|Q_OUT[31]~1_combout  & ( \MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \REG18|DOUT [29] ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~1_combout  & ( \MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \REG2|DOUT [29] ) ) ) # ( 
// \MUX_END_REG_2|Q_OUT[31]~1_combout  & ( !\MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \REG26|DOUT [29] ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~1_combout  & ( !\MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \MUX_END_REG_2|Q_OUT[29]~322_combout  ) ) )

	.dataa(!\REG2|DOUT [29]),
	.datab(!\REG18|DOUT [29]),
	.datac(!\MUX_END_REG_2|Q_OUT[29]~322_combout ),
	.datad(!\REG26|DOUT [29]),
	.datae(!\MUX_END_REG_2|Q_OUT[31]~1_combout ),
	.dataf(!\MUX_END_REG_2|Q_OUT[31]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[29]~323_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[29]~323 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[29]~323 .lut_mask = 64'h0F0F00FF55553333;
defparam \MUX_END_REG_2|Q_OUT[29]~323 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[29]~324 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[29]~324_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG30|DOUT [29] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG14|DOUT [29] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG22|DOUT [29] ) ) ) # 
// ( !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG6|DOUT [29] ) ) )

	.dataa(!\REG6|DOUT [29]),
	.datab(!\REG22|DOUT [29]),
	.datac(!\REG14|DOUT [29]),
	.datad(!\REG30|DOUT [29]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[29]~324_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[29]~324 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[29]~324 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[29]~324 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[29]~325 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[29]~325_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG31|DOUT [29] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG15|DOUT [29] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG23|DOUT [29] ) ) ) # 
// ( !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG7|DOUT [29] ) ) )

	.dataa(!\REG7|DOUT [29]),
	.datab(!\REG23|DOUT [29]),
	.datac(!\REG15|DOUT [29]),
	.datad(!\REG31|DOUT [29]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[29]~325_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[29]~325 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[29]~325 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[29]~325 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[29]~326 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[29]~326_combout  = ( \MUX_END_REG_2|Q_OUT[31]~6_combout  & ( \END2[2]~input_o  & ( \MUX_END_REG_2|Q_OUT[29]~325_combout  ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~6_combout  & ( \END2[2]~input_o  & ( \MUX_END_REG_2|Q_OUT[29]~324_combout  ) 
// ) ) # ( \MUX_END_REG_2|Q_OUT[31]~6_combout  & ( !\END2[2]~input_o  & ( \REG10|DOUT [29] ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~6_combout  & ( !\END2[2]~input_o  & ( \MUX_END_REG_2|Q_OUT[29]~323_combout  ) ) )

	.dataa(!\MUX_END_REG_2|Q_OUT[29]~323_combout ),
	.datab(!\REG10|DOUT [29]),
	.datac(!\MUX_END_REG_2|Q_OUT[29]~324_combout ),
	.datad(!\MUX_END_REG_2|Q_OUT[29]~325_combout ),
	.datae(!\MUX_END_REG_2|Q_OUT[31]~6_combout ),
	.dataf(!\END2[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[29]~326_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[29]~326 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[29]~326 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[29]~326 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[29]~327 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[29]~327_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG25|DOUT [29] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG9|DOUT [29] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG17|DOUT [29] ) ) ) # ( 
// !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG1|DOUT [29] ) ) )

	.dataa(!\REG1|DOUT [29]),
	.datab(!\REG17|DOUT [29]),
	.datac(!\REG9|DOUT [29]),
	.datad(!\REG25|DOUT [29]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[29]~327_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[29]~327 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[29]~327 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[29]~327 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[29]~328 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[29]~328_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG29|DOUT [29] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG13|DOUT [29] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG21|DOUT [29] ) ) ) # 
// ( !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG5|DOUT [29] ) ) )

	.dataa(!\REG5|DOUT [29]),
	.datab(!\REG21|DOUT [29]),
	.datac(!\REG13|DOUT [29]),
	.datad(!\REG29|DOUT [29]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[29]~328_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[29]~328 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[29]~328 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[29]~328 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[29]~329 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[29]~329_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG24|DOUT [29] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG8|DOUT [29] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG16|DOUT [29] ) ) ) # ( 
// !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG0|DOUT [29] ) ) )

	.dataa(!\REG0|DOUT [29]),
	.datab(!\REG16|DOUT [29]),
	.datac(!\REG8|DOUT [29]),
	.datad(!\REG24|DOUT [29]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[29]~329_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[29]~329 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[29]~329 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[29]~329 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[29]~330 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[29]~330_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG28|DOUT [29] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG12|DOUT [29] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG20|DOUT [29] ) ) ) # 
// ( !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG4|DOUT [29] ) ) )

	.dataa(!\REG4|DOUT [29]),
	.datab(!\REG20|DOUT [29]),
	.datac(!\REG12|DOUT [29]),
	.datad(!\REG28|DOUT [29]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[29]~330_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[29]~330 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[29]~330 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[29]~330 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[29]~331 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[29]~331_combout  = ( \MUX_END_REG_2|Q_OUT[29]~329_combout  & ( \MUX_END_REG_2|Q_OUT[29]~330_combout  & ( (!\END2[0]~input_o ) # ((!\END2[2]~input_o  & (\MUX_END_REG_2|Q_OUT[29]~327_combout )) # (\END2[2]~input_o  & 
// ((\MUX_END_REG_2|Q_OUT[29]~328_combout )))) ) ) ) # ( !\MUX_END_REG_2|Q_OUT[29]~329_combout  & ( \MUX_END_REG_2|Q_OUT[29]~330_combout  & ( (!\END2[0]~input_o  & (\END2[2]~input_o )) # (\END2[0]~input_o  & ((!\END2[2]~input_o  & 
// (\MUX_END_REG_2|Q_OUT[29]~327_combout )) # (\END2[2]~input_o  & ((\MUX_END_REG_2|Q_OUT[29]~328_combout ))))) ) ) ) # ( \MUX_END_REG_2|Q_OUT[29]~329_combout  & ( !\MUX_END_REG_2|Q_OUT[29]~330_combout  & ( (!\END2[0]~input_o  & (!\END2[2]~input_o )) # 
// (\END2[0]~input_o  & ((!\END2[2]~input_o  & (\MUX_END_REG_2|Q_OUT[29]~327_combout )) # (\END2[2]~input_o  & ((\MUX_END_REG_2|Q_OUT[29]~328_combout ))))) ) ) ) # ( !\MUX_END_REG_2|Q_OUT[29]~329_combout  & ( !\MUX_END_REG_2|Q_OUT[29]~330_combout  & ( 
// (\END2[0]~input_o  & ((!\END2[2]~input_o  & (\MUX_END_REG_2|Q_OUT[29]~327_combout )) # (\END2[2]~input_o  & ((\MUX_END_REG_2|Q_OUT[29]~328_combout ))))) ) ) )

	.dataa(!\END2[0]~input_o ),
	.datab(!\END2[2]~input_o ),
	.datac(!\MUX_END_REG_2|Q_OUT[29]~327_combout ),
	.datad(!\MUX_END_REG_2|Q_OUT[29]~328_combout ),
	.datae(!\MUX_END_REG_2|Q_OUT[29]~329_combout ),
	.dataf(!\MUX_END_REG_2|Q_OUT[29]~330_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[29]~331_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[29]~331 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[29]~331 .lut_mask = 64'h04158C9D2637AEBF;
defparam \MUX_END_REG_2|Q_OUT[29]~331 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[29]~332 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[29]~332_combout  = (!\END2[1]~input_o  & ((\MUX_END_REG_2|Q_OUT[29]~331_combout ))) # (\END2[1]~input_o  & (\MUX_END_REG_2|Q_OUT[29]~326_combout ))

	.dataa(!\END2[1]~input_o ),
	.datab(!\MUX_END_REG_2|Q_OUT[29]~326_combout ),
	.datac(!\MUX_END_REG_2|Q_OUT[29]~331_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[29]~332_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[29]~332 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[29]~332 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX_END_REG_2|Q_OUT[29]~332 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[30]~333 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[30]~333_combout  = ( \END2[4]~input_o  & ( (!\END2[3]~input_o  & (\REG3|DOUT [30])) # (\END2[3]~input_o  & ((\REG27|DOUT [30]))) ) ) # ( !\END2[4]~input_o  & ( (!\END2[3]~input_o  & (\REG3|DOUT [30])) # (\END2[3]~input_o  & 
// ((\REG11|DOUT [30]))) ) )

	.dataa(!\REG3|DOUT [30]),
	.datab(!\REG27|DOUT [30]),
	.datac(!\REG11|DOUT [30]),
	.datad(!\END2[3]~input_o ),
	.datae(!\END2[4]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[30]~333_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[30]~333 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[30]~333 .lut_mask = 64'h550F5533550F5533;
defparam \MUX_END_REG_2|Q_OUT[30]~333 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[30]~334 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[30]~334_combout  = ( \MUX_END_REG_2|Q_OUT[31]~1_combout  & ( \MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \REG18|DOUT [30] ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~1_combout  & ( \MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \REG2|DOUT [30] ) ) ) # ( 
// \MUX_END_REG_2|Q_OUT[31]~1_combout  & ( !\MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \REG26|DOUT [30] ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~1_combout  & ( !\MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \MUX_END_REG_2|Q_OUT[30]~333_combout  ) ) )

	.dataa(!\REG2|DOUT [30]),
	.datab(!\REG18|DOUT [30]),
	.datac(!\MUX_END_REG_2|Q_OUT[30]~333_combout ),
	.datad(!\REG26|DOUT [30]),
	.datae(!\MUX_END_REG_2|Q_OUT[31]~1_combout ),
	.dataf(!\MUX_END_REG_2|Q_OUT[31]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[30]~334_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[30]~334 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[30]~334 .lut_mask = 64'h0F0F00FF55553333;
defparam \MUX_END_REG_2|Q_OUT[30]~334 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[30]~335 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[30]~335_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG30|DOUT [30] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG14|DOUT [30] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG22|DOUT [30] ) ) ) # 
// ( !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG6|DOUT [30] ) ) )

	.dataa(!\REG6|DOUT [30]),
	.datab(!\REG22|DOUT [30]),
	.datac(!\REG14|DOUT [30]),
	.datad(!\REG30|DOUT [30]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[30]~335_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[30]~335 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[30]~335 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[30]~335 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[30]~336 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[30]~336_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG31|DOUT [30] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG15|DOUT [30] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG23|DOUT [30] ) ) ) # 
// ( !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG7|DOUT [30] ) ) )

	.dataa(!\REG7|DOUT [30]),
	.datab(!\REG23|DOUT [30]),
	.datac(!\REG15|DOUT [30]),
	.datad(!\REG31|DOUT [30]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[30]~336_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[30]~336 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[30]~336 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[30]~336 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[30]~337 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[30]~337_combout  = ( \MUX_END_REG_2|Q_OUT[31]~6_combout  & ( \END2[2]~input_o  & ( \MUX_END_REG_2|Q_OUT[30]~336_combout  ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~6_combout  & ( \END2[2]~input_o  & ( \MUX_END_REG_2|Q_OUT[30]~335_combout  ) 
// ) ) # ( \MUX_END_REG_2|Q_OUT[31]~6_combout  & ( !\END2[2]~input_o  & ( \REG10|DOUT [30] ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~6_combout  & ( !\END2[2]~input_o  & ( \MUX_END_REG_2|Q_OUT[30]~334_combout  ) ) )

	.dataa(!\MUX_END_REG_2|Q_OUT[30]~334_combout ),
	.datab(!\REG10|DOUT [30]),
	.datac(!\MUX_END_REG_2|Q_OUT[30]~335_combout ),
	.datad(!\MUX_END_REG_2|Q_OUT[30]~336_combout ),
	.datae(!\MUX_END_REG_2|Q_OUT[31]~6_combout ),
	.dataf(!\END2[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[30]~337_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[30]~337 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[30]~337 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[30]~337 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[30]~338 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[30]~338_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG25|DOUT [30] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG9|DOUT [30] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG17|DOUT [30] ) ) ) # ( 
// !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG1|DOUT [30] ) ) )

	.dataa(!\REG1|DOUT [30]),
	.datab(!\REG17|DOUT [30]),
	.datac(!\REG9|DOUT [30]),
	.datad(!\REG25|DOUT [30]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[30]~338_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[30]~338 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[30]~338 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[30]~338 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[30]~339 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[30]~339_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG29|DOUT [30] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG13|DOUT [30] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG21|DOUT [30] ) ) ) # 
// ( !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG5|DOUT [30] ) ) )

	.dataa(!\REG5|DOUT [30]),
	.datab(!\REG21|DOUT [30]),
	.datac(!\REG13|DOUT [30]),
	.datad(!\REG29|DOUT [30]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[30]~339_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[30]~339 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[30]~339 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[30]~339 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[30]~340 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[30]~340_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG24|DOUT [30] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG8|DOUT [30] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG16|DOUT [30] ) ) ) # ( 
// !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG0|DOUT [30] ) ) )

	.dataa(!\REG0|DOUT [30]),
	.datab(!\REG16|DOUT [30]),
	.datac(!\REG8|DOUT [30]),
	.datad(!\REG24|DOUT [30]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[30]~340_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[30]~340 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[30]~340 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[30]~340 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[30]~341 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[30]~341_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG28|DOUT [30] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG12|DOUT [30] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG20|DOUT [30] ) ) ) # 
// ( !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG4|DOUT [30] ) ) )

	.dataa(!\REG4|DOUT [30]),
	.datab(!\REG20|DOUT [30]),
	.datac(!\REG12|DOUT [30]),
	.datad(!\REG28|DOUT [30]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[30]~341_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[30]~341 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[30]~341 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[30]~341 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[30]~342 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[30]~342_combout  = ( \MUX_END_REG_2|Q_OUT[30]~340_combout  & ( \MUX_END_REG_2|Q_OUT[30]~341_combout  & ( (!\END2[0]~input_o ) # ((!\END2[2]~input_o  & (\MUX_END_REG_2|Q_OUT[30]~338_combout )) # (\END2[2]~input_o  & 
// ((\MUX_END_REG_2|Q_OUT[30]~339_combout )))) ) ) ) # ( !\MUX_END_REG_2|Q_OUT[30]~340_combout  & ( \MUX_END_REG_2|Q_OUT[30]~341_combout  & ( (!\END2[0]~input_o  & (\END2[2]~input_o )) # (\END2[0]~input_o  & ((!\END2[2]~input_o  & 
// (\MUX_END_REG_2|Q_OUT[30]~338_combout )) # (\END2[2]~input_o  & ((\MUX_END_REG_2|Q_OUT[30]~339_combout ))))) ) ) ) # ( \MUX_END_REG_2|Q_OUT[30]~340_combout  & ( !\MUX_END_REG_2|Q_OUT[30]~341_combout  & ( (!\END2[0]~input_o  & (!\END2[2]~input_o )) # 
// (\END2[0]~input_o  & ((!\END2[2]~input_o  & (\MUX_END_REG_2|Q_OUT[30]~338_combout )) # (\END2[2]~input_o  & ((\MUX_END_REG_2|Q_OUT[30]~339_combout ))))) ) ) ) # ( !\MUX_END_REG_2|Q_OUT[30]~340_combout  & ( !\MUX_END_REG_2|Q_OUT[30]~341_combout  & ( 
// (\END2[0]~input_o  & ((!\END2[2]~input_o  & (\MUX_END_REG_2|Q_OUT[30]~338_combout )) # (\END2[2]~input_o  & ((\MUX_END_REG_2|Q_OUT[30]~339_combout ))))) ) ) )

	.dataa(!\END2[0]~input_o ),
	.datab(!\END2[2]~input_o ),
	.datac(!\MUX_END_REG_2|Q_OUT[30]~338_combout ),
	.datad(!\MUX_END_REG_2|Q_OUT[30]~339_combout ),
	.datae(!\MUX_END_REG_2|Q_OUT[30]~340_combout ),
	.dataf(!\MUX_END_REG_2|Q_OUT[30]~341_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[30]~342_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[30]~342 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[30]~342 .lut_mask = 64'h04158C9D2637AEBF;
defparam \MUX_END_REG_2|Q_OUT[30]~342 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[30]~343 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[30]~343_combout  = (!\END2[1]~input_o  & ((\MUX_END_REG_2|Q_OUT[30]~342_combout ))) # (\END2[1]~input_o  & (\MUX_END_REG_2|Q_OUT[30]~337_combout ))

	.dataa(!\END2[1]~input_o ),
	.datab(!\MUX_END_REG_2|Q_OUT[30]~337_combout ),
	.datac(!\MUX_END_REG_2|Q_OUT[30]~342_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[30]~343_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[30]~343 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[30]~343 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX_END_REG_2|Q_OUT[30]~343 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[31]~344 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[31]~344_combout  = ( \END2[4]~input_o  & ( (!\END2[3]~input_o  & (\REG3|DOUT [31])) # (\END2[3]~input_o  & ((\REG27|DOUT [31]))) ) ) # ( !\END2[4]~input_o  & ( (!\END2[3]~input_o  & (\REG3|DOUT [31])) # (\END2[3]~input_o  & 
// ((\REG11|DOUT [31]))) ) )

	.dataa(!\REG3|DOUT [31]),
	.datab(!\REG27|DOUT [31]),
	.datac(!\REG11|DOUT [31]),
	.datad(!\END2[3]~input_o ),
	.datae(!\END2[4]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[31]~344_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[31]~344 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[31]~344 .lut_mask = 64'h550F5533550F5533;
defparam \MUX_END_REG_2|Q_OUT[31]~344 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[31]~345 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[31]~345_combout  = ( \MUX_END_REG_2|Q_OUT[31]~1_combout  & ( \MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \REG18|DOUT [31] ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~1_combout  & ( \MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \REG2|DOUT [31] ) ) ) # ( 
// \MUX_END_REG_2|Q_OUT[31]~1_combout  & ( !\MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \REG26|DOUT [31] ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~1_combout  & ( !\MUX_END_REG_2|Q_OUT[31]~2_combout  & ( \MUX_END_REG_2|Q_OUT[31]~344_combout  ) ) )

	.dataa(!\REG2|DOUT [31]),
	.datab(!\REG18|DOUT [31]),
	.datac(!\MUX_END_REG_2|Q_OUT[31]~344_combout ),
	.datad(!\REG26|DOUT [31]),
	.datae(!\MUX_END_REG_2|Q_OUT[31]~1_combout ),
	.dataf(!\MUX_END_REG_2|Q_OUT[31]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[31]~345_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[31]~345 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[31]~345 .lut_mask = 64'h0F0F00FF55553333;
defparam \MUX_END_REG_2|Q_OUT[31]~345 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[31]~346 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[31]~346_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG30|DOUT [31] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG14|DOUT [31] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG22|DOUT [31] ) ) ) # 
// ( !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG6|DOUT [31] ) ) )

	.dataa(!\REG6|DOUT [31]),
	.datab(!\REG22|DOUT [31]),
	.datac(!\REG14|DOUT [31]),
	.datad(!\REG30|DOUT [31]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[31]~346_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[31]~346 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[31]~346 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[31]~346 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[31]~347 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[31]~347_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG31|DOUT [31] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG15|DOUT [31] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG23|DOUT [31] ) ) ) # 
// ( !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG7|DOUT [31] ) ) )

	.dataa(!\REG7|DOUT [31]),
	.datab(!\REG23|DOUT [31]),
	.datac(!\REG15|DOUT [31]),
	.datad(!\REG31|DOUT [31]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[31]~347_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[31]~347 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[31]~347 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[31]~347 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[31]~348 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[31]~348_combout  = ( \MUX_END_REG_2|Q_OUT[31]~6_combout  & ( \END2[2]~input_o  & ( \MUX_END_REG_2|Q_OUT[31]~347_combout  ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~6_combout  & ( \END2[2]~input_o  & ( \MUX_END_REG_2|Q_OUT[31]~346_combout  ) 
// ) ) # ( \MUX_END_REG_2|Q_OUT[31]~6_combout  & ( !\END2[2]~input_o  & ( \REG10|DOUT [31] ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~6_combout  & ( !\END2[2]~input_o  & ( \MUX_END_REG_2|Q_OUT[31]~345_combout  ) ) )

	.dataa(!\MUX_END_REG_2|Q_OUT[31]~345_combout ),
	.datab(!\REG10|DOUT [31]),
	.datac(!\MUX_END_REG_2|Q_OUT[31]~346_combout ),
	.datad(!\MUX_END_REG_2|Q_OUT[31]~347_combout ),
	.datae(!\MUX_END_REG_2|Q_OUT[31]~6_combout ),
	.dataf(!\END2[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[31]~348_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[31]~348 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[31]~348 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[31]~348 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[31]~349 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[31]~349_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG25|DOUT [31] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG9|DOUT [31] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG17|DOUT [31] ) ) ) # ( 
// !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG1|DOUT [31] ) ) )

	.dataa(!\REG1|DOUT [31]),
	.datab(!\REG17|DOUT [31]),
	.datac(!\REG9|DOUT [31]),
	.datad(!\REG25|DOUT [31]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[31]~349_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[31]~349 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[31]~349 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[31]~349 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[31]~350 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[31]~350_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG29|DOUT [31] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG13|DOUT [31] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG21|DOUT [31] ) ) ) # 
// ( !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG5|DOUT [31] ) ) )

	.dataa(!\REG5|DOUT [31]),
	.datab(!\REG21|DOUT [31]),
	.datac(!\REG13|DOUT [31]),
	.datad(!\REG29|DOUT [31]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[31]~350_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[31]~350 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[31]~350 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[31]~350 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[31]~351 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[31]~351_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG24|DOUT [31] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG8|DOUT [31] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG16|DOUT [31] ) ) ) # ( 
// !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG0|DOUT [31] ) ) )

	.dataa(!\REG0|DOUT [31]),
	.datab(!\REG16|DOUT [31]),
	.datac(!\REG8|DOUT [31]),
	.datad(!\REG24|DOUT [31]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[31]~351_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[31]~351 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[31]~351 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[31]~351 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[31]~352 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[31]~352_combout  = ( \END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG28|DOUT [31] ) ) ) # ( !\END2[4]~input_o  & ( \END2[3]~input_o  & ( \REG12|DOUT [31] ) ) ) # ( \END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG20|DOUT [31] ) ) ) # 
// ( !\END2[4]~input_o  & ( !\END2[3]~input_o  & ( \REG4|DOUT [31] ) ) )

	.dataa(!\REG4|DOUT [31]),
	.datab(!\REG20|DOUT [31]),
	.datac(!\REG12|DOUT [31]),
	.datad(!\REG28|DOUT [31]),
	.datae(!\END2[4]~input_o ),
	.dataf(!\END2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[31]~352_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[31]~352 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[31]~352 .lut_mask = 64'h555533330F0F00FF;
defparam \MUX_END_REG_2|Q_OUT[31]~352 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[31]~353 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[31]~353_combout  = ( \MUX_END_REG_2|Q_OUT[31]~351_combout  & ( \MUX_END_REG_2|Q_OUT[31]~352_combout  & ( (!\END2[0]~input_o ) # ((!\END2[2]~input_o  & (\MUX_END_REG_2|Q_OUT[31]~349_combout )) # (\END2[2]~input_o  & 
// ((\MUX_END_REG_2|Q_OUT[31]~350_combout )))) ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~351_combout  & ( \MUX_END_REG_2|Q_OUT[31]~352_combout  & ( (!\END2[0]~input_o  & (\END2[2]~input_o )) # (\END2[0]~input_o  & ((!\END2[2]~input_o  & 
// (\MUX_END_REG_2|Q_OUT[31]~349_combout )) # (\END2[2]~input_o  & ((\MUX_END_REG_2|Q_OUT[31]~350_combout ))))) ) ) ) # ( \MUX_END_REG_2|Q_OUT[31]~351_combout  & ( !\MUX_END_REG_2|Q_OUT[31]~352_combout  & ( (!\END2[0]~input_o  & (!\END2[2]~input_o )) # 
// (\END2[0]~input_o  & ((!\END2[2]~input_o  & (\MUX_END_REG_2|Q_OUT[31]~349_combout )) # (\END2[2]~input_o  & ((\MUX_END_REG_2|Q_OUT[31]~350_combout ))))) ) ) ) # ( !\MUX_END_REG_2|Q_OUT[31]~351_combout  & ( !\MUX_END_REG_2|Q_OUT[31]~352_combout  & ( 
// (\END2[0]~input_o  & ((!\END2[2]~input_o  & (\MUX_END_REG_2|Q_OUT[31]~349_combout )) # (\END2[2]~input_o  & ((\MUX_END_REG_2|Q_OUT[31]~350_combout ))))) ) ) )

	.dataa(!\END2[0]~input_o ),
	.datab(!\END2[2]~input_o ),
	.datac(!\MUX_END_REG_2|Q_OUT[31]~349_combout ),
	.datad(!\MUX_END_REG_2|Q_OUT[31]~350_combout ),
	.datae(!\MUX_END_REG_2|Q_OUT[31]~351_combout ),
	.dataf(!\MUX_END_REG_2|Q_OUT[31]~352_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[31]~353_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[31]~353 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[31]~353 .lut_mask = 64'h04158C9D2637AEBF;
defparam \MUX_END_REG_2|Q_OUT[31]~353 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX_END_REG_2|Q_OUT[31]~354 (
// Equation(s):
// \MUX_END_REG_2|Q_OUT[31]~354_combout  = (!\END2[1]~input_o  & ((\MUX_END_REG_2|Q_OUT[31]~353_combout ))) # (\END2[1]~input_o  & (\MUX_END_REG_2|Q_OUT[31]~348_combout ))

	.dataa(!\END2[1]~input_o ),
	.datab(!\MUX_END_REG_2|Q_OUT[31]~348_combout ),
	.datac(!\MUX_END_REG_2|Q_OUT[31]~353_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX_END_REG_2|Q_OUT[31]~354_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX_END_REG_2|Q_OUT[31]~354 .extended_lut = "off";
defparam \MUX_END_REG_2|Q_OUT[31]~354 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX_END_REG_2|Q_OUT[31]~354 .shared_arith = "off";
// synopsys translate_on

assign DADO_R_REG1[0] = \DADO_R_REG1[0]~output_o ;

assign DADO_R_REG1[1] = \DADO_R_REG1[1]~output_o ;

assign DADO_R_REG1[2] = \DADO_R_REG1[2]~output_o ;

assign DADO_R_REG1[3] = \DADO_R_REG1[3]~output_o ;

assign DADO_R_REG1[4] = \DADO_R_REG1[4]~output_o ;

assign DADO_R_REG1[5] = \DADO_R_REG1[5]~output_o ;

assign DADO_R_REG1[6] = \DADO_R_REG1[6]~output_o ;

assign DADO_R_REG1[7] = \DADO_R_REG1[7]~output_o ;

assign DADO_R_REG1[8] = \DADO_R_REG1[8]~output_o ;

assign DADO_R_REG1[9] = \DADO_R_REG1[9]~output_o ;

assign DADO_R_REG1[10] = \DADO_R_REG1[10]~output_o ;

assign DADO_R_REG1[11] = \DADO_R_REG1[11]~output_o ;

assign DADO_R_REG1[12] = \DADO_R_REG1[12]~output_o ;

assign DADO_R_REG1[13] = \DADO_R_REG1[13]~output_o ;

assign DADO_R_REG1[14] = \DADO_R_REG1[14]~output_o ;

assign DADO_R_REG1[15] = \DADO_R_REG1[15]~output_o ;

assign DADO_R_REG1[16] = \DADO_R_REG1[16]~output_o ;

assign DADO_R_REG1[17] = \DADO_R_REG1[17]~output_o ;

assign DADO_R_REG1[18] = \DADO_R_REG1[18]~output_o ;

assign DADO_R_REG1[19] = \DADO_R_REG1[19]~output_o ;

assign DADO_R_REG1[20] = \DADO_R_REG1[20]~output_o ;

assign DADO_R_REG1[21] = \DADO_R_REG1[21]~output_o ;

assign DADO_R_REG1[22] = \DADO_R_REG1[22]~output_o ;

assign DADO_R_REG1[23] = \DADO_R_REG1[23]~output_o ;

assign DADO_R_REG1[24] = \DADO_R_REG1[24]~output_o ;

assign DADO_R_REG1[25] = \DADO_R_REG1[25]~output_o ;

assign DADO_R_REG1[26] = \DADO_R_REG1[26]~output_o ;

assign DADO_R_REG1[27] = \DADO_R_REG1[27]~output_o ;

assign DADO_R_REG1[28] = \DADO_R_REG1[28]~output_o ;

assign DADO_R_REG1[29] = \DADO_R_REG1[29]~output_o ;

assign DADO_R_REG1[30] = \DADO_R_REG1[30]~output_o ;

assign DADO_R_REG1[31] = \DADO_R_REG1[31]~output_o ;

assign DADO_R_REG2[0] = \DADO_R_REG2[0]~output_o ;

assign DADO_R_REG2[1] = \DADO_R_REG2[1]~output_o ;

assign DADO_R_REG2[2] = \DADO_R_REG2[2]~output_o ;

assign DADO_R_REG2[3] = \DADO_R_REG2[3]~output_o ;

assign DADO_R_REG2[4] = \DADO_R_REG2[4]~output_o ;

assign DADO_R_REG2[5] = \DADO_R_REG2[5]~output_o ;

assign DADO_R_REG2[6] = \DADO_R_REG2[6]~output_o ;

assign DADO_R_REG2[7] = \DADO_R_REG2[7]~output_o ;

assign DADO_R_REG2[8] = \DADO_R_REG2[8]~output_o ;

assign DADO_R_REG2[9] = \DADO_R_REG2[9]~output_o ;

assign DADO_R_REG2[10] = \DADO_R_REG2[10]~output_o ;

assign DADO_R_REG2[11] = \DADO_R_REG2[11]~output_o ;

assign DADO_R_REG2[12] = \DADO_R_REG2[12]~output_o ;

assign DADO_R_REG2[13] = \DADO_R_REG2[13]~output_o ;

assign DADO_R_REG2[14] = \DADO_R_REG2[14]~output_o ;

assign DADO_R_REG2[15] = \DADO_R_REG2[15]~output_o ;

assign DADO_R_REG2[16] = \DADO_R_REG2[16]~output_o ;

assign DADO_R_REG2[17] = \DADO_R_REG2[17]~output_o ;

assign DADO_R_REG2[18] = \DADO_R_REG2[18]~output_o ;

assign DADO_R_REG2[19] = \DADO_R_REG2[19]~output_o ;

assign DADO_R_REG2[20] = \DADO_R_REG2[20]~output_o ;

assign DADO_R_REG2[21] = \DADO_R_REG2[21]~output_o ;

assign DADO_R_REG2[22] = \DADO_R_REG2[22]~output_o ;

assign DADO_R_REG2[23] = \DADO_R_REG2[23]~output_o ;

assign DADO_R_REG2[24] = \DADO_R_REG2[24]~output_o ;

assign DADO_R_REG2[25] = \DADO_R_REG2[25]~output_o ;

assign DADO_R_REG2[26] = \DADO_R_REG2[26]~output_o ;

assign DADO_R_REG2[27] = \DADO_R_REG2[27]~output_o ;

assign DADO_R_REG2[28] = \DADO_R_REG2[28]~output_o ;

assign DADO_R_REG2[29] = \DADO_R_REG2[29]~output_o ;

assign DADO_R_REG2[30] = \DADO_R_REG2[30]~output_o ;

assign DADO_R_REG2[31] = \DADO_R_REG2[31]~output_o ;

endmodule
