{
  "module_name": "ppatomfwctrl.h",
  "hash_id": "22ad59b25fc290497b464cbe87b4a53baab76294e9c99bcd65797cf80929dd29",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/pm/powerplay/hwmgr/ppatomfwctrl.h",
  "human_readable_source": " \n\n#ifndef PP_ATOMFWCTRL_H\n#define PP_ATOMFWCTRL_H\n\n#include \"hwmgr.h\"\n\ntypedef enum atom_smu9_syspll0_clock_id BIOS_CLKID;\n\n#define GetIndexIntoMasterCmdTable(FieldName) \\\n\t(offsetof(struct atom_master_list_of_command_functions_v2_1, FieldName) / sizeof(uint16_t))\n#define GetIndexIntoMasterDataTable(FieldName) \\\n\t(offsetof(struct atom_master_list_of_data_tables_v2_1, FieldName) / sizeof(uint16_t))\n\n#define PP_ATOMFWCTRL_MAX_VOLTAGE_ENTRIES 32\n\nstruct pp_atomfwctrl_voltage_table_entry {\n\tuint16_t value;\n\tuint32_t  smio_low;\n};\n\nstruct pp_atomfwctrl_voltage_table {\n\tuint32_t count;\n\tuint32_t mask_low;\n\tuint32_t phase_delay;\n\tuint8_t psi0_enable;\n\tuint8_t psi1_enable;\n\tuint8_t max_vid_step;\n\tuint8_t telemetry_offset;\n\tuint8_t telemetry_slope;\n\tstruct pp_atomfwctrl_voltage_table_entry entries[PP_ATOMFWCTRL_MAX_VOLTAGE_ENTRIES];\n};\n\nstruct pp_atomfwctrl_gpio_pin_assignment {\n\tuint16_t us_gpio_pin_aindex;\n\tuint8_t uc_gpio_pin_bit_shift;\n};\n\nstruct pp_atomfwctrl_clock_dividers_soc15 {\n\tuint32_t   ulClock;            \n\tuint32_t   ulDid;              \n\tuint32_t   ulPll_fb_mult;      \n\tuint32_t   ulPll_ss_fbsmult;   \n\tuint16_t   usPll_ss_slew_frac;\n\tuint8_t    ucPll_ss_enable;\n\tuint8_t    ucReserve;\n\tuint32_t   ulReserve[2];\n};\n\nstruct pp_atomfwctrl_avfs_parameters {\n\tuint32_t   ulMaxVddc;\n\tuint32_t   ulMinVddc;\n\n\tuint32_t   ulMeanNsigmaAcontant0;\n\tuint32_t   ulMeanNsigmaAcontant1;\n\tuint32_t   ulMeanNsigmaAcontant2;\n\tuint16_t   usMeanNsigmaDcTolSigma;\n\tuint16_t   usMeanNsigmaPlatformMean;\n\tuint16_t   usMeanNsigmaPlatformSigma;\n\tuint32_t   ulGbVdroopTableCksoffA0;\n\tuint32_t   ulGbVdroopTableCksoffA1;\n\tuint32_t   ulGbVdroopTableCksoffA2;\n\tuint32_t   ulGbVdroopTableCksonA0;\n\tuint32_t   ulGbVdroopTableCksonA1;\n\tuint32_t   ulGbVdroopTableCksonA2;\n\n\tuint32_t   ulGbFuseTableCksoffM1;\n\tuint32_t   ulGbFuseTableCksoffM2;\n\tuint32_t   ulGbFuseTableCksoffB;\n\n\tuint32_t   ulGbFuseTableCksonM1;\n\tuint32_t   ulGbFuseTableCksonM2;\n\tuint32_t   ulGbFuseTableCksonB;\n\n\tuint8_t    ucEnableGbVdroopTableCkson;\n\tuint8_t    ucEnableGbFuseTableCkson;\n\tuint16_t   usPsmAgeComfactor;\n\n\tuint32_t   ulDispclk2GfxclkM1;\n\tuint32_t   ulDispclk2GfxclkM2;\n\tuint32_t   ulDispclk2GfxclkB;\n\tuint32_t   ulDcefclk2GfxclkM1;\n\tuint32_t   ulDcefclk2GfxclkM2;\n\tuint32_t   ulDcefclk2GfxclkB;\n\tuint32_t   ulPixelclk2GfxclkM1;\n\tuint32_t   ulPixelclk2GfxclkM2;\n\tuint32_t   ulPixelclk2GfxclkB;\n\tuint32_t   ulPhyclk2GfxclkM1;\n\tuint32_t   ulPhyclk2GfxclkM2;\n\tuint32_t   ulPhyclk2GfxclkB;\n\tuint32_t   ulAcgGbVdroopTableA0;\n\tuint32_t   ulAcgGbVdroopTableA1;\n\tuint32_t   ulAcgGbVdroopTableA2;\n\tuint32_t   ulAcgGbFuseTableM1;\n\tuint32_t   ulAcgGbFuseTableM2;\n\tuint32_t   ulAcgGbFuseTableB;\n\tuint32_t   ucAcgEnableGbVdroopTable;\n\tuint32_t   ucAcgEnableGbFuseTable;\n};\n\nstruct pp_atomfwctrl_gpio_parameters {\n\tuint8_t   ucAcDcGpio;\n\tuint8_t   ucAcDcPolarity;\n\tuint8_t   ucVR0HotGpio;\n\tuint8_t   ucVR0HotPolarity;\n\tuint8_t   ucVR1HotGpio;\n\tuint8_t   ucVR1HotPolarity;\n\tuint8_t   ucFwCtfGpio;\n\tuint8_t   ucFwCtfPolarity;\n};\n\nstruct pp_atomfwctrl_bios_boot_up_values {\n\tuint32_t   ulRevision;\n\tuint32_t   ulGfxClk;\n\tuint32_t   ulUClk;\n\tuint32_t   ulSocClk;\n\tuint32_t   ulDCEFClk;\n\tuint32_t   ulEClk;\n\tuint32_t   ulVClk;\n\tuint32_t   ulDClk;\n\tuint32_t   ulFClk;\n\tuint16_t   usVddc;\n\tuint16_t   usVddci;\n\tuint16_t   usMvddc;\n\tuint16_t   usVddGfx;\n\tuint8_t    ucCoolingID;\n};\n\nstruct pp_atomfwctrl_smc_dpm_parameters {\n  uint8_t  liquid1_i2c_address;\n  uint8_t  liquid2_i2c_address;\n  uint8_t  vr_i2c_address;\n  uint8_t  plx_i2c_address;\n  uint8_t  liquid_i2c_linescl;\n  uint8_t  liquid_i2c_linesda;\n  uint8_t  vr_i2c_linescl;\n  uint8_t  vr_i2c_linesda;\n  uint8_t  plx_i2c_linescl;\n  uint8_t  plx_i2c_linesda;\n  uint8_t  vrsensorpresent;\n  uint8_t  liquidsensorpresent;\n  uint16_t maxvoltagestepgfx;\n  uint16_t maxvoltagestepsoc;\n  uint8_t  vddgfxvrmapping;\n  uint8_t  vddsocvrmapping;\n  uint8_t  vddmem0vrmapping;\n  uint8_t  vddmem1vrmapping;\n  uint8_t  gfxulvphasesheddingmask;\n  uint8_t  soculvphasesheddingmask;\n\n  uint16_t gfxmaxcurrent;\n  uint8_t  gfxoffset;\n  uint8_t  padding_telemetrygfx;\n  uint16_t socmaxcurrent;\n  uint8_t  socoffset;\n  uint8_t  padding_telemetrysoc;\n  uint16_t mem0maxcurrent;\n  uint8_t  mem0offset;\n  uint8_t  padding_telemetrymem0;\n  uint16_t mem1maxcurrent;\n  uint8_t  mem1offset;\n  uint8_t  padding_telemetrymem1;\n\n  uint8_t  acdcgpio;\n  uint8_t  acdcpolarity;\n  uint8_t  vr0hotgpio;\n  uint8_t  vr0hotpolarity;\n  uint8_t  vr1hotgpio;\n  uint8_t  vr1hotpolarity;\n  uint8_t  padding1;\n  uint8_t  padding2;\n\n  uint8_t  ledpin0;\n  uint8_t  ledpin1;\n  uint8_t  ledpin2;\n\n\tuint8_t  pllgfxclkspreadenabled;\n\tuint8_t  pllgfxclkspreadpercent;\n\tuint16_t pllgfxclkspreadfreq;\n\n  uint8_t  uclkspreadenabled;\n  uint8_t  uclkspreadpercent;\n  uint16_t uclkspreadfreq;\n\n  uint8_t socclkspreadenabled;\n  uint8_t socclkspreadpercent;\n  uint16_t socclkspreadfreq;\n\n\tuint8_t  acggfxclkspreadenabled;\n\tuint8_t  acggfxclkspreadpercent;\n\tuint16_t acggfxclkspreadfreq;\n\n\tuint8_t Vr2_I2C_address;\n};\n\nint pp_atomfwctrl_get_gpu_pll_dividers_vega10(struct pp_hwmgr *hwmgr,\n\t\tuint32_t clock_type, uint32_t clock_value,\n\t\tstruct pp_atomfwctrl_clock_dividers_soc15 *dividers);\nint pp_atomfwctrl_enter_self_refresh(struct pp_hwmgr *hwmgr);\nbool pp_atomfwctrl_get_pp_assign_pin(struct pp_hwmgr *hwmgr, const uint32_t pin_id,\n\t\tstruct pp_atomfwctrl_gpio_pin_assignment *gpio_pin_assignment);\n\nint pp_atomfwctrl_get_voltage_table_v4(struct pp_hwmgr *hwmgr, uint8_t voltage_type,\n\t\tuint8_t voltage_mode, struct pp_atomfwctrl_voltage_table *voltage_table);\nbool pp_atomfwctrl_is_voltage_controlled_by_gpio_v4(struct pp_hwmgr *hwmgr,\n\t\tuint8_t voltage_type, uint8_t voltage_mode);\n\nint pp_atomfwctrl_get_avfs_information(struct pp_hwmgr *hwmgr,\n\t\tstruct pp_atomfwctrl_avfs_parameters *param);\nint pp_atomfwctrl_get_gpio_information(struct pp_hwmgr *hwmgr,\n\t\tstruct pp_atomfwctrl_gpio_parameters *param);\n\nint pp_atomfwctrl_get_vbios_bootup_values(struct pp_hwmgr *hwmgr,\n\t\t\tstruct pp_atomfwctrl_bios_boot_up_values *boot_values);\nint pp_atomfwctrl_get_smc_dpm_information(struct pp_hwmgr *hwmgr,\n\t\t\tstruct pp_atomfwctrl_smc_dpm_parameters *param);\nint pp_atomfwctrl_get_clk_information_by_clkid(struct pp_hwmgr *hwmgr,\n\t\t\t\t\tuint8_t clk_id, uint8_t syspll_id,\n\t\t\t\t\tuint32_t *frequency);\n\n#endif\n\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}