Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.35 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.36 secs
 
--> Reading design: frequency_counter.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "frequency_counter.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "frequency_counter"
Output Format                      : NGC
Target Device                      : xc7k325t-2-ffg900

---- Source Options
Top Module Name                    : frequency_counter
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\ECE\Documents\freq_counter\freq_counter\frequency_counter.vhd" into library work
Parsing entity <frequency_counter>.
Parsing architecture <Behavioral> of entity <frequency_counter>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <frequency_counter> (architecture <Behavioral>) with generics from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <frequency_counter>.
    Related source file is "C:\Users\ECE\Documents\freq_counter\freq_counter\frequency_counter.vhd".
        BUS_WIDTH = 32
    Found 1-bit register for signal <master_gate>.
    Found 32-bit register for signal <master_clk_timeout>.
    Found 32-bit register for signal <test_clk_counter>.
    Found 32-bit register for signal <reg_1>.
    Found 32-bit adder for signal <master_clk_timeout[31]_GND_4_o_add_1_OUT> created at line 77.
    Found 32-bit adder for signal <test_clk_counter[31]_GND_4_o_add_6_OUT> created at line 121.
    Found 32-bit comparator greater for signal <GND_4_o_master_clk_timeout[31]_LessThan_1_o> created at line 73
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  97 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <frequency_counter> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 2
# Registers                                            : 4
 1-bit register                                        : 1
 32-bit register                                       : 3
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 5
 1-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <frequency_counter>.
The following registers are absorbed into counter <master_clk_timeout>: 1 register on signal <master_clk_timeout>.
The following registers are absorbed into counter <test_clk_counter>: 1 register on signal <test_clk_counter>.
Unit <frequency_counter> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 32-bit up counter                                     : 2
# Registers                                            : 33
 Flip-Flops                                            : 33
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 3
 1-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <test_clk_counter_31> of sequential type is unconnected in block <frequency_counter>.

Optimizing unit <frequency_counter> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block frequency_counter, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 96
 Flip-Flops                                            : 96

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : frequency_counter.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 290
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 1
#      LUT2                        : 97
#      LUT3                        : 2
#      LUT4                        : 46
#      MUXCY                       : 78
#      VCC                         : 1
#      XORCY                       : 63
# FlipFlops/Latches                : 96
#      FDC                         : 49
#      FDCE                        : 47
# Clock Buffers                    : 2
#      BUFGP                       : 2
# IO Buffers                       : 65
#      IBUF                        : 33
#      OBUF                        : 32

Device utilization summary:
---------------------------

Selected Device : 7k325tffg900-2 


Slice Logic Utilization: 
 Number of Slice Registers:              95  out of  407600     0%  
 Number of Slice LUTs:                  147  out of  203800     0%  
    Number used as Logic:               147  out of  203800     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    147
   Number with an unused Flip Flop:      52  out of    147    35%  
   Number with an unused LUT:             0  out of    147     0%  
   Number of fully used LUT-FF pairs:    95  out of    147    64%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                          67
 Number of bonded IOBs:                  67  out of    500    13%  
    IOB Flip Flops/Latches:               1

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk_master                         | BUFGP                  | 33    |
Clk_test                           | BUFGP                  | 63    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 1.998ns (Maximum Frequency: 500.601MHz)
   Minimum input arrival time before clock: 1.760ns
   Maximum output required time after clock: 0.575ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk_master'
  Clock period: 1.998ns (frequency: 500.601MHz)
  Total number of paths / destination ports: 2656 / 49
-------------------------------------------------------------------------
Delay:               1.998ns (Levels of Logic = 18)
  Source:            master_clk_timeout_1 (FF)
  Destination:       master_clk_timeout_16 (FF)
  Source Clock:      Clk_master rising
  Destination Clock: Clk_master rising

  Data Path: master_clk_timeout_1 to master_clk_timeout_16
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.236   0.539  master_clk_timeout_1 (master_clk_timeout_1)
     LUT4:I0->O            0   0.043   0.000  Mcompar_GND_4_o_master_clk_timeout[31]_LessThan_1_o_lutdi (Mcompar_GND_4_o_master_clk_timeout[31]_LessThan_1_o_lutdi)
     MUXCY:DI->O           1   0.228   0.000  Mcompar_GND_4_o_master_clk_timeout[31]_LessThan_1_o_cy<0> (Mcompar_GND_4_o_master_clk_timeout[31]_LessThan_1_o_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_GND_4_o_master_clk_timeout[31]_LessThan_1_o_cy<1> (Mcompar_GND_4_o_master_clk_timeout[31]_LessThan_1_o_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_GND_4_o_master_clk_timeout[31]_LessThan_1_o_cy<2> (Mcompar_GND_4_o_master_clk_timeout[31]_LessThan_1_o_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_GND_4_o_master_clk_timeout[31]_LessThan_1_o_cy<3> (Mcompar_GND_4_o_master_clk_timeout[31]_LessThan_1_o_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_GND_4_o_master_clk_timeout[31]_LessThan_1_o_cy<4> (Mcompar_GND_4_o_master_clk_timeout[31]_LessThan_1_o_cy<4>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_GND_4_o_master_clk_timeout[31]_LessThan_1_o_cy<5> (Mcompar_GND_4_o_master_clk_timeout[31]_LessThan_1_o_cy<5>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_GND_4_o_master_clk_timeout[31]_LessThan_1_o_cy<6> (Mcompar_GND_4_o_master_clk_timeout[31]_LessThan_1_o_cy<6>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_GND_4_o_master_clk_timeout[31]_LessThan_1_o_cy<7> (Mcompar_GND_4_o_master_clk_timeout[31]_LessThan_1_o_cy<7>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_GND_4_o_master_clk_timeout[31]_LessThan_1_o_cy<8> (Mcompar_GND_4_o_master_clk_timeout[31]_LessThan_1_o_cy<8>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_GND_4_o_master_clk_timeout[31]_LessThan_1_o_cy<9> (Mcompar_GND_4_o_master_clk_timeout[31]_LessThan_1_o_cy<9>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_GND_4_o_master_clk_timeout[31]_LessThan_1_o_cy<10> (Mcompar_GND_4_o_master_clk_timeout[31]_LessThan_1_o_cy<10>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_GND_4_o_master_clk_timeout[31]_LessThan_1_o_cy<11> (Mcompar_GND_4_o_master_clk_timeout[31]_LessThan_1_o_cy<11>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_GND_4_o_master_clk_timeout[31]_LessThan_1_o_cy<12> (Mcompar_GND_4_o_master_clk_timeout[31]_LessThan_1_o_cy<12>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_GND_4_o_master_clk_timeout[31]_LessThan_1_o_cy<13> (Mcompar_GND_4_o_master_clk_timeout[31]_LessThan_1_o_cy<13>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_GND_4_o_master_clk_timeout[31]_LessThan_1_o_cy<14> (Mcompar_GND_4_o_master_clk_timeout[31]_LessThan_1_o_cy<14>)
     MUXCY:CI->O          18   0.013   0.000  Mcompar_GND_4_o_master_clk_timeout[31]_LessThan_1_o_cy<15> (Mcompar_GND_4_o_master_clk_timeout[31]_LessThan_1_o_cy<15>)
     MUXCY:CI->O          16   0.165   0.422  _n0052_inv1_cy (_n0052_inv)
     FDCE:CE                   0.161          master_clk_timeout_16
    ----------------------------------------
    Total                      1.998ns (1.036ns logic, 0.962ns route)
                                       (51.9% logic, 48.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk_test'
  Clock period: 1.526ns (frequency: 655.416MHz)
  Total number of paths / destination ports: 527 / 62
-------------------------------------------------------------------------
Delay:               1.526ns (Levels of Logic = 32)
  Source:            test_clk_counter_0 (FF)
  Destination:       test_clk_counter_30 (FF)
  Source Clock:      Clk_test rising
  Destination Clock: Clk_test rising

  Data Path: test_clk_counter_0 to test_clk_counter_30
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.236   0.355  test_clk_counter_0 (test_clk_counter_0)
     LUT2:I1->O            1   0.043   0.000  Mcount_test_clk_counter_lut<0> (Mcount_test_clk_counter_lut<0>)
     MUXCY:S->O            1   0.238   0.000  Mcount_test_clk_counter_cy<0> (Mcount_test_clk_counter_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  Mcount_test_clk_counter_cy<1> (Mcount_test_clk_counter_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  Mcount_test_clk_counter_cy<2> (Mcount_test_clk_counter_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  Mcount_test_clk_counter_cy<3> (Mcount_test_clk_counter_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  Mcount_test_clk_counter_cy<4> (Mcount_test_clk_counter_cy<4>)
     MUXCY:CI->O           1   0.013   0.000  Mcount_test_clk_counter_cy<5> (Mcount_test_clk_counter_cy<5>)
     MUXCY:CI->O           1   0.013   0.000  Mcount_test_clk_counter_cy<6> (Mcount_test_clk_counter_cy<6>)
     MUXCY:CI->O           1   0.013   0.000  Mcount_test_clk_counter_cy<7> (Mcount_test_clk_counter_cy<7>)
     MUXCY:CI->O           1   0.013   0.000  Mcount_test_clk_counter_cy<8> (Mcount_test_clk_counter_cy<8>)
     MUXCY:CI->O           1   0.013   0.000  Mcount_test_clk_counter_cy<9> (Mcount_test_clk_counter_cy<9>)
     MUXCY:CI->O           1   0.013   0.000  Mcount_test_clk_counter_cy<10> (Mcount_test_clk_counter_cy<10>)
     MUXCY:CI->O           1   0.013   0.000  Mcount_test_clk_counter_cy<11> (Mcount_test_clk_counter_cy<11>)
     MUXCY:CI->O           1   0.013   0.000  Mcount_test_clk_counter_cy<12> (Mcount_test_clk_counter_cy<12>)
     MUXCY:CI->O           1   0.014   0.000  Mcount_test_clk_counter_cy<13> (Mcount_test_clk_counter_cy<13>)
     MUXCY:CI->O           1   0.014   0.000  Mcount_test_clk_counter_cy<14> (Mcount_test_clk_counter_cy<14>)
     MUXCY:CI->O           1   0.014   0.000  Mcount_test_clk_counter_cy<15> (Mcount_test_clk_counter_cy<15>)
     MUXCY:CI->O           1   0.014   0.000  Mcount_test_clk_counter_cy<16> (Mcount_test_clk_counter_cy<16>)
     MUXCY:CI->O           1   0.014   0.000  Mcount_test_clk_counter_cy<17> (Mcount_test_clk_counter_cy<17>)
     MUXCY:CI->O           1   0.014   0.000  Mcount_test_clk_counter_cy<18> (Mcount_test_clk_counter_cy<18>)
     MUXCY:CI->O           1   0.014   0.000  Mcount_test_clk_counter_cy<19> (Mcount_test_clk_counter_cy<19>)
     MUXCY:CI->O           1   0.014   0.000  Mcount_test_clk_counter_cy<20> (Mcount_test_clk_counter_cy<20>)
     MUXCY:CI->O           1   0.014   0.000  Mcount_test_clk_counter_cy<21> (Mcount_test_clk_counter_cy<21>)
     MUXCY:CI->O           1   0.014   0.000  Mcount_test_clk_counter_cy<22> (Mcount_test_clk_counter_cy<22>)
     MUXCY:CI->O           1   0.014   0.000  Mcount_test_clk_counter_cy<23> (Mcount_test_clk_counter_cy<23>)
     MUXCY:CI->O           1   0.014   0.000  Mcount_test_clk_counter_cy<24> (Mcount_test_clk_counter_cy<24>)
     MUXCY:CI->O           1   0.014   0.000  Mcount_test_clk_counter_cy<25> (Mcount_test_clk_counter_cy<25>)
     MUXCY:CI->O           1   0.014   0.000  Mcount_test_clk_counter_cy<26> (Mcount_test_clk_counter_cy<26>)
     MUXCY:CI->O           1   0.014   0.000  Mcount_test_clk_counter_cy<27> (Mcount_test_clk_counter_cy<27>)
     MUXCY:CI->O           1   0.014   0.000  Mcount_test_clk_counter_cy<28> (Mcount_test_clk_counter_cy<28>)
     MUXCY:CI->O           0   0.014   0.000  Mcount_test_clk_counter_cy<29> (Mcount_test_clk_counter_cy<29>)
     XORCY:CI->O           1   0.262   0.000  Mcount_test_clk_counter_xor<30> (Mcount_test_clk_counter30)
     FDCE:D                   -0.000          test_clk_counter_30
    ----------------------------------------
    Total                      1.526ns (1.170ns logic, 0.355ns route)
                                       (76.7% logic, 23.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk_master'
  Total number of paths / destination ports: 2672 / 82
-------------------------------------------------------------------------
Offset:              1.760ns (Levels of Logic = 19)
  Source:            reg_0<0> (PAD)
  Destination:       master_clk_timeout_16 (FF)
  Destination Clock: Clk_master rising

  Data Path: reg_0<0> to master_clk_timeout_16
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.000   0.527  reg_0_0_IBUF (reg_0_0_IBUF)
     LUT4:I0->O            1   0.043   0.000  Mcompar_GND_4_o_master_clk_timeout[31]_LessThan_1_o_lut<0> (Mcompar_GND_4_o_master_clk_timeout[31]_LessThan_1_o_lut<0>)
     MUXCY:S->O            1   0.238   0.000  Mcompar_GND_4_o_master_clk_timeout[31]_LessThan_1_o_cy<0> (Mcompar_GND_4_o_master_clk_timeout[31]_LessThan_1_o_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_GND_4_o_master_clk_timeout[31]_LessThan_1_o_cy<1> (Mcompar_GND_4_o_master_clk_timeout[31]_LessThan_1_o_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_GND_4_o_master_clk_timeout[31]_LessThan_1_o_cy<2> (Mcompar_GND_4_o_master_clk_timeout[31]_LessThan_1_o_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_GND_4_o_master_clk_timeout[31]_LessThan_1_o_cy<3> (Mcompar_GND_4_o_master_clk_timeout[31]_LessThan_1_o_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_GND_4_o_master_clk_timeout[31]_LessThan_1_o_cy<4> (Mcompar_GND_4_o_master_clk_timeout[31]_LessThan_1_o_cy<4>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_GND_4_o_master_clk_timeout[31]_LessThan_1_o_cy<5> (Mcompar_GND_4_o_master_clk_timeout[31]_LessThan_1_o_cy<5>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_GND_4_o_master_clk_timeout[31]_LessThan_1_o_cy<6> (Mcompar_GND_4_o_master_clk_timeout[31]_LessThan_1_o_cy<6>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_GND_4_o_master_clk_timeout[31]_LessThan_1_o_cy<7> (Mcompar_GND_4_o_master_clk_timeout[31]_LessThan_1_o_cy<7>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_GND_4_o_master_clk_timeout[31]_LessThan_1_o_cy<8> (Mcompar_GND_4_o_master_clk_timeout[31]_LessThan_1_o_cy<8>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_GND_4_o_master_clk_timeout[31]_LessThan_1_o_cy<9> (Mcompar_GND_4_o_master_clk_timeout[31]_LessThan_1_o_cy<9>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_GND_4_o_master_clk_timeout[31]_LessThan_1_o_cy<10> (Mcompar_GND_4_o_master_clk_timeout[31]_LessThan_1_o_cy<10>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_GND_4_o_master_clk_timeout[31]_LessThan_1_o_cy<11> (Mcompar_GND_4_o_master_clk_timeout[31]_LessThan_1_o_cy<11>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_GND_4_o_master_clk_timeout[31]_LessThan_1_o_cy<12> (Mcompar_GND_4_o_master_clk_timeout[31]_LessThan_1_o_cy<12>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_GND_4_o_master_clk_timeout[31]_LessThan_1_o_cy<13> (Mcompar_GND_4_o_master_clk_timeout[31]_LessThan_1_o_cy<13>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_GND_4_o_master_clk_timeout[31]_LessThan_1_o_cy<14> (Mcompar_GND_4_o_master_clk_timeout[31]_LessThan_1_o_cy<14>)
     MUXCY:CI->O          18   0.013   0.000  Mcompar_GND_4_o_master_clk_timeout[31]_LessThan_1_o_cy<15> (Mcompar_GND_4_o_master_clk_timeout[31]_LessThan_1_o_cy<15>)
     MUXCY:CI->O          16   0.165   0.422  _n0052_inv1_cy (_n0052_inv)
     FDCE:CE                   0.161          master_clk_timeout_16
    ----------------------------------------
    Total                      1.760ns (0.810ns logic, 0.950ns route)
                                       (46.0% logic, 54.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk_test'
  Total number of paths / destination ports: 653 / 157
-------------------------------------------------------------------------
Offset:              1.485ns (Levels of Logic = 33)
  Source:            reg_0<31> (PAD)
  Destination:       test_clk_counter_30 (FF)
  Destination Clock: Clk_test rising

  Data Path: reg_0<31> to test_clk_counter_30
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           116   0.000   0.550  reg_0_31_IBUF (reg_0_31_IBUF)
     LUT2:I0->O            1   0.043   0.000  Mcount_test_clk_counter_lut<0> (Mcount_test_clk_counter_lut<0>)
     MUXCY:S->O            1   0.238   0.000  Mcount_test_clk_counter_cy<0> (Mcount_test_clk_counter_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  Mcount_test_clk_counter_cy<1> (Mcount_test_clk_counter_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  Mcount_test_clk_counter_cy<2> (Mcount_test_clk_counter_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  Mcount_test_clk_counter_cy<3> (Mcount_test_clk_counter_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  Mcount_test_clk_counter_cy<4> (Mcount_test_clk_counter_cy<4>)
     MUXCY:CI->O           1   0.013   0.000  Mcount_test_clk_counter_cy<5> (Mcount_test_clk_counter_cy<5>)
     MUXCY:CI->O           1   0.013   0.000  Mcount_test_clk_counter_cy<6> (Mcount_test_clk_counter_cy<6>)
     MUXCY:CI->O           1   0.013   0.000  Mcount_test_clk_counter_cy<7> (Mcount_test_clk_counter_cy<7>)
     MUXCY:CI->O           1   0.013   0.000  Mcount_test_clk_counter_cy<8> (Mcount_test_clk_counter_cy<8>)
     MUXCY:CI->O           1   0.013   0.000  Mcount_test_clk_counter_cy<9> (Mcount_test_clk_counter_cy<9>)
     MUXCY:CI->O           1   0.013   0.000  Mcount_test_clk_counter_cy<10> (Mcount_test_clk_counter_cy<10>)
     MUXCY:CI->O           1   0.013   0.000  Mcount_test_clk_counter_cy<11> (Mcount_test_clk_counter_cy<11>)
     MUXCY:CI->O           1   0.013   0.000  Mcount_test_clk_counter_cy<12> (Mcount_test_clk_counter_cy<12>)
     MUXCY:CI->O           1   0.014   0.000  Mcount_test_clk_counter_cy<13> (Mcount_test_clk_counter_cy<13>)
     MUXCY:CI->O           1   0.014   0.000  Mcount_test_clk_counter_cy<14> (Mcount_test_clk_counter_cy<14>)
     MUXCY:CI->O           1   0.014   0.000  Mcount_test_clk_counter_cy<15> (Mcount_test_clk_counter_cy<15>)
     MUXCY:CI->O           1   0.014   0.000  Mcount_test_clk_counter_cy<16> (Mcount_test_clk_counter_cy<16>)
     MUXCY:CI->O           1   0.014   0.000  Mcount_test_clk_counter_cy<17> (Mcount_test_clk_counter_cy<17>)
     MUXCY:CI->O           1   0.014   0.000  Mcount_test_clk_counter_cy<18> (Mcount_test_clk_counter_cy<18>)
     MUXCY:CI->O           1   0.014   0.000  Mcount_test_clk_counter_cy<19> (Mcount_test_clk_counter_cy<19>)
     MUXCY:CI->O           1   0.014   0.000  Mcount_test_clk_counter_cy<20> (Mcount_test_clk_counter_cy<20>)
     MUXCY:CI->O           1   0.014   0.000  Mcount_test_clk_counter_cy<21> (Mcount_test_clk_counter_cy<21>)
     MUXCY:CI->O           1   0.014   0.000  Mcount_test_clk_counter_cy<22> (Mcount_test_clk_counter_cy<22>)
     MUXCY:CI->O           1   0.014   0.000  Mcount_test_clk_counter_cy<23> (Mcount_test_clk_counter_cy<23>)
     MUXCY:CI->O           1   0.014   0.000  Mcount_test_clk_counter_cy<24> (Mcount_test_clk_counter_cy<24>)
     MUXCY:CI->O           1   0.014   0.000  Mcount_test_clk_counter_cy<25> (Mcount_test_clk_counter_cy<25>)
     MUXCY:CI->O           1   0.014   0.000  Mcount_test_clk_counter_cy<26> (Mcount_test_clk_counter_cy<26>)
     MUXCY:CI->O           1   0.014   0.000  Mcount_test_clk_counter_cy<27> (Mcount_test_clk_counter_cy<27>)
     MUXCY:CI->O           1   0.014   0.000  Mcount_test_clk_counter_cy<28> (Mcount_test_clk_counter_cy<28>)
     MUXCY:CI->O           0   0.014   0.000  Mcount_test_clk_counter_cy<29> (Mcount_test_clk_counter_cy<29>)
     XORCY:CI->O           1   0.262   0.000  Mcount_test_clk_counter_xor<30> (Mcount_test_clk_counter30)
     FDCE:D                   -0.000          test_clk_counter_30
    ----------------------------------------
    Total                      1.485ns (0.934ns logic, 0.550ns route)
                                       (62.9% logic, 37.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk_test'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              0.575ns (Levels of Logic = 1)
  Source:            reg_1_31 (FF)
  Destination:       reg_1<31> (PAD)
  Source Clock:      Clk_test rising

  Data Path: reg_1_31 to reg_1<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.236   0.339  reg_1_31 (reg_1_31)
     OBUF:I->O                 0.000          reg_1_31_OBUF (reg_1<31>)
    ----------------------------------------
    Total                      0.575ns (0.236ns logic, 0.339ns route)
                                       (41.0% logic, 59.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Clk_master
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_master     |    1.998|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Clk_test
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_master     |    1.319|         |         |         |
Clk_test       |    1.526|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 8.62 secs
 
--> 

Total memory usage is 448904 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    0 (   0 filtered)

