# Verilog
[all thing about Verilog](https://github.com/HUAIJIE0314/Verilog/blob/main/Verilog.md)
