$date
	Sun Mar 23 19:13:37 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module clk_divider_tb $end
$var wire 1 ! clk_out $end
$var parameter 32 " N $end
$var reg 1 # clk $end
$var reg 1 $ rst $end
$scope module clk_by_2 $end
$var wire 1 # clk $end
$var wire 1 $ rst $end
$var parameter 32 % N $end
$var reg 1 ! clk_out $end
$var reg 4 & count [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b101 %
b101 "
$end
#0
$dumpvars
b0 &
0$
0#
0!
$end
#10000
b1 &
1#
#20000
0#
#30000
b10 &
1#
#40000
0#
#50000
b11 &
1#
#60000
0#
#70000
b100 &
1#
#80000
0#
#90000
b0 &
1!
1#
#100000
0#
#110000
b1 &
1#
#120000
0#
#130000
b10 &
1#
#140000
0#
#150000
b11 &
1#
#160000
0#
#170000
b100 &
1#
#180000
0#
#190000
b0 &
0!
1#
#200000
0#
#210000
b1 &
1#
#220000
0#
#230000
b10 &
1#
#240000
0#
#250000
b11 &
1#
#260000
0#
#270000
b100 &
1#
#280000
0#
#290000
b0 &
1!
1#
#300000
0#
#310000
b1 &
1#
#320000
0#
#330000
b10 &
1#
#340000
0#
#350000
b11 &
1#
#360000
0#
#370000
b100 &
1#
#380000
0#
#390000
b0 &
0!
1#
#400000
0#
#410000
b1 &
1#
#420000
0#
#430000
b10 &
1#
#440000
0#
#450000
b11 &
1#
#460000
0#
#470000
b100 &
1#
#480000
0#
#490000
b0 &
1!
1#
#500000
0#
