--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -filter
C:/Users/rhodesej/Documents/PSU/540/ece540_proj1/xilinx/iseconfig/filter.filter
-intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Nexys3fpga.twx Nexys3fpga.ncd -o
Nexys3fpga.twr Nexys3fpga.pcf

Design file:              Nexys3fpga.ncd
Physical constraint file: Nexys3fpga.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 25383 paths analyzed, 3218 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.742ns.
--------------------------------------------------------------------------------

Paths for end point nex/dig1_2 (SLICE_X35Y20.CE), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.258ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bot_ctrl/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          nex/dig1_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.684ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.467 - 0.490)
  Source Clock:         JA_3_OBUF_BUFG rising at 0.000ns
  Destination Clock:    JA_3_OBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bot_ctrl/ram_1k_generate.s6.kcpsm6_rom to nex/dig1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y24.DOA4    Trcko_DOA             1.850   bot_ctrl/ram_1k_generate.s6.kcpsm6_rom
                                                       bot_ctrl/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X26Y41.C1      net (fanout=7)        1.832   instruction<4>
    SLICE_X26Y41.C       Tilo                  0.204   PSM/KCPSM6_REG1
                                                       PSM/upper_reg_banks_RAMC_D1
    SLICE_X26Y36.A3      net (fanout=2)        0.931   PSM/sy<7>
    SLICE_X26Y36.A       Tilo                  0.203   PSM/KCPSM6_PORT_ID
                                                       PSM/data_path_loop[6].output_data.sy_kk_mux_lut/LUT6
    SLICE_X23Y30.D3      net (fanout=2)        0.995   port_id<7>
    SLICE_X23Y30.D       Tilo                  0.259   nex/in_port<7>
                                                       nex/_n0089_inv11
    SLICE_X35Y20.CE      net (fanout=21)       2.070   nex/_n0089_inv1
    SLICE_X35Y20.CLK     Tceck                 0.340   nex/dig1<3>
                                                       nex/dig1_2
    -------------------------------------------------  ---------------------------
    Total                                      8.684ns (2.856ns logic, 5.828ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.319ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bot_ctrl/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          nex/dig1_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.623ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.467 - 0.490)
  Source Clock:         JA_3_OBUF_BUFG rising at 0.000ns
  Destination Clock:    JA_3_OBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bot_ctrl/ram_1k_generate.s6.kcpsm6_rom to nex/dig1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y24.DOA6    Trcko_DOA             1.850   bot_ctrl/ram_1k_generate.s6.kcpsm6_rom
                                                       bot_ctrl/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X26Y41.C3      net (fanout=7)        1.771   instruction<6>
    SLICE_X26Y41.C       Tilo                  0.204   PSM/KCPSM6_REG1
                                                       PSM/upper_reg_banks_RAMC_D1
    SLICE_X26Y36.A3      net (fanout=2)        0.931   PSM/sy<7>
    SLICE_X26Y36.A       Tilo                  0.203   PSM/KCPSM6_PORT_ID
                                                       PSM/data_path_loop[6].output_data.sy_kk_mux_lut/LUT6
    SLICE_X23Y30.D3      net (fanout=2)        0.995   port_id<7>
    SLICE_X23Y30.D       Tilo                  0.259   nex/in_port<7>
                                                       nex/_n0089_inv11
    SLICE_X35Y20.CE      net (fanout=21)       2.070   nex/_n0089_inv1
    SLICE_X35Y20.CLK     Tceck                 0.340   nex/dig1<3>
                                                       nex/dig1_2
    -------------------------------------------------  ---------------------------
    Total                                      8.623ns (2.856ns logic, 5.767ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.359ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bot_ctrl/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          nex/dig1_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.583ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.467 - 0.490)
  Source Clock:         JA_3_OBUF_BUFG rising at 0.000ns
  Destination Clock:    JA_3_OBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bot_ctrl/ram_1k_generate.s6.kcpsm6_rom to nex/dig1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y24.DOA7    Trcko_DOA             1.850   bot_ctrl/ram_1k_generate.s6.kcpsm6_rom
                                                       bot_ctrl/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X26Y41.C4      net (fanout=9)        1.731   instruction<7>
    SLICE_X26Y41.C       Tilo                  0.204   PSM/KCPSM6_REG1
                                                       PSM/upper_reg_banks_RAMC_D1
    SLICE_X26Y36.A3      net (fanout=2)        0.931   PSM/sy<7>
    SLICE_X26Y36.A       Tilo                  0.203   PSM/KCPSM6_PORT_ID
                                                       PSM/data_path_loop[6].output_data.sy_kk_mux_lut/LUT6
    SLICE_X23Y30.D3      net (fanout=2)        0.995   port_id<7>
    SLICE_X23Y30.D       Tilo                  0.259   nex/in_port<7>
                                                       nex/_n0089_inv11
    SLICE_X35Y20.CE      net (fanout=21)       2.070   nex/_n0089_inv1
    SLICE_X35Y20.CLK     Tceck                 0.340   nex/dig1<3>
                                                       nex/dig1_2
    -------------------------------------------------  ---------------------------
    Total                                      8.583ns (2.856ns logic, 5.727ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------

Paths for end point nex/dig1_1 (SLICE_X35Y20.CE), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.274ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bot_ctrl/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          nex/dig1_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.668ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.467 - 0.490)
  Source Clock:         JA_3_OBUF_BUFG rising at 0.000ns
  Destination Clock:    JA_3_OBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bot_ctrl/ram_1k_generate.s6.kcpsm6_rom to nex/dig1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y24.DOA4    Trcko_DOA             1.850   bot_ctrl/ram_1k_generate.s6.kcpsm6_rom
                                                       bot_ctrl/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X26Y41.C1      net (fanout=7)        1.832   instruction<4>
    SLICE_X26Y41.C       Tilo                  0.204   PSM/KCPSM6_REG1
                                                       PSM/upper_reg_banks_RAMC_D1
    SLICE_X26Y36.A3      net (fanout=2)        0.931   PSM/sy<7>
    SLICE_X26Y36.A       Tilo                  0.203   PSM/KCPSM6_PORT_ID
                                                       PSM/data_path_loop[6].output_data.sy_kk_mux_lut/LUT6
    SLICE_X23Y30.D3      net (fanout=2)        0.995   port_id<7>
    SLICE_X23Y30.D       Tilo                  0.259   nex/in_port<7>
                                                       nex/_n0089_inv11
    SLICE_X35Y20.CE      net (fanout=21)       2.070   nex/_n0089_inv1
    SLICE_X35Y20.CLK     Tceck                 0.324   nex/dig1<3>
                                                       nex/dig1_1
    -------------------------------------------------  ---------------------------
    Total                                      8.668ns (2.840ns logic, 5.828ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.335ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bot_ctrl/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          nex/dig1_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.607ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.467 - 0.490)
  Source Clock:         JA_3_OBUF_BUFG rising at 0.000ns
  Destination Clock:    JA_3_OBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bot_ctrl/ram_1k_generate.s6.kcpsm6_rom to nex/dig1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y24.DOA6    Trcko_DOA             1.850   bot_ctrl/ram_1k_generate.s6.kcpsm6_rom
                                                       bot_ctrl/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X26Y41.C3      net (fanout=7)        1.771   instruction<6>
    SLICE_X26Y41.C       Tilo                  0.204   PSM/KCPSM6_REG1
                                                       PSM/upper_reg_banks_RAMC_D1
    SLICE_X26Y36.A3      net (fanout=2)        0.931   PSM/sy<7>
    SLICE_X26Y36.A       Tilo                  0.203   PSM/KCPSM6_PORT_ID
                                                       PSM/data_path_loop[6].output_data.sy_kk_mux_lut/LUT6
    SLICE_X23Y30.D3      net (fanout=2)        0.995   port_id<7>
    SLICE_X23Y30.D       Tilo                  0.259   nex/in_port<7>
                                                       nex/_n0089_inv11
    SLICE_X35Y20.CE      net (fanout=21)       2.070   nex/_n0089_inv1
    SLICE_X35Y20.CLK     Tceck                 0.324   nex/dig1<3>
                                                       nex/dig1_1
    -------------------------------------------------  ---------------------------
    Total                                      8.607ns (2.840ns logic, 5.767ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.375ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bot_ctrl/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          nex/dig1_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.567ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.467 - 0.490)
  Source Clock:         JA_3_OBUF_BUFG rising at 0.000ns
  Destination Clock:    JA_3_OBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bot_ctrl/ram_1k_generate.s6.kcpsm6_rom to nex/dig1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y24.DOA7    Trcko_DOA             1.850   bot_ctrl/ram_1k_generate.s6.kcpsm6_rom
                                                       bot_ctrl/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X26Y41.C4      net (fanout=9)        1.731   instruction<7>
    SLICE_X26Y41.C       Tilo                  0.204   PSM/KCPSM6_REG1
                                                       PSM/upper_reg_banks_RAMC_D1
    SLICE_X26Y36.A3      net (fanout=2)        0.931   PSM/sy<7>
    SLICE_X26Y36.A       Tilo                  0.203   PSM/KCPSM6_PORT_ID
                                                       PSM/data_path_loop[6].output_data.sy_kk_mux_lut/LUT6
    SLICE_X23Y30.D3      net (fanout=2)        0.995   port_id<7>
    SLICE_X23Y30.D       Tilo                  0.259   nex/in_port<7>
                                                       nex/_n0089_inv11
    SLICE_X35Y20.CE      net (fanout=21)       2.070   nex/_n0089_inv1
    SLICE_X35Y20.CLK     Tceck                 0.324   nex/dig1<3>
                                                       nex/dig1_1
    -------------------------------------------------  ---------------------------
    Total                                      8.567ns (2.840ns logic, 5.727ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------

Paths for end point nex/dig1_3 (SLICE_X35Y20.CE), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.282ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bot_ctrl/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          nex/dig1_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.660ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.467 - 0.490)
  Source Clock:         JA_3_OBUF_BUFG rising at 0.000ns
  Destination Clock:    JA_3_OBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bot_ctrl/ram_1k_generate.s6.kcpsm6_rom to nex/dig1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y24.DOA4    Trcko_DOA             1.850   bot_ctrl/ram_1k_generate.s6.kcpsm6_rom
                                                       bot_ctrl/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X26Y41.C1      net (fanout=7)        1.832   instruction<4>
    SLICE_X26Y41.C       Tilo                  0.204   PSM/KCPSM6_REG1
                                                       PSM/upper_reg_banks_RAMC_D1
    SLICE_X26Y36.A3      net (fanout=2)        0.931   PSM/sy<7>
    SLICE_X26Y36.A       Tilo                  0.203   PSM/KCPSM6_PORT_ID
                                                       PSM/data_path_loop[6].output_data.sy_kk_mux_lut/LUT6
    SLICE_X23Y30.D3      net (fanout=2)        0.995   port_id<7>
    SLICE_X23Y30.D       Tilo                  0.259   nex/in_port<7>
                                                       nex/_n0089_inv11
    SLICE_X35Y20.CE      net (fanout=21)       2.070   nex/_n0089_inv1
    SLICE_X35Y20.CLK     Tceck                 0.316   nex/dig1<3>
                                                       nex/dig1_3
    -------------------------------------------------  ---------------------------
    Total                                      8.660ns (2.832ns logic, 5.828ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.343ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bot_ctrl/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          nex/dig1_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.599ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.467 - 0.490)
  Source Clock:         JA_3_OBUF_BUFG rising at 0.000ns
  Destination Clock:    JA_3_OBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bot_ctrl/ram_1k_generate.s6.kcpsm6_rom to nex/dig1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y24.DOA6    Trcko_DOA             1.850   bot_ctrl/ram_1k_generate.s6.kcpsm6_rom
                                                       bot_ctrl/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X26Y41.C3      net (fanout=7)        1.771   instruction<6>
    SLICE_X26Y41.C       Tilo                  0.204   PSM/KCPSM6_REG1
                                                       PSM/upper_reg_banks_RAMC_D1
    SLICE_X26Y36.A3      net (fanout=2)        0.931   PSM/sy<7>
    SLICE_X26Y36.A       Tilo                  0.203   PSM/KCPSM6_PORT_ID
                                                       PSM/data_path_loop[6].output_data.sy_kk_mux_lut/LUT6
    SLICE_X23Y30.D3      net (fanout=2)        0.995   port_id<7>
    SLICE_X23Y30.D       Tilo                  0.259   nex/in_port<7>
                                                       nex/_n0089_inv11
    SLICE_X35Y20.CE      net (fanout=21)       2.070   nex/_n0089_inv1
    SLICE_X35Y20.CLK     Tceck                 0.316   nex/dig1<3>
                                                       nex/dig1_3
    -------------------------------------------------  ---------------------------
    Total                                      8.599ns (2.832ns logic, 5.767ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.383ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bot_ctrl/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          nex/dig1_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.559ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.467 - 0.490)
  Source Clock:         JA_3_OBUF_BUFG rising at 0.000ns
  Destination Clock:    JA_3_OBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bot_ctrl/ram_1k_generate.s6.kcpsm6_rom to nex/dig1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y24.DOA7    Trcko_DOA             1.850   bot_ctrl/ram_1k_generate.s6.kcpsm6_rom
                                                       bot_ctrl/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X26Y41.C4      net (fanout=9)        1.731   instruction<7>
    SLICE_X26Y41.C       Tilo                  0.204   PSM/KCPSM6_REG1
                                                       PSM/upper_reg_banks_RAMC_D1
    SLICE_X26Y36.A3      net (fanout=2)        0.931   PSM/sy<7>
    SLICE_X26Y36.A       Tilo                  0.203   PSM/KCPSM6_PORT_ID
                                                       PSM/data_path_loop[6].output_data.sy_kk_mux_lut/LUT6
    SLICE_X23Y30.D3      net (fanout=2)        0.995   port_id<7>
    SLICE_X23Y30.D       Tilo                  0.259   nex/in_port<7>
                                                       nex/_n0089_inv11
    SLICE_X35Y20.CE      net (fanout=21)       2.070   nex/_n0089_inv1
    SLICE_X35Y20.CLK     Tceck                 0.316   nex/dig1<3>
                                                       nex/dig1_3
    -------------------------------------------------  ---------------------------
    Total                                      8.559ns (2.832ns logic, 5.727ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point bot1/MAP/MAP/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram (RAMB16_X1Y2.ADDRB4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.284ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bot1/MAP/vid_addr_4 (FF)
  Destination:          bot1/MAP/MAP/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.291ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.117 - 0.110)
  Source Clock:         JA_3_OBUF_BUFG rising at 10.000ns
  Destination Clock:    JA_3_OBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bot1/MAP/vid_addr_4 to bot1/MAP/MAP/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y5.AQ       Tcko                  0.198   bot1/MAP/vid_addr<7>
                                                       bot1/MAP/vid_addr_4
    RAMB16_X1Y2.ADDRB4   net (fanout=2)        0.159   bot1/MAP/vid_addr<4>
    RAMB16_X1Y2.CLKB     Trckc_ADDRB (-Th)     0.066   bot1/MAP/MAP/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
                                                       bot1/MAP/MAP/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.291ns (0.132ns logic, 0.159ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------

Paths for end point bot1/BOTSIMPGM/kcpsm6_rom (RAMB16_X0Y14.ADDRA11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.304ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bot1/BOTSIMCPU/address_loop[7].pc_flop (FF)
  Destination:          bot1/BOTSIMPGM/kcpsm6_rom (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.303ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.121 - 0.122)
  Source Clock:         JA_3_OBUF_BUFG rising at 10.000ns
  Destination Clock:    JA_3_OBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bot1/BOTSIMCPU/address_loop[7].pc_flop to bot1/BOTSIMPGM/kcpsm6_rom
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y29.DQ       Tcko                  0.200   bot1/BOTSIMCPU/KCPSM6_PC1
                                                       bot1/BOTSIMCPU/address_loop[7].pc_flop
    RAMB16_X0Y14.ADDRA11 net (fanout=3)        0.169   bot1/address<7>
    RAMB16_X0Y14.CLKA    Trckc_ADDRA (-Th)     0.066   bot1/BOTSIMPGM/kcpsm6_rom
                                                       bot1/BOTSIMPGM/kcpsm6_rom
    -------------------------------------------------  ---------------------------
    Total                                      0.303ns (0.134ns logic, 0.169ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------

Paths for end point bot1/BOTSIMCPU/stack_ram_low_RAMA (SLICE_X2Y31.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.308ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bot1/BOTSIMCPU/stack_loop[3].upper_stack.pointer_flop (FF)
  Destination:          bot1/BOTSIMCPU/stack_ram_low_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.311ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.126 - 0.123)
  Source Clock:         JA_3_OBUF_BUFG rising at 10.000ns
  Destination Clock:    JA_3_OBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bot1/BOTSIMCPU/stack_loop[3].upper_stack.pointer_flop to bot1/BOTSIMCPU/stack_ram_low_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y31.DQ       Tcko                  0.200   bot1/BOTSIMCPU/KCPSM6_STACK0
                                                       bot1/BOTSIMCPU/stack_loop[3].upper_stack.pointer_flop
    SLICE_X2Y31.D4       net (fanout=9)        0.239   bot1/BOTSIMCPU/stack_pointer<3>
    SLICE_X2Y31.CLK      Tah         (-Th)     0.128   bot1/BOTSIMCPU/KCPSM6_STACK_RAM0
                                                       bot1/BOTSIMCPU/stack_ram_low_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.311ns (0.072ns logic, 0.239ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: bot1/MAP/MAP/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: bot1/MAP/MAP/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y4.CLKA
  Clock network: JA_3_OBUF_BUFG
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: bot1/MAP/MAP/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: bot1/MAP/MAP/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y4.CLKB
  Clock network: JA_3_OBUF_BUFG
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: bot1/MAP/MAP/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: bot1/MAP/MAP/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y2.CLKA
  Clock network: JA_3_OBUF_BUFG
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100         |    8.742|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 25383 paths, 0 nets, and 2609 connections

Design statistics:
   Minimum period:   8.742ns{1}   (Maximum frequency: 114.390MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Jan 26 13:39:51 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 243 MB



