// Copyright (C) 2019  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition"

// DATE "06/11/2020 17:26:36"

// 
// Device: Altera EP4CE15F23C6 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module LNK_RND_FBCV_Project_MU0_Basic_V1 (
	EXEC1,
	CLOCK,
	EXEC2,
	FETCH,
	SLOAD,
	PC_CNT_EN,
	FBCV_REG_EN_OUT,
	LNK_RESULT_REG_EN_OUT,
	SUM_FINAL_OUT_SLOAD,
	PC_N_TO_FIND_OUT,
	LNK_CHECK_OUT,
	ACC_IN,
	ACC_OUT_TEST,
	ADDRESS,
	DATA_OUT_A_TEST,
	DATA_OUT_B_TEST,
	DATAOUT,
	FBCV_RESULT_OUT,
	IR_PRIME,
	LNK_ADDRESS_RESULT_OUT,
	N_TO_FIND,
	PC_OUT_TEST,
	SUM_FINAL_RESULT_OUT);
output 	EXEC1;
input 	CLOCK;
output 	EXEC2;
output 	FETCH;
output 	SLOAD;
output 	PC_CNT_EN;
output 	FBCV_REG_EN_OUT;
output 	LNK_RESULT_REG_EN_OUT;
output 	SUM_FINAL_OUT_SLOAD;
output 	PC_N_TO_FIND_OUT;
output 	LNK_CHECK_OUT;
output 	[15:0] ACC_IN;
output 	[15:0] ACC_OUT_TEST;
output 	[11:0] ADDRESS;
output 	[15:0] DATA_OUT_A_TEST;
output 	[11:0] DATA_OUT_B_TEST;
output 	[15:0] DATAOUT;
output 	[15:0] FBCV_RESULT_OUT;
output 	[11:0] IR_PRIME;
output 	[11:0] LNK_ADDRESS_RESULT_OUT;
output 	[15:0] N_TO_FIND;
output 	[11:0] PC_OUT_TEST;
output 	[15:0] SUM_FINAL_RESULT_OUT;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \CLOCK~input_o ;
wire \MUX2|$00000|auto_generated|result_node[12]~0_combout ;
wire \MUX2|$00000|auto_generated|result_node[13]~1_combout ;
wire \inst2|Alu_Add_Sub~0_combout ;
wire \ALU|auto_generated|_~1_combout ;
wire \ALU|auto_generated|_~2_combout ;
wire \ALU|auto_generated|result_int[0]~1_cout ;
wire \ALU|auto_generated|result_int[1]~2_combout ;
wire \MUX2|$00000|auto_generated|result_node[14]~2_combout ;
wire \inst2|MUX3_Sel~1_combout ;
wire \ACC|dffs[0]~14_combout ;
wire \inst2|Shiftreg_En~0_combout ;
wire \inst2|RAM_Wren~0_combout ;
wire \inst2|Shiftreg_Load~combout ;
wire \inst2|Shiftreg_En~1_combout ;
wire \inst2|Shiftreg_En~2_combout ;
wire \PC|auto_generated|counter_comb_bita0~combout ;
wire \MUX2|$00000|auto_generated|result_node[0]~14_combout ;
wire \inst15|EQ~0_combout ;
wire \inst15|EQ~1_combout ;
wire \inst15|EQ~2_combout ;
wire \inst15|EQ~3_combout ;
wire \inst15|EQ~4_combout ;
wire \inst2|PC_Sload~0_combout ;
wire \inst2|PC_Sload~combout ;
wire \inst2|PC_Sload~1_combout ;
wire \inst2|PC_Cnt_En~0_combout ;
wire \inst2|PC_Cnt_En~1_combout ;
wire \inst2|PC_Cnt_En~2_combout ;
wire \PC|auto_generated|_~0_combout ;
wire \inst2|MUX1_Sel~2_combout ;
wire \inst2|MUX1_Sel~3_combout ;
wire \MUX1|$00000|auto_generated|result_node[0]~11_combout ;
wire \PC|auto_generated|counter_comb_bita0~COUT ;
wire \PC|auto_generated|counter_comb_bita1~combout ;
wire \MUX2|$00000|auto_generated|result_node[1]~12_combout ;
wire \MUX1|$00000|auto_generated|result_node[1]~10_combout ;
wire \PC|auto_generated|counter_comb_bita1~COUT ;
wire \PC|auto_generated|counter_comb_bita2~combout ;
wire \MUX2|$00000|auto_generated|result_node[2]~13_combout ;
wire \MUX1|$00000|auto_generated|result_node[2]~9_combout ;
wire \PC|auto_generated|counter_comb_bita2~COUT ;
wire \PC|auto_generated|counter_comb_bita3~combout ;
wire \MUX2|$00000|auto_generated|result_node[3]~15_combout ;
wire \MUX1|$00000|auto_generated|result_node[3]~8_combout ;
wire \PC|auto_generated|counter_comb_bita3~COUT ;
wire \PC|auto_generated|counter_comb_bita4~combout ;
wire \MUX2|$00000|auto_generated|result_node[4]~4_combout ;
wire \MUX1|$00000|auto_generated|result_node[4]~7_combout ;
wire \PC|auto_generated|counter_comb_bita4~COUT ;
wire \PC|auto_generated|counter_comb_bita5~combout ;
wire \MUX2|$00000|auto_generated|result_node[5]~5_combout ;
wire \MUX1|$00000|auto_generated|result_node[5]~6_combout ;
wire \PC|auto_generated|counter_comb_bita5~COUT ;
wire \PC|auto_generated|counter_comb_bita6~combout ;
wire \MUX2|$00000|auto_generated|result_node[6]~6_combout ;
wire \MUX1|$00000|auto_generated|result_node[6]~5_combout ;
wire \PC|auto_generated|counter_comb_bita6~COUT ;
wire \PC|auto_generated|counter_comb_bita7~combout ;
wire \MUX2|$00000|auto_generated|result_node[7]~7_combout ;
wire \MUX1|$00000|auto_generated|result_node[7]~4_combout ;
wire \PC|auto_generated|counter_comb_bita7~COUT ;
wire \PC|auto_generated|counter_comb_bita8~combout ;
wire \MUX2|$00000|auto_generated|result_node[8]~8_combout ;
wire \MUX1|$00000|auto_generated|result_node[8]~3_combout ;
wire \PC|auto_generated|counter_comb_bita8~COUT ;
wire \PC|auto_generated|counter_comb_bita9~combout ;
wire \MUX2|$00000|auto_generated|result_node[9]~9_combout ;
wire \MUX1|$00000|auto_generated|result_node[9]~2_combout ;
wire \PC|auto_generated|counter_comb_bita9~COUT ;
wire \PC|auto_generated|counter_comb_bita10~combout ;
wire \MUX2|$00000|auto_generated|result_node[10]~10_combout ;
wire \MUX1|$00000|auto_generated|result_node[10]~1_combout ;
wire \PC|auto_generated|counter_comb_bita10~COUT ;
wire \PC|auto_generated|counter_comb_bita11~combout ;
wire \MUX2|$00000|auto_generated|result_node[11]~11_combout ;
wire \MUX1|$00000|auto_generated|result_node[11]~0_combout ;
wire \ALU|auto_generated|_~15_combout ;
wire \ALU|auto_generated|result_int[1]~3 ;
wire \ALU|auto_generated|result_int[2]~4_combout ;
wire \ACC|dffs[1]~13_combout ;
wire \ALU|auto_generated|_~14_combout ;
wire \ALU|auto_generated|result_int[2]~5 ;
wire \ALU|auto_generated|result_int[3]~6_combout ;
wire \ACC|dffs[2]~12_combout ;
wire \ALU|auto_generated|_~13_combout ;
wire \ALU|auto_generated|result_int[3]~7 ;
wire \ALU|auto_generated|result_int[4]~8_combout ;
wire \ACC|dffs[3]~11_combout ;
wire \ALU|auto_generated|_~12_combout ;
wire \ALU|auto_generated|result_int[4]~9 ;
wire \ALU|auto_generated|result_int[5]~10_combout ;
wire \ACC|dffs[4]~10_combout ;
wire \ALU|auto_generated|_~11_combout ;
wire \ALU|auto_generated|result_int[5]~11 ;
wire \ALU|auto_generated|result_int[6]~12_combout ;
wire \ACC|dffs[5]~9_combout ;
wire \ALU|auto_generated|_~10_combout ;
wire \ALU|auto_generated|result_int[6]~13 ;
wire \ALU|auto_generated|result_int[7]~14_combout ;
wire \ACC|dffs[6]~8_combout ;
wire \ALU|auto_generated|_~9_combout ;
wire \ALU|auto_generated|result_int[7]~15 ;
wire \ALU|auto_generated|result_int[8]~16_combout ;
wire \ACC|dffs[7]~7_combout ;
wire \ALU|auto_generated|_~8_combout ;
wire \ALU|auto_generated|result_int[8]~17 ;
wire \ALU|auto_generated|result_int[9]~18_combout ;
wire \ACC|dffs[8]~6_combout ;
wire \ALU|auto_generated|_~7_combout ;
wire \ALU|auto_generated|result_int[9]~19 ;
wire \ALU|auto_generated|result_int[10]~20_combout ;
wire \ACC|dffs[9]~5_combout ;
wire \ALU|auto_generated|_~6_combout ;
wire \ALU|auto_generated|result_int[10]~21 ;
wire \ALU|auto_generated|result_int[11]~22_combout ;
wire \ACC|dffs[10]~4_combout ;
wire \ALU|auto_generated|_~5_combout ;
wire \ALU|auto_generated|result_int[11]~23 ;
wire \ALU|auto_generated|result_int[12]~24_combout ;
wire \ACC|dffs[11]~3_combout ;
wire \ALU|auto_generated|_~4_combout ;
wire \ALU|auto_generated|result_int[12]~25 ;
wire \ALU|auto_generated|result_int[13]~27 ;
wire \ALU|auto_generated|result_int[14]~28_combout ;
wire \ACC|dffs[13]~1_combout ;
wire \ALU|auto_generated|result_int[14]~29 ;
wire \ALU|auto_generated|result_int[15]~30_combout ;
wire \ACC|dffs[14]~0_combout ;
wire \inst2|Shiftreg_Load~0_combout ;
wire \ALU|auto_generated|_~0_combout ;
wire \ALU|auto_generated|result_int[15]~31 ;
wire \ALU|auto_generated|result_int[16]~32_combout ;
wire \ACC|_~0_combout ;
wire \ACC|_~1_combout ;
wire \MUX2|$00000|auto_generated|result_node[15]~3_combout ;
wire \inst2|MUX3_Sel~0_combout ;
wire \ALU|auto_generated|_~3_combout ;
wire \ALU|auto_generated|result_int[13]~26_combout ;
wire \ACC|dffs[12]~2_combout ;
wire \inst2|RAM_Wren~1_combout ;
wire \inst|inst3|out[1]~0_combout ;
wire \inst|inst3|out[1]~1_combout ;
wire \inst|inst3|out[1]~2_combout ;
wire \inst2|LNK_Check~0_combout ;
wire \inst8|inst|MUX_Address_Sel_A_B_AWren~combout ;
wire \inst13|FBCV_ALU_DECODER|Equal0~0_combout ;
wire \inst13|FBCV_ALU_DECODER|Equal0~1_combout ;
wire \inst13|FBCV_ALU_DECODER|Equal0~2_combout ;
wire \inst13|FBCV_ALU_DECODER|Equal0~3_combout ;
wire \inst13|PC|auto_generated|counter_comb_bita0~combout ;
wire \~GND~combout ;
wire \inst16|inst9|MUX_Initialv_Select~0_combout ;
wire \inst13|FBCV_ALU_DECODER|FBCV_Pc_Reset~combout ;
wire \inst13|PC|auto_generated|_~0_combout ;
wire \inst13|PC|auto_generated|counter_comb_bita0~COUT ;
wire \inst13|PC|auto_generated|counter_comb_bita1~combout ;
wire \inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[1]~0_combout ;
wire \inst13|FBCV_ALU_DECODER|Equal2~0_combout ;
wire \inst13|PC|auto_generated|counter_comb_bita1~COUT ;
wire \inst13|PC|auto_generated|counter_comb_bita2~combout ;
wire \inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[1]~1 ;
wire \inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[2]~2_combout ;
wire \inst13|PC|auto_generated|counter_comb_bita2~COUT ;
wire \inst13|PC|auto_generated|counter_comb_bita3~combout ;
wire \inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[2]~3 ;
wire \inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[3]~4_combout ;
wire \inst13|FBCV_ALU_DECODER|Equal2~1_combout ;
wire \inst13|PC|auto_generated|counter_comb_bita3~COUT ;
wire \inst13|PC|auto_generated|counter_comb_bita4~combout ;
wire \inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[3]~5 ;
wire \inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[4]~6_combout ;
wire \inst13|PC|auto_generated|counter_comb_bita4~COUT ;
wire \inst13|PC|auto_generated|counter_comb_bita5~combout ;
wire \inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[4]~7 ;
wire \inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[5]~8_combout ;
wire \inst13|FBCV_ALU_DECODER|Equal2~2_combout ;
wire \inst13|PC|auto_generated|counter_comb_bita5~COUT ;
wire \inst13|PC|auto_generated|counter_comb_bita6~combout ;
wire \inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[5]~9 ;
wire \inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[6]~10_combout ;
wire \inst13|PC|auto_generated|counter_comb_bita6~COUT ;
wire \inst13|PC|auto_generated|counter_comb_bita7~combout ;
wire \inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[6]~11 ;
wire \inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[7]~12_combout ;
wire \inst13|FBCV_ALU_DECODER|Equal2~3_combout ;
wire \inst13|PC|auto_generated|counter_comb_bita7~COUT ;
wire \inst13|PC|auto_generated|counter_comb_bita8~combout ;
wire \inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[7]~13 ;
wire \inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[8]~14_combout ;
wire \inst13|PC|auto_generated|counter_comb_bita8~COUT ;
wire \inst13|PC|auto_generated|counter_comb_bita9~combout ;
wire \inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[8]~15 ;
wire \inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[9]~16_combout ;
wire \inst13|FBCV_ALU_DECODER|Equal2~4_combout ;
wire \inst13|PC|auto_generated|counter_comb_bita9~COUT ;
wire \inst13|PC|auto_generated|counter_comb_bita10~combout ;
wire \inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[9]~17 ;
wire \inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[10]~18_combout ;
wire \inst13|PC|auto_generated|counter_comb_bita10~COUT ;
wire \inst13|PC|auto_generated|counter_comb_bita11~combout ;
wire \inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[10]~19 ;
wire \inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[11]~20_combout ;
wire \inst13|FBCV_ALU_DECODER|Equal2~5_combout ;
wire \inst13|FBCV_ALU_DECODER|Equal2~6_combout ;
wire \inst13|FBCV_ALU_DECODER|comb~0_combout ;
wire \inst21|MUX_WREN_A|$00000|auto_generated|result_node[0]~0_combout ;
wire \inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[0]~0_combout ;
wire \inst21|MUX_ADDR_A|$00000|auto_generated|result_node[0]~0_combout ;
wire \inst13|FBCV_ALU_DECODER|Equal4~0_combout ;
wire \inst13|FBCV_ALU_DECODER|Equal4~1_combout ;
wire \inst13|FBCV_ALU_DECODER|Equal4~2_combout ;
wire \inst13|MUX_RS|$00000|auto_generated|result_node[1]~14_combout ;
wire \inst13|FBCV_ALU_DECODER|Equal3~0_combout ;
wire \inst13|FBCV_ALU_DECODER|Equal3~1_combout ;
wire \inst13|FBCV_ALU_DECODER|Equal3~2_combout ;
wire \inst13|MUX_LS|$00000|auto_generated|result_node[1]~14_combout ;
wire \inst13|ALU|auto_generated|result[0]~1 ;
wire \inst13|ALU|auto_generated|result[1]~2_combout ;
wire \inst13|MUX_RS|$00000|auto_generated|result_node[2]~13_combout ;
wire \inst13|MUX_LS|$00000|auto_generated|result_node[2]~13_combout ;
wire \inst13|ALU|auto_generated|result[1]~3 ;
wire \inst13|ALU|auto_generated|result[2]~4_combout ;
wire \inst13|MUX_RS|$00000|auto_generated|result_node[3]~12_combout ;
wire \inst13|MUX_LS|$00000|auto_generated|result_node[3]~12_combout ;
wire \inst13|ALU|auto_generated|result[2]~5 ;
wire \inst13|ALU|auto_generated|result[3]~6_combout ;
wire \inst13|MUX_RS|$00000|auto_generated|result_node[4]~11_combout ;
wire \inst13|MUX_LS|$00000|auto_generated|result_node[4]~11_combout ;
wire \inst13|ALU|auto_generated|result[3]~7 ;
wire \inst13|ALU|auto_generated|result[4]~8_combout ;
wire \inst13|MUX_RS|$00000|auto_generated|result_node[5]~10_combout ;
wire \inst13|MUX_LS|$00000|auto_generated|result_node[5]~10_combout ;
wire \inst13|ALU|auto_generated|result[4]~9 ;
wire \inst13|ALU|auto_generated|result[5]~10_combout ;
wire \inst13|MUX_RS|$00000|auto_generated|result_node[6]~9_combout ;
wire \inst13|MUX_LS|$00000|auto_generated|result_node[6]~9_combout ;
wire \inst13|ALU|auto_generated|result[5]~11 ;
wire \inst13|ALU|auto_generated|result[6]~12_combout ;
wire \inst13|MUX_RS|$00000|auto_generated|result_node[7]~8_combout ;
wire \inst13|MUX_LS|$00000|auto_generated|result_node[7]~8_combout ;
wire \inst13|ALU|auto_generated|result[6]~13 ;
wire \inst13|ALU|auto_generated|result[7]~14_combout ;
wire \inst13|MUX_RS|$00000|auto_generated|result_node[8]~7_combout ;
wire \inst13|MUX_LS|$00000|auto_generated|result_node[8]~7_combout ;
wire \inst13|ALU|auto_generated|result[7]~15 ;
wire \inst13|ALU|auto_generated|result[8]~16_combout ;
wire \inst13|MUX_RS|$00000|auto_generated|result_node[9]~6_combout ;
wire \inst13|MUX_LS|$00000|auto_generated|result_node[9]~6_combout ;
wire \inst13|ALU|auto_generated|result[8]~17 ;
wire \inst13|ALU|auto_generated|result[9]~18_combout ;
wire \inst13|MUX_RS|$00000|auto_generated|result_node[10]~5_combout ;
wire \inst13|MUX_LS|$00000|auto_generated|result_node[10]~5_combout ;
wire \inst13|ALU|auto_generated|result[9]~19 ;
wire \inst13|ALU|auto_generated|result[10]~20_combout ;
wire \inst13|MUX_RS|$00000|auto_generated|result_node[11]~4_combout ;
wire \inst13|MUX_LS|$00000|auto_generated|result_node[11]~4_combout ;
wire \inst13|ALU|auto_generated|result[10]~21 ;
wire \inst13|ALU|auto_generated|result[11]~22_combout ;
wire \inst21|MUX_ADDR_A|$00000|auto_generated|result_node[0]~0_wirecell_combout ;
wire \inst21|LINK_ADD_ONE|Add0~0_combout ;
wire \inst13|FBCV_ALU_DECODER|Add0~0_combout ;
wire \inst13|FBCV_ALU_DECODER|Add0~2_combout ;
wire \inst21|LINK_ADD_ONE|Add0~1 ;
wire \inst21|LINK_ADD_ONE|Add0~2_combout ;
wire \inst13|FBCV_ALU_DECODER|Add0~1 ;
wire \inst13|FBCV_ALU_DECODER|Add0~3_combout ;
wire \inst13|FBCV_ALU_DECODER|Add0~5_combout ;
wire \inst21|LINK_ADD_ONE|Add0~3 ;
wire \inst21|LINK_ADD_ONE|Add0~4_combout ;
wire \inst13|FBCV_ALU_DECODER|Add0~4 ;
wire \inst13|FBCV_ALU_DECODER|Add0~6_combout ;
wire \inst13|FBCV_ALU_DECODER|Add0~8_combout ;
wire \inst21|LINK_ADD_ONE|Add0~5 ;
wire \inst21|LINK_ADD_ONE|Add0~6_combout ;
wire \inst13|FBCV_ALU_DECODER|Add0~7 ;
wire \inst13|FBCV_ALU_DECODER|Add0~9_combout ;
wire \inst13|FBCV_ALU_DECODER|Add0~11_combout ;
wire \inst21|LINK_ADD_ONE|Add0~7 ;
wire \inst21|LINK_ADD_ONE|Add0~8_combout ;
wire \inst13|FBCV_ALU_DECODER|Add0~10 ;
wire \inst13|FBCV_ALU_DECODER|Add0~12_combout ;
wire \inst13|FBCV_ALU_DECODER|Add0~14_combout ;
wire \inst21|LINK_ADD_ONE|Add0~9 ;
wire \inst21|LINK_ADD_ONE|Add0~10_combout ;
wire \inst13|FBCV_ALU_DECODER|Add0~13 ;
wire \inst13|FBCV_ALU_DECODER|Add0~15_combout ;
wire \inst13|FBCV_ALU_DECODER|Add0~17_combout ;
wire \inst21|LINK_ADD_ONE|Add0~11 ;
wire \inst21|LINK_ADD_ONE|Add0~12_combout ;
wire \inst13|FBCV_ALU_DECODER|Add0~16 ;
wire \inst13|FBCV_ALU_DECODER|Add0~18_combout ;
wire \inst13|FBCV_ALU_DECODER|Add0~20_combout ;
wire \inst21|LINK_ADD_ONE|Add0~13 ;
wire \inst21|LINK_ADD_ONE|Add0~14_combout ;
wire \inst13|FBCV_ALU_DECODER|Add0~19 ;
wire \inst13|FBCV_ALU_DECODER|Add0~21_combout ;
wire \inst13|FBCV_ALU_DECODER|Add0~23_combout ;
wire \inst21|LINK_ADD_ONE|Add0~15 ;
wire \inst21|LINK_ADD_ONE|Add0~16_combout ;
wire \inst13|FBCV_ALU_DECODER|Add0~22 ;
wire \inst13|FBCV_ALU_DECODER|Add0~24_combout ;
wire \inst13|FBCV_ALU_DECODER|Add0~26_combout ;
wire \inst21|LINK_ADD_ONE|Add0~17 ;
wire \inst21|LINK_ADD_ONE|Add0~18_combout ;
wire \inst13|FBCV_ALU_DECODER|Add0~25 ;
wire \inst13|FBCV_ALU_DECODER|Add0~27_combout ;
wire \inst13|FBCV_ALU_DECODER|Add0~29_combout ;
wire \inst21|LINK_ADD_ONE|Add0~19 ;
wire \inst21|LINK_ADD_ONE|Add0~20_combout ;
wire \inst13|FBCV_ALU_DECODER|Add0~28 ;
wire \inst13|FBCV_ALU_DECODER|Add0~30_combout ;
wire \inst13|FBCV_ALU_DECODER|Add0~32_combout ;
wire \inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[11]~11_combout ;
wire \inst21|MUX_ADDR_A|$00000|auto_generated|result_node[11]~11_combout ;
wire \inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[10]~10_combout ;
wire \inst21|MUX_ADDR_A|$00000|auto_generated|result_node[10]~10_combout ;
wire \inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[9]~9_combout ;
wire \inst21|MUX_ADDR_A|$00000|auto_generated|result_node[9]~9_combout ;
wire \inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[8]~8_combout ;
wire \inst21|MUX_ADDR_A|$00000|auto_generated|result_node[8]~8_combout ;
wire \inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[7]~7_combout ;
wire \inst21|MUX_ADDR_A|$00000|auto_generated|result_node[7]~7_combout ;
wire \inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[6]~6_combout ;
wire \inst21|MUX_ADDR_A|$00000|auto_generated|result_node[6]~6_combout ;
wire \inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[5]~5_combout ;
wire \inst21|MUX_ADDR_A|$00000|auto_generated|result_node[5]~5_combout ;
wire \inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[4]~4_combout ;
wire \inst21|MUX_ADDR_A|$00000|auto_generated|result_node[4]~4_combout ;
wire \inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[3]~3_combout ;
wire \inst21|MUX_ADDR_A|$00000|auto_generated|result_node[3]~3_combout ;
wire \inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[2]~2_combout ;
wire \inst21|MUX_ADDR_A|$00000|auto_generated|result_node[2]~2_combout ;
wire \inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[1]~1_combout ;
wire \inst21|MUX_ADDR_A|$00000|auto_generated|result_node[1]~1_combout ;
wire \inst13|ALU|auto_generated|result[0]~0_combout ;
wire \inst21|PC_N_TO_FIND|auto_generated|counter_comb_bita0~combout ;
wire \inst21|PC_N_TO_FIND|auto_generated|_~0_combout ;
wire \inst8|inst|N_To_Find_Reg_Sload~combout ;
wire \inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[1]~0_combout ;
wire \inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[0]~1_combout ;
wire \inst8|inst|Equal0~0_combout ;
wire \inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[3]~2_combout ;
wire \inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[2]~3_combout ;
wire \inst8|inst|Equal0~1_combout ;
wire \inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[5]~4_combout ;
wire \inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[4]~5_combout ;
wire \inst8|inst|Equal0~2_combout ;
wire \inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[7]~6_combout ;
wire \inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[6]~7_combout ;
wire \inst8|inst|Equal0~3_combout ;
wire \inst8|inst|Equal0~4_combout ;
wire \inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[11]~8_combout ;
wire \inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[10]~9_combout ;
wire \inst8|inst|Equal0~5_combout ;
wire \inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[9]~10_combout ;
wire \inst8|inst|Equal0~6_combout ;
wire \inst8|inst|Equal0~7_combout ;
wire \inst13|MUX_RS|$00000|auto_generated|result_node[12]~3_combout ;
wire \inst13|MUX_LS|$00000|auto_generated|result_node[12]~3_combout ;
wire \inst13|ALU|auto_generated|result[11]~23 ;
wire \inst13|ALU|auto_generated|result[12]~24_combout ;
wire \inst13|MUX_RS|$00000|auto_generated|result_node[13]~2_combout ;
wire \inst13|MUX_LS|$00000|auto_generated|result_node[13]~2_combout ;
wire \inst13|ALU|auto_generated|result[12]~25 ;
wire \inst13|ALU|auto_generated|result[13]~26_combout ;
wire \inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[13]~11_combout ;
wire \inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[12]~12_combout ;
wire \inst8|inst|Equal0~8_combout ;
wire \inst13|MUX_RS|$00000|auto_generated|result_node[14]~1_combout ;
wire \inst13|MUX_LS|$00000|auto_generated|result_node[14]~1_combout ;
wire \inst13|ALU|auto_generated|result[13]~27 ;
wire \inst13|ALU|auto_generated|result[14]~28_combout ;
wire \inst13|MUX_RS|$00000|auto_generated|result_node[15]~0_combout ;
wire \inst13|MUX_LS|$00000|auto_generated|result_node[15]~0_combout ;
wire \inst13|ALU|auto_generated|result[14]~29 ;
wire \inst13|ALU|auto_generated|result[15]~30_combout ;
wire \inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[15]~13_combout ;
wire \inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[14]~14_combout ;
wire \inst8|inst|Equal0~9_combout ;
wire \inst8|inst|Equal0~10_combout ;
wire \inst8|inst|Equal1~0_combout ;
wire \inst8|inst|Equal1~1_combout ;
wire \inst8|inst|Equal1~2_combout ;
wire \inst8|inst|Equal1~3_combout ;
wire \inst8|inst|PC_N_To_Find_Sload~combout ;
wire \inst|inst3|out[1]~3_combout ;
wire \inst16|inst|RND_PC|auto_generated|counter_comb_bita0~combout ;
wire \inst16|inst9|MUX_Initialv_Select~1_combout ;
wire \inst16|inst|STEP_PC|auto_generated|counter_comb_bita0~combout ;
wire \inst16|inst9|Step_PC_Cnt_En~combout ;
wire \inst16|inst|RND_PC|auto_generated|counter_comb_bita0~COUT ;
wire \inst16|inst|RND_PC|auto_generated|counter_comb_bita1~combout ;
wire \inst16|inst|RND_PC|auto_generated|_~0_combout ;
wire \inst16|inst|RND_PC|auto_generated|counter_comb_bita1~COUT ;
wire \inst16|inst|RND_PC|auto_generated|counter_comb_bita2~combout ;
wire \inst16|inst|RND_PC|auto_generated|counter_comb_bita2~COUT ;
wire \inst16|inst|RND_PC|auto_generated|counter_comb_bita3~combout ;
wire \inst16|inst|RND_PC|auto_generated|counter_comb_bita3~COUT ;
wire \inst16|inst|RND_PC|auto_generated|counter_comb_bita4~combout ;
wire \inst16|inst|RND_PC|auto_generated|counter_comb_bita4~COUT ;
wire \inst16|inst|RND_PC|auto_generated|counter_comb_bita5~combout ;
wire \inst16|inst|RND_PC|auto_generated|counter_comb_bita5~COUT ;
wire \inst16|inst|RND_PC|auto_generated|counter_comb_bita6~combout ;
wire \inst16|inst|RND_PC|auto_generated|counter_comb_bita6~COUT ;
wire \inst16|inst|RND_PC|auto_generated|counter_comb_bita7~combout ;
wire \inst16|inst|RND_PC|auto_generated|counter_comb_bita7~COUT ;
wire \inst16|inst|RND_PC|auto_generated|counter_comb_bita8~combout ;
wire \inst16|inst|RND_PC|auto_generated|counter_comb_bita8~COUT ;
wire \inst16|inst|RND_PC|auto_generated|counter_comb_bita9~combout ;
wire \inst16|inst|RND_PC|auto_generated|counter_comb_bita9~COUT ;
wire \inst16|inst|RND_PC|auto_generated|counter_comb_bita10~combout ;
wire \inst16|inst|RND_PC|auto_generated|counter_comb_bita10~COUT ;
wire \inst16|inst|RND_PC|auto_generated|counter_comb_bita11~combout ;
wire \inst16|inst9|MUX_Initialv_Select~2_combout ;
wire \inst16|inst9|MUX_Initialv_Select~3_combout ;
wire \inst16|inst9|MUX_Initialv_Select~4_combout ;
wire \inst16|inst9|MUX_Initialv_Select~5_combout ;
wire \inst16|inst9|MUX_Initialv_Select~6_combout ;
wire \inst16|inst9|MUX_Initialv_Select~7_combout ;
wire \inst16|inst9|PC_Sload~combout ;
wire \inst16|inst9|Final_Sum_Sload~0_combout ;
wire \inst|inst3|out[1]~4_combout ;
wire \inst|inst3|out[1]~5_combout ;
wire \inst|inst2|inst2~q ;
wire \inst16|inst9|Step_PC_Cnt_En~2_combout ;
wire \inst|inst2|inst3~0_combout ;
wire \inst|inst2|inst3~q ;
wire \inst2|PC_Cnt_En~combout ;
wire \inst8|inst|LNK_Result_Reg_En~combout ;
wire \ALU|auto_generated|op_1~0_combout ;
wire \inst13|FBCV_ALU_DECODER|FBCV_Reg[15]~22_combout ;
wire \inst13|FBCV_ALU_DECODER|FBCV_Reg[14]~23_combout ;
wire \inst13|FBCV_ALU_DECODER|FBCV_Reg[13]~24_combout ;
wire \inst13|FBCV_ALU_DECODER|FBCV_Reg[12]~25_combout ;
wire \inst13|FBCV_ALU_DECODER|FBCV_Reg[11]~26_combout ;
wire \inst13|FBCV_ALU_DECODER|FBCV_Reg[10]~27_combout ;
wire \inst13|FBCV_ALU_DECODER|FBCV_Reg[9]~12_combout ;
wire \inst13|FBCV_ALU_DECODER|FBCV_Reg[8]~13_combout ;
wire \inst13|FBCV_ALU_DECODER|FBCV_Reg[7]~14_combout ;
wire \inst13|FBCV_ALU_DECODER|FBCV_Reg[6]~15_combout ;
wire \inst13|FBCV_ALU_DECODER|FBCV_Reg[5]~16_combout ;
wire \inst13|FBCV_ALU_DECODER|FBCV_Reg[4]~17_combout ;
wire \inst13|FBCV_ALU_DECODER|FBCV_Reg[3]~18_combout ;
wire \inst13|FBCV_ALU_DECODER|FBCV_Reg[2]~19_combout ;
wire \inst13|FBCV_ALU_DECODER|FBCV_Reg[1]~20_combout ;
wire \inst13|FBCV_ALU_DECODER|FBCV_Reg[0]~21_combout ;
wire \inst8|inst|LNK_Address_Result[11]~0_combout ;
wire \inst8|inst|LNK_Address_Result[10]~1_combout ;
wire \inst8|inst|LNK_Address_Result[9]~2_combout ;
wire \inst8|inst|LNK_Address_Result[8]~3_combout ;
wire \inst8|inst|LNK_Address_Result[7]~4_combout ;
wire \inst8|inst|LNK_Address_Result[6]~5_combout ;
wire \inst8|inst|LNK_Address_Result[5]~6_combout ;
wire \inst8|inst|LNK_Address_Result[4]~7_combout ;
wire \inst8|inst|LNK_Address_Result[3]~8_combout ;
wire \inst8|inst|LNK_Address_Result[2]~9_combout ;
wire \inst8|inst|LNK_Address_Result[1]~10_combout ;
wire \inst8|inst|LNK_Address_Result[0]~11_combout ;
wire \inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[8]~15_combout ;
wire \inst16|inst9|Sum_Y_Prime_Sload~0_combout ;
wire \inst16|inst3|inst|inst8|$00000|auto_generated|result_node[0]~15_combout ;
wire \inst16|inst9|MUX_Y_Select~0_combout ;
wire \inst16|inst9|MUX_Y_Select~1_combout ;
wire \inst16|inst3|inst|inst12|$00000|auto_generated|result_node[0]~15_combout ;
wire \inst16|inst3|inst|inst|auto_generated|result[0]~0_combout ;
wire \inst16|inst2|inst|auto_generated|result[0]~0_combout ;
wire \inst16|inst3|inst|inst12|$00000|auto_generated|result_node[1]~14_combout ;
wire \inst16|inst3|inst|inst8|$00000|auto_generated|result_node[1]~14_combout ;
wire \inst16|inst3|inst|inst|auto_generated|result[0]~1 ;
wire \inst16|inst3|inst|inst|auto_generated|result[1]~2_combout ;
wire \inst16|inst2|inst|auto_generated|result[0]~1 ;
wire \inst16|inst2|inst|auto_generated|result[1]~2_combout ;
wire \inst16|inst3|inst|inst12|$00000|auto_generated|result_node[2]~13_combout ;
wire \inst16|inst3|inst|inst8|$00000|auto_generated|result_node[2]~13_combout ;
wire \inst16|inst3|inst|inst|auto_generated|result[1]~3 ;
wire \inst16|inst3|inst|inst|auto_generated|result[2]~4_combout ;
wire \inst16|inst2|inst|auto_generated|result[1]~3 ;
wire \inst16|inst2|inst|auto_generated|result[2]~4_combout ;
wire \inst16|inst3|inst|inst12|$00000|auto_generated|result_node[3]~12_combout ;
wire \inst16|inst3|inst|inst8|$00000|auto_generated|result_node[3]~12_combout ;
wire \inst16|inst3|inst|inst|auto_generated|result[2]~5 ;
wire \inst16|inst3|inst|inst|auto_generated|result[3]~6_combout ;
wire \inst16|inst2|inst|auto_generated|result[2]~5 ;
wire \inst16|inst2|inst|auto_generated|result[3]~6_combout ;
wire \inst16|inst3|inst|inst12|$00000|auto_generated|result_node[4]~11_combout ;
wire \inst16|inst3|inst|inst8|$00000|auto_generated|result_node[4]~11_combout ;
wire \inst16|inst3|inst|inst|auto_generated|result[3]~7 ;
wire \inst16|inst3|inst|inst|auto_generated|result[4]~8_combout ;
wire \inst16|inst2|inst|auto_generated|result[3]~7 ;
wire \inst16|inst2|inst|auto_generated|result[4]~8_combout ;
wire \inst16|inst3|inst|inst12|$00000|auto_generated|result_node[5]~10_combout ;
wire \inst16|inst3|inst|inst8|$00000|auto_generated|result_node[5]~10_combout ;
wire \inst16|inst3|inst|inst|auto_generated|result[4]~9 ;
wire \inst16|inst3|inst|inst|auto_generated|result[5]~10_combout ;
wire \inst16|inst2|inst|auto_generated|result[4]~9 ;
wire \inst16|inst2|inst|auto_generated|result[5]~10_combout ;
wire \inst16|inst3|inst|inst12|$00000|auto_generated|result_node[6]~9_combout ;
wire \inst16|inst3|inst|inst8|$00000|auto_generated|result_node[6]~9_combout ;
wire \inst16|inst3|inst|inst|auto_generated|result[5]~11 ;
wire \inst16|inst3|inst|inst|auto_generated|result[6]~12_combout ;
wire \inst16|inst2|inst|auto_generated|result[5]~11 ;
wire \inst16|inst2|inst|auto_generated|result[6]~12_combout ;
wire \inst16|inst3|inst|inst12|$00000|auto_generated|result_node[7]~8_combout ;
wire \inst16|inst3|inst|inst8|$00000|auto_generated|result_node[7]~8_combout ;
wire \inst16|inst3|inst|inst|auto_generated|result[6]~13 ;
wire \inst16|inst3|inst|inst|auto_generated|result[7]~14_combout ;
wire \inst16|inst2|inst|auto_generated|result[6]~13 ;
wire \inst16|inst2|inst|auto_generated|result[7]~14_combout ;
wire \inst16|inst3|inst|inst12|$00000|auto_generated|result_node[8]~7_combout ;
wire \inst16|inst3|inst|inst8|$00000|auto_generated|result_node[8]~7_combout ;
wire \inst16|inst3|inst|inst|auto_generated|result[7]~15 ;
wire \inst16|inst3|inst|inst|auto_generated|result[8]~16_combout ;
wire \inst16|inst2|inst|auto_generated|result[7]~15 ;
wire \inst16|inst2|inst|auto_generated|result[8]~16_combout ;
wire \inst16|inst3|inst|inst12|$00000|auto_generated|result_node[9]~6_combout ;
wire \inst16|inst3|inst|inst8|$00000|auto_generated|result_node[9]~6_combout ;
wire \inst16|inst3|inst|inst|auto_generated|result[8]~17 ;
wire \inst16|inst3|inst|inst|auto_generated|result[9]~18_combout ;
wire \inst16|inst2|inst|auto_generated|result[8]~17 ;
wire \inst16|inst2|inst|auto_generated|result[9]~18_combout ;
wire \inst16|inst3|inst|inst12|$00000|auto_generated|result_node[10]~5_combout ;
wire \inst16|inst3|inst|inst8|$00000|auto_generated|result_node[10]~5_combout ;
wire \inst16|inst3|inst|inst|auto_generated|result[9]~19 ;
wire \inst16|inst3|inst|inst|auto_generated|result[10]~20_combout ;
wire \inst16|inst2|inst|auto_generated|result[9]~19 ;
wire \inst16|inst2|inst|auto_generated|result[10]~20_combout ;
wire \inst16|inst3|inst|inst12|$00000|auto_generated|result_node[11]~4_combout ;
wire \inst16|inst3|inst|inst8|$00000|auto_generated|result_node[11]~4_combout ;
wire \inst16|inst3|inst|inst|auto_generated|result[10]~21 ;
wire \inst16|inst3|inst|inst|auto_generated|result[11]~22_combout ;
wire \inst16|inst2|inst|auto_generated|result[10]~21 ;
wire \inst16|inst2|inst|auto_generated|result[11]~22_combout ;
wire \inst16|inst3|inst|inst12|$00000|auto_generated|result_node[12]~3_combout ;
wire \inst16|inst3|inst|inst8|$00000|auto_generated|result_node[12]~3_combout ;
wire \inst16|inst3|inst|inst|auto_generated|result[11]~23 ;
wire \inst16|inst3|inst|inst|auto_generated|result[12]~24_combout ;
wire \inst16|inst2|inst|auto_generated|result[11]~23 ;
wire \inst16|inst2|inst|auto_generated|result[12]~24_combout ;
wire \inst16|inst3|inst|inst12|$00000|auto_generated|result_node[13]~2_combout ;
wire \inst16|inst3|inst|inst8|$00000|auto_generated|result_node[13]~2_combout ;
wire \inst16|inst3|inst|inst|auto_generated|result[12]~25 ;
wire \inst16|inst3|inst|inst|auto_generated|result[13]~26_combout ;
wire \inst16|inst2|inst|auto_generated|result[12]~25 ;
wire \inst16|inst2|inst|auto_generated|result[13]~26_combout ;
wire \inst16|inst3|inst|inst12|$00000|auto_generated|result_node[14]~1_combout ;
wire \inst16|inst3|inst|inst8|$00000|auto_generated|result_node[14]~1_combout ;
wire \inst16|inst3|inst|inst|auto_generated|result[13]~27 ;
wire \inst16|inst3|inst|inst|auto_generated|result[14]~28_combout ;
wire \inst16|inst2|inst|auto_generated|result[13]~27 ;
wire \inst16|inst2|inst|auto_generated|result[14]~28_combout ;
wire \inst16|inst3|inst|inst12|$00000|auto_generated|result_node[15]~0_combout ;
wire \inst16|inst3|inst|inst8|$00000|auto_generated|result_node[15]~0_combout ;
wire \inst16|inst3|inst|inst|auto_generated|result[14]~29 ;
wire \inst16|inst3|inst|inst|auto_generated|result[15]~30_combout ;
wire \inst16|inst2|inst|auto_generated|result[14]~29 ;
wire \inst16|inst2|inst|auto_generated|result[15]~30_combout ;
wire \inst16|inst2|inst3|auto_generated|result[0]~0_combout ;
wire \inst16|inst2|inst3|auto_generated|result[0]~1 ;
wire \inst16|inst2|inst3|auto_generated|result[1]~2_combout ;
wire \inst16|inst2|inst3|auto_generated|result[1]~3 ;
wire \inst16|inst2|inst3|auto_generated|result[2]~4_combout ;
wire \inst16|inst2|inst3|auto_generated|result[2]~5 ;
wire \inst16|inst2|inst3|auto_generated|result[3]~6_combout ;
wire \inst16|inst2|inst3|auto_generated|result[3]~7 ;
wire \inst16|inst2|inst3|auto_generated|result[4]~8_combout ;
wire \inst16|inst2|inst3|auto_generated|result[4]~9 ;
wire \inst16|inst2|inst3|auto_generated|result[5]~10_combout ;
wire \inst16|inst2|inst3|auto_generated|result[5]~11 ;
wire \inst16|inst2|inst3|auto_generated|result[6]~12_combout ;
wire \inst16|inst2|inst3|auto_generated|result[6]~13 ;
wire \inst16|inst2|inst3|auto_generated|result[7]~14_combout ;
wire \inst16|inst2|inst3|auto_generated|result[7]~15 ;
wire \inst16|inst2|inst3|auto_generated|result[8]~16_combout ;
wire \inst16|inst2|inst3|auto_generated|result[8]~17 ;
wire \inst16|inst2|inst3|auto_generated|result[9]~18_combout ;
wire \inst16|inst2|inst3|auto_generated|result[9]~19 ;
wire \inst16|inst2|inst3|auto_generated|result[10]~20_combout ;
wire \inst16|inst2|inst3|auto_generated|result[10]~21 ;
wire \inst16|inst2|inst3|auto_generated|result[11]~22_combout ;
wire \inst16|inst2|inst3|auto_generated|result[11]~23 ;
wire \inst16|inst2|inst3|auto_generated|result[12]~24_combout ;
wire \inst16|inst2|inst3|auto_generated|result[12]~25 ;
wire \inst16|inst2|inst3|auto_generated|result[13]~26_combout ;
wire \inst16|inst2|inst3|auto_generated|result[13]~27 ;
wire \inst16|inst2|inst3|auto_generated|result[14]~28_combout ;
wire \inst16|inst2|inst3|auto_generated|result[14]~29 ;
wire \inst16|inst2|inst3|auto_generated|result[15]~30_combout ;
wire [11:0] \inst16|inst|RND_PC|auto_generated|counter_reg_bit ;
wire [15:0] \ACC|dffs ;
wire [15:0] \inst21|N_TO_FIND_REG|auto_generated|counter_reg_bit ;
wire [15:0] \inst4|altsyncram_component|auto_generated|q_a ;
wire [11:0] \inst13|PC|auto_generated|counter_reg_bit ;
wire [15:0] \IR_REG|auto_generated|counter_reg_bit ;
wire [15:0] \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_a ;
wire [15:0] \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b ;
wire [0:0] \inst21|PC_N_TO_FIND|auto_generated|counter_reg_bit ;
wire [0:0] \inst16|inst|STEP_PC|auto_generated|counter_reg_bit ;
wire [11:0] \inst21|KEEP_LAST_ADDRESS_REG|auto_generated|counter_reg_bit ;
wire [11:0] \PC|auto_generated|counter_reg_bit ;
wire [15:0] \inst13|PREV_SUM|dffs ;
wire [15:0] \inst16|PREV_SUM_REG|auto_generated|counter_reg_bit ;
wire [15:0] \inst16|Y_PRIME_REG|auto_generated|counter_reg_bit ;
wire [11:0] \inst16|inst|MUX_LOOP_VALUE|$00000|auto_generated|result_node ;
wire [15:0] \inst13|MUX_RS|$00000|auto_generated|result_node ;
wire [15:0] \inst13|MUX_LS|$00000|auto_generated|result_node ;
wire [15:0] \inst16|inst3|inst|inst10|dffs ;

wire [0:0] \inst4|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \inst4|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \inst4|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \inst4|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \inst4|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \inst4|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \inst4|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \inst4|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \inst4|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \inst4|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \inst4|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \inst4|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \inst4|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \inst4|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \inst4|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;

assign \inst4|altsyncram_component|auto_generated|q_a [12] = \inst4|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \inst4|altsyncram_component|auto_generated|q_a [13] = \inst4|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \inst4|altsyncram_component|auto_generated|q_a [14] = \inst4|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \inst4|altsyncram_component|auto_generated|q_a [15] = \inst4|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \inst4|altsyncram_component|auto_generated|q_a [3] = \inst4|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \inst4|altsyncram_component|auto_generated|q_a [4] = \inst4|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \inst4|altsyncram_component|auto_generated|q_a [5] = \inst4|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \inst4|altsyncram_component|auto_generated|q_a [6] = \inst4|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \inst4|altsyncram_component|auto_generated|q_a [7] = \inst4|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \inst4|altsyncram_component|auto_generated|q_a [8] = \inst4|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \inst4|altsyncram_component|auto_generated|q_a [9] = \inst4|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \inst4|altsyncram_component|auto_generated|q_a [10] = \inst4|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \inst4|altsyncram_component|auto_generated|q_a [11] = \inst4|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \inst4|altsyncram_component|auto_generated|q_a [1] = \inst4|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \inst4|altsyncram_component|auto_generated|q_a [2] = \inst4|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \inst4|altsyncram_component|auto_generated|q_a [0] = \inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_a [0] = \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [0] = \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_a [1] = \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [1] = \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_a [2] = \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [2] = \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_a [3] = \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [3] = \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_a [4] = \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [4] = \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_a [5] = \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [5] = \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_a [6] = \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [6] = \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_a [7] = \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [7] = \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_a [10] = \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [10] = \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_a [11] = \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [11] = \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_a [9] = \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [9] = \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_a [8] = \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [8] = \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_a [12] = \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [12] = \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_a [13] = \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [13] = \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_a [14] = \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [14] = \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_a [15] = \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [15] = \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

cycloneive_io_obuf \EXEC1~output (
	.i(\inst|inst2|inst3~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(EXEC1),
	.obar());
// synopsys translate_off
defparam \EXEC1~output .bus_hold = "false";
defparam \EXEC1~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \EXEC2~output (
	.i(\inst|inst2|inst2~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(EXEC2),
	.obar());
// synopsys translate_off
defparam \EXEC2~output .bus_hold = "false";
defparam \EXEC2~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \FETCH~output (
	.i(!\inst16|inst9|Step_PC_Cnt_En~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FETCH),
	.obar());
// synopsys translate_off
defparam \FETCH~output .bus_hold = "false";
defparam \FETCH~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \SLOAD~output (
	.i(\inst2|PC_Sload~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SLOAD),
	.obar());
// synopsys translate_off
defparam \SLOAD~output .bus_hold = "false";
defparam \SLOAD~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PC_CNT_EN~output (
	.i(\inst2|PC_Cnt_En~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_CNT_EN),
	.obar());
// synopsys translate_off
defparam \PC_CNT_EN~output .bus_hold = "false";
defparam \PC_CNT_EN~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \FBCV_REG_EN_OUT~output (
	.i(\inst13|FBCV_ALU_DECODER|FBCV_Pc_Reset~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FBCV_REG_EN_OUT),
	.obar());
// synopsys translate_off
defparam \FBCV_REG_EN_OUT~output .bus_hold = "false";
defparam \FBCV_REG_EN_OUT~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LNK_RESULT_REG_EN_OUT~output (
	.i(\inst8|inst|LNK_Result_Reg_En~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LNK_RESULT_REG_EN_OUT),
	.obar());
// synopsys translate_off
defparam \LNK_RESULT_REG_EN_OUT~output .bus_hold = "false";
defparam \LNK_RESULT_REG_EN_OUT~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \SUM_FINAL_OUT_SLOAD~output (
	.i(\inst16|inst9|Final_Sum_Sload~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SUM_FINAL_OUT_SLOAD),
	.obar());
// synopsys translate_off
defparam \SUM_FINAL_OUT_SLOAD~output .bus_hold = "false";
defparam \SUM_FINAL_OUT_SLOAD~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PC_N_TO_FIND_OUT~output (
	.i(\inst21|PC_N_TO_FIND|auto_generated|counter_reg_bit [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_N_TO_FIND_OUT),
	.obar());
// synopsys translate_off
defparam \PC_N_TO_FIND_OUT~output .bus_hold = "false";
defparam \PC_N_TO_FIND_OUT~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LNK_CHECK_OUT~output (
	.i(\inst2|LNK_Check~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LNK_CHECK_OUT),
	.obar());
// synopsys translate_off
defparam \LNK_CHECK_OUT~output .bus_hold = "false";
defparam \LNK_CHECK_OUT~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ACC_IN[15]~output (
	.i(\ALU|auto_generated|op_1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ACC_IN[15]),
	.obar());
// synopsys translate_off
defparam \ACC_IN[15]~output .bus_hold = "false";
defparam \ACC_IN[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ACC_IN[14]~output (
	.i(\ACC|dffs[14]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ACC_IN[14]),
	.obar());
// synopsys translate_off
defparam \ACC_IN[14]~output .bus_hold = "false";
defparam \ACC_IN[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ACC_IN[13]~output (
	.i(\ACC|dffs[13]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ACC_IN[13]),
	.obar());
// synopsys translate_off
defparam \ACC_IN[13]~output .bus_hold = "false";
defparam \ACC_IN[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ACC_IN[12]~output (
	.i(\ACC|dffs[12]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ACC_IN[12]),
	.obar());
// synopsys translate_off
defparam \ACC_IN[12]~output .bus_hold = "false";
defparam \ACC_IN[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ACC_IN[11]~output (
	.i(\ACC|dffs[11]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ACC_IN[11]),
	.obar());
// synopsys translate_off
defparam \ACC_IN[11]~output .bus_hold = "false";
defparam \ACC_IN[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ACC_IN[10]~output (
	.i(\ACC|dffs[10]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ACC_IN[10]),
	.obar());
// synopsys translate_off
defparam \ACC_IN[10]~output .bus_hold = "false";
defparam \ACC_IN[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ACC_IN[9]~output (
	.i(\ACC|dffs[9]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ACC_IN[9]),
	.obar());
// synopsys translate_off
defparam \ACC_IN[9]~output .bus_hold = "false";
defparam \ACC_IN[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ACC_IN[8]~output (
	.i(\ACC|dffs[8]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ACC_IN[8]),
	.obar());
// synopsys translate_off
defparam \ACC_IN[8]~output .bus_hold = "false";
defparam \ACC_IN[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ACC_IN[7]~output (
	.i(\ACC|dffs[7]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ACC_IN[7]),
	.obar());
// synopsys translate_off
defparam \ACC_IN[7]~output .bus_hold = "false";
defparam \ACC_IN[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ACC_IN[6]~output (
	.i(\ACC|dffs[6]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ACC_IN[6]),
	.obar());
// synopsys translate_off
defparam \ACC_IN[6]~output .bus_hold = "false";
defparam \ACC_IN[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ACC_IN[5]~output (
	.i(\ACC|dffs[5]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ACC_IN[5]),
	.obar());
// synopsys translate_off
defparam \ACC_IN[5]~output .bus_hold = "false";
defparam \ACC_IN[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ACC_IN[4]~output (
	.i(\ACC|dffs[4]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ACC_IN[4]),
	.obar());
// synopsys translate_off
defparam \ACC_IN[4]~output .bus_hold = "false";
defparam \ACC_IN[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ACC_IN[3]~output (
	.i(\ACC|dffs[3]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ACC_IN[3]),
	.obar());
// synopsys translate_off
defparam \ACC_IN[3]~output .bus_hold = "false";
defparam \ACC_IN[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ACC_IN[2]~output (
	.i(\ACC|dffs[2]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ACC_IN[2]),
	.obar());
// synopsys translate_off
defparam \ACC_IN[2]~output .bus_hold = "false";
defparam \ACC_IN[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ACC_IN[1]~output (
	.i(\ACC|dffs[1]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ACC_IN[1]),
	.obar());
// synopsys translate_off
defparam \ACC_IN[1]~output .bus_hold = "false";
defparam \ACC_IN[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ACC_IN[0]~output (
	.i(\ACC|dffs[0]~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ACC_IN[0]),
	.obar());
// synopsys translate_off
defparam \ACC_IN[0]~output .bus_hold = "false";
defparam \ACC_IN[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ACC_OUT_TEST[15]~output (
	.i(\ACC|dffs [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ACC_OUT_TEST[15]),
	.obar());
// synopsys translate_off
defparam \ACC_OUT_TEST[15]~output .bus_hold = "false";
defparam \ACC_OUT_TEST[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ACC_OUT_TEST[14]~output (
	.i(\ACC|dffs [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ACC_OUT_TEST[14]),
	.obar());
// synopsys translate_off
defparam \ACC_OUT_TEST[14]~output .bus_hold = "false";
defparam \ACC_OUT_TEST[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ACC_OUT_TEST[13]~output (
	.i(\ACC|dffs [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ACC_OUT_TEST[13]),
	.obar());
// synopsys translate_off
defparam \ACC_OUT_TEST[13]~output .bus_hold = "false";
defparam \ACC_OUT_TEST[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ACC_OUT_TEST[12]~output (
	.i(\ACC|dffs [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ACC_OUT_TEST[12]),
	.obar());
// synopsys translate_off
defparam \ACC_OUT_TEST[12]~output .bus_hold = "false";
defparam \ACC_OUT_TEST[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ACC_OUT_TEST[11]~output (
	.i(\ACC|dffs [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ACC_OUT_TEST[11]),
	.obar());
// synopsys translate_off
defparam \ACC_OUT_TEST[11]~output .bus_hold = "false";
defparam \ACC_OUT_TEST[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ACC_OUT_TEST[10]~output (
	.i(\ACC|dffs [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ACC_OUT_TEST[10]),
	.obar());
// synopsys translate_off
defparam \ACC_OUT_TEST[10]~output .bus_hold = "false";
defparam \ACC_OUT_TEST[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ACC_OUT_TEST[9]~output (
	.i(\ACC|dffs [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ACC_OUT_TEST[9]),
	.obar());
// synopsys translate_off
defparam \ACC_OUT_TEST[9]~output .bus_hold = "false";
defparam \ACC_OUT_TEST[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ACC_OUT_TEST[8]~output (
	.i(\ACC|dffs [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ACC_OUT_TEST[8]),
	.obar());
// synopsys translate_off
defparam \ACC_OUT_TEST[8]~output .bus_hold = "false";
defparam \ACC_OUT_TEST[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ACC_OUT_TEST[7]~output (
	.i(\ACC|dffs [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ACC_OUT_TEST[7]),
	.obar());
// synopsys translate_off
defparam \ACC_OUT_TEST[7]~output .bus_hold = "false";
defparam \ACC_OUT_TEST[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ACC_OUT_TEST[6]~output (
	.i(\ACC|dffs [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ACC_OUT_TEST[6]),
	.obar());
// synopsys translate_off
defparam \ACC_OUT_TEST[6]~output .bus_hold = "false";
defparam \ACC_OUT_TEST[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ACC_OUT_TEST[5]~output (
	.i(\ACC|dffs [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ACC_OUT_TEST[5]),
	.obar());
// synopsys translate_off
defparam \ACC_OUT_TEST[5]~output .bus_hold = "false";
defparam \ACC_OUT_TEST[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ACC_OUT_TEST[4]~output (
	.i(\ACC|dffs [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ACC_OUT_TEST[4]),
	.obar());
// synopsys translate_off
defparam \ACC_OUT_TEST[4]~output .bus_hold = "false";
defparam \ACC_OUT_TEST[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ACC_OUT_TEST[3]~output (
	.i(\ACC|dffs [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ACC_OUT_TEST[3]),
	.obar());
// synopsys translate_off
defparam \ACC_OUT_TEST[3]~output .bus_hold = "false";
defparam \ACC_OUT_TEST[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ACC_OUT_TEST[2]~output (
	.i(\ACC|dffs [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ACC_OUT_TEST[2]),
	.obar());
// synopsys translate_off
defparam \ACC_OUT_TEST[2]~output .bus_hold = "false";
defparam \ACC_OUT_TEST[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ACC_OUT_TEST[1]~output (
	.i(\ACC|dffs [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ACC_OUT_TEST[1]),
	.obar());
// synopsys translate_off
defparam \ACC_OUT_TEST[1]~output .bus_hold = "false";
defparam \ACC_OUT_TEST[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ACC_OUT_TEST[0]~output (
	.i(\ACC|dffs [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ACC_OUT_TEST[0]),
	.obar());
// synopsys translate_off
defparam \ACC_OUT_TEST[0]~output .bus_hold = "false";
defparam \ACC_OUT_TEST[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ADDRESS[11]~output (
	.i(\MUX1|$00000|auto_generated|result_node[11]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDRESS[11]),
	.obar());
// synopsys translate_off
defparam \ADDRESS[11]~output .bus_hold = "false";
defparam \ADDRESS[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ADDRESS[10]~output (
	.i(\MUX1|$00000|auto_generated|result_node[10]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDRESS[10]),
	.obar());
// synopsys translate_off
defparam \ADDRESS[10]~output .bus_hold = "false";
defparam \ADDRESS[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ADDRESS[9]~output (
	.i(\MUX1|$00000|auto_generated|result_node[9]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDRESS[9]),
	.obar());
// synopsys translate_off
defparam \ADDRESS[9]~output .bus_hold = "false";
defparam \ADDRESS[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ADDRESS[8]~output (
	.i(\MUX1|$00000|auto_generated|result_node[8]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDRESS[8]),
	.obar());
// synopsys translate_off
defparam \ADDRESS[8]~output .bus_hold = "false";
defparam \ADDRESS[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ADDRESS[7]~output (
	.i(\MUX1|$00000|auto_generated|result_node[7]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDRESS[7]),
	.obar());
// synopsys translate_off
defparam \ADDRESS[7]~output .bus_hold = "false";
defparam \ADDRESS[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ADDRESS[6]~output (
	.i(\MUX1|$00000|auto_generated|result_node[6]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDRESS[6]),
	.obar());
// synopsys translate_off
defparam \ADDRESS[6]~output .bus_hold = "false";
defparam \ADDRESS[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ADDRESS[5]~output (
	.i(\MUX1|$00000|auto_generated|result_node[5]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDRESS[5]),
	.obar());
// synopsys translate_off
defparam \ADDRESS[5]~output .bus_hold = "false";
defparam \ADDRESS[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ADDRESS[4]~output (
	.i(\MUX1|$00000|auto_generated|result_node[4]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDRESS[4]),
	.obar());
// synopsys translate_off
defparam \ADDRESS[4]~output .bus_hold = "false";
defparam \ADDRESS[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ADDRESS[3]~output (
	.i(\MUX1|$00000|auto_generated|result_node[3]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDRESS[3]),
	.obar());
// synopsys translate_off
defparam \ADDRESS[3]~output .bus_hold = "false";
defparam \ADDRESS[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ADDRESS[2]~output (
	.i(\MUX1|$00000|auto_generated|result_node[2]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDRESS[2]),
	.obar());
// synopsys translate_off
defparam \ADDRESS[2]~output .bus_hold = "false";
defparam \ADDRESS[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ADDRESS[1]~output (
	.i(\MUX1|$00000|auto_generated|result_node[1]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDRESS[1]),
	.obar());
// synopsys translate_off
defparam \ADDRESS[1]~output .bus_hold = "false";
defparam \ADDRESS[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ADDRESS[0]~output (
	.i(\MUX1|$00000|auto_generated|result_node[0]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDRESS[0]),
	.obar());
// synopsys translate_off
defparam \ADDRESS[0]~output .bus_hold = "false";
defparam \ADDRESS[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DATA_OUT_A_TEST[15]~output (
	.i(\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATA_OUT_A_TEST[15]),
	.obar());
// synopsys translate_off
defparam \DATA_OUT_A_TEST[15]~output .bus_hold = "false";
defparam \DATA_OUT_A_TEST[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DATA_OUT_A_TEST[14]~output (
	.i(\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_a [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATA_OUT_A_TEST[14]),
	.obar());
// synopsys translate_off
defparam \DATA_OUT_A_TEST[14]~output .bus_hold = "false";
defparam \DATA_OUT_A_TEST[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DATA_OUT_A_TEST[13]~output (
	.i(\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATA_OUT_A_TEST[13]),
	.obar());
// synopsys translate_off
defparam \DATA_OUT_A_TEST[13]~output .bus_hold = "false";
defparam \DATA_OUT_A_TEST[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DATA_OUT_A_TEST[12]~output (
	.i(\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATA_OUT_A_TEST[12]),
	.obar());
// synopsys translate_off
defparam \DATA_OUT_A_TEST[12]~output .bus_hold = "false";
defparam \DATA_OUT_A_TEST[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DATA_OUT_A_TEST[11]~output (
	.i(\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATA_OUT_A_TEST[11]),
	.obar());
// synopsys translate_off
defparam \DATA_OUT_A_TEST[11]~output .bus_hold = "false";
defparam \DATA_OUT_A_TEST[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DATA_OUT_A_TEST[10]~output (
	.i(\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATA_OUT_A_TEST[10]),
	.obar());
// synopsys translate_off
defparam \DATA_OUT_A_TEST[10]~output .bus_hold = "false";
defparam \DATA_OUT_A_TEST[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DATA_OUT_A_TEST[9]~output (
	.i(\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATA_OUT_A_TEST[9]),
	.obar());
// synopsys translate_off
defparam \DATA_OUT_A_TEST[9]~output .bus_hold = "false";
defparam \DATA_OUT_A_TEST[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DATA_OUT_A_TEST[8]~output (
	.i(\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATA_OUT_A_TEST[8]),
	.obar());
// synopsys translate_off
defparam \DATA_OUT_A_TEST[8]~output .bus_hold = "false";
defparam \DATA_OUT_A_TEST[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DATA_OUT_A_TEST[7]~output (
	.i(\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATA_OUT_A_TEST[7]),
	.obar());
// synopsys translate_off
defparam \DATA_OUT_A_TEST[7]~output .bus_hold = "false";
defparam \DATA_OUT_A_TEST[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DATA_OUT_A_TEST[6]~output (
	.i(\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATA_OUT_A_TEST[6]),
	.obar());
// synopsys translate_off
defparam \DATA_OUT_A_TEST[6]~output .bus_hold = "false";
defparam \DATA_OUT_A_TEST[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DATA_OUT_A_TEST[5]~output (
	.i(\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATA_OUT_A_TEST[5]),
	.obar());
// synopsys translate_off
defparam \DATA_OUT_A_TEST[5]~output .bus_hold = "false";
defparam \DATA_OUT_A_TEST[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DATA_OUT_A_TEST[4]~output (
	.i(\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATA_OUT_A_TEST[4]),
	.obar());
// synopsys translate_off
defparam \DATA_OUT_A_TEST[4]~output .bus_hold = "false";
defparam \DATA_OUT_A_TEST[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DATA_OUT_A_TEST[3]~output (
	.i(\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATA_OUT_A_TEST[3]),
	.obar());
// synopsys translate_off
defparam \DATA_OUT_A_TEST[3]~output .bus_hold = "false";
defparam \DATA_OUT_A_TEST[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DATA_OUT_A_TEST[2]~output (
	.i(\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATA_OUT_A_TEST[2]),
	.obar());
// synopsys translate_off
defparam \DATA_OUT_A_TEST[2]~output .bus_hold = "false";
defparam \DATA_OUT_A_TEST[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DATA_OUT_A_TEST[1]~output (
	.i(\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATA_OUT_A_TEST[1]),
	.obar());
// synopsys translate_off
defparam \DATA_OUT_A_TEST[1]~output .bus_hold = "false";
defparam \DATA_OUT_A_TEST[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DATA_OUT_A_TEST[0]~output (
	.i(\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATA_OUT_A_TEST[0]),
	.obar());
// synopsys translate_off
defparam \DATA_OUT_A_TEST[0]~output .bus_hold = "false";
defparam \DATA_OUT_A_TEST[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DATA_OUT_B_TEST[11]~output (
	.i(\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATA_OUT_B_TEST[11]),
	.obar());
// synopsys translate_off
defparam \DATA_OUT_B_TEST[11]~output .bus_hold = "false";
defparam \DATA_OUT_B_TEST[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DATA_OUT_B_TEST[10]~output (
	.i(\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATA_OUT_B_TEST[10]),
	.obar());
// synopsys translate_off
defparam \DATA_OUT_B_TEST[10]~output .bus_hold = "false";
defparam \DATA_OUT_B_TEST[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DATA_OUT_B_TEST[9]~output (
	.i(\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATA_OUT_B_TEST[9]),
	.obar());
// synopsys translate_off
defparam \DATA_OUT_B_TEST[9]~output .bus_hold = "false";
defparam \DATA_OUT_B_TEST[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DATA_OUT_B_TEST[8]~output (
	.i(\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATA_OUT_B_TEST[8]),
	.obar());
// synopsys translate_off
defparam \DATA_OUT_B_TEST[8]~output .bus_hold = "false";
defparam \DATA_OUT_B_TEST[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DATA_OUT_B_TEST[7]~output (
	.i(\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATA_OUT_B_TEST[7]),
	.obar());
// synopsys translate_off
defparam \DATA_OUT_B_TEST[7]~output .bus_hold = "false";
defparam \DATA_OUT_B_TEST[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DATA_OUT_B_TEST[6]~output (
	.i(\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATA_OUT_B_TEST[6]),
	.obar());
// synopsys translate_off
defparam \DATA_OUT_B_TEST[6]~output .bus_hold = "false";
defparam \DATA_OUT_B_TEST[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DATA_OUT_B_TEST[5]~output (
	.i(\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATA_OUT_B_TEST[5]),
	.obar());
// synopsys translate_off
defparam \DATA_OUT_B_TEST[5]~output .bus_hold = "false";
defparam \DATA_OUT_B_TEST[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DATA_OUT_B_TEST[4]~output (
	.i(\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATA_OUT_B_TEST[4]),
	.obar());
// synopsys translate_off
defparam \DATA_OUT_B_TEST[4]~output .bus_hold = "false";
defparam \DATA_OUT_B_TEST[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DATA_OUT_B_TEST[3]~output (
	.i(\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATA_OUT_B_TEST[3]),
	.obar());
// synopsys translate_off
defparam \DATA_OUT_B_TEST[3]~output .bus_hold = "false";
defparam \DATA_OUT_B_TEST[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DATA_OUT_B_TEST[2]~output (
	.i(\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATA_OUT_B_TEST[2]),
	.obar());
// synopsys translate_off
defparam \DATA_OUT_B_TEST[2]~output .bus_hold = "false";
defparam \DATA_OUT_B_TEST[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DATA_OUT_B_TEST[1]~output (
	.i(\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATA_OUT_B_TEST[1]),
	.obar());
// synopsys translate_off
defparam \DATA_OUT_B_TEST[1]~output .bus_hold = "false";
defparam \DATA_OUT_B_TEST[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DATA_OUT_B_TEST[0]~output (
	.i(\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATA_OUT_B_TEST[0]),
	.obar());
// synopsys translate_off
defparam \DATA_OUT_B_TEST[0]~output .bus_hold = "false";
defparam \DATA_OUT_B_TEST[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DATAOUT[15]~output (
	.i(\inst4|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATAOUT[15]),
	.obar());
// synopsys translate_off
defparam \DATAOUT[15]~output .bus_hold = "false";
defparam \DATAOUT[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DATAOUT[14]~output (
	.i(\inst4|altsyncram_component|auto_generated|q_a [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATAOUT[14]),
	.obar());
// synopsys translate_off
defparam \DATAOUT[14]~output .bus_hold = "false";
defparam \DATAOUT[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DATAOUT[13]~output (
	.i(\inst4|altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATAOUT[13]),
	.obar());
// synopsys translate_off
defparam \DATAOUT[13]~output .bus_hold = "false";
defparam \DATAOUT[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DATAOUT[12]~output (
	.i(\inst4|altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATAOUT[12]),
	.obar());
// synopsys translate_off
defparam \DATAOUT[12]~output .bus_hold = "false";
defparam \DATAOUT[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DATAOUT[11]~output (
	.i(\inst4|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATAOUT[11]),
	.obar());
// synopsys translate_off
defparam \DATAOUT[11]~output .bus_hold = "false";
defparam \DATAOUT[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DATAOUT[10]~output (
	.i(\inst4|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATAOUT[10]),
	.obar());
// synopsys translate_off
defparam \DATAOUT[10]~output .bus_hold = "false";
defparam \DATAOUT[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DATAOUT[9]~output (
	.i(\inst4|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATAOUT[9]),
	.obar());
// synopsys translate_off
defparam \DATAOUT[9]~output .bus_hold = "false";
defparam \DATAOUT[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DATAOUT[8]~output (
	.i(\inst4|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATAOUT[8]),
	.obar());
// synopsys translate_off
defparam \DATAOUT[8]~output .bus_hold = "false";
defparam \DATAOUT[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DATAOUT[7]~output (
	.i(\inst4|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATAOUT[7]),
	.obar());
// synopsys translate_off
defparam \DATAOUT[7]~output .bus_hold = "false";
defparam \DATAOUT[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DATAOUT[6]~output (
	.i(\inst4|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATAOUT[6]),
	.obar());
// synopsys translate_off
defparam \DATAOUT[6]~output .bus_hold = "false";
defparam \DATAOUT[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DATAOUT[5]~output (
	.i(\inst4|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATAOUT[5]),
	.obar());
// synopsys translate_off
defparam \DATAOUT[5]~output .bus_hold = "false";
defparam \DATAOUT[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DATAOUT[4]~output (
	.i(\inst4|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATAOUT[4]),
	.obar());
// synopsys translate_off
defparam \DATAOUT[4]~output .bus_hold = "false";
defparam \DATAOUT[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DATAOUT[3]~output (
	.i(\inst4|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATAOUT[3]),
	.obar());
// synopsys translate_off
defparam \DATAOUT[3]~output .bus_hold = "false";
defparam \DATAOUT[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DATAOUT[2]~output (
	.i(\inst4|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATAOUT[2]),
	.obar());
// synopsys translate_off
defparam \DATAOUT[2]~output .bus_hold = "false";
defparam \DATAOUT[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DATAOUT[1]~output (
	.i(\inst4|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATAOUT[1]),
	.obar());
// synopsys translate_off
defparam \DATAOUT[1]~output .bus_hold = "false";
defparam \DATAOUT[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DATAOUT[0]~output (
	.i(\inst4|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATAOUT[0]),
	.obar());
// synopsys translate_off
defparam \DATAOUT[0]~output .bus_hold = "false";
defparam \DATAOUT[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \FBCV_RESULT_OUT[15]~output (
	.i(\inst13|FBCV_ALU_DECODER|FBCV_Reg[15]~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FBCV_RESULT_OUT[15]),
	.obar());
// synopsys translate_off
defparam \FBCV_RESULT_OUT[15]~output .bus_hold = "false";
defparam \FBCV_RESULT_OUT[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \FBCV_RESULT_OUT[14]~output (
	.i(\inst13|FBCV_ALU_DECODER|FBCV_Reg[14]~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FBCV_RESULT_OUT[14]),
	.obar());
// synopsys translate_off
defparam \FBCV_RESULT_OUT[14]~output .bus_hold = "false";
defparam \FBCV_RESULT_OUT[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \FBCV_RESULT_OUT[13]~output (
	.i(\inst13|FBCV_ALU_DECODER|FBCV_Reg[13]~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FBCV_RESULT_OUT[13]),
	.obar());
// synopsys translate_off
defparam \FBCV_RESULT_OUT[13]~output .bus_hold = "false";
defparam \FBCV_RESULT_OUT[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \FBCV_RESULT_OUT[12]~output (
	.i(\inst13|FBCV_ALU_DECODER|FBCV_Reg[12]~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FBCV_RESULT_OUT[12]),
	.obar());
// synopsys translate_off
defparam \FBCV_RESULT_OUT[12]~output .bus_hold = "false";
defparam \FBCV_RESULT_OUT[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \FBCV_RESULT_OUT[11]~output (
	.i(\inst13|FBCV_ALU_DECODER|FBCV_Reg[11]~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FBCV_RESULT_OUT[11]),
	.obar());
// synopsys translate_off
defparam \FBCV_RESULT_OUT[11]~output .bus_hold = "false";
defparam \FBCV_RESULT_OUT[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \FBCV_RESULT_OUT[10]~output (
	.i(\inst13|FBCV_ALU_DECODER|FBCV_Reg[10]~27_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FBCV_RESULT_OUT[10]),
	.obar());
// synopsys translate_off
defparam \FBCV_RESULT_OUT[10]~output .bus_hold = "false";
defparam \FBCV_RESULT_OUT[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \FBCV_RESULT_OUT[9]~output (
	.i(\inst13|FBCV_ALU_DECODER|FBCV_Reg[9]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FBCV_RESULT_OUT[9]),
	.obar());
// synopsys translate_off
defparam \FBCV_RESULT_OUT[9]~output .bus_hold = "false";
defparam \FBCV_RESULT_OUT[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \FBCV_RESULT_OUT[8]~output (
	.i(\inst13|FBCV_ALU_DECODER|FBCV_Reg[8]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FBCV_RESULT_OUT[8]),
	.obar());
// synopsys translate_off
defparam \FBCV_RESULT_OUT[8]~output .bus_hold = "false";
defparam \FBCV_RESULT_OUT[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \FBCV_RESULT_OUT[7]~output (
	.i(\inst13|FBCV_ALU_DECODER|FBCV_Reg[7]~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FBCV_RESULT_OUT[7]),
	.obar());
// synopsys translate_off
defparam \FBCV_RESULT_OUT[7]~output .bus_hold = "false";
defparam \FBCV_RESULT_OUT[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \FBCV_RESULT_OUT[6]~output (
	.i(\inst13|FBCV_ALU_DECODER|FBCV_Reg[6]~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FBCV_RESULT_OUT[6]),
	.obar());
// synopsys translate_off
defparam \FBCV_RESULT_OUT[6]~output .bus_hold = "false";
defparam \FBCV_RESULT_OUT[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \FBCV_RESULT_OUT[5]~output (
	.i(\inst13|FBCV_ALU_DECODER|FBCV_Reg[5]~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FBCV_RESULT_OUT[5]),
	.obar());
// synopsys translate_off
defparam \FBCV_RESULT_OUT[5]~output .bus_hold = "false";
defparam \FBCV_RESULT_OUT[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \FBCV_RESULT_OUT[4]~output (
	.i(\inst13|FBCV_ALU_DECODER|FBCV_Reg[4]~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FBCV_RESULT_OUT[4]),
	.obar());
// synopsys translate_off
defparam \FBCV_RESULT_OUT[4]~output .bus_hold = "false";
defparam \FBCV_RESULT_OUT[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \FBCV_RESULT_OUT[3]~output (
	.i(\inst13|FBCV_ALU_DECODER|FBCV_Reg[3]~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FBCV_RESULT_OUT[3]),
	.obar());
// synopsys translate_off
defparam \FBCV_RESULT_OUT[3]~output .bus_hold = "false";
defparam \FBCV_RESULT_OUT[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \FBCV_RESULT_OUT[2]~output (
	.i(\inst13|FBCV_ALU_DECODER|FBCV_Reg[2]~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FBCV_RESULT_OUT[2]),
	.obar());
// synopsys translate_off
defparam \FBCV_RESULT_OUT[2]~output .bus_hold = "false";
defparam \FBCV_RESULT_OUT[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \FBCV_RESULT_OUT[1]~output (
	.i(\inst13|FBCV_ALU_DECODER|FBCV_Reg[1]~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FBCV_RESULT_OUT[1]),
	.obar());
// synopsys translate_off
defparam \FBCV_RESULT_OUT[1]~output .bus_hold = "false";
defparam \FBCV_RESULT_OUT[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \FBCV_RESULT_OUT[0]~output (
	.i(\inst13|FBCV_ALU_DECODER|FBCV_Reg[0]~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FBCV_RESULT_OUT[0]),
	.obar());
// synopsys translate_off
defparam \FBCV_RESULT_OUT[0]~output .bus_hold = "false";
defparam \FBCV_RESULT_OUT[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \IR_PRIME[11]~output (
	.i(\MUX2|$00000|auto_generated|result_node[11]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IR_PRIME[11]),
	.obar());
// synopsys translate_off
defparam \IR_PRIME[11]~output .bus_hold = "false";
defparam \IR_PRIME[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \IR_PRIME[10]~output (
	.i(\MUX2|$00000|auto_generated|result_node[10]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IR_PRIME[10]),
	.obar());
// synopsys translate_off
defparam \IR_PRIME[10]~output .bus_hold = "false";
defparam \IR_PRIME[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \IR_PRIME[9]~output (
	.i(\MUX2|$00000|auto_generated|result_node[9]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IR_PRIME[9]),
	.obar());
// synopsys translate_off
defparam \IR_PRIME[9]~output .bus_hold = "false";
defparam \IR_PRIME[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \IR_PRIME[8]~output (
	.i(\MUX2|$00000|auto_generated|result_node[8]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IR_PRIME[8]),
	.obar());
// synopsys translate_off
defparam \IR_PRIME[8]~output .bus_hold = "false";
defparam \IR_PRIME[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \IR_PRIME[7]~output (
	.i(\MUX2|$00000|auto_generated|result_node[7]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IR_PRIME[7]),
	.obar());
// synopsys translate_off
defparam \IR_PRIME[7]~output .bus_hold = "false";
defparam \IR_PRIME[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \IR_PRIME[6]~output (
	.i(\MUX2|$00000|auto_generated|result_node[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IR_PRIME[6]),
	.obar());
// synopsys translate_off
defparam \IR_PRIME[6]~output .bus_hold = "false";
defparam \IR_PRIME[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \IR_PRIME[5]~output (
	.i(\MUX2|$00000|auto_generated|result_node[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IR_PRIME[5]),
	.obar());
// synopsys translate_off
defparam \IR_PRIME[5]~output .bus_hold = "false";
defparam \IR_PRIME[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \IR_PRIME[4]~output (
	.i(\MUX2|$00000|auto_generated|result_node[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IR_PRIME[4]),
	.obar());
// synopsys translate_off
defparam \IR_PRIME[4]~output .bus_hold = "false";
defparam \IR_PRIME[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \IR_PRIME[3]~output (
	.i(\MUX2|$00000|auto_generated|result_node[3]~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IR_PRIME[3]),
	.obar());
// synopsys translate_off
defparam \IR_PRIME[3]~output .bus_hold = "false";
defparam \IR_PRIME[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \IR_PRIME[2]~output (
	.i(\MUX2|$00000|auto_generated|result_node[2]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IR_PRIME[2]),
	.obar());
// synopsys translate_off
defparam \IR_PRIME[2]~output .bus_hold = "false";
defparam \IR_PRIME[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \IR_PRIME[1]~output (
	.i(\MUX2|$00000|auto_generated|result_node[1]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IR_PRIME[1]),
	.obar());
// synopsys translate_off
defparam \IR_PRIME[1]~output .bus_hold = "false";
defparam \IR_PRIME[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \IR_PRIME[0]~output (
	.i(\MUX2|$00000|auto_generated|result_node[0]~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IR_PRIME[0]),
	.obar());
// synopsys translate_off
defparam \IR_PRIME[0]~output .bus_hold = "false";
defparam \IR_PRIME[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LNK_ADDRESS_RESULT_OUT[11]~output (
	.i(\inst8|inst|LNK_Address_Result[11]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LNK_ADDRESS_RESULT_OUT[11]),
	.obar());
// synopsys translate_off
defparam \LNK_ADDRESS_RESULT_OUT[11]~output .bus_hold = "false";
defparam \LNK_ADDRESS_RESULT_OUT[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LNK_ADDRESS_RESULT_OUT[10]~output (
	.i(\inst8|inst|LNK_Address_Result[10]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LNK_ADDRESS_RESULT_OUT[10]),
	.obar());
// synopsys translate_off
defparam \LNK_ADDRESS_RESULT_OUT[10]~output .bus_hold = "false";
defparam \LNK_ADDRESS_RESULT_OUT[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LNK_ADDRESS_RESULT_OUT[9]~output (
	.i(\inst8|inst|LNK_Address_Result[9]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LNK_ADDRESS_RESULT_OUT[9]),
	.obar());
// synopsys translate_off
defparam \LNK_ADDRESS_RESULT_OUT[9]~output .bus_hold = "false";
defparam \LNK_ADDRESS_RESULT_OUT[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LNK_ADDRESS_RESULT_OUT[8]~output (
	.i(\inst8|inst|LNK_Address_Result[8]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LNK_ADDRESS_RESULT_OUT[8]),
	.obar());
// synopsys translate_off
defparam \LNK_ADDRESS_RESULT_OUT[8]~output .bus_hold = "false";
defparam \LNK_ADDRESS_RESULT_OUT[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LNK_ADDRESS_RESULT_OUT[7]~output (
	.i(\inst8|inst|LNK_Address_Result[7]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LNK_ADDRESS_RESULT_OUT[7]),
	.obar());
// synopsys translate_off
defparam \LNK_ADDRESS_RESULT_OUT[7]~output .bus_hold = "false";
defparam \LNK_ADDRESS_RESULT_OUT[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LNK_ADDRESS_RESULT_OUT[6]~output (
	.i(\inst8|inst|LNK_Address_Result[6]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LNK_ADDRESS_RESULT_OUT[6]),
	.obar());
// synopsys translate_off
defparam \LNK_ADDRESS_RESULT_OUT[6]~output .bus_hold = "false";
defparam \LNK_ADDRESS_RESULT_OUT[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LNK_ADDRESS_RESULT_OUT[5]~output (
	.i(\inst8|inst|LNK_Address_Result[5]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LNK_ADDRESS_RESULT_OUT[5]),
	.obar());
// synopsys translate_off
defparam \LNK_ADDRESS_RESULT_OUT[5]~output .bus_hold = "false";
defparam \LNK_ADDRESS_RESULT_OUT[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LNK_ADDRESS_RESULT_OUT[4]~output (
	.i(\inst8|inst|LNK_Address_Result[4]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LNK_ADDRESS_RESULT_OUT[4]),
	.obar());
// synopsys translate_off
defparam \LNK_ADDRESS_RESULT_OUT[4]~output .bus_hold = "false";
defparam \LNK_ADDRESS_RESULT_OUT[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LNK_ADDRESS_RESULT_OUT[3]~output (
	.i(\inst8|inst|LNK_Address_Result[3]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LNK_ADDRESS_RESULT_OUT[3]),
	.obar());
// synopsys translate_off
defparam \LNK_ADDRESS_RESULT_OUT[3]~output .bus_hold = "false";
defparam \LNK_ADDRESS_RESULT_OUT[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LNK_ADDRESS_RESULT_OUT[2]~output (
	.i(\inst8|inst|LNK_Address_Result[2]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LNK_ADDRESS_RESULT_OUT[2]),
	.obar());
// synopsys translate_off
defparam \LNK_ADDRESS_RESULT_OUT[2]~output .bus_hold = "false";
defparam \LNK_ADDRESS_RESULT_OUT[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LNK_ADDRESS_RESULT_OUT[1]~output (
	.i(\inst8|inst|LNK_Address_Result[1]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LNK_ADDRESS_RESULT_OUT[1]),
	.obar());
// synopsys translate_off
defparam \LNK_ADDRESS_RESULT_OUT[1]~output .bus_hold = "false";
defparam \LNK_ADDRESS_RESULT_OUT[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LNK_ADDRESS_RESULT_OUT[0]~output (
	.i(\inst8|inst|LNK_Address_Result[0]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LNK_ADDRESS_RESULT_OUT[0]),
	.obar());
// synopsys translate_off
defparam \LNK_ADDRESS_RESULT_OUT[0]~output .bus_hold = "false";
defparam \LNK_ADDRESS_RESULT_OUT[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \N_TO_FIND[15]~output (
	.i(\inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[15]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(N_TO_FIND[15]),
	.obar());
// synopsys translate_off
defparam \N_TO_FIND[15]~output .bus_hold = "false";
defparam \N_TO_FIND[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \N_TO_FIND[14]~output (
	.i(\inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[14]~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(N_TO_FIND[14]),
	.obar());
// synopsys translate_off
defparam \N_TO_FIND[14]~output .bus_hold = "false";
defparam \N_TO_FIND[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \N_TO_FIND[13]~output (
	.i(\inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[13]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(N_TO_FIND[13]),
	.obar());
// synopsys translate_off
defparam \N_TO_FIND[13]~output .bus_hold = "false";
defparam \N_TO_FIND[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \N_TO_FIND[12]~output (
	.i(\inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[12]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(N_TO_FIND[12]),
	.obar());
// synopsys translate_off
defparam \N_TO_FIND[12]~output .bus_hold = "false";
defparam \N_TO_FIND[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \N_TO_FIND[11]~output (
	.i(\inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[11]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(N_TO_FIND[11]),
	.obar());
// synopsys translate_off
defparam \N_TO_FIND[11]~output .bus_hold = "false";
defparam \N_TO_FIND[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \N_TO_FIND[10]~output (
	.i(\inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[10]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(N_TO_FIND[10]),
	.obar());
// synopsys translate_off
defparam \N_TO_FIND[10]~output .bus_hold = "false";
defparam \N_TO_FIND[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \N_TO_FIND[9]~output (
	.i(\inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[9]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(N_TO_FIND[9]),
	.obar());
// synopsys translate_off
defparam \N_TO_FIND[9]~output .bus_hold = "false";
defparam \N_TO_FIND[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \N_TO_FIND[8]~output (
	.i(\inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[8]~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(N_TO_FIND[8]),
	.obar());
// synopsys translate_off
defparam \N_TO_FIND[8]~output .bus_hold = "false";
defparam \N_TO_FIND[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \N_TO_FIND[7]~output (
	.i(\inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[7]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(N_TO_FIND[7]),
	.obar());
// synopsys translate_off
defparam \N_TO_FIND[7]~output .bus_hold = "false";
defparam \N_TO_FIND[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \N_TO_FIND[6]~output (
	.i(\inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[6]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(N_TO_FIND[6]),
	.obar());
// synopsys translate_off
defparam \N_TO_FIND[6]~output .bus_hold = "false";
defparam \N_TO_FIND[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \N_TO_FIND[5]~output (
	.i(\inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[5]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(N_TO_FIND[5]),
	.obar());
// synopsys translate_off
defparam \N_TO_FIND[5]~output .bus_hold = "false";
defparam \N_TO_FIND[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \N_TO_FIND[4]~output (
	.i(\inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[4]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(N_TO_FIND[4]),
	.obar());
// synopsys translate_off
defparam \N_TO_FIND[4]~output .bus_hold = "false";
defparam \N_TO_FIND[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \N_TO_FIND[3]~output (
	.i(\inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[3]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(N_TO_FIND[3]),
	.obar());
// synopsys translate_off
defparam \N_TO_FIND[3]~output .bus_hold = "false";
defparam \N_TO_FIND[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \N_TO_FIND[2]~output (
	.i(\inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[2]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(N_TO_FIND[2]),
	.obar());
// synopsys translate_off
defparam \N_TO_FIND[2]~output .bus_hold = "false";
defparam \N_TO_FIND[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \N_TO_FIND[1]~output (
	.i(\inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[1]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(N_TO_FIND[1]),
	.obar());
// synopsys translate_off
defparam \N_TO_FIND[1]~output .bus_hold = "false";
defparam \N_TO_FIND[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \N_TO_FIND[0]~output (
	.i(\inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(N_TO_FIND[0]),
	.obar());
// synopsys translate_off
defparam \N_TO_FIND[0]~output .bus_hold = "false";
defparam \N_TO_FIND[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PC_OUT_TEST[11]~output (
	.i(\PC|auto_generated|counter_reg_bit [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT_TEST[11]),
	.obar());
// synopsys translate_off
defparam \PC_OUT_TEST[11]~output .bus_hold = "false";
defparam \PC_OUT_TEST[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PC_OUT_TEST[10]~output (
	.i(\PC|auto_generated|counter_reg_bit [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT_TEST[10]),
	.obar());
// synopsys translate_off
defparam \PC_OUT_TEST[10]~output .bus_hold = "false";
defparam \PC_OUT_TEST[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PC_OUT_TEST[9]~output (
	.i(\PC|auto_generated|counter_reg_bit [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT_TEST[9]),
	.obar());
// synopsys translate_off
defparam \PC_OUT_TEST[9]~output .bus_hold = "false";
defparam \PC_OUT_TEST[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PC_OUT_TEST[8]~output (
	.i(\PC|auto_generated|counter_reg_bit [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT_TEST[8]),
	.obar());
// synopsys translate_off
defparam \PC_OUT_TEST[8]~output .bus_hold = "false";
defparam \PC_OUT_TEST[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PC_OUT_TEST[7]~output (
	.i(\PC|auto_generated|counter_reg_bit [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT_TEST[7]),
	.obar());
// synopsys translate_off
defparam \PC_OUT_TEST[7]~output .bus_hold = "false";
defparam \PC_OUT_TEST[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PC_OUT_TEST[6]~output (
	.i(\PC|auto_generated|counter_reg_bit [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT_TEST[6]),
	.obar());
// synopsys translate_off
defparam \PC_OUT_TEST[6]~output .bus_hold = "false";
defparam \PC_OUT_TEST[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PC_OUT_TEST[5]~output (
	.i(\PC|auto_generated|counter_reg_bit [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT_TEST[5]),
	.obar());
// synopsys translate_off
defparam \PC_OUT_TEST[5]~output .bus_hold = "false";
defparam \PC_OUT_TEST[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PC_OUT_TEST[4]~output (
	.i(\PC|auto_generated|counter_reg_bit [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT_TEST[4]),
	.obar());
// synopsys translate_off
defparam \PC_OUT_TEST[4]~output .bus_hold = "false";
defparam \PC_OUT_TEST[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PC_OUT_TEST[3]~output (
	.i(\PC|auto_generated|counter_reg_bit [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT_TEST[3]),
	.obar());
// synopsys translate_off
defparam \PC_OUT_TEST[3]~output .bus_hold = "false";
defparam \PC_OUT_TEST[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PC_OUT_TEST[2]~output (
	.i(\PC|auto_generated|counter_reg_bit [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT_TEST[2]),
	.obar());
// synopsys translate_off
defparam \PC_OUT_TEST[2]~output .bus_hold = "false";
defparam \PC_OUT_TEST[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PC_OUT_TEST[1]~output (
	.i(\PC|auto_generated|counter_reg_bit [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT_TEST[1]),
	.obar());
// synopsys translate_off
defparam \PC_OUT_TEST[1]~output .bus_hold = "false";
defparam \PC_OUT_TEST[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PC_OUT_TEST[0]~output (
	.i(\PC|auto_generated|counter_reg_bit [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT_TEST[0]),
	.obar());
// synopsys translate_off
defparam \PC_OUT_TEST[0]~output .bus_hold = "false";
defparam \PC_OUT_TEST[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \SUM_FINAL_RESULT_OUT[15]~output (
	.i(\inst16|inst2|inst3|auto_generated|result[15]~30_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SUM_FINAL_RESULT_OUT[15]),
	.obar());
// synopsys translate_off
defparam \SUM_FINAL_RESULT_OUT[15]~output .bus_hold = "false";
defparam \SUM_FINAL_RESULT_OUT[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \SUM_FINAL_RESULT_OUT[14]~output (
	.i(\inst16|inst2|inst3|auto_generated|result[14]~28_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SUM_FINAL_RESULT_OUT[14]),
	.obar());
// synopsys translate_off
defparam \SUM_FINAL_RESULT_OUT[14]~output .bus_hold = "false";
defparam \SUM_FINAL_RESULT_OUT[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \SUM_FINAL_RESULT_OUT[13]~output (
	.i(\inst16|inst2|inst3|auto_generated|result[13]~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SUM_FINAL_RESULT_OUT[13]),
	.obar());
// synopsys translate_off
defparam \SUM_FINAL_RESULT_OUT[13]~output .bus_hold = "false";
defparam \SUM_FINAL_RESULT_OUT[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \SUM_FINAL_RESULT_OUT[12]~output (
	.i(\inst16|inst2|inst3|auto_generated|result[12]~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SUM_FINAL_RESULT_OUT[12]),
	.obar());
// synopsys translate_off
defparam \SUM_FINAL_RESULT_OUT[12]~output .bus_hold = "false";
defparam \SUM_FINAL_RESULT_OUT[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \SUM_FINAL_RESULT_OUT[11]~output (
	.i(\inst16|inst2|inst3|auto_generated|result[11]~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SUM_FINAL_RESULT_OUT[11]),
	.obar());
// synopsys translate_off
defparam \SUM_FINAL_RESULT_OUT[11]~output .bus_hold = "false";
defparam \SUM_FINAL_RESULT_OUT[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \SUM_FINAL_RESULT_OUT[10]~output (
	.i(\inst16|inst2|inst3|auto_generated|result[10]~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SUM_FINAL_RESULT_OUT[10]),
	.obar());
// synopsys translate_off
defparam \SUM_FINAL_RESULT_OUT[10]~output .bus_hold = "false";
defparam \SUM_FINAL_RESULT_OUT[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \SUM_FINAL_RESULT_OUT[9]~output (
	.i(\inst16|inst2|inst3|auto_generated|result[9]~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SUM_FINAL_RESULT_OUT[9]),
	.obar());
// synopsys translate_off
defparam \SUM_FINAL_RESULT_OUT[9]~output .bus_hold = "false";
defparam \SUM_FINAL_RESULT_OUT[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \SUM_FINAL_RESULT_OUT[8]~output (
	.i(\inst16|inst2|inst3|auto_generated|result[8]~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SUM_FINAL_RESULT_OUT[8]),
	.obar());
// synopsys translate_off
defparam \SUM_FINAL_RESULT_OUT[8]~output .bus_hold = "false";
defparam \SUM_FINAL_RESULT_OUT[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \SUM_FINAL_RESULT_OUT[7]~output (
	.i(\inst16|inst2|inst3|auto_generated|result[7]~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SUM_FINAL_RESULT_OUT[7]),
	.obar());
// synopsys translate_off
defparam \SUM_FINAL_RESULT_OUT[7]~output .bus_hold = "false";
defparam \SUM_FINAL_RESULT_OUT[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \SUM_FINAL_RESULT_OUT[6]~output (
	.i(\inst16|inst2|inst3|auto_generated|result[6]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SUM_FINAL_RESULT_OUT[6]),
	.obar());
// synopsys translate_off
defparam \SUM_FINAL_RESULT_OUT[6]~output .bus_hold = "false";
defparam \SUM_FINAL_RESULT_OUT[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \SUM_FINAL_RESULT_OUT[5]~output (
	.i(\inst16|inst2|inst3|auto_generated|result[5]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SUM_FINAL_RESULT_OUT[5]),
	.obar());
// synopsys translate_off
defparam \SUM_FINAL_RESULT_OUT[5]~output .bus_hold = "false";
defparam \SUM_FINAL_RESULT_OUT[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \SUM_FINAL_RESULT_OUT[4]~output (
	.i(\inst16|inst2|inst3|auto_generated|result[4]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SUM_FINAL_RESULT_OUT[4]),
	.obar());
// synopsys translate_off
defparam \SUM_FINAL_RESULT_OUT[4]~output .bus_hold = "false";
defparam \SUM_FINAL_RESULT_OUT[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \SUM_FINAL_RESULT_OUT[3]~output (
	.i(\inst16|inst2|inst3|auto_generated|result[3]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SUM_FINAL_RESULT_OUT[3]),
	.obar());
// synopsys translate_off
defparam \SUM_FINAL_RESULT_OUT[3]~output .bus_hold = "false";
defparam \SUM_FINAL_RESULT_OUT[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \SUM_FINAL_RESULT_OUT[2]~output (
	.i(\inst16|inst2|inst3|auto_generated|result[2]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SUM_FINAL_RESULT_OUT[2]),
	.obar());
// synopsys translate_off
defparam \SUM_FINAL_RESULT_OUT[2]~output .bus_hold = "false";
defparam \SUM_FINAL_RESULT_OUT[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \SUM_FINAL_RESULT_OUT[1]~output (
	.i(\inst16|inst2|inst3|auto_generated|result[1]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SUM_FINAL_RESULT_OUT[1]),
	.obar());
// synopsys translate_off
defparam \SUM_FINAL_RESULT_OUT[1]~output .bus_hold = "false";
defparam \SUM_FINAL_RESULT_OUT[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \SUM_FINAL_RESULT_OUT[0]~output (
	.i(\inst16|inst2|inst3|auto_generated|result[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SUM_FINAL_RESULT_OUT[0]),
	.obar());
// synopsys translate_off
defparam \SUM_FINAL_RESULT_OUT[0]~output .bus_hold = "false";
defparam \SUM_FINAL_RESULT_OUT[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_ibuf \CLOCK~input (
	.i(CLOCK),
	.ibar(gnd),
	.o(\CLOCK~input_o ));
// synopsys translate_off
defparam \CLOCK~input .bus_hold = "false";
defparam \CLOCK~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \IR_REG|auto_generated|counter_reg_bit[12] (
	.clk(\CLOCK~input_o ),
	.d(\inst4|altsyncram_component|auto_generated|q_a [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst2|inst3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR_REG|auto_generated|counter_reg_bit [12]),
	.prn(vcc));
// synopsys translate_off
defparam \IR_REG|auto_generated|counter_reg_bit[12] .is_wysiwyg = "true";
defparam \IR_REG|auto_generated|counter_reg_bit[12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \MUX2|$00000|auto_generated|result_node[12]~0 (
// Equation(s):
// \MUX2|$00000|auto_generated|result_node[12]~0_combout  = (\inst|inst2|inst3~q  & (\inst4|altsyncram_component|auto_generated|q_a [12])) # (!\inst|inst2|inst3~q  & ((\IR_REG|auto_generated|counter_reg_bit [12])))

	.dataa(\inst4|altsyncram_component|auto_generated|q_a [12]),
	.datab(\IR_REG|auto_generated|counter_reg_bit [12]),
	.datac(gnd),
	.datad(\inst|inst2|inst3~q ),
	.cin(gnd),
	.combout(\MUX2|$00000|auto_generated|result_node[12]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MUX2|$00000|auto_generated|result_node[12]~0 .lut_mask = 16'hAACC;
defparam \MUX2|$00000|auto_generated|result_node[12]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \IR_REG|auto_generated|counter_reg_bit[13] (
	.clk(\CLOCK~input_o ),
	.d(\inst4|altsyncram_component|auto_generated|q_a [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst2|inst3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR_REG|auto_generated|counter_reg_bit [13]),
	.prn(vcc));
// synopsys translate_off
defparam \IR_REG|auto_generated|counter_reg_bit[13] .is_wysiwyg = "true";
defparam \IR_REG|auto_generated|counter_reg_bit[13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \MUX2|$00000|auto_generated|result_node[13]~1 (
// Equation(s):
// \MUX2|$00000|auto_generated|result_node[13]~1_combout  = (\inst|inst2|inst3~q  & (\inst4|altsyncram_component|auto_generated|q_a [13])) # (!\inst|inst2|inst3~q  & ((\IR_REG|auto_generated|counter_reg_bit [13])))

	.dataa(\inst4|altsyncram_component|auto_generated|q_a [13]),
	.datab(\IR_REG|auto_generated|counter_reg_bit [13]),
	.datac(gnd),
	.datad(\inst|inst2|inst3~q ),
	.cin(gnd),
	.combout(\MUX2|$00000|auto_generated|result_node[13]~1_combout ),
	.cout());
// synopsys translate_off
defparam \MUX2|$00000|auto_generated|result_node[13]~1 .lut_mask = 16'hAACC;
defparam \MUX2|$00000|auto_generated|result_node[13]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst2|Alu_Add_Sub~0 (
// Equation(s):
// \inst2|Alu_Add_Sub~0_combout  = (\MUX2|$00000|auto_generated|result_node[13]~1_combout  & (\inst2|MUX3_Sel~0_combout  & !\MUX2|$00000|auto_generated|result_node[12]~0_combout ))

	.dataa(\MUX2|$00000|auto_generated|result_node[13]~1_combout ),
	.datab(\inst2|MUX3_Sel~0_combout ),
	.datac(gnd),
	.datad(\MUX2|$00000|auto_generated|result_node[12]~0_combout ),
	.cin(gnd),
	.combout(\inst2|Alu_Add_Sub~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Alu_Add_Sub~0 .lut_mask = 16'h0088;
defparam \inst2|Alu_Add_Sub~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|auto_generated|_~1 (
// Equation(s):
// \ALU|auto_generated|_~1_combout  = \inst4|altsyncram_component|auto_generated|q_a [14] $ (((!\MUX2|$00000|auto_generated|result_node[12]~0_combout  & (\MUX2|$00000|auto_generated|result_node[13]~1_combout  & \inst2|MUX3_Sel~0_combout ))))

	.dataa(\inst4|altsyncram_component|auto_generated|q_a [14]),
	.datab(\MUX2|$00000|auto_generated|result_node[12]~0_combout ),
	.datac(\MUX2|$00000|auto_generated|result_node[13]~1_combout ),
	.datad(\inst2|MUX3_Sel~0_combout ),
	.cin(gnd),
	.combout(\ALU|auto_generated|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|auto_generated|_~1 .lut_mask = 16'h9AAA;
defparam \ALU|auto_generated|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|auto_generated|_~2 (
// Equation(s):
// \ALU|auto_generated|_~2_combout  = \inst4|altsyncram_component|auto_generated|q_a [13] $ (((!\MUX2|$00000|auto_generated|result_node[12]~0_combout  & (\MUX2|$00000|auto_generated|result_node[13]~1_combout  & \inst2|MUX3_Sel~0_combout ))))

	.dataa(\inst4|altsyncram_component|auto_generated|q_a [13]),
	.datab(\MUX2|$00000|auto_generated|result_node[12]~0_combout ),
	.datac(\MUX2|$00000|auto_generated|result_node[13]~1_combout ),
	.datad(\inst2|MUX3_Sel~0_combout ),
	.cin(gnd),
	.combout(\ALU|auto_generated|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|auto_generated|_~2 .lut_mask = 16'h9AAA;
defparam \ALU|auto_generated|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|auto_generated|result_int[0]~1 (
// Equation(s):
// \ALU|auto_generated|result_int[0]~1_cout  = CARRY(!\inst2|Alu_Add_Sub~0_combout )

	.dataa(\inst2|Alu_Add_Sub~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\ALU|auto_generated|result_int[0]~1_cout ));
// synopsys translate_off
defparam \ALU|auto_generated|result_int[0]~1 .lut_mask = 16'h0055;
defparam \ALU|auto_generated|result_int[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|auto_generated|result_int[1]~2 (
// Equation(s):
// \ALU|auto_generated|result_int[1]~2_combout  = (\ALU|auto_generated|_~15_combout  & ((\ACC|dffs [0] & (!\ALU|auto_generated|result_int[0]~1_cout )) # (!\ACC|dffs [0] & ((\ALU|auto_generated|result_int[0]~1_cout ) # (GND))))) # 
// (!\ALU|auto_generated|_~15_combout  & ((\ACC|dffs [0] & (\ALU|auto_generated|result_int[0]~1_cout  & VCC)) # (!\ACC|dffs [0] & (!\ALU|auto_generated|result_int[0]~1_cout ))))
// \ALU|auto_generated|result_int[1]~3  = CARRY((\ALU|auto_generated|_~15_combout  & ((!\ALU|auto_generated|result_int[0]~1_cout ) # (!\ACC|dffs [0]))) # (!\ALU|auto_generated|_~15_combout  & (!\ACC|dffs [0] & !\ALU|auto_generated|result_int[0]~1_cout )))

	.dataa(\ALU|auto_generated|_~15_combout ),
	.datab(\ACC|dffs [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|auto_generated|result_int[0]~1_cout ),
	.combout(\ALU|auto_generated|result_int[1]~2_combout ),
	.cout(\ALU|auto_generated|result_int[1]~3 ));
// synopsys translate_off
defparam \ALU|auto_generated|result_int[1]~2 .lut_mask = 16'h692B;
defparam \ALU|auto_generated|result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \IR_REG|auto_generated|counter_reg_bit[14] (
	.clk(\CLOCK~input_o ),
	.d(\inst4|altsyncram_component|auto_generated|q_a [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst2|inst3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR_REG|auto_generated|counter_reg_bit [14]),
	.prn(vcc));
// synopsys translate_off
defparam \IR_REG|auto_generated|counter_reg_bit[14] .is_wysiwyg = "true";
defparam \IR_REG|auto_generated|counter_reg_bit[14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \MUX2|$00000|auto_generated|result_node[14]~2 (
// Equation(s):
// \MUX2|$00000|auto_generated|result_node[14]~2_combout  = (\inst|inst2|inst3~q  & (\inst4|altsyncram_component|auto_generated|q_a [14])) # (!\inst|inst2|inst3~q  & ((\IR_REG|auto_generated|counter_reg_bit [14])))

	.dataa(\inst4|altsyncram_component|auto_generated|q_a [14]),
	.datab(\IR_REG|auto_generated|counter_reg_bit [14]),
	.datac(gnd),
	.datad(\inst|inst2|inst3~q ),
	.cin(gnd),
	.combout(\MUX2|$00000|auto_generated|result_node[14]~2_combout ),
	.cout());
// synopsys translate_off
defparam \MUX2|$00000|auto_generated|result_node[14]~2 .lut_mask = 16'hAACC;
defparam \MUX2|$00000|auto_generated|result_node[14]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst2|MUX3_Sel~1 (
// Equation(s):
// \inst2|MUX3_Sel~1_combout  = (\inst|inst2|inst2~q  & (\MUX2|$00000|auto_generated|result_node[13]~1_combout  & (!\MUX2|$00000|auto_generated|result_node[15]~3_combout  & !\MUX2|$00000|auto_generated|result_node[14]~2_combout )))

	.dataa(\inst|inst2|inst2~q ),
	.datab(\MUX2|$00000|auto_generated|result_node[13]~1_combout ),
	.datac(\MUX2|$00000|auto_generated|result_node[15]~3_combout ),
	.datad(\MUX2|$00000|auto_generated|result_node[14]~2_combout ),
	.cin(gnd),
	.combout(\inst2|MUX3_Sel~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|MUX3_Sel~1 .lut_mask = 16'h0008;
defparam \inst2|MUX3_Sel~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ACC|dffs[0]~14 (
// Equation(s):
// \ACC|dffs[0]~14_combout  = (\inst2|MUX3_Sel~1_combout  & (\ALU|auto_generated|result_int[1]~2_combout )) # (!\inst2|MUX3_Sel~1_combout  & ((\inst4|altsyncram_component|auto_generated|q_a [0])))

	.dataa(\ALU|auto_generated|result_int[1]~2_combout ),
	.datab(\inst4|altsyncram_component|auto_generated|q_a [0]),
	.datac(gnd),
	.datad(\inst2|MUX3_Sel~1_combout ),
	.cin(gnd),
	.combout(\ACC|dffs[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \ACC|dffs[0]~14 .lut_mask = 16'hAACC;
defparam \ACC|dffs[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst2|Shiftreg_En~0 (
// Equation(s):
// \inst2|Shiftreg_En~0_combout  = (\inst2|MUX3_Sel~0_combout  & ((\MUX2|$00000|auto_generated|result_node[13]~1_combout ) # (!\MUX2|$00000|auto_generated|result_node[12]~0_combout )))

	.dataa(\inst2|MUX3_Sel~0_combout ),
	.datab(\MUX2|$00000|auto_generated|result_node[13]~1_combout ),
	.datac(gnd),
	.datad(\MUX2|$00000|auto_generated|result_node[12]~0_combout ),
	.cin(gnd),
	.combout(\inst2|Shiftreg_En~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Shiftreg_En~0 .lut_mask = 16'h88AA;
defparam \inst2|Shiftreg_En~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst2|RAM_Wren~0 (
// Equation(s):
// \inst2|RAM_Wren~0_combout  = (\inst|inst2|inst3~q  & (!\inst4|altsyncram_component|auto_generated|q_a [13] & !\inst4|altsyncram_component|auto_generated|q_a [14]))

	.dataa(\inst|inst2|inst3~q ),
	.datab(gnd),
	.datac(\inst4|altsyncram_component|auto_generated|q_a [13]),
	.datad(\inst4|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\inst2|RAM_Wren~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|RAM_Wren~0 .lut_mask = 16'h000A;
defparam \inst2|RAM_Wren~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst2|Shiftreg_Load (
// Equation(s):
// \inst2|Shiftreg_Load~combout  = (!\inst2|Shiftreg_En~0_combout  & (((\inst4|altsyncram_component|auto_generated|q_a [12]) # (!\inst2|RAM_Wren~0_combout )) # (!\inst4|altsyncram_component|auto_generated|q_a [15])))

	.dataa(\inst2|Shiftreg_En~0_combout ),
	.datab(\inst4|altsyncram_component|auto_generated|q_a [15]),
	.datac(\inst2|RAM_Wren~0_combout ),
	.datad(\inst4|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\inst2|Shiftreg_Load~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Shiftreg_Load .lut_mask = 16'h5515;
defparam \inst2|Shiftreg_Load .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst2|Shiftreg_En~1 (
// Equation(s):
// \inst2|Shiftreg_En~1_combout  = (\inst4|altsyncram_component|auto_generated|q_a [15] & ((!\inst4|altsyncram_component|auto_generated|q_a [13]) # (!\inst4|altsyncram_component|auto_generated|q_a [12])))

	.dataa(\inst4|altsyncram_component|auto_generated|q_a [15]),
	.datab(gnd),
	.datac(\inst4|altsyncram_component|auto_generated|q_a [12]),
	.datad(\inst4|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\inst2|Shiftreg_En~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Shiftreg_En~1 .lut_mask = 16'h0AAA;
defparam \inst2|Shiftreg_En~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst2|Shiftreg_En~2 (
// Equation(s):
// \inst2|Shiftreg_En~2_combout  = (\inst2|Shiftreg_En~0_combout ) # ((\inst|inst2|inst3~q  & (\inst2|Shiftreg_En~1_combout  & !\inst4|altsyncram_component|auto_generated|q_a [14])))

	.dataa(\inst2|Shiftreg_En~0_combout ),
	.datab(\inst|inst2|inst3~q ),
	.datac(\inst2|Shiftreg_En~1_combout ),
	.datad(\inst4|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\inst2|Shiftreg_En~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Shiftreg_En~2 .lut_mask = 16'hAAEA;
defparam \inst2|Shiftreg_En~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ACC|dffs[0] (
	.clk(\CLOCK~input_o ),
	.d(\ACC|dffs[0]~14_combout ),
	.asdata(\ACC|dffs [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|Shiftreg_Load~combout ),
	.ena(\inst2|Shiftreg_En~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ACC|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ACC|dffs[0] .is_wysiwyg = "true";
defparam \ACC|dffs[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \PC|auto_generated|counter_comb_bita0 (
// Equation(s):
// \PC|auto_generated|counter_comb_bita0~combout  = \PC|auto_generated|counter_reg_bit [0] $ (VCC)
// \PC|auto_generated|counter_comb_bita0~COUT  = CARRY(\PC|auto_generated|counter_reg_bit [0])

	.dataa(\PC|auto_generated|counter_reg_bit [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\PC|auto_generated|counter_comb_bita0~combout ),
	.cout(\PC|auto_generated|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \PC|auto_generated|counter_comb_bita0 .lut_mask = 16'h55AA;
defparam \PC|auto_generated|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \IR_REG|auto_generated|counter_reg_bit[0] (
	.clk(\CLOCK~input_o ),
	.d(\inst4|altsyncram_component|auto_generated|q_a [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst2|inst3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR_REG|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \IR_REG|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \IR_REG|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \MUX2|$00000|auto_generated|result_node[0]~14 (
// Equation(s):
// \MUX2|$00000|auto_generated|result_node[0]~14_combout  = (\inst|inst2|inst3~q  & (\inst4|altsyncram_component|auto_generated|q_a [0])) # (!\inst|inst2|inst3~q  & ((\IR_REG|auto_generated|counter_reg_bit [0])))

	.dataa(\inst4|altsyncram_component|auto_generated|q_a [0]),
	.datab(\IR_REG|auto_generated|counter_reg_bit [0]),
	.datac(gnd),
	.datad(\inst|inst2|inst3~q ),
	.cin(gnd),
	.combout(\MUX2|$00000|auto_generated|result_node[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \MUX2|$00000|auto_generated|result_node[0]~14 .lut_mask = 16'hAACC;
defparam \MUX2|$00000|auto_generated|result_node[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst15|EQ~0 (
// Equation(s):
// \inst15|EQ~0_combout  = (\ACC|dffs [15]) # ((\ACC|dffs [14]) # ((\ACC|dffs [13]) # (\ACC|dffs [12])))

	.dataa(\ACC|dffs [15]),
	.datab(\ACC|dffs [14]),
	.datac(\ACC|dffs [13]),
	.datad(\ACC|dffs [12]),
	.cin(gnd),
	.combout(\inst15|EQ~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|EQ~0 .lut_mask = 16'hFFFE;
defparam \inst15|EQ~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst15|EQ~1 (
// Equation(s):
// \inst15|EQ~1_combout  = (\ACC|dffs [11]) # ((\ACC|dffs [10]) # ((\ACC|dffs [9]) # (\ACC|dffs [8])))

	.dataa(\ACC|dffs [11]),
	.datab(\ACC|dffs [10]),
	.datac(\ACC|dffs [9]),
	.datad(\ACC|dffs [8]),
	.cin(gnd),
	.combout(\inst15|EQ~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|EQ~1 .lut_mask = 16'hFFFE;
defparam \inst15|EQ~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst15|EQ~2 (
// Equation(s):
// \inst15|EQ~2_combout  = (\ACC|dffs [7]) # ((\ACC|dffs [6]) # ((\ACC|dffs [5]) # (\ACC|dffs [4])))

	.dataa(\ACC|dffs [7]),
	.datab(\ACC|dffs [6]),
	.datac(\ACC|dffs [5]),
	.datad(\ACC|dffs [4]),
	.cin(gnd),
	.combout(\inst15|EQ~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|EQ~2 .lut_mask = 16'hFFFE;
defparam \inst15|EQ~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst15|EQ~3 (
// Equation(s):
// \inst15|EQ~3_combout  = (\ACC|dffs [3]) # ((\ACC|dffs [2]) # ((\ACC|dffs [1]) # (\ACC|dffs [0])))

	.dataa(\ACC|dffs [3]),
	.datab(\ACC|dffs [2]),
	.datac(\ACC|dffs [1]),
	.datad(\ACC|dffs [0]),
	.cin(gnd),
	.combout(\inst15|EQ~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|EQ~3 .lut_mask = 16'hFFFE;
defparam \inst15|EQ~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst15|EQ~4 (
// Equation(s):
// \inst15|EQ~4_combout  = (\inst15|EQ~0_combout ) # ((\inst15|EQ~1_combout ) # ((\inst15|EQ~2_combout ) # (\inst15|EQ~3_combout )))

	.dataa(\inst15|EQ~0_combout ),
	.datab(\inst15|EQ~1_combout ),
	.datac(\inst15|EQ~2_combout ),
	.datad(\inst15|EQ~3_combout ),
	.cin(gnd),
	.combout(\inst15|EQ~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|EQ~4 .lut_mask = 16'hFFFE;
defparam \inst15|EQ~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst2|PC_Sload~0 (
// Equation(s):
// \inst2|PC_Sload~0_combout  = (\MUX2|$00000|auto_generated|result_node[12]~0_combout  & (\ACC|dffs [15] & ((!\MUX2|$00000|auto_generated|result_node[13]~1_combout )))) # (!\MUX2|$00000|auto_generated|result_node[12]~0_combout  & 
// (((!\MUX2|$00000|auto_generated|result_node[13]~1_combout ) # (!\inst15|EQ~4_combout ))))

	.dataa(\ACC|dffs [15]),
	.datab(\inst15|EQ~4_combout ),
	.datac(\MUX2|$00000|auto_generated|result_node[12]~0_combout ),
	.datad(\MUX2|$00000|auto_generated|result_node[13]~1_combout ),
	.cin(gnd),
	.combout(\inst2|PC_Sload~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|PC_Sload~0 .lut_mask = 16'h03AF;
defparam \inst2|PC_Sload~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst2|PC_Sload (
// Equation(s):
// \inst2|PC_Sload~combout  = (\inst|inst2|inst3~q  & (\inst2|PC_Sload~0_combout  & (\MUX2|$00000|auto_generated|result_node[14]~2_combout  & !\MUX2|$00000|auto_generated|result_node[15]~3_combout )))

	.dataa(\inst|inst2|inst3~q ),
	.datab(\inst2|PC_Sload~0_combout ),
	.datac(\MUX2|$00000|auto_generated|result_node[14]~2_combout ),
	.datad(\MUX2|$00000|auto_generated|result_node[15]~3_combout ),
	.cin(gnd),
	.combout(\inst2|PC_Sload~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|PC_Sload .lut_mask = 16'h0080;
defparam \inst2|PC_Sload .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst2|PC_Sload~1 (
// Equation(s):
// \inst2|PC_Sload~1_combout  = (\inst2|PC_Sload~0_combout  & (\MUX2|$00000|auto_generated|result_node[14]~2_combout  & !\MUX2|$00000|auto_generated|result_node[15]~3_combout ))

	.dataa(\inst2|PC_Sload~0_combout ),
	.datab(\MUX2|$00000|auto_generated|result_node[14]~2_combout ),
	.datac(gnd),
	.datad(\MUX2|$00000|auto_generated|result_node[15]~3_combout ),
	.cin(gnd),
	.combout(\inst2|PC_Sload~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|PC_Sload~1 .lut_mask = 16'h0088;
defparam \inst2|PC_Sload~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst2|PC_Cnt_En~0 (
// Equation(s):
// \inst2|PC_Cnt_En~0_combout  = (\MUX2|$00000|auto_generated|result_node[12]~0_combout  & ((\MUX2|$00000|auto_generated|result_node[13]~1_combout ) # (!\ACC|dffs [15])))

	.dataa(\ACC|dffs [15]),
	.datab(\MUX2|$00000|auto_generated|result_node[12]~0_combout ),
	.datac(\MUX2|$00000|auto_generated|result_node[13]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|PC_Cnt_En~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|PC_Cnt_En~0 .lut_mask = 16'hC4C4;
defparam \inst2|PC_Cnt_En~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst2|PC_Cnt_En~1 (
// Equation(s):
// \inst2|PC_Cnt_En~1_combout  = (\MUX2|$00000|auto_generated|result_node[15]~3_combout  & ((\inst2|PC_Cnt_En~0_combout ))) # (!\MUX2|$00000|auto_generated|result_node[15]~3_combout  & (\MUX2|$00000|auto_generated|result_node[14]~2_combout ))

	.dataa(\MUX2|$00000|auto_generated|result_node[15]~3_combout ),
	.datab(\MUX2|$00000|auto_generated|result_node[14]~2_combout ),
	.datac(\inst2|PC_Cnt_En~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|PC_Cnt_En~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|PC_Cnt_En~1 .lut_mask = 16'hE4E4;
defparam \inst2|PC_Cnt_En~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst2|PC_Cnt_En~2 (
// Equation(s):
// \inst2|PC_Cnt_En~2_combout  = ((\MUX2|$00000|auto_generated|result_node[13]~1_combout  & (\inst15|EQ~4_combout  & !\inst2|PC_Cnt_En~0_combout )) # (!\MUX2|$00000|auto_generated|result_node[13]~1_combout  & ((\inst2|PC_Cnt_En~0_combout )))) # 
// (!\inst2|PC_Cnt_En~1_combout )

	.dataa(\inst15|EQ~4_combout ),
	.datab(\MUX2|$00000|auto_generated|result_node[13]~1_combout ),
	.datac(\inst2|PC_Cnt_En~0_combout ),
	.datad(\inst2|PC_Cnt_En~1_combout ),
	.cin(gnd),
	.combout(\inst2|PC_Cnt_En~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|PC_Cnt_En~2 .lut_mask = 16'h38FF;
defparam \inst2|PC_Cnt_En~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \PC|auto_generated|_~0 (
// Equation(s):
// \PC|auto_generated|_~0_combout  = (\inst|inst2|inst3~q  & ((\inst2|PC_Sload~1_combout ) # (\inst2|PC_Cnt_En~2_combout )))

	.dataa(\inst|inst2|inst3~q ),
	.datab(\inst2|PC_Sload~1_combout ),
	.datac(\inst2|PC_Cnt_En~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\PC|auto_generated|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \PC|auto_generated|_~0 .lut_mask = 16'hA8A8;
defparam \PC|auto_generated|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \PC|auto_generated|counter_reg_bit[0] (
	.clk(\CLOCK~input_o ),
	.d(\PC|auto_generated|counter_comb_bita0~combout ),
	.asdata(\MUX2|$00000|auto_generated|result_node[0]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|PC_Sload~combout ),
	.ena(\PC|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \PC|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst2|MUX1_Sel~2 (
// Equation(s):
// \inst2|MUX1_Sel~2_combout  = (\inst4|altsyncram_component|auto_generated|q_a [14] & (((!\inst4|altsyncram_component|auto_generated|q_a [15])))) # (!\inst4|altsyncram_component|auto_generated|q_a [14] & (\inst4|altsyncram_component|auto_generated|q_a [15] 
// & ((!\inst4|altsyncram_component|auto_generated|q_a [13]) # (!\inst4|altsyncram_component|auto_generated|q_a [12]))))

	.dataa(\inst4|altsyncram_component|auto_generated|q_a [12]),
	.datab(\inst4|altsyncram_component|auto_generated|q_a [13]),
	.datac(\inst4|altsyncram_component|auto_generated|q_a [14]),
	.datad(\inst4|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\inst2|MUX1_Sel~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|MUX1_Sel~2 .lut_mask = 16'h07F0;
defparam \inst2|MUX1_Sel~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst2|MUX1_Sel~3 (
// Equation(s):
// \inst2|MUX1_Sel~3_combout  = (\inst|inst2|inst3~q  & ((\inst2|MUX1_Sel~2_combout ))) # (!\inst|inst2|inst3~q  & (!\inst|inst2|inst2~q ))

	.dataa(\inst|inst2|inst3~q ),
	.datab(\inst|inst2|inst2~q ),
	.datac(\inst2|MUX1_Sel~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|MUX1_Sel~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|MUX1_Sel~3 .lut_mask = 16'hB1B1;
defparam \inst2|MUX1_Sel~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \MUX1|$00000|auto_generated|result_node[0]~11 (
// Equation(s):
// \MUX1|$00000|auto_generated|result_node[0]~11_combout  = (\inst2|MUX1_Sel~3_combout  & (\PC|auto_generated|counter_reg_bit [0])) # (!\inst2|MUX1_Sel~3_combout  & ((\MUX2|$00000|auto_generated|result_node[0]~14_combout )))

	.dataa(\PC|auto_generated|counter_reg_bit [0]),
	.datab(\MUX2|$00000|auto_generated|result_node[0]~14_combout ),
	.datac(gnd),
	.datad(\inst2|MUX1_Sel~3_combout ),
	.cin(gnd),
	.combout(\MUX1|$00000|auto_generated|result_node[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \MUX1|$00000|auto_generated|result_node[0]~11 .lut_mask = 16'hAACC;
defparam \MUX1|$00000|auto_generated|result_node[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \PC|auto_generated|counter_comb_bita1 (
// Equation(s):
// \PC|auto_generated|counter_comb_bita1~combout  = (\PC|auto_generated|counter_reg_bit [1] & (!\PC|auto_generated|counter_comb_bita0~COUT )) # (!\PC|auto_generated|counter_reg_bit [1] & ((\PC|auto_generated|counter_comb_bita0~COUT ) # (GND)))
// \PC|auto_generated|counter_comb_bita1~COUT  = CARRY((!\PC|auto_generated|counter_comb_bita0~COUT ) # (!\PC|auto_generated|counter_reg_bit [1]))

	.dataa(\PC|auto_generated|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|auto_generated|counter_comb_bita0~COUT ),
	.combout(\PC|auto_generated|counter_comb_bita1~combout ),
	.cout(\PC|auto_generated|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \PC|auto_generated|counter_comb_bita1 .lut_mask = 16'h5A5F;
defparam \PC|auto_generated|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \IR_REG|auto_generated|counter_reg_bit[1] (
	.clk(\CLOCK~input_o ),
	.d(\inst4|altsyncram_component|auto_generated|q_a [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst2|inst3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR_REG|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \IR_REG|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \IR_REG|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \MUX2|$00000|auto_generated|result_node[1]~12 (
// Equation(s):
// \MUX2|$00000|auto_generated|result_node[1]~12_combout  = (\inst|inst2|inst3~q  & (\inst4|altsyncram_component|auto_generated|q_a [1])) # (!\inst|inst2|inst3~q  & ((\IR_REG|auto_generated|counter_reg_bit [1])))

	.dataa(\inst4|altsyncram_component|auto_generated|q_a [1]),
	.datab(\IR_REG|auto_generated|counter_reg_bit [1]),
	.datac(gnd),
	.datad(\inst|inst2|inst3~q ),
	.cin(gnd),
	.combout(\MUX2|$00000|auto_generated|result_node[1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \MUX2|$00000|auto_generated|result_node[1]~12 .lut_mask = 16'hAACC;
defparam \MUX2|$00000|auto_generated|result_node[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \PC|auto_generated|counter_reg_bit[1] (
	.clk(\CLOCK~input_o ),
	.d(\PC|auto_generated|counter_comb_bita1~combout ),
	.asdata(\MUX2|$00000|auto_generated|result_node[1]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|PC_Sload~combout ),
	.ena(\PC|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \PC|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \MUX1|$00000|auto_generated|result_node[1]~10 (
// Equation(s):
// \MUX1|$00000|auto_generated|result_node[1]~10_combout  = (\inst2|MUX1_Sel~3_combout  & (\PC|auto_generated|counter_reg_bit [1])) # (!\inst2|MUX1_Sel~3_combout  & ((\MUX2|$00000|auto_generated|result_node[1]~12_combout )))

	.dataa(\PC|auto_generated|counter_reg_bit [1]),
	.datab(\MUX2|$00000|auto_generated|result_node[1]~12_combout ),
	.datac(gnd),
	.datad(\inst2|MUX1_Sel~3_combout ),
	.cin(gnd),
	.combout(\MUX1|$00000|auto_generated|result_node[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \MUX1|$00000|auto_generated|result_node[1]~10 .lut_mask = 16'hAACC;
defparam \MUX1|$00000|auto_generated|result_node[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \PC|auto_generated|counter_comb_bita2 (
// Equation(s):
// \PC|auto_generated|counter_comb_bita2~combout  = (\PC|auto_generated|counter_reg_bit [2] & (\PC|auto_generated|counter_comb_bita1~COUT  $ (GND))) # (!\PC|auto_generated|counter_reg_bit [2] & (!\PC|auto_generated|counter_comb_bita1~COUT  & VCC))
// \PC|auto_generated|counter_comb_bita2~COUT  = CARRY((\PC|auto_generated|counter_reg_bit [2] & !\PC|auto_generated|counter_comb_bita1~COUT ))

	.dataa(\PC|auto_generated|counter_reg_bit [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|auto_generated|counter_comb_bita1~COUT ),
	.combout(\PC|auto_generated|counter_comb_bita2~combout ),
	.cout(\PC|auto_generated|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \PC|auto_generated|counter_comb_bita2 .lut_mask = 16'hA50A;
defparam \PC|auto_generated|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \IR_REG|auto_generated|counter_reg_bit[2] (
	.clk(\CLOCK~input_o ),
	.d(\inst4|altsyncram_component|auto_generated|q_a [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst2|inst3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR_REG|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \IR_REG|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \IR_REG|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \MUX2|$00000|auto_generated|result_node[2]~13 (
// Equation(s):
// \MUX2|$00000|auto_generated|result_node[2]~13_combout  = (\inst|inst2|inst3~q  & (\inst4|altsyncram_component|auto_generated|q_a [2])) # (!\inst|inst2|inst3~q  & ((\IR_REG|auto_generated|counter_reg_bit [2])))

	.dataa(\inst4|altsyncram_component|auto_generated|q_a [2]),
	.datab(\IR_REG|auto_generated|counter_reg_bit [2]),
	.datac(gnd),
	.datad(\inst|inst2|inst3~q ),
	.cin(gnd),
	.combout(\MUX2|$00000|auto_generated|result_node[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \MUX2|$00000|auto_generated|result_node[2]~13 .lut_mask = 16'hAACC;
defparam \MUX2|$00000|auto_generated|result_node[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \PC|auto_generated|counter_reg_bit[2] (
	.clk(\CLOCK~input_o ),
	.d(\PC|auto_generated|counter_comb_bita2~combout ),
	.asdata(\MUX2|$00000|auto_generated|result_node[2]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|PC_Sload~combout ),
	.ena(\PC|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \PC|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \MUX1|$00000|auto_generated|result_node[2]~9 (
// Equation(s):
// \MUX1|$00000|auto_generated|result_node[2]~9_combout  = (\inst2|MUX1_Sel~3_combout  & (\PC|auto_generated|counter_reg_bit [2])) # (!\inst2|MUX1_Sel~3_combout  & ((\MUX2|$00000|auto_generated|result_node[2]~13_combout )))

	.dataa(\PC|auto_generated|counter_reg_bit [2]),
	.datab(\MUX2|$00000|auto_generated|result_node[2]~13_combout ),
	.datac(gnd),
	.datad(\inst2|MUX1_Sel~3_combout ),
	.cin(gnd),
	.combout(\MUX1|$00000|auto_generated|result_node[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \MUX1|$00000|auto_generated|result_node[2]~9 .lut_mask = 16'hAACC;
defparam \MUX1|$00000|auto_generated|result_node[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \PC|auto_generated|counter_comb_bita3 (
// Equation(s):
// \PC|auto_generated|counter_comb_bita3~combout  = (\PC|auto_generated|counter_reg_bit [3] & (!\PC|auto_generated|counter_comb_bita2~COUT )) # (!\PC|auto_generated|counter_reg_bit [3] & ((\PC|auto_generated|counter_comb_bita2~COUT ) # (GND)))
// \PC|auto_generated|counter_comb_bita3~COUT  = CARRY((!\PC|auto_generated|counter_comb_bita2~COUT ) # (!\PC|auto_generated|counter_reg_bit [3]))

	.dataa(\PC|auto_generated|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|auto_generated|counter_comb_bita2~COUT ),
	.combout(\PC|auto_generated|counter_comb_bita3~combout ),
	.cout(\PC|auto_generated|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \PC|auto_generated|counter_comb_bita3 .lut_mask = 16'h5A5F;
defparam \PC|auto_generated|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \IR_REG|auto_generated|counter_reg_bit[3] (
	.clk(\CLOCK~input_o ),
	.d(\inst4|altsyncram_component|auto_generated|q_a [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst2|inst3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR_REG|auto_generated|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \IR_REG|auto_generated|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \IR_REG|auto_generated|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \MUX2|$00000|auto_generated|result_node[3]~15 (
// Equation(s):
// \MUX2|$00000|auto_generated|result_node[3]~15_combout  = (\inst|inst2|inst3~q  & (\inst4|altsyncram_component|auto_generated|q_a [3])) # (!\inst|inst2|inst3~q  & ((\IR_REG|auto_generated|counter_reg_bit [3])))

	.dataa(\inst4|altsyncram_component|auto_generated|q_a [3]),
	.datab(\IR_REG|auto_generated|counter_reg_bit [3]),
	.datac(gnd),
	.datad(\inst|inst2|inst3~q ),
	.cin(gnd),
	.combout(\MUX2|$00000|auto_generated|result_node[3]~15_combout ),
	.cout());
// synopsys translate_off
defparam \MUX2|$00000|auto_generated|result_node[3]~15 .lut_mask = 16'hAACC;
defparam \MUX2|$00000|auto_generated|result_node[3]~15 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \PC|auto_generated|counter_reg_bit[3] (
	.clk(\CLOCK~input_o ),
	.d(\PC|auto_generated|counter_comb_bita3~combout ),
	.asdata(\MUX2|$00000|auto_generated|result_node[3]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|PC_Sload~combout ),
	.ena(\PC|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|auto_generated|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|auto_generated|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \PC|auto_generated|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \MUX1|$00000|auto_generated|result_node[3]~8 (
// Equation(s):
// \MUX1|$00000|auto_generated|result_node[3]~8_combout  = (\inst2|MUX1_Sel~3_combout  & (\PC|auto_generated|counter_reg_bit [3])) # (!\inst2|MUX1_Sel~3_combout  & ((\MUX2|$00000|auto_generated|result_node[3]~15_combout )))

	.dataa(\PC|auto_generated|counter_reg_bit [3]),
	.datab(\MUX2|$00000|auto_generated|result_node[3]~15_combout ),
	.datac(gnd),
	.datad(\inst2|MUX1_Sel~3_combout ),
	.cin(gnd),
	.combout(\MUX1|$00000|auto_generated|result_node[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \MUX1|$00000|auto_generated|result_node[3]~8 .lut_mask = 16'hAACC;
defparam \MUX1|$00000|auto_generated|result_node[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \PC|auto_generated|counter_comb_bita4 (
// Equation(s):
// \PC|auto_generated|counter_comb_bita4~combout  = (\PC|auto_generated|counter_reg_bit [4] & (\PC|auto_generated|counter_comb_bita3~COUT  $ (GND))) # (!\PC|auto_generated|counter_reg_bit [4] & (!\PC|auto_generated|counter_comb_bita3~COUT  & VCC))
// \PC|auto_generated|counter_comb_bita4~COUT  = CARRY((\PC|auto_generated|counter_reg_bit [4] & !\PC|auto_generated|counter_comb_bita3~COUT ))

	.dataa(\PC|auto_generated|counter_reg_bit [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|auto_generated|counter_comb_bita3~COUT ),
	.combout(\PC|auto_generated|counter_comb_bita4~combout ),
	.cout(\PC|auto_generated|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \PC|auto_generated|counter_comb_bita4 .lut_mask = 16'hA50A;
defparam \PC|auto_generated|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \IR_REG|auto_generated|counter_reg_bit[4] (
	.clk(\CLOCK~input_o ),
	.d(\inst4|altsyncram_component|auto_generated|q_a [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst2|inst3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR_REG|auto_generated|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \IR_REG|auto_generated|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \IR_REG|auto_generated|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \MUX2|$00000|auto_generated|result_node[4]~4 (
// Equation(s):
// \MUX2|$00000|auto_generated|result_node[4]~4_combout  = (\inst|inst2|inst3~q  & (\inst4|altsyncram_component|auto_generated|q_a [4])) # (!\inst|inst2|inst3~q  & ((\IR_REG|auto_generated|counter_reg_bit [4])))

	.dataa(\inst4|altsyncram_component|auto_generated|q_a [4]),
	.datab(\IR_REG|auto_generated|counter_reg_bit [4]),
	.datac(gnd),
	.datad(\inst|inst2|inst3~q ),
	.cin(gnd),
	.combout(\MUX2|$00000|auto_generated|result_node[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \MUX2|$00000|auto_generated|result_node[4]~4 .lut_mask = 16'hAACC;
defparam \MUX2|$00000|auto_generated|result_node[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \PC|auto_generated|counter_reg_bit[4] (
	.clk(\CLOCK~input_o ),
	.d(\PC|auto_generated|counter_comb_bita4~combout ),
	.asdata(\MUX2|$00000|auto_generated|result_node[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|PC_Sload~combout ),
	.ena(\PC|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|auto_generated|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|auto_generated|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \PC|auto_generated|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \MUX1|$00000|auto_generated|result_node[4]~7 (
// Equation(s):
// \MUX1|$00000|auto_generated|result_node[4]~7_combout  = (\inst2|MUX1_Sel~3_combout  & (\PC|auto_generated|counter_reg_bit [4])) # (!\inst2|MUX1_Sel~3_combout  & ((\MUX2|$00000|auto_generated|result_node[4]~4_combout )))

	.dataa(\PC|auto_generated|counter_reg_bit [4]),
	.datab(\MUX2|$00000|auto_generated|result_node[4]~4_combout ),
	.datac(gnd),
	.datad(\inst2|MUX1_Sel~3_combout ),
	.cin(gnd),
	.combout(\MUX1|$00000|auto_generated|result_node[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \MUX1|$00000|auto_generated|result_node[4]~7 .lut_mask = 16'hAACC;
defparam \MUX1|$00000|auto_generated|result_node[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \PC|auto_generated|counter_comb_bita5 (
// Equation(s):
// \PC|auto_generated|counter_comb_bita5~combout  = (\PC|auto_generated|counter_reg_bit [5] & (!\PC|auto_generated|counter_comb_bita4~COUT )) # (!\PC|auto_generated|counter_reg_bit [5] & ((\PC|auto_generated|counter_comb_bita4~COUT ) # (GND)))
// \PC|auto_generated|counter_comb_bita5~COUT  = CARRY((!\PC|auto_generated|counter_comb_bita4~COUT ) # (!\PC|auto_generated|counter_reg_bit [5]))

	.dataa(\PC|auto_generated|counter_reg_bit [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|auto_generated|counter_comb_bita4~COUT ),
	.combout(\PC|auto_generated|counter_comb_bita5~combout ),
	.cout(\PC|auto_generated|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \PC|auto_generated|counter_comb_bita5 .lut_mask = 16'h5A5F;
defparam \PC|auto_generated|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \IR_REG|auto_generated|counter_reg_bit[5] (
	.clk(\CLOCK~input_o ),
	.d(\inst4|altsyncram_component|auto_generated|q_a [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst2|inst3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR_REG|auto_generated|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \IR_REG|auto_generated|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \IR_REG|auto_generated|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \MUX2|$00000|auto_generated|result_node[5]~5 (
// Equation(s):
// \MUX2|$00000|auto_generated|result_node[5]~5_combout  = (\inst|inst2|inst3~q  & (\inst4|altsyncram_component|auto_generated|q_a [5])) # (!\inst|inst2|inst3~q  & ((\IR_REG|auto_generated|counter_reg_bit [5])))

	.dataa(\inst4|altsyncram_component|auto_generated|q_a [5]),
	.datab(\IR_REG|auto_generated|counter_reg_bit [5]),
	.datac(gnd),
	.datad(\inst|inst2|inst3~q ),
	.cin(gnd),
	.combout(\MUX2|$00000|auto_generated|result_node[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \MUX2|$00000|auto_generated|result_node[5]~5 .lut_mask = 16'hAACC;
defparam \MUX2|$00000|auto_generated|result_node[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \PC|auto_generated|counter_reg_bit[5] (
	.clk(\CLOCK~input_o ),
	.d(\PC|auto_generated|counter_comb_bita5~combout ),
	.asdata(\MUX2|$00000|auto_generated|result_node[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|PC_Sload~combout ),
	.ena(\PC|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|auto_generated|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|auto_generated|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \PC|auto_generated|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \MUX1|$00000|auto_generated|result_node[5]~6 (
// Equation(s):
// \MUX1|$00000|auto_generated|result_node[5]~6_combout  = (\inst2|MUX1_Sel~3_combout  & (\PC|auto_generated|counter_reg_bit [5])) # (!\inst2|MUX1_Sel~3_combout  & ((\MUX2|$00000|auto_generated|result_node[5]~5_combout )))

	.dataa(\PC|auto_generated|counter_reg_bit [5]),
	.datab(\MUX2|$00000|auto_generated|result_node[5]~5_combout ),
	.datac(gnd),
	.datad(\inst2|MUX1_Sel~3_combout ),
	.cin(gnd),
	.combout(\MUX1|$00000|auto_generated|result_node[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \MUX1|$00000|auto_generated|result_node[5]~6 .lut_mask = 16'hAACC;
defparam \MUX1|$00000|auto_generated|result_node[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \PC|auto_generated|counter_comb_bita6 (
// Equation(s):
// \PC|auto_generated|counter_comb_bita6~combout  = (\PC|auto_generated|counter_reg_bit [6] & (\PC|auto_generated|counter_comb_bita5~COUT  $ (GND))) # (!\PC|auto_generated|counter_reg_bit [6] & (!\PC|auto_generated|counter_comb_bita5~COUT  & VCC))
// \PC|auto_generated|counter_comb_bita6~COUT  = CARRY((\PC|auto_generated|counter_reg_bit [6] & !\PC|auto_generated|counter_comb_bita5~COUT ))

	.dataa(\PC|auto_generated|counter_reg_bit [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|auto_generated|counter_comb_bita5~COUT ),
	.combout(\PC|auto_generated|counter_comb_bita6~combout ),
	.cout(\PC|auto_generated|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \PC|auto_generated|counter_comb_bita6 .lut_mask = 16'hA50A;
defparam \PC|auto_generated|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \IR_REG|auto_generated|counter_reg_bit[6] (
	.clk(\CLOCK~input_o ),
	.d(\inst4|altsyncram_component|auto_generated|q_a [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst2|inst3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR_REG|auto_generated|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \IR_REG|auto_generated|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \IR_REG|auto_generated|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \MUX2|$00000|auto_generated|result_node[6]~6 (
// Equation(s):
// \MUX2|$00000|auto_generated|result_node[6]~6_combout  = (\inst|inst2|inst3~q  & (\inst4|altsyncram_component|auto_generated|q_a [6])) # (!\inst|inst2|inst3~q  & ((\IR_REG|auto_generated|counter_reg_bit [6])))

	.dataa(\inst4|altsyncram_component|auto_generated|q_a [6]),
	.datab(\IR_REG|auto_generated|counter_reg_bit [6]),
	.datac(gnd),
	.datad(\inst|inst2|inst3~q ),
	.cin(gnd),
	.combout(\MUX2|$00000|auto_generated|result_node[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \MUX2|$00000|auto_generated|result_node[6]~6 .lut_mask = 16'hAACC;
defparam \MUX2|$00000|auto_generated|result_node[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \PC|auto_generated|counter_reg_bit[6] (
	.clk(\CLOCK~input_o ),
	.d(\PC|auto_generated|counter_comb_bita6~combout ),
	.asdata(\MUX2|$00000|auto_generated|result_node[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|PC_Sload~combout ),
	.ena(\PC|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|auto_generated|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|auto_generated|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \PC|auto_generated|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \MUX1|$00000|auto_generated|result_node[6]~5 (
// Equation(s):
// \MUX1|$00000|auto_generated|result_node[6]~5_combout  = (\inst2|MUX1_Sel~3_combout  & (\PC|auto_generated|counter_reg_bit [6])) # (!\inst2|MUX1_Sel~3_combout  & ((\MUX2|$00000|auto_generated|result_node[6]~6_combout )))

	.dataa(\PC|auto_generated|counter_reg_bit [6]),
	.datab(\MUX2|$00000|auto_generated|result_node[6]~6_combout ),
	.datac(gnd),
	.datad(\inst2|MUX1_Sel~3_combout ),
	.cin(gnd),
	.combout(\MUX1|$00000|auto_generated|result_node[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \MUX1|$00000|auto_generated|result_node[6]~5 .lut_mask = 16'hAACC;
defparam \MUX1|$00000|auto_generated|result_node[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \PC|auto_generated|counter_comb_bita7 (
// Equation(s):
// \PC|auto_generated|counter_comb_bita7~combout  = (\PC|auto_generated|counter_reg_bit [7] & (!\PC|auto_generated|counter_comb_bita6~COUT )) # (!\PC|auto_generated|counter_reg_bit [7] & ((\PC|auto_generated|counter_comb_bita6~COUT ) # (GND)))
// \PC|auto_generated|counter_comb_bita7~COUT  = CARRY((!\PC|auto_generated|counter_comb_bita6~COUT ) # (!\PC|auto_generated|counter_reg_bit [7]))

	.dataa(\PC|auto_generated|counter_reg_bit [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|auto_generated|counter_comb_bita6~COUT ),
	.combout(\PC|auto_generated|counter_comb_bita7~combout ),
	.cout(\PC|auto_generated|counter_comb_bita7~COUT ));
// synopsys translate_off
defparam \PC|auto_generated|counter_comb_bita7 .lut_mask = 16'h5A5F;
defparam \PC|auto_generated|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \IR_REG|auto_generated|counter_reg_bit[7] (
	.clk(\CLOCK~input_o ),
	.d(\inst4|altsyncram_component|auto_generated|q_a [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst2|inst3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR_REG|auto_generated|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \IR_REG|auto_generated|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \IR_REG|auto_generated|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \MUX2|$00000|auto_generated|result_node[7]~7 (
// Equation(s):
// \MUX2|$00000|auto_generated|result_node[7]~7_combout  = (\inst|inst2|inst3~q  & (\inst4|altsyncram_component|auto_generated|q_a [7])) # (!\inst|inst2|inst3~q  & ((\IR_REG|auto_generated|counter_reg_bit [7])))

	.dataa(\inst4|altsyncram_component|auto_generated|q_a [7]),
	.datab(\IR_REG|auto_generated|counter_reg_bit [7]),
	.datac(gnd),
	.datad(\inst|inst2|inst3~q ),
	.cin(gnd),
	.combout(\MUX2|$00000|auto_generated|result_node[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \MUX2|$00000|auto_generated|result_node[7]~7 .lut_mask = 16'hAACC;
defparam \MUX2|$00000|auto_generated|result_node[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \PC|auto_generated|counter_reg_bit[7] (
	.clk(\CLOCK~input_o ),
	.d(\PC|auto_generated|counter_comb_bita7~combout ),
	.asdata(\MUX2|$00000|auto_generated|result_node[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|PC_Sload~combout ),
	.ena(\PC|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|auto_generated|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|auto_generated|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \PC|auto_generated|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \MUX1|$00000|auto_generated|result_node[7]~4 (
// Equation(s):
// \MUX1|$00000|auto_generated|result_node[7]~4_combout  = (\inst2|MUX1_Sel~3_combout  & (\PC|auto_generated|counter_reg_bit [7])) # (!\inst2|MUX1_Sel~3_combout  & ((\MUX2|$00000|auto_generated|result_node[7]~7_combout )))

	.dataa(\PC|auto_generated|counter_reg_bit [7]),
	.datab(\MUX2|$00000|auto_generated|result_node[7]~7_combout ),
	.datac(gnd),
	.datad(\inst2|MUX1_Sel~3_combout ),
	.cin(gnd),
	.combout(\MUX1|$00000|auto_generated|result_node[7]~4_combout ),
	.cout());
// synopsys translate_off
defparam \MUX1|$00000|auto_generated|result_node[7]~4 .lut_mask = 16'hAACC;
defparam \MUX1|$00000|auto_generated|result_node[7]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \PC|auto_generated|counter_comb_bita8 (
// Equation(s):
// \PC|auto_generated|counter_comb_bita8~combout  = (\PC|auto_generated|counter_reg_bit [8] & (\PC|auto_generated|counter_comb_bita7~COUT  $ (GND))) # (!\PC|auto_generated|counter_reg_bit [8] & (!\PC|auto_generated|counter_comb_bita7~COUT  & VCC))
// \PC|auto_generated|counter_comb_bita8~COUT  = CARRY((\PC|auto_generated|counter_reg_bit [8] & !\PC|auto_generated|counter_comb_bita7~COUT ))

	.dataa(\PC|auto_generated|counter_reg_bit [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|auto_generated|counter_comb_bita7~COUT ),
	.combout(\PC|auto_generated|counter_comb_bita8~combout ),
	.cout(\PC|auto_generated|counter_comb_bita8~COUT ));
// synopsys translate_off
defparam \PC|auto_generated|counter_comb_bita8 .lut_mask = 16'hA50A;
defparam \PC|auto_generated|counter_comb_bita8 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \IR_REG|auto_generated|counter_reg_bit[8] (
	.clk(\CLOCK~input_o ),
	.d(\inst4|altsyncram_component|auto_generated|q_a [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst2|inst3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR_REG|auto_generated|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \IR_REG|auto_generated|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \IR_REG|auto_generated|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \MUX2|$00000|auto_generated|result_node[8]~8 (
// Equation(s):
// \MUX2|$00000|auto_generated|result_node[8]~8_combout  = (\inst|inst2|inst3~q  & (\inst4|altsyncram_component|auto_generated|q_a [8])) # (!\inst|inst2|inst3~q  & ((\IR_REG|auto_generated|counter_reg_bit [8])))

	.dataa(\inst4|altsyncram_component|auto_generated|q_a [8]),
	.datab(\IR_REG|auto_generated|counter_reg_bit [8]),
	.datac(gnd),
	.datad(\inst|inst2|inst3~q ),
	.cin(gnd),
	.combout(\MUX2|$00000|auto_generated|result_node[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \MUX2|$00000|auto_generated|result_node[8]~8 .lut_mask = 16'hAACC;
defparam \MUX2|$00000|auto_generated|result_node[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \PC|auto_generated|counter_reg_bit[8] (
	.clk(\CLOCK~input_o ),
	.d(\PC|auto_generated|counter_comb_bita8~combout ),
	.asdata(\MUX2|$00000|auto_generated|result_node[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|PC_Sload~combout ),
	.ena(\PC|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|auto_generated|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|auto_generated|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \PC|auto_generated|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \MUX1|$00000|auto_generated|result_node[8]~3 (
// Equation(s):
// \MUX1|$00000|auto_generated|result_node[8]~3_combout  = (\inst2|MUX1_Sel~3_combout  & (\PC|auto_generated|counter_reg_bit [8])) # (!\inst2|MUX1_Sel~3_combout  & ((\MUX2|$00000|auto_generated|result_node[8]~8_combout )))

	.dataa(\PC|auto_generated|counter_reg_bit [8]),
	.datab(\MUX2|$00000|auto_generated|result_node[8]~8_combout ),
	.datac(gnd),
	.datad(\inst2|MUX1_Sel~3_combout ),
	.cin(gnd),
	.combout(\MUX1|$00000|auto_generated|result_node[8]~3_combout ),
	.cout());
// synopsys translate_off
defparam \MUX1|$00000|auto_generated|result_node[8]~3 .lut_mask = 16'hAACC;
defparam \MUX1|$00000|auto_generated|result_node[8]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \PC|auto_generated|counter_comb_bita9 (
// Equation(s):
// \PC|auto_generated|counter_comb_bita9~combout  = (\PC|auto_generated|counter_reg_bit [9] & (!\PC|auto_generated|counter_comb_bita8~COUT )) # (!\PC|auto_generated|counter_reg_bit [9] & ((\PC|auto_generated|counter_comb_bita8~COUT ) # (GND)))
// \PC|auto_generated|counter_comb_bita9~COUT  = CARRY((!\PC|auto_generated|counter_comb_bita8~COUT ) # (!\PC|auto_generated|counter_reg_bit [9]))

	.dataa(\PC|auto_generated|counter_reg_bit [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|auto_generated|counter_comb_bita8~COUT ),
	.combout(\PC|auto_generated|counter_comb_bita9~combout ),
	.cout(\PC|auto_generated|counter_comb_bita9~COUT ));
// synopsys translate_off
defparam \PC|auto_generated|counter_comb_bita9 .lut_mask = 16'h5A5F;
defparam \PC|auto_generated|counter_comb_bita9 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \IR_REG|auto_generated|counter_reg_bit[9] (
	.clk(\CLOCK~input_o ),
	.d(\inst4|altsyncram_component|auto_generated|q_a [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst2|inst3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR_REG|auto_generated|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \IR_REG|auto_generated|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \IR_REG|auto_generated|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \MUX2|$00000|auto_generated|result_node[9]~9 (
// Equation(s):
// \MUX2|$00000|auto_generated|result_node[9]~9_combout  = (\inst|inst2|inst3~q  & (\inst4|altsyncram_component|auto_generated|q_a [9])) # (!\inst|inst2|inst3~q  & ((\IR_REG|auto_generated|counter_reg_bit [9])))

	.dataa(\inst4|altsyncram_component|auto_generated|q_a [9]),
	.datab(\IR_REG|auto_generated|counter_reg_bit [9]),
	.datac(gnd),
	.datad(\inst|inst2|inst3~q ),
	.cin(gnd),
	.combout(\MUX2|$00000|auto_generated|result_node[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \MUX2|$00000|auto_generated|result_node[9]~9 .lut_mask = 16'hAACC;
defparam \MUX2|$00000|auto_generated|result_node[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \PC|auto_generated|counter_reg_bit[9] (
	.clk(\CLOCK~input_o ),
	.d(\PC|auto_generated|counter_comb_bita9~combout ),
	.asdata(\MUX2|$00000|auto_generated|result_node[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|PC_Sload~combout ),
	.ena(\PC|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|auto_generated|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|auto_generated|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \PC|auto_generated|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \MUX1|$00000|auto_generated|result_node[9]~2 (
// Equation(s):
// \MUX1|$00000|auto_generated|result_node[9]~2_combout  = (\inst2|MUX1_Sel~3_combout  & (\PC|auto_generated|counter_reg_bit [9])) # (!\inst2|MUX1_Sel~3_combout  & ((\MUX2|$00000|auto_generated|result_node[9]~9_combout )))

	.dataa(\PC|auto_generated|counter_reg_bit [9]),
	.datab(\MUX2|$00000|auto_generated|result_node[9]~9_combout ),
	.datac(gnd),
	.datad(\inst2|MUX1_Sel~3_combout ),
	.cin(gnd),
	.combout(\MUX1|$00000|auto_generated|result_node[9]~2_combout ),
	.cout());
// synopsys translate_off
defparam \MUX1|$00000|auto_generated|result_node[9]~2 .lut_mask = 16'hAACC;
defparam \MUX1|$00000|auto_generated|result_node[9]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \PC|auto_generated|counter_comb_bita10 (
// Equation(s):
// \PC|auto_generated|counter_comb_bita10~combout  = (\PC|auto_generated|counter_reg_bit [10] & (\PC|auto_generated|counter_comb_bita9~COUT  $ (GND))) # (!\PC|auto_generated|counter_reg_bit [10] & (!\PC|auto_generated|counter_comb_bita9~COUT  & VCC))
// \PC|auto_generated|counter_comb_bita10~COUT  = CARRY((\PC|auto_generated|counter_reg_bit [10] & !\PC|auto_generated|counter_comb_bita9~COUT ))

	.dataa(\PC|auto_generated|counter_reg_bit [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|auto_generated|counter_comb_bita9~COUT ),
	.combout(\PC|auto_generated|counter_comb_bita10~combout ),
	.cout(\PC|auto_generated|counter_comb_bita10~COUT ));
// synopsys translate_off
defparam \PC|auto_generated|counter_comb_bita10 .lut_mask = 16'hA50A;
defparam \PC|auto_generated|counter_comb_bita10 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \IR_REG|auto_generated|counter_reg_bit[10] (
	.clk(\CLOCK~input_o ),
	.d(\inst4|altsyncram_component|auto_generated|q_a [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst2|inst3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR_REG|auto_generated|counter_reg_bit [10]),
	.prn(vcc));
// synopsys translate_off
defparam \IR_REG|auto_generated|counter_reg_bit[10] .is_wysiwyg = "true";
defparam \IR_REG|auto_generated|counter_reg_bit[10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \MUX2|$00000|auto_generated|result_node[10]~10 (
// Equation(s):
// \MUX2|$00000|auto_generated|result_node[10]~10_combout  = (\inst|inst2|inst3~q  & (\inst4|altsyncram_component|auto_generated|q_a [10])) # (!\inst|inst2|inst3~q  & ((\IR_REG|auto_generated|counter_reg_bit [10])))

	.dataa(\inst4|altsyncram_component|auto_generated|q_a [10]),
	.datab(\IR_REG|auto_generated|counter_reg_bit [10]),
	.datac(gnd),
	.datad(\inst|inst2|inst3~q ),
	.cin(gnd),
	.combout(\MUX2|$00000|auto_generated|result_node[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \MUX2|$00000|auto_generated|result_node[10]~10 .lut_mask = 16'hAACC;
defparam \MUX2|$00000|auto_generated|result_node[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \PC|auto_generated|counter_reg_bit[10] (
	.clk(\CLOCK~input_o ),
	.d(\PC|auto_generated|counter_comb_bita10~combout ),
	.asdata(\MUX2|$00000|auto_generated|result_node[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|PC_Sload~combout ),
	.ena(\PC|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|auto_generated|counter_reg_bit [10]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|auto_generated|counter_reg_bit[10] .is_wysiwyg = "true";
defparam \PC|auto_generated|counter_reg_bit[10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \MUX1|$00000|auto_generated|result_node[10]~1 (
// Equation(s):
// \MUX1|$00000|auto_generated|result_node[10]~1_combout  = (\inst2|MUX1_Sel~3_combout  & (\PC|auto_generated|counter_reg_bit [10])) # (!\inst2|MUX1_Sel~3_combout  & ((\MUX2|$00000|auto_generated|result_node[10]~10_combout )))

	.dataa(\PC|auto_generated|counter_reg_bit [10]),
	.datab(\MUX2|$00000|auto_generated|result_node[10]~10_combout ),
	.datac(gnd),
	.datad(\inst2|MUX1_Sel~3_combout ),
	.cin(gnd),
	.combout(\MUX1|$00000|auto_generated|result_node[10]~1_combout ),
	.cout());
// synopsys translate_off
defparam \MUX1|$00000|auto_generated|result_node[10]~1 .lut_mask = 16'hAACC;
defparam \MUX1|$00000|auto_generated|result_node[10]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \PC|auto_generated|counter_comb_bita11 (
// Equation(s):
// \PC|auto_generated|counter_comb_bita11~combout  = \PC|auto_generated|counter_reg_bit [11] $ (\PC|auto_generated|counter_comb_bita10~COUT )

	.dataa(\PC|auto_generated|counter_reg_bit [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\PC|auto_generated|counter_comb_bita10~COUT ),
	.combout(\PC|auto_generated|counter_comb_bita11~combout ),
	.cout());
// synopsys translate_off
defparam \PC|auto_generated|counter_comb_bita11 .lut_mask = 16'h5A5A;
defparam \PC|auto_generated|counter_comb_bita11 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \IR_REG|auto_generated|counter_reg_bit[11] (
	.clk(\CLOCK~input_o ),
	.d(\inst4|altsyncram_component|auto_generated|q_a [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst2|inst3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR_REG|auto_generated|counter_reg_bit [11]),
	.prn(vcc));
// synopsys translate_off
defparam \IR_REG|auto_generated|counter_reg_bit[11] .is_wysiwyg = "true";
defparam \IR_REG|auto_generated|counter_reg_bit[11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \MUX2|$00000|auto_generated|result_node[11]~11 (
// Equation(s):
// \MUX2|$00000|auto_generated|result_node[11]~11_combout  = (\inst|inst2|inst3~q  & (\inst4|altsyncram_component|auto_generated|q_a [11])) # (!\inst|inst2|inst3~q  & ((\IR_REG|auto_generated|counter_reg_bit [11])))

	.dataa(\inst4|altsyncram_component|auto_generated|q_a [11]),
	.datab(\IR_REG|auto_generated|counter_reg_bit [11]),
	.datac(gnd),
	.datad(\inst|inst2|inst3~q ),
	.cin(gnd),
	.combout(\MUX2|$00000|auto_generated|result_node[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \MUX2|$00000|auto_generated|result_node[11]~11 .lut_mask = 16'hAACC;
defparam \MUX2|$00000|auto_generated|result_node[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \PC|auto_generated|counter_reg_bit[11] (
	.clk(\CLOCK~input_o ),
	.d(\PC|auto_generated|counter_comb_bita11~combout ),
	.asdata(\MUX2|$00000|auto_generated|result_node[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|PC_Sload~combout ),
	.ena(\PC|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|auto_generated|counter_reg_bit [11]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|auto_generated|counter_reg_bit[11] .is_wysiwyg = "true";
defparam \PC|auto_generated|counter_reg_bit[11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \MUX1|$00000|auto_generated|result_node[11]~0 (
// Equation(s):
// \MUX1|$00000|auto_generated|result_node[11]~0_combout  = (\inst2|MUX1_Sel~3_combout  & (\PC|auto_generated|counter_reg_bit [11])) # (!\inst2|MUX1_Sel~3_combout  & ((\MUX2|$00000|auto_generated|result_node[11]~11_combout )))

	.dataa(\PC|auto_generated|counter_reg_bit [11]),
	.datab(\MUX2|$00000|auto_generated|result_node[11]~11_combout ),
	.datac(gnd),
	.datad(\inst2|MUX1_Sel~3_combout ),
	.cin(gnd),
	.combout(\MUX1|$00000|auto_generated|result_node[11]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MUX1|$00000|auto_generated|result_node[11]~0 .lut_mask = 16'hAACC;
defparam \MUX1|$00000|auto_generated|result_node[11]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst4|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\inst2|RAM_Wren~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\ACC|dffs [0]}),
	.portaaddr({\MUX1|$00000|auto_generated|result_node[11]~0_combout ,\MUX1|$00000|auto_generated|result_node[10]~1_combout ,\MUX1|$00000|auto_generated|result_node[9]~2_combout ,\MUX1|$00000|auto_generated|result_node[8]~3_combout ,
\MUX1|$00000|auto_generated|result_node[7]~4_combout ,\MUX1|$00000|auto_generated|result_node[6]~5_combout ,\MUX1|$00000|auto_generated|result_node[5]~6_combout ,\MUX1|$00000|auto_generated|result_node[4]~7_combout ,
\MUX1|$00000|auto_generated|result_node[3]~8_combout ,\MUX1|$00000|auto_generated|result_node[2]~9_combout ,\MUX1|$00000|auto_generated|result_node[1]~10_combout ,\MUX1|$00000|auto_generated|result_node[0]~11_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst4|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a0 .init_file = "LNK_RND_FBC_TEST_BASE_RAM.mif";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "RAM_VERSION2:inst4|altsyncram:altsyncram_component|altsyncram_o2u3:auto_generated|ALTSYNCRAM";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000;
// synopsys translate_on

cycloneive_lcell_comb \ALU|auto_generated|_~15 (
// Equation(s):
// \ALU|auto_generated|_~15_combout  = \inst4|altsyncram_component|auto_generated|q_a [0] $ (((!\MUX2|$00000|auto_generated|result_node[12]~0_combout  & (\MUX2|$00000|auto_generated|result_node[13]~1_combout  & \inst2|MUX3_Sel~0_combout ))))

	.dataa(\inst4|altsyncram_component|auto_generated|q_a [0]),
	.datab(\MUX2|$00000|auto_generated|result_node[12]~0_combout ),
	.datac(\MUX2|$00000|auto_generated|result_node[13]~1_combout ),
	.datad(\inst2|MUX3_Sel~0_combout ),
	.cin(gnd),
	.combout(\ALU|auto_generated|_~15_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|auto_generated|_~15 .lut_mask = 16'h9AAA;
defparam \ALU|auto_generated|_~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|auto_generated|result_int[2]~4 (
// Equation(s):
// \ALU|auto_generated|result_int[2]~4_combout  = ((\ALU|auto_generated|_~14_combout  $ (\ACC|dffs [1] $ (\ALU|auto_generated|result_int[1]~3 )))) # (GND)
// \ALU|auto_generated|result_int[2]~5  = CARRY((\ALU|auto_generated|_~14_combout  & (\ACC|dffs [1] & !\ALU|auto_generated|result_int[1]~3 )) # (!\ALU|auto_generated|_~14_combout  & ((\ACC|dffs [1]) # (!\ALU|auto_generated|result_int[1]~3 ))))

	.dataa(\ALU|auto_generated|_~14_combout ),
	.datab(\ACC|dffs [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|auto_generated|result_int[1]~3 ),
	.combout(\ALU|auto_generated|result_int[2]~4_combout ),
	.cout(\ALU|auto_generated|result_int[2]~5 ));
// synopsys translate_off
defparam \ALU|auto_generated|result_int[2]~4 .lut_mask = 16'h964D;
defparam \ALU|auto_generated|result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ACC|dffs[1]~13 (
// Equation(s):
// \ACC|dffs[1]~13_combout  = (\inst2|MUX3_Sel~1_combout  & (\ALU|auto_generated|result_int[2]~4_combout )) # (!\inst2|MUX3_Sel~1_combout  & ((\inst4|altsyncram_component|auto_generated|q_a [1])))

	.dataa(\ALU|auto_generated|result_int[2]~4_combout ),
	.datab(\inst4|altsyncram_component|auto_generated|q_a [1]),
	.datac(gnd),
	.datad(\inst2|MUX3_Sel~1_combout ),
	.cin(gnd),
	.combout(\ACC|dffs[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \ACC|dffs[1]~13 .lut_mask = 16'hAACC;
defparam \ACC|dffs[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ACC|dffs[1] (
	.clk(\CLOCK~input_o ),
	.d(\ACC|dffs[1]~13_combout ),
	.asdata(\ACC|dffs [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|Shiftreg_Load~combout ),
	.ena(\inst2|Shiftreg_En~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ACC|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ACC|dffs[1] .is_wysiwyg = "true";
defparam \ACC|dffs[1] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst4|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\inst2|RAM_Wren~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\ACC|dffs [1]}),
	.portaaddr({\MUX1|$00000|auto_generated|result_node[11]~0_combout ,\MUX1|$00000|auto_generated|result_node[10]~1_combout ,\MUX1|$00000|auto_generated|result_node[9]~2_combout ,\MUX1|$00000|auto_generated|result_node[8]~3_combout ,
\MUX1|$00000|auto_generated|result_node[7]~4_combout ,\MUX1|$00000|auto_generated|result_node[6]~5_combout ,\MUX1|$00000|auto_generated|result_node[5]~6_combout ,\MUX1|$00000|auto_generated|result_node[4]~7_combout ,
\MUX1|$00000|auto_generated|result_node[3]~8_combout ,\MUX1|$00000|auto_generated|result_node[2]~9_combout ,\MUX1|$00000|auto_generated|result_node[1]~10_combout ,\MUX1|$00000|auto_generated|result_node[0]~11_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst4|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst4|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a1 .init_file = "LNK_RND_FBC_TEST_BASE_RAM.mif";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "RAM_VERSION2:inst4|altsyncram:altsyncram_component|altsyncram_o2u3:auto_generated|ALTSYNCRAM";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 12;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 4095;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 4096;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 12;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_lcell_comb \ALU|auto_generated|_~14 (
// Equation(s):
// \ALU|auto_generated|_~14_combout  = \inst4|altsyncram_component|auto_generated|q_a [1] $ (((!\MUX2|$00000|auto_generated|result_node[12]~0_combout  & (\MUX2|$00000|auto_generated|result_node[13]~1_combout  & \inst2|MUX3_Sel~0_combout ))))

	.dataa(\inst4|altsyncram_component|auto_generated|q_a [1]),
	.datab(\MUX2|$00000|auto_generated|result_node[12]~0_combout ),
	.datac(\MUX2|$00000|auto_generated|result_node[13]~1_combout ),
	.datad(\inst2|MUX3_Sel~0_combout ),
	.cin(gnd),
	.combout(\ALU|auto_generated|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|auto_generated|_~14 .lut_mask = 16'h9AAA;
defparam \ALU|auto_generated|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|auto_generated|result_int[3]~6 (
// Equation(s):
// \ALU|auto_generated|result_int[3]~6_combout  = (\ALU|auto_generated|_~13_combout  & ((\ACC|dffs [2] & (!\ALU|auto_generated|result_int[2]~5 )) # (!\ACC|dffs [2] & ((\ALU|auto_generated|result_int[2]~5 ) # (GND))))) # (!\ALU|auto_generated|_~13_combout  & 
// ((\ACC|dffs [2] & (\ALU|auto_generated|result_int[2]~5  & VCC)) # (!\ACC|dffs [2] & (!\ALU|auto_generated|result_int[2]~5 ))))
// \ALU|auto_generated|result_int[3]~7  = CARRY((\ALU|auto_generated|_~13_combout  & ((!\ALU|auto_generated|result_int[2]~5 ) # (!\ACC|dffs [2]))) # (!\ALU|auto_generated|_~13_combout  & (!\ACC|dffs [2] & !\ALU|auto_generated|result_int[2]~5 )))

	.dataa(\ALU|auto_generated|_~13_combout ),
	.datab(\ACC|dffs [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|auto_generated|result_int[2]~5 ),
	.combout(\ALU|auto_generated|result_int[3]~6_combout ),
	.cout(\ALU|auto_generated|result_int[3]~7 ));
// synopsys translate_off
defparam \ALU|auto_generated|result_int[3]~6 .lut_mask = 16'h692B;
defparam \ALU|auto_generated|result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ACC|dffs[2]~12 (
// Equation(s):
// \ACC|dffs[2]~12_combout  = (\inst2|MUX3_Sel~1_combout  & (\ALU|auto_generated|result_int[3]~6_combout )) # (!\inst2|MUX3_Sel~1_combout  & ((\inst4|altsyncram_component|auto_generated|q_a [2])))

	.dataa(\ALU|auto_generated|result_int[3]~6_combout ),
	.datab(\inst4|altsyncram_component|auto_generated|q_a [2]),
	.datac(gnd),
	.datad(\inst2|MUX3_Sel~1_combout ),
	.cin(gnd),
	.combout(\ACC|dffs[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \ACC|dffs[2]~12 .lut_mask = 16'hAACC;
defparam \ACC|dffs[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ACC|dffs[2] (
	.clk(\CLOCK~input_o ),
	.d(\ACC|dffs[2]~12_combout ),
	.asdata(\ACC|dffs [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|Shiftreg_Load~combout ),
	.ena(\inst2|Shiftreg_En~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ACC|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ACC|dffs[2] .is_wysiwyg = "true";
defparam \ACC|dffs[2] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst4|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\inst2|RAM_Wren~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\ACC|dffs [2]}),
	.portaaddr({\MUX1|$00000|auto_generated|result_node[11]~0_combout ,\MUX1|$00000|auto_generated|result_node[10]~1_combout ,\MUX1|$00000|auto_generated|result_node[9]~2_combout ,\MUX1|$00000|auto_generated|result_node[8]~3_combout ,
\MUX1|$00000|auto_generated|result_node[7]~4_combout ,\MUX1|$00000|auto_generated|result_node[6]~5_combout ,\MUX1|$00000|auto_generated|result_node[5]~6_combout ,\MUX1|$00000|auto_generated|result_node[4]~7_combout ,
\MUX1|$00000|auto_generated|result_node[3]~8_combout ,\MUX1|$00000|auto_generated|result_node[2]~9_combout ,\MUX1|$00000|auto_generated|result_node[1]~10_combout ,\MUX1|$00000|auto_generated|result_node[0]~11_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst4|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst4|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a2 .init_file = "LNK_RND_FBC_TEST_BASE_RAM.mif";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "RAM_VERSION2:inst4|altsyncram:altsyncram_component|altsyncram_o2u3:auto_generated|ALTSYNCRAM";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 4096;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001;
// synopsys translate_on

cycloneive_lcell_comb \ALU|auto_generated|_~13 (
// Equation(s):
// \ALU|auto_generated|_~13_combout  = \inst4|altsyncram_component|auto_generated|q_a [2] $ (((!\MUX2|$00000|auto_generated|result_node[12]~0_combout  & (\MUX2|$00000|auto_generated|result_node[13]~1_combout  & \inst2|MUX3_Sel~0_combout ))))

	.dataa(\inst4|altsyncram_component|auto_generated|q_a [2]),
	.datab(\MUX2|$00000|auto_generated|result_node[12]~0_combout ),
	.datac(\MUX2|$00000|auto_generated|result_node[13]~1_combout ),
	.datad(\inst2|MUX3_Sel~0_combout ),
	.cin(gnd),
	.combout(\ALU|auto_generated|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|auto_generated|_~13 .lut_mask = 16'h9AAA;
defparam \ALU|auto_generated|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|auto_generated|result_int[4]~8 (
// Equation(s):
// \ALU|auto_generated|result_int[4]~8_combout  = ((\ALU|auto_generated|_~12_combout  $ (\ACC|dffs [3] $ (\ALU|auto_generated|result_int[3]~7 )))) # (GND)
// \ALU|auto_generated|result_int[4]~9  = CARRY((\ALU|auto_generated|_~12_combout  & (\ACC|dffs [3] & !\ALU|auto_generated|result_int[3]~7 )) # (!\ALU|auto_generated|_~12_combout  & ((\ACC|dffs [3]) # (!\ALU|auto_generated|result_int[3]~7 ))))

	.dataa(\ALU|auto_generated|_~12_combout ),
	.datab(\ACC|dffs [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|auto_generated|result_int[3]~7 ),
	.combout(\ALU|auto_generated|result_int[4]~8_combout ),
	.cout(\ALU|auto_generated|result_int[4]~9 ));
// synopsys translate_off
defparam \ALU|auto_generated|result_int[4]~8 .lut_mask = 16'h964D;
defparam \ALU|auto_generated|result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ACC|dffs[3]~11 (
// Equation(s):
// \ACC|dffs[3]~11_combout  = (\inst2|MUX3_Sel~1_combout  & (\ALU|auto_generated|result_int[4]~8_combout )) # (!\inst2|MUX3_Sel~1_combout  & ((\inst4|altsyncram_component|auto_generated|q_a [3])))

	.dataa(\ALU|auto_generated|result_int[4]~8_combout ),
	.datab(\inst4|altsyncram_component|auto_generated|q_a [3]),
	.datac(gnd),
	.datad(\inst2|MUX3_Sel~1_combout ),
	.cin(gnd),
	.combout(\ACC|dffs[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \ACC|dffs[3]~11 .lut_mask = 16'hAACC;
defparam \ACC|dffs[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ACC|dffs[3] (
	.clk(\CLOCK~input_o ),
	.d(\ACC|dffs[3]~11_combout ),
	.asdata(\ACC|dffs [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|Shiftreg_Load~combout ),
	.ena(\inst2|Shiftreg_En~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ACC|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ACC|dffs[3] .is_wysiwyg = "true";
defparam \ACC|dffs[3] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst4|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\inst2|RAM_Wren~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\ACC|dffs [3]}),
	.portaaddr({\MUX1|$00000|auto_generated|result_node[11]~0_combout ,\MUX1|$00000|auto_generated|result_node[10]~1_combout ,\MUX1|$00000|auto_generated|result_node[9]~2_combout ,\MUX1|$00000|auto_generated|result_node[8]~3_combout ,
\MUX1|$00000|auto_generated|result_node[7]~4_combout ,\MUX1|$00000|auto_generated|result_node[6]~5_combout ,\MUX1|$00000|auto_generated|result_node[5]~6_combout ,\MUX1|$00000|auto_generated|result_node[4]~7_combout ,
\MUX1|$00000|auto_generated|result_node[3]~8_combout ,\MUX1|$00000|auto_generated|result_node[2]~9_combout ,\MUX1|$00000|auto_generated|result_node[1]~10_combout ,\MUX1|$00000|auto_generated|result_node[0]~11_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst4|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst4|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a3 .init_file = "LNK_RND_FBC_TEST_BASE_RAM.mif";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "RAM_VERSION2:inst4|altsyncram:altsyncram_component|altsyncram_o2u3:auto_generated|ALTSYNCRAM";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 12;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 4095;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 4096;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 12;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000001;
// synopsys translate_on

cycloneive_lcell_comb \ALU|auto_generated|_~12 (
// Equation(s):
// \ALU|auto_generated|_~12_combout  = \inst4|altsyncram_component|auto_generated|q_a [3] $ (((!\MUX2|$00000|auto_generated|result_node[12]~0_combout  & (\MUX2|$00000|auto_generated|result_node[13]~1_combout  & \inst2|MUX3_Sel~0_combout ))))

	.dataa(\inst4|altsyncram_component|auto_generated|q_a [3]),
	.datab(\MUX2|$00000|auto_generated|result_node[12]~0_combout ),
	.datac(\MUX2|$00000|auto_generated|result_node[13]~1_combout ),
	.datad(\inst2|MUX3_Sel~0_combout ),
	.cin(gnd),
	.combout(\ALU|auto_generated|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|auto_generated|_~12 .lut_mask = 16'h9AAA;
defparam \ALU|auto_generated|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|auto_generated|result_int[5]~10 (
// Equation(s):
// \ALU|auto_generated|result_int[5]~10_combout  = (\ALU|auto_generated|_~11_combout  & ((\ACC|dffs [4] & (!\ALU|auto_generated|result_int[4]~9 )) # (!\ACC|dffs [4] & ((\ALU|auto_generated|result_int[4]~9 ) # (GND))))) # (!\ALU|auto_generated|_~11_combout  & 
// ((\ACC|dffs [4] & (\ALU|auto_generated|result_int[4]~9  & VCC)) # (!\ACC|dffs [4] & (!\ALU|auto_generated|result_int[4]~9 ))))
// \ALU|auto_generated|result_int[5]~11  = CARRY((\ALU|auto_generated|_~11_combout  & ((!\ALU|auto_generated|result_int[4]~9 ) # (!\ACC|dffs [4]))) # (!\ALU|auto_generated|_~11_combout  & (!\ACC|dffs [4] & !\ALU|auto_generated|result_int[4]~9 )))

	.dataa(\ALU|auto_generated|_~11_combout ),
	.datab(\ACC|dffs [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|auto_generated|result_int[4]~9 ),
	.combout(\ALU|auto_generated|result_int[5]~10_combout ),
	.cout(\ALU|auto_generated|result_int[5]~11 ));
// synopsys translate_off
defparam \ALU|auto_generated|result_int[5]~10 .lut_mask = 16'h692B;
defparam \ALU|auto_generated|result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ACC|dffs[4]~10 (
// Equation(s):
// \ACC|dffs[4]~10_combout  = (\inst2|MUX3_Sel~1_combout  & (\ALU|auto_generated|result_int[5]~10_combout )) # (!\inst2|MUX3_Sel~1_combout  & ((\inst4|altsyncram_component|auto_generated|q_a [4])))

	.dataa(\ALU|auto_generated|result_int[5]~10_combout ),
	.datab(\inst4|altsyncram_component|auto_generated|q_a [4]),
	.datac(gnd),
	.datad(\inst2|MUX3_Sel~1_combout ),
	.cin(gnd),
	.combout(\ACC|dffs[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \ACC|dffs[4]~10 .lut_mask = 16'hAACC;
defparam \ACC|dffs[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ACC|dffs[4] (
	.clk(\CLOCK~input_o ),
	.d(\ACC|dffs[4]~10_combout ),
	.asdata(\ACC|dffs [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|Shiftreg_Load~combout ),
	.ena(\inst2|Shiftreg_En~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ACC|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ACC|dffs[4] .is_wysiwyg = "true";
defparam \ACC|dffs[4] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst4|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\inst2|RAM_Wren~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\ACC|dffs [4]}),
	.portaaddr({\MUX1|$00000|auto_generated|result_node[11]~0_combout ,\MUX1|$00000|auto_generated|result_node[10]~1_combout ,\MUX1|$00000|auto_generated|result_node[9]~2_combout ,\MUX1|$00000|auto_generated|result_node[8]~3_combout ,
\MUX1|$00000|auto_generated|result_node[7]~4_combout ,\MUX1|$00000|auto_generated|result_node[6]~5_combout ,\MUX1|$00000|auto_generated|result_node[5]~6_combout ,\MUX1|$00000|auto_generated|result_node[4]~7_combout ,
\MUX1|$00000|auto_generated|result_node[3]~8_combout ,\MUX1|$00000|auto_generated|result_node[2]~9_combout ,\MUX1|$00000|auto_generated|result_node[1]~10_combout ,\MUX1|$00000|auto_generated|result_node[0]~11_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst4|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst4|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a4 .init_file = "LNK_RND_FBC_TEST_BASE_RAM.mif";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "RAM_VERSION2:inst4|altsyncram:altsyncram_component|altsyncram_o2u3:auto_generated|ALTSYNCRAM";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 4096;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001;
// synopsys translate_on

cycloneive_lcell_comb \ALU|auto_generated|_~11 (
// Equation(s):
// \ALU|auto_generated|_~11_combout  = \inst4|altsyncram_component|auto_generated|q_a [4] $ (((!\MUX2|$00000|auto_generated|result_node[12]~0_combout  & (\MUX2|$00000|auto_generated|result_node[13]~1_combout  & \inst2|MUX3_Sel~0_combout ))))

	.dataa(\inst4|altsyncram_component|auto_generated|q_a [4]),
	.datab(\MUX2|$00000|auto_generated|result_node[12]~0_combout ),
	.datac(\MUX2|$00000|auto_generated|result_node[13]~1_combout ),
	.datad(\inst2|MUX3_Sel~0_combout ),
	.cin(gnd),
	.combout(\ALU|auto_generated|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|auto_generated|_~11 .lut_mask = 16'h9AAA;
defparam \ALU|auto_generated|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|auto_generated|result_int[6]~12 (
// Equation(s):
// \ALU|auto_generated|result_int[6]~12_combout  = ((\ALU|auto_generated|_~10_combout  $ (\ACC|dffs [5] $ (\ALU|auto_generated|result_int[5]~11 )))) # (GND)
// \ALU|auto_generated|result_int[6]~13  = CARRY((\ALU|auto_generated|_~10_combout  & (\ACC|dffs [5] & !\ALU|auto_generated|result_int[5]~11 )) # (!\ALU|auto_generated|_~10_combout  & ((\ACC|dffs [5]) # (!\ALU|auto_generated|result_int[5]~11 ))))

	.dataa(\ALU|auto_generated|_~10_combout ),
	.datab(\ACC|dffs [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|auto_generated|result_int[5]~11 ),
	.combout(\ALU|auto_generated|result_int[6]~12_combout ),
	.cout(\ALU|auto_generated|result_int[6]~13 ));
// synopsys translate_off
defparam \ALU|auto_generated|result_int[6]~12 .lut_mask = 16'h964D;
defparam \ALU|auto_generated|result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ACC|dffs[5]~9 (
// Equation(s):
// \ACC|dffs[5]~9_combout  = (\inst2|MUX3_Sel~1_combout  & (\ALU|auto_generated|result_int[6]~12_combout )) # (!\inst2|MUX3_Sel~1_combout  & ((\inst4|altsyncram_component|auto_generated|q_a [5])))

	.dataa(\ALU|auto_generated|result_int[6]~12_combout ),
	.datab(\inst4|altsyncram_component|auto_generated|q_a [5]),
	.datac(gnd),
	.datad(\inst2|MUX3_Sel~1_combout ),
	.cin(gnd),
	.combout(\ACC|dffs[5]~9_combout ),
	.cout());
// synopsys translate_off
defparam \ACC|dffs[5]~9 .lut_mask = 16'hAACC;
defparam \ACC|dffs[5]~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ACC|dffs[5] (
	.clk(\CLOCK~input_o ),
	.d(\ACC|dffs[5]~9_combout ),
	.asdata(\ACC|dffs [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|Shiftreg_Load~combout ),
	.ena(\inst2|Shiftreg_En~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ACC|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ACC|dffs[5] .is_wysiwyg = "true";
defparam \ACC|dffs[5] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst4|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\inst2|RAM_Wren~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\ACC|dffs [5]}),
	.portaaddr({\MUX1|$00000|auto_generated|result_node[11]~0_combout ,\MUX1|$00000|auto_generated|result_node[10]~1_combout ,\MUX1|$00000|auto_generated|result_node[9]~2_combout ,\MUX1|$00000|auto_generated|result_node[8]~3_combout ,
\MUX1|$00000|auto_generated|result_node[7]~4_combout ,\MUX1|$00000|auto_generated|result_node[6]~5_combout ,\MUX1|$00000|auto_generated|result_node[5]~6_combout ,\MUX1|$00000|auto_generated|result_node[4]~7_combout ,
\MUX1|$00000|auto_generated|result_node[3]~8_combout ,\MUX1|$00000|auto_generated|result_node[2]~9_combout ,\MUX1|$00000|auto_generated|result_node[1]~10_combout ,\MUX1|$00000|auto_generated|result_node[0]~11_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst4|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst4|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a5 .init_file = "LNK_RND_FBC_TEST_BASE_RAM.mif";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "RAM_VERSION2:inst4|altsyncram:altsyncram_component|altsyncram_o2u3:auto_generated|ALTSYNCRAM";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 12;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 4095;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 4096;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 12;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001;
// synopsys translate_on

cycloneive_lcell_comb \ALU|auto_generated|_~10 (
// Equation(s):
// \ALU|auto_generated|_~10_combout  = \inst4|altsyncram_component|auto_generated|q_a [5] $ (((!\MUX2|$00000|auto_generated|result_node[12]~0_combout  & (\MUX2|$00000|auto_generated|result_node[13]~1_combout  & \inst2|MUX3_Sel~0_combout ))))

	.dataa(\inst4|altsyncram_component|auto_generated|q_a [5]),
	.datab(\MUX2|$00000|auto_generated|result_node[12]~0_combout ),
	.datac(\MUX2|$00000|auto_generated|result_node[13]~1_combout ),
	.datad(\inst2|MUX3_Sel~0_combout ),
	.cin(gnd),
	.combout(\ALU|auto_generated|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|auto_generated|_~10 .lut_mask = 16'h9AAA;
defparam \ALU|auto_generated|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|auto_generated|result_int[7]~14 (
// Equation(s):
// \ALU|auto_generated|result_int[7]~14_combout  = (\ALU|auto_generated|_~9_combout  & ((\ACC|dffs [6] & (!\ALU|auto_generated|result_int[6]~13 )) # (!\ACC|dffs [6] & ((\ALU|auto_generated|result_int[6]~13 ) # (GND))))) # (!\ALU|auto_generated|_~9_combout  & 
// ((\ACC|dffs [6] & (\ALU|auto_generated|result_int[6]~13  & VCC)) # (!\ACC|dffs [6] & (!\ALU|auto_generated|result_int[6]~13 ))))
// \ALU|auto_generated|result_int[7]~15  = CARRY((\ALU|auto_generated|_~9_combout  & ((!\ALU|auto_generated|result_int[6]~13 ) # (!\ACC|dffs [6]))) # (!\ALU|auto_generated|_~9_combout  & (!\ACC|dffs [6] & !\ALU|auto_generated|result_int[6]~13 )))

	.dataa(\ALU|auto_generated|_~9_combout ),
	.datab(\ACC|dffs [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|auto_generated|result_int[6]~13 ),
	.combout(\ALU|auto_generated|result_int[7]~14_combout ),
	.cout(\ALU|auto_generated|result_int[7]~15 ));
// synopsys translate_off
defparam \ALU|auto_generated|result_int[7]~14 .lut_mask = 16'h692B;
defparam \ALU|auto_generated|result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ACC|dffs[6]~8 (
// Equation(s):
// \ACC|dffs[6]~8_combout  = (\inst2|MUX3_Sel~1_combout  & (\ALU|auto_generated|result_int[7]~14_combout )) # (!\inst2|MUX3_Sel~1_combout  & ((\inst4|altsyncram_component|auto_generated|q_a [6])))

	.dataa(\ALU|auto_generated|result_int[7]~14_combout ),
	.datab(\inst4|altsyncram_component|auto_generated|q_a [6]),
	.datac(gnd),
	.datad(\inst2|MUX3_Sel~1_combout ),
	.cin(gnd),
	.combout(\ACC|dffs[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ACC|dffs[6]~8 .lut_mask = 16'hAACC;
defparam \ACC|dffs[6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ACC|dffs[6] (
	.clk(\CLOCK~input_o ),
	.d(\ACC|dffs[6]~8_combout ),
	.asdata(\ACC|dffs [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|Shiftreg_Load~combout ),
	.ena(\inst2|Shiftreg_En~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ACC|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ACC|dffs[6] .is_wysiwyg = "true";
defparam \ACC|dffs[6] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst4|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\inst2|RAM_Wren~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\ACC|dffs [6]}),
	.portaaddr({\MUX1|$00000|auto_generated|result_node[11]~0_combout ,\MUX1|$00000|auto_generated|result_node[10]~1_combout ,\MUX1|$00000|auto_generated|result_node[9]~2_combout ,\MUX1|$00000|auto_generated|result_node[8]~3_combout ,
\MUX1|$00000|auto_generated|result_node[7]~4_combout ,\MUX1|$00000|auto_generated|result_node[6]~5_combout ,\MUX1|$00000|auto_generated|result_node[5]~6_combout ,\MUX1|$00000|auto_generated|result_node[4]~7_combout ,
\MUX1|$00000|auto_generated|result_node[3]~8_combout ,\MUX1|$00000|auto_generated|result_node[2]~9_combout ,\MUX1|$00000|auto_generated|result_node[1]~10_combout ,\MUX1|$00000|auto_generated|result_node[0]~11_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst4|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst4|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a6 .init_file = "LNK_RND_FBC_TEST_BASE_RAM.mif";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "RAM_VERSION2:inst4|altsyncram:altsyncram_component|altsyncram_o2u3:auto_generated|ALTSYNCRAM";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 4096;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_lcell_comb \ALU|auto_generated|_~9 (
// Equation(s):
// \ALU|auto_generated|_~9_combout  = \inst4|altsyncram_component|auto_generated|q_a [6] $ (((!\MUX2|$00000|auto_generated|result_node[12]~0_combout  & (\MUX2|$00000|auto_generated|result_node[13]~1_combout  & \inst2|MUX3_Sel~0_combout ))))

	.dataa(\inst4|altsyncram_component|auto_generated|q_a [6]),
	.datab(\MUX2|$00000|auto_generated|result_node[12]~0_combout ),
	.datac(\MUX2|$00000|auto_generated|result_node[13]~1_combout ),
	.datad(\inst2|MUX3_Sel~0_combout ),
	.cin(gnd),
	.combout(\ALU|auto_generated|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|auto_generated|_~9 .lut_mask = 16'h9AAA;
defparam \ALU|auto_generated|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|auto_generated|result_int[8]~16 (
// Equation(s):
// \ALU|auto_generated|result_int[8]~16_combout  = ((\ALU|auto_generated|_~8_combout  $ (\ACC|dffs [7] $ (\ALU|auto_generated|result_int[7]~15 )))) # (GND)
// \ALU|auto_generated|result_int[8]~17  = CARRY((\ALU|auto_generated|_~8_combout  & (\ACC|dffs [7] & !\ALU|auto_generated|result_int[7]~15 )) # (!\ALU|auto_generated|_~8_combout  & ((\ACC|dffs [7]) # (!\ALU|auto_generated|result_int[7]~15 ))))

	.dataa(\ALU|auto_generated|_~8_combout ),
	.datab(\ACC|dffs [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|auto_generated|result_int[7]~15 ),
	.combout(\ALU|auto_generated|result_int[8]~16_combout ),
	.cout(\ALU|auto_generated|result_int[8]~17 ));
// synopsys translate_off
defparam \ALU|auto_generated|result_int[8]~16 .lut_mask = 16'h964D;
defparam \ALU|auto_generated|result_int[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ACC|dffs[7]~7 (
// Equation(s):
// \ACC|dffs[7]~7_combout  = (\inst2|MUX3_Sel~1_combout  & (\ALU|auto_generated|result_int[8]~16_combout )) # (!\inst2|MUX3_Sel~1_combout  & ((\inst4|altsyncram_component|auto_generated|q_a [7])))

	.dataa(\ALU|auto_generated|result_int[8]~16_combout ),
	.datab(\inst4|altsyncram_component|auto_generated|q_a [7]),
	.datac(gnd),
	.datad(\inst2|MUX3_Sel~1_combout ),
	.cin(gnd),
	.combout(\ACC|dffs[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ACC|dffs[7]~7 .lut_mask = 16'hAACC;
defparam \ACC|dffs[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ACC|dffs[7] (
	.clk(\CLOCK~input_o ),
	.d(\ACC|dffs[7]~7_combout ),
	.asdata(\ACC|dffs [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|Shiftreg_Load~combout ),
	.ena(\inst2|Shiftreg_En~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ACC|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ACC|dffs[7] .is_wysiwyg = "true";
defparam \ACC|dffs[7] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst4|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\inst2|RAM_Wren~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\ACC|dffs [7]}),
	.portaaddr({\MUX1|$00000|auto_generated|result_node[11]~0_combout ,\MUX1|$00000|auto_generated|result_node[10]~1_combout ,\MUX1|$00000|auto_generated|result_node[9]~2_combout ,\MUX1|$00000|auto_generated|result_node[8]~3_combout ,
\MUX1|$00000|auto_generated|result_node[7]~4_combout ,\MUX1|$00000|auto_generated|result_node[6]~5_combout ,\MUX1|$00000|auto_generated|result_node[5]~6_combout ,\MUX1|$00000|auto_generated|result_node[4]~7_combout ,
\MUX1|$00000|auto_generated|result_node[3]~8_combout ,\MUX1|$00000|auto_generated|result_node[2]~9_combout ,\MUX1|$00000|auto_generated|result_node[1]~10_combout ,\MUX1|$00000|auto_generated|result_node[0]~11_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst4|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst4|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a7 .init_file = "LNK_RND_FBC_TEST_BASE_RAM.mif";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "RAM_VERSION2:inst4|altsyncram:altsyncram_component|altsyncram_o2u3:auto_generated|ALTSYNCRAM";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 12;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 4095;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 4096;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 12;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_lcell_comb \ALU|auto_generated|_~8 (
// Equation(s):
// \ALU|auto_generated|_~8_combout  = \inst4|altsyncram_component|auto_generated|q_a [7] $ (((!\MUX2|$00000|auto_generated|result_node[12]~0_combout  & (\MUX2|$00000|auto_generated|result_node[13]~1_combout  & \inst2|MUX3_Sel~0_combout ))))

	.dataa(\inst4|altsyncram_component|auto_generated|q_a [7]),
	.datab(\MUX2|$00000|auto_generated|result_node[12]~0_combout ),
	.datac(\MUX2|$00000|auto_generated|result_node[13]~1_combout ),
	.datad(\inst2|MUX3_Sel~0_combout ),
	.cin(gnd),
	.combout(\ALU|auto_generated|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|auto_generated|_~8 .lut_mask = 16'h9AAA;
defparam \ALU|auto_generated|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|auto_generated|result_int[9]~18 (
// Equation(s):
// \ALU|auto_generated|result_int[9]~18_combout  = (\ALU|auto_generated|_~7_combout  & ((\ACC|dffs [8] & (!\ALU|auto_generated|result_int[8]~17 )) # (!\ACC|dffs [8] & ((\ALU|auto_generated|result_int[8]~17 ) # (GND))))) # (!\ALU|auto_generated|_~7_combout  & 
// ((\ACC|dffs [8] & (\ALU|auto_generated|result_int[8]~17  & VCC)) # (!\ACC|dffs [8] & (!\ALU|auto_generated|result_int[8]~17 ))))
// \ALU|auto_generated|result_int[9]~19  = CARRY((\ALU|auto_generated|_~7_combout  & ((!\ALU|auto_generated|result_int[8]~17 ) # (!\ACC|dffs [8]))) # (!\ALU|auto_generated|_~7_combout  & (!\ACC|dffs [8] & !\ALU|auto_generated|result_int[8]~17 )))

	.dataa(\ALU|auto_generated|_~7_combout ),
	.datab(\ACC|dffs [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|auto_generated|result_int[8]~17 ),
	.combout(\ALU|auto_generated|result_int[9]~18_combout ),
	.cout(\ALU|auto_generated|result_int[9]~19 ));
// synopsys translate_off
defparam \ALU|auto_generated|result_int[9]~18 .lut_mask = 16'h692B;
defparam \ALU|auto_generated|result_int[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ACC|dffs[8]~6 (
// Equation(s):
// \ACC|dffs[8]~6_combout  = (\inst2|MUX3_Sel~1_combout  & (\ALU|auto_generated|result_int[9]~18_combout )) # (!\inst2|MUX3_Sel~1_combout  & ((\inst4|altsyncram_component|auto_generated|q_a [8])))

	.dataa(\ALU|auto_generated|result_int[9]~18_combout ),
	.datab(\inst4|altsyncram_component|auto_generated|q_a [8]),
	.datac(gnd),
	.datad(\inst2|MUX3_Sel~1_combout ),
	.cin(gnd),
	.combout(\ACC|dffs[8]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ACC|dffs[8]~6 .lut_mask = 16'hAACC;
defparam \ACC|dffs[8]~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ACC|dffs[8] (
	.clk(\CLOCK~input_o ),
	.d(\ACC|dffs[8]~6_combout ),
	.asdata(\ACC|dffs [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|Shiftreg_Load~combout ),
	.ena(\inst2|Shiftreg_En~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ACC|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ACC|dffs[8] .is_wysiwyg = "true";
defparam \ACC|dffs[8] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst4|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\inst2|RAM_Wren~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\ACC|dffs [8]}),
	.portaaddr({\MUX1|$00000|auto_generated|result_node[11]~0_combout ,\MUX1|$00000|auto_generated|result_node[10]~1_combout ,\MUX1|$00000|auto_generated|result_node[9]~2_combout ,\MUX1|$00000|auto_generated|result_node[8]~3_combout ,
\MUX1|$00000|auto_generated|result_node[7]~4_combout ,\MUX1|$00000|auto_generated|result_node[6]~5_combout ,\MUX1|$00000|auto_generated|result_node[5]~6_combout ,\MUX1|$00000|auto_generated|result_node[4]~7_combout ,
\MUX1|$00000|auto_generated|result_node[3]~8_combout ,\MUX1|$00000|auto_generated|result_node[2]~9_combout ,\MUX1|$00000|auto_generated|result_node[1]~10_combout ,\MUX1|$00000|auto_generated|result_node[0]~11_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst4|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst4|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a8 .init_file = "LNK_RND_FBC_TEST_BASE_RAM.mif";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "RAM_VERSION2:inst4|altsyncram:altsyncram_component|altsyncram_o2u3:auto_generated|ALTSYNCRAM";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 12;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 4095;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 4096;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 12;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_lcell_comb \ALU|auto_generated|_~7 (
// Equation(s):
// \ALU|auto_generated|_~7_combout  = \inst4|altsyncram_component|auto_generated|q_a [8] $ (((!\MUX2|$00000|auto_generated|result_node[12]~0_combout  & (\MUX2|$00000|auto_generated|result_node[13]~1_combout  & \inst2|MUX3_Sel~0_combout ))))

	.dataa(\inst4|altsyncram_component|auto_generated|q_a [8]),
	.datab(\MUX2|$00000|auto_generated|result_node[12]~0_combout ),
	.datac(\MUX2|$00000|auto_generated|result_node[13]~1_combout ),
	.datad(\inst2|MUX3_Sel~0_combout ),
	.cin(gnd),
	.combout(\ALU|auto_generated|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|auto_generated|_~7 .lut_mask = 16'h9AAA;
defparam \ALU|auto_generated|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|auto_generated|result_int[10]~20 (
// Equation(s):
// \ALU|auto_generated|result_int[10]~20_combout  = ((\ALU|auto_generated|_~6_combout  $ (\ACC|dffs [9] $ (\ALU|auto_generated|result_int[9]~19 )))) # (GND)
// \ALU|auto_generated|result_int[10]~21  = CARRY((\ALU|auto_generated|_~6_combout  & (\ACC|dffs [9] & !\ALU|auto_generated|result_int[9]~19 )) # (!\ALU|auto_generated|_~6_combout  & ((\ACC|dffs [9]) # (!\ALU|auto_generated|result_int[9]~19 ))))

	.dataa(\ALU|auto_generated|_~6_combout ),
	.datab(\ACC|dffs [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|auto_generated|result_int[9]~19 ),
	.combout(\ALU|auto_generated|result_int[10]~20_combout ),
	.cout(\ALU|auto_generated|result_int[10]~21 ));
// synopsys translate_off
defparam \ALU|auto_generated|result_int[10]~20 .lut_mask = 16'h964D;
defparam \ALU|auto_generated|result_int[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ACC|dffs[9]~5 (
// Equation(s):
// \ACC|dffs[9]~5_combout  = (\inst2|MUX3_Sel~1_combout  & (\ALU|auto_generated|result_int[10]~20_combout )) # (!\inst2|MUX3_Sel~1_combout  & ((\inst4|altsyncram_component|auto_generated|q_a [9])))

	.dataa(\ALU|auto_generated|result_int[10]~20_combout ),
	.datab(\inst4|altsyncram_component|auto_generated|q_a [9]),
	.datac(gnd),
	.datad(\inst2|MUX3_Sel~1_combout ),
	.cin(gnd),
	.combout(\ACC|dffs[9]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ACC|dffs[9]~5 .lut_mask = 16'hAACC;
defparam \ACC|dffs[9]~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ACC|dffs[9] (
	.clk(\CLOCK~input_o ),
	.d(\ACC|dffs[9]~5_combout ),
	.asdata(\ACC|dffs [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|Shiftreg_Load~combout ),
	.ena(\inst2|Shiftreg_En~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ACC|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ACC|dffs[9] .is_wysiwyg = "true";
defparam \ACC|dffs[9] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst4|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\inst2|RAM_Wren~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\ACC|dffs [9]}),
	.portaaddr({\MUX1|$00000|auto_generated|result_node[11]~0_combout ,\MUX1|$00000|auto_generated|result_node[10]~1_combout ,\MUX1|$00000|auto_generated|result_node[9]~2_combout ,\MUX1|$00000|auto_generated|result_node[8]~3_combout ,
\MUX1|$00000|auto_generated|result_node[7]~4_combout ,\MUX1|$00000|auto_generated|result_node[6]~5_combout ,\MUX1|$00000|auto_generated|result_node[5]~6_combout ,\MUX1|$00000|auto_generated|result_node[4]~7_combout ,
\MUX1|$00000|auto_generated|result_node[3]~8_combout ,\MUX1|$00000|auto_generated|result_node[2]~9_combout ,\MUX1|$00000|auto_generated|result_node[1]~10_combout ,\MUX1|$00000|auto_generated|result_node[0]~11_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst4|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst4|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a9 .init_file = "LNK_RND_FBC_TEST_BASE_RAM.mif";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "RAM_VERSION2:inst4|altsyncram:altsyncram_component|altsyncram_o2u3:auto_generated|ALTSYNCRAM";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 12;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 4095;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 4096;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 12;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_lcell_comb \ALU|auto_generated|_~6 (
// Equation(s):
// \ALU|auto_generated|_~6_combout  = \inst4|altsyncram_component|auto_generated|q_a [9] $ (((!\MUX2|$00000|auto_generated|result_node[12]~0_combout  & (\MUX2|$00000|auto_generated|result_node[13]~1_combout  & \inst2|MUX3_Sel~0_combout ))))

	.dataa(\inst4|altsyncram_component|auto_generated|q_a [9]),
	.datab(\MUX2|$00000|auto_generated|result_node[12]~0_combout ),
	.datac(\MUX2|$00000|auto_generated|result_node[13]~1_combout ),
	.datad(\inst2|MUX3_Sel~0_combout ),
	.cin(gnd),
	.combout(\ALU|auto_generated|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|auto_generated|_~6 .lut_mask = 16'h9AAA;
defparam \ALU|auto_generated|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|auto_generated|result_int[11]~22 (
// Equation(s):
// \ALU|auto_generated|result_int[11]~22_combout  = (\ALU|auto_generated|_~5_combout  & ((\ACC|dffs [10] & (!\ALU|auto_generated|result_int[10]~21 )) # (!\ACC|dffs [10] & ((\ALU|auto_generated|result_int[10]~21 ) # (GND))))) # 
// (!\ALU|auto_generated|_~5_combout  & ((\ACC|dffs [10] & (\ALU|auto_generated|result_int[10]~21  & VCC)) # (!\ACC|dffs [10] & (!\ALU|auto_generated|result_int[10]~21 ))))
// \ALU|auto_generated|result_int[11]~23  = CARRY((\ALU|auto_generated|_~5_combout  & ((!\ALU|auto_generated|result_int[10]~21 ) # (!\ACC|dffs [10]))) # (!\ALU|auto_generated|_~5_combout  & (!\ACC|dffs [10] & !\ALU|auto_generated|result_int[10]~21 )))

	.dataa(\ALU|auto_generated|_~5_combout ),
	.datab(\ACC|dffs [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|auto_generated|result_int[10]~21 ),
	.combout(\ALU|auto_generated|result_int[11]~22_combout ),
	.cout(\ALU|auto_generated|result_int[11]~23 ));
// synopsys translate_off
defparam \ALU|auto_generated|result_int[11]~22 .lut_mask = 16'h692B;
defparam \ALU|auto_generated|result_int[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ACC|dffs[10]~4 (
// Equation(s):
// \ACC|dffs[10]~4_combout  = (\inst2|MUX3_Sel~1_combout  & (\ALU|auto_generated|result_int[11]~22_combout )) # (!\inst2|MUX3_Sel~1_combout  & ((\inst4|altsyncram_component|auto_generated|q_a [10])))

	.dataa(\ALU|auto_generated|result_int[11]~22_combout ),
	.datab(\inst4|altsyncram_component|auto_generated|q_a [10]),
	.datac(gnd),
	.datad(\inst2|MUX3_Sel~1_combout ),
	.cin(gnd),
	.combout(\ACC|dffs[10]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ACC|dffs[10]~4 .lut_mask = 16'hAACC;
defparam \ACC|dffs[10]~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ACC|dffs[10] (
	.clk(\CLOCK~input_o ),
	.d(\ACC|dffs[10]~4_combout ),
	.asdata(\ACC|dffs [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|Shiftreg_Load~combout ),
	.ena(\inst2|Shiftreg_En~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ACC|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \ACC|dffs[10] .is_wysiwyg = "true";
defparam \ACC|dffs[10] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst4|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\inst2|RAM_Wren~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\ACC|dffs [10]}),
	.portaaddr({\MUX1|$00000|auto_generated|result_node[11]~0_combout ,\MUX1|$00000|auto_generated|result_node[10]~1_combout ,\MUX1|$00000|auto_generated|result_node[9]~2_combout ,\MUX1|$00000|auto_generated|result_node[8]~3_combout ,
\MUX1|$00000|auto_generated|result_node[7]~4_combout ,\MUX1|$00000|auto_generated|result_node[6]~5_combout ,\MUX1|$00000|auto_generated|result_node[5]~6_combout ,\MUX1|$00000|auto_generated|result_node[4]~7_combout ,
\MUX1|$00000|auto_generated|result_node[3]~8_combout ,\MUX1|$00000|auto_generated|result_node[2]~9_combout ,\MUX1|$00000|auto_generated|result_node[1]~10_combout ,\MUX1|$00000|auto_generated|result_node[0]~11_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst4|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst4|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a10 .init_file = "LNK_RND_FBC_TEST_BASE_RAM.mif";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "RAM_VERSION2:inst4|altsyncram:altsyncram_component|altsyncram_o2u3:auto_generated|ALTSYNCRAM";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 12;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 4095;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 4096;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 12;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_lcell_comb \ALU|auto_generated|_~5 (
// Equation(s):
// \ALU|auto_generated|_~5_combout  = \inst4|altsyncram_component|auto_generated|q_a [10] $ (((!\MUX2|$00000|auto_generated|result_node[12]~0_combout  & (\MUX2|$00000|auto_generated|result_node[13]~1_combout  & \inst2|MUX3_Sel~0_combout ))))

	.dataa(\inst4|altsyncram_component|auto_generated|q_a [10]),
	.datab(\MUX2|$00000|auto_generated|result_node[12]~0_combout ),
	.datac(\MUX2|$00000|auto_generated|result_node[13]~1_combout ),
	.datad(\inst2|MUX3_Sel~0_combout ),
	.cin(gnd),
	.combout(\ALU|auto_generated|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|auto_generated|_~5 .lut_mask = 16'h9AAA;
defparam \ALU|auto_generated|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|auto_generated|result_int[12]~24 (
// Equation(s):
// \ALU|auto_generated|result_int[12]~24_combout  = ((\ALU|auto_generated|_~4_combout  $ (\ACC|dffs [11] $ (\ALU|auto_generated|result_int[11]~23 )))) # (GND)
// \ALU|auto_generated|result_int[12]~25  = CARRY((\ALU|auto_generated|_~4_combout  & (\ACC|dffs [11] & !\ALU|auto_generated|result_int[11]~23 )) # (!\ALU|auto_generated|_~4_combout  & ((\ACC|dffs [11]) # (!\ALU|auto_generated|result_int[11]~23 ))))

	.dataa(\ALU|auto_generated|_~4_combout ),
	.datab(\ACC|dffs [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|auto_generated|result_int[11]~23 ),
	.combout(\ALU|auto_generated|result_int[12]~24_combout ),
	.cout(\ALU|auto_generated|result_int[12]~25 ));
// synopsys translate_off
defparam \ALU|auto_generated|result_int[12]~24 .lut_mask = 16'h964D;
defparam \ALU|auto_generated|result_int[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ACC|dffs[11]~3 (
// Equation(s):
// \ACC|dffs[11]~3_combout  = (\inst2|MUX3_Sel~1_combout  & (\ALU|auto_generated|result_int[12]~24_combout )) # (!\inst2|MUX3_Sel~1_combout  & ((\inst4|altsyncram_component|auto_generated|q_a [11])))

	.dataa(\ALU|auto_generated|result_int[12]~24_combout ),
	.datab(\inst4|altsyncram_component|auto_generated|q_a [11]),
	.datac(gnd),
	.datad(\inst2|MUX3_Sel~1_combout ),
	.cin(gnd),
	.combout(\ACC|dffs[11]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ACC|dffs[11]~3 .lut_mask = 16'hAACC;
defparam \ACC|dffs[11]~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ACC|dffs[11] (
	.clk(\CLOCK~input_o ),
	.d(\ACC|dffs[11]~3_combout ),
	.asdata(\ACC|dffs [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|Shiftreg_Load~combout ),
	.ena(\inst2|Shiftreg_En~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ACC|dffs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \ACC|dffs[11] .is_wysiwyg = "true";
defparam \ACC|dffs[11] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst4|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\inst2|RAM_Wren~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\ACC|dffs [11]}),
	.portaaddr({\MUX1|$00000|auto_generated|result_node[11]~0_combout ,\MUX1|$00000|auto_generated|result_node[10]~1_combout ,\MUX1|$00000|auto_generated|result_node[9]~2_combout ,\MUX1|$00000|auto_generated|result_node[8]~3_combout ,
\MUX1|$00000|auto_generated|result_node[7]~4_combout ,\MUX1|$00000|auto_generated|result_node[6]~5_combout ,\MUX1|$00000|auto_generated|result_node[5]~6_combout ,\MUX1|$00000|auto_generated|result_node[4]~7_combout ,
\MUX1|$00000|auto_generated|result_node[3]~8_combout ,\MUX1|$00000|auto_generated|result_node[2]~9_combout ,\MUX1|$00000|auto_generated|result_node[1]~10_combout ,\MUX1|$00000|auto_generated|result_node[0]~11_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst4|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst4|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a11 .init_file = "LNK_RND_FBC_TEST_BASE_RAM.mif";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "RAM_VERSION2:inst4|altsyncram:altsyncram_component|altsyncram_o2u3:auto_generated|ALTSYNCRAM";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 12;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 4095;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 4096;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 12;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_lcell_comb \ALU|auto_generated|_~4 (
// Equation(s):
// \ALU|auto_generated|_~4_combout  = \inst4|altsyncram_component|auto_generated|q_a [11] $ (((!\MUX2|$00000|auto_generated|result_node[12]~0_combout  & (\MUX2|$00000|auto_generated|result_node[13]~1_combout  & \inst2|MUX3_Sel~0_combout ))))

	.dataa(\inst4|altsyncram_component|auto_generated|q_a [11]),
	.datab(\MUX2|$00000|auto_generated|result_node[12]~0_combout ),
	.datac(\MUX2|$00000|auto_generated|result_node[13]~1_combout ),
	.datad(\inst2|MUX3_Sel~0_combout ),
	.cin(gnd),
	.combout(\ALU|auto_generated|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|auto_generated|_~4 .lut_mask = 16'h9AAA;
defparam \ALU|auto_generated|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|auto_generated|result_int[13]~26 (
// Equation(s):
// \ALU|auto_generated|result_int[13]~26_combout  = (\ALU|auto_generated|_~3_combout  & ((\ACC|dffs [12] & (!\ALU|auto_generated|result_int[12]~25 )) # (!\ACC|dffs [12] & ((\ALU|auto_generated|result_int[12]~25 ) # (GND))))) # 
// (!\ALU|auto_generated|_~3_combout  & ((\ACC|dffs [12] & (\ALU|auto_generated|result_int[12]~25  & VCC)) # (!\ACC|dffs [12] & (!\ALU|auto_generated|result_int[12]~25 ))))
// \ALU|auto_generated|result_int[13]~27  = CARRY((\ALU|auto_generated|_~3_combout  & ((!\ALU|auto_generated|result_int[12]~25 ) # (!\ACC|dffs [12]))) # (!\ALU|auto_generated|_~3_combout  & (!\ACC|dffs [12] & !\ALU|auto_generated|result_int[12]~25 )))

	.dataa(\ALU|auto_generated|_~3_combout ),
	.datab(\ACC|dffs [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|auto_generated|result_int[12]~25 ),
	.combout(\ALU|auto_generated|result_int[13]~26_combout ),
	.cout(\ALU|auto_generated|result_int[13]~27 ));
// synopsys translate_off
defparam \ALU|auto_generated|result_int[13]~26 .lut_mask = 16'h692B;
defparam \ALU|auto_generated|result_int[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ALU|auto_generated|result_int[14]~28 (
// Equation(s):
// \ALU|auto_generated|result_int[14]~28_combout  = ((\ALU|auto_generated|_~2_combout  $ (\ACC|dffs [13] $ (\ALU|auto_generated|result_int[13]~27 )))) # (GND)
// \ALU|auto_generated|result_int[14]~29  = CARRY((\ALU|auto_generated|_~2_combout  & (\ACC|dffs [13] & !\ALU|auto_generated|result_int[13]~27 )) # (!\ALU|auto_generated|_~2_combout  & ((\ACC|dffs [13]) # (!\ALU|auto_generated|result_int[13]~27 ))))

	.dataa(\ALU|auto_generated|_~2_combout ),
	.datab(\ACC|dffs [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|auto_generated|result_int[13]~27 ),
	.combout(\ALU|auto_generated|result_int[14]~28_combout ),
	.cout(\ALU|auto_generated|result_int[14]~29 ));
// synopsys translate_off
defparam \ALU|auto_generated|result_int[14]~28 .lut_mask = 16'h964D;
defparam \ALU|auto_generated|result_int[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ACC|dffs[13]~1 (
// Equation(s):
// \ACC|dffs[13]~1_combout  = (\inst2|MUX3_Sel~1_combout  & (\ALU|auto_generated|result_int[14]~28_combout )) # (!\inst2|MUX3_Sel~1_combout  & ((\inst4|altsyncram_component|auto_generated|q_a [13])))

	.dataa(\ALU|auto_generated|result_int[14]~28_combout ),
	.datab(\inst4|altsyncram_component|auto_generated|q_a [13]),
	.datac(gnd),
	.datad(\inst2|MUX3_Sel~1_combout ),
	.cin(gnd),
	.combout(\ACC|dffs[13]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ACC|dffs[13]~1 .lut_mask = 16'hAACC;
defparam \ACC|dffs[13]~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ACC|dffs[13] (
	.clk(\CLOCK~input_o ),
	.d(\ACC|dffs[13]~1_combout ),
	.asdata(\ACC|dffs [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|Shiftreg_Load~combout ),
	.ena(\inst2|Shiftreg_En~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ACC|dffs [13]),
	.prn(vcc));
// synopsys translate_off
defparam \ACC|dffs[13] .is_wysiwyg = "true";
defparam \ACC|dffs[13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ALU|auto_generated|result_int[15]~30 (
// Equation(s):
// \ALU|auto_generated|result_int[15]~30_combout  = (\ALU|auto_generated|_~1_combout  & ((\ACC|dffs [14] & (!\ALU|auto_generated|result_int[14]~29 )) # (!\ACC|dffs [14] & ((\ALU|auto_generated|result_int[14]~29 ) # (GND))))) # 
// (!\ALU|auto_generated|_~1_combout  & ((\ACC|dffs [14] & (\ALU|auto_generated|result_int[14]~29  & VCC)) # (!\ACC|dffs [14] & (!\ALU|auto_generated|result_int[14]~29 ))))
// \ALU|auto_generated|result_int[15]~31  = CARRY((\ALU|auto_generated|_~1_combout  & ((!\ALU|auto_generated|result_int[14]~29 ) # (!\ACC|dffs [14]))) # (!\ALU|auto_generated|_~1_combout  & (!\ACC|dffs [14] & !\ALU|auto_generated|result_int[14]~29 )))

	.dataa(\ALU|auto_generated|_~1_combout ),
	.datab(\ACC|dffs [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|auto_generated|result_int[14]~29 ),
	.combout(\ALU|auto_generated|result_int[15]~30_combout ),
	.cout(\ALU|auto_generated|result_int[15]~31 ));
// synopsys translate_off
defparam \ALU|auto_generated|result_int[15]~30 .lut_mask = 16'h692B;
defparam \ALU|auto_generated|result_int[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ACC|dffs[14]~0 (
// Equation(s):
// \ACC|dffs[14]~0_combout  = (\inst2|MUX3_Sel~1_combout  & (\ALU|auto_generated|result_int[15]~30_combout )) # (!\inst2|MUX3_Sel~1_combout  & ((\inst4|altsyncram_component|auto_generated|q_a [14])))

	.dataa(\ALU|auto_generated|result_int[15]~30_combout ),
	.datab(\inst4|altsyncram_component|auto_generated|q_a [14]),
	.datac(gnd),
	.datad(\inst2|MUX3_Sel~1_combout ),
	.cin(gnd),
	.combout(\ACC|dffs[14]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ACC|dffs[14]~0 .lut_mask = 16'hAACC;
defparam \ACC|dffs[14]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ACC|dffs[14] (
	.clk(\CLOCK~input_o ),
	.d(\ACC|dffs[14]~0_combout ),
	.asdata(\ACC|dffs [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|Shiftreg_Load~combout ),
	.ena(\inst2|Shiftreg_En~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ACC|dffs [14]),
	.prn(vcc));
// synopsys translate_off
defparam \ACC|dffs[14] .is_wysiwyg = "true";
defparam \ACC|dffs[14] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst4|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\inst2|RAM_Wren~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\ACC|dffs [14]}),
	.portaaddr({\MUX1|$00000|auto_generated|result_node[11]~0_combout ,\MUX1|$00000|auto_generated|result_node[10]~1_combout ,\MUX1|$00000|auto_generated|result_node[9]~2_combout ,\MUX1|$00000|auto_generated|result_node[8]~3_combout ,
\MUX1|$00000|auto_generated|result_node[7]~4_combout ,\MUX1|$00000|auto_generated|result_node[6]~5_combout ,\MUX1|$00000|auto_generated|result_node[5]~6_combout ,\MUX1|$00000|auto_generated|result_node[4]~7_combout ,
\MUX1|$00000|auto_generated|result_node[3]~8_combout ,\MUX1|$00000|auto_generated|result_node[2]~9_combout ,\MUX1|$00000|auto_generated|result_node[1]~10_combout ,\MUX1|$00000|auto_generated|result_node[0]~11_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst4|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst4|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a14 .init_file = "LNK_RND_FBC_TEST_BASE_RAM.mif";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "RAM_VERSION2:inst4|altsyncram:altsyncram_component|altsyncram_o2u3:auto_generated|ALTSYNCRAM";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 12;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 4095;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 4096;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 12;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003;
// synopsys translate_on

cycloneive_lcell_comb \inst2|Shiftreg_Load~0 (
// Equation(s):
// \inst2|Shiftreg_Load~0_combout  = (\inst|inst2|inst3~q  & (!\inst4|altsyncram_component|auto_generated|q_a [12] & (!\inst4|altsyncram_component|auto_generated|q_a [13] & !\inst4|altsyncram_component|auto_generated|q_a [14])))

	.dataa(\inst|inst2|inst3~q ),
	.datab(\inst4|altsyncram_component|auto_generated|q_a [12]),
	.datac(\inst4|altsyncram_component|auto_generated|q_a [13]),
	.datad(\inst4|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\inst2|Shiftreg_Load~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Shiftreg_Load~0 .lut_mask = 16'h0002;
defparam \inst2|Shiftreg_Load~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|auto_generated|_~0 (
// Equation(s):
// \ALU|auto_generated|_~0_combout  = \inst2|Alu_Add_Sub~0_combout  $ (((!\inst2|Shiftreg_Load~0_combout  & \inst4|altsyncram_component|auto_generated|q_a [15])))

	.dataa(\inst2|Alu_Add_Sub~0_combout ),
	.datab(\inst2|Shiftreg_Load~0_combout ),
	.datac(gnd),
	.datad(\inst4|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\ALU|auto_generated|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|auto_generated|_~0 .lut_mask = 16'h99AA;
defparam \ALU|auto_generated|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|auto_generated|result_int[16]~32 (
// Equation(s):
// \ALU|auto_generated|result_int[16]~32_combout  = \ALU|auto_generated|_~0_combout  $ (\ACC|dffs [15] $ (\ALU|auto_generated|result_int[15]~31 ))

	.dataa(\ALU|auto_generated|_~0_combout ),
	.datab(\ACC|dffs [15]),
	.datac(gnd),
	.datad(gnd),
	.cin(\ALU|auto_generated|result_int[15]~31 ),
	.combout(\ALU|auto_generated|result_int[16]~32_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|auto_generated|result_int[16]~32 .lut_mask = 16'h9696;
defparam \ALU|auto_generated|result_int[16]~32 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \ACC|_~0 (
// Equation(s):
// \ACC|_~0_combout  = (\inst4|altsyncram_component|auto_generated|q_a [15] & ((\inst2|Shiftreg_Load~0_combout  & ((\inst2|MUX3_Sel~1_combout ))) # (!\inst2|Shiftreg_Load~0_combout  & (\inst2|Shiftreg_En~0_combout )))) # 
// (!\inst4|altsyncram_component|auto_generated|q_a [15] & (\inst2|Shiftreg_En~0_combout  & ((\inst2|MUX3_Sel~1_combout ))))

	.dataa(\inst2|Shiftreg_En~0_combout ),
	.datab(\inst4|altsyncram_component|auto_generated|q_a [15]),
	.datac(\inst2|Shiftreg_Load~0_combout ),
	.datad(\inst2|MUX3_Sel~1_combout ),
	.cin(gnd),
	.combout(\ACC|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \ACC|_~0 .lut_mask = 16'hEA08;
defparam \ACC|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ACC|_~1 (
// Equation(s):
// \ACC|_~1_combout  = (\ACC|_~0_combout  & ((\ALU|auto_generated|result_int[16]~32_combout ) # (!\inst2|MUX3_Sel~1_combout )))

	.dataa(\ALU|auto_generated|result_int[16]~32_combout ),
	.datab(\inst2|MUX3_Sel~1_combout ),
	.datac(\ACC|_~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ACC|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \ACC|_~1 .lut_mask = 16'hB0B0;
defparam \ACC|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ACC|dffs[15] (
	.clk(\CLOCK~input_o ),
	.d(\ACC|_~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Shiftreg_En~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ACC|dffs [15]),
	.prn(vcc));
// synopsys translate_off
defparam \ACC|dffs[15] .is_wysiwyg = "true";
defparam \ACC|dffs[15] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst4|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\inst2|RAM_Wren~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\ACC|dffs [15]}),
	.portaaddr({\MUX1|$00000|auto_generated|result_node[11]~0_combout ,\MUX1|$00000|auto_generated|result_node[10]~1_combout ,\MUX1|$00000|auto_generated|result_node[9]~2_combout ,\MUX1|$00000|auto_generated|result_node[8]~3_combout ,
\MUX1|$00000|auto_generated|result_node[7]~4_combout ,\MUX1|$00000|auto_generated|result_node[6]~5_combout ,\MUX1|$00000|auto_generated|result_node[5]~6_combout ,\MUX1|$00000|auto_generated|result_node[4]~7_combout ,
\MUX1|$00000|auto_generated|result_node[3]~8_combout ,\MUX1|$00000|auto_generated|result_node[2]~9_combout ,\MUX1|$00000|auto_generated|result_node[1]~10_combout ,\MUX1|$00000|auto_generated|result_node[0]~11_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst4|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst4|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a15 .init_file = "LNK_RND_FBC_TEST_BASE_RAM.mif";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "RAM_VERSION2:inst4|altsyncram:altsyncram_component|altsyncram_o2u3:auto_generated|ALTSYNCRAM";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 12;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 4095;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 4096;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 12;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001;
// synopsys translate_on

dffeas \IR_REG|auto_generated|counter_reg_bit[15] (
	.clk(\CLOCK~input_o ),
	.d(\inst4|altsyncram_component|auto_generated|q_a [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst2|inst3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR_REG|auto_generated|counter_reg_bit [15]),
	.prn(vcc));
// synopsys translate_off
defparam \IR_REG|auto_generated|counter_reg_bit[15] .is_wysiwyg = "true";
defparam \IR_REG|auto_generated|counter_reg_bit[15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \MUX2|$00000|auto_generated|result_node[15]~3 (
// Equation(s):
// \MUX2|$00000|auto_generated|result_node[15]~3_combout  = (\inst|inst2|inst3~q  & (\inst4|altsyncram_component|auto_generated|q_a [15])) # (!\inst|inst2|inst3~q  & ((\IR_REG|auto_generated|counter_reg_bit [15])))

	.dataa(\inst4|altsyncram_component|auto_generated|q_a [15]),
	.datab(\IR_REG|auto_generated|counter_reg_bit [15]),
	.datac(gnd),
	.datad(\inst|inst2|inst3~q ),
	.cin(gnd),
	.combout(\MUX2|$00000|auto_generated|result_node[15]~3_combout ),
	.cout());
// synopsys translate_off
defparam \MUX2|$00000|auto_generated|result_node[15]~3 .lut_mask = 16'hAACC;
defparam \MUX2|$00000|auto_generated|result_node[15]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst2|MUX3_Sel~0 (
// Equation(s):
// \inst2|MUX3_Sel~0_combout  = (\inst|inst2|inst2~q  & (!\MUX2|$00000|auto_generated|result_node[15]~3_combout  & !\MUX2|$00000|auto_generated|result_node[14]~2_combout ))

	.dataa(\inst|inst2|inst2~q ),
	.datab(gnd),
	.datac(\MUX2|$00000|auto_generated|result_node[15]~3_combout ),
	.datad(\MUX2|$00000|auto_generated|result_node[14]~2_combout ),
	.cin(gnd),
	.combout(\inst2|MUX3_Sel~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|MUX3_Sel~0 .lut_mask = 16'h000A;
defparam \inst2|MUX3_Sel~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|auto_generated|_~3 (
// Equation(s):
// \ALU|auto_generated|_~3_combout  = \inst4|altsyncram_component|auto_generated|q_a [12] $ (((!\MUX2|$00000|auto_generated|result_node[12]~0_combout  & (\MUX2|$00000|auto_generated|result_node[13]~1_combout  & \inst2|MUX3_Sel~0_combout ))))

	.dataa(\inst4|altsyncram_component|auto_generated|q_a [12]),
	.datab(\MUX2|$00000|auto_generated|result_node[12]~0_combout ),
	.datac(\MUX2|$00000|auto_generated|result_node[13]~1_combout ),
	.datad(\inst2|MUX3_Sel~0_combout ),
	.cin(gnd),
	.combout(\ALU|auto_generated|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|auto_generated|_~3 .lut_mask = 16'h9AAA;
defparam \ALU|auto_generated|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ACC|dffs[12]~2 (
// Equation(s):
// \ACC|dffs[12]~2_combout  = (\inst2|MUX3_Sel~1_combout  & (\ALU|auto_generated|result_int[13]~26_combout )) # (!\inst2|MUX3_Sel~1_combout  & ((\inst4|altsyncram_component|auto_generated|q_a [12])))

	.dataa(\ALU|auto_generated|result_int[13]~26_combout ),
	.datab(\inst4|altsyncram_component|auto_generated|q_a [12]),
	.datac(gnd),
	.datad(\inst2|MUX3_Sel~1_combout ),
	.cin(gnd),
	.combout(\ACC|dffs[12]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ACC|dffs[12]~2 .lut_mask = 16'hAACC;
defparam \ACC|dffs[12]~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \ACC|dffs[12] (
	.clk(\CLOCK~input_o ),
	.d(\ACC|dffs[12]~2_combout ),
	.asdata(\ACC|dffs [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|Shiftreg_Load~combout ),
	.ena(\inst2|Shiftreg_En~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ACC|dffs [12]),
	.prn(vcc));
// synopsys translate_off
defparam \ACC|dffs[12] .is_wysiwyg = "true";
defparam \ACC|dffs[12] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst4|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\inst2|RAM_Wren~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\ACC|dffs [12]}),
	.portaaddr({\MUX1|$00000|auto_generated|result_node[11]~0_combout ,\MUX1|$00000|auto_generated|result_node[10]~1_combout ,\MUX1|$00000|auto_generated|result_node[9]~2_combout ,\MUX1|$00000|auto_generated|result_node[8]~3_combout ,
\MUX1|$00000|auto_generated|result_node[7]~4_combout ,\MUX1|$00000|auto_generated|result_node[6]~5_combout ,\MUX1|$00000|auto_generated|result_node[5]~6_combout ,\MUX1|$00000|auto_generated|result_node[4]~7_combout ,
\MUX1|$00000|auto_generated|result_node[3]~8_combout ,\MUX1|$00000|auto_generated|result_node[2]~9_combout ,\MUX1|$00000|auto_generated|result_node[1]~10_combout ,\MUX1|$00000|auto_generated|result_node[0]~11_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst4|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst4|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a12 .init_file = "LNK_RND_FBC_TEST_BASE_RAM.mif";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "RAM_VERSION2:inst4|altsyncram:altsyncram_component|altsyncram_o2u3:auto_generated|ALTSYNCRAM";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 12;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 4095;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 4096;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 12;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002;
// synopsys translate_on

cycloneive_lcell_comb \inst2|RAM_Wren~1 (
// Equation(s):
// \inst2|RAM_Wren~1_combout  = (\inst4|altsyncram_component|auto_generated|q_a [12] & (\inst2|RAM_Wren~0_combout  & !\inst4|altsyncram_component|auto_generated|q_a [15]))

	.dataa(\inst4|altsyncram_component|auto_generated|q_a [12]),
	.datab(\inst2|RAM_Wren~0_combout ),
	.datac(gnd),
	.datad(\inst4|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\inst2|RAM_Wren~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|RAM_Wren~1 .lut_mask = 16'h0088;
defparam \inst2|RAM_Wren~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst4|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\inst2|RAM_Wren~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\ACC|dffs [13]}),
	.portaaddr({\MUX1|$00000|auto_generated|result_node[11]~0_combout ,\MUX1|$00000|auto_generated|result_node[10]~1_combout ,\MUX1|$00000|auto_generated|result_node[9]~2_combout ,\MUX1|$00000|auto_generated|result_node[8]~3_combout ,
\MUX1|$00000|auto_generated|result_node[7]~4_combout ,\MUX1|$00000|auto_generated|result_node[6]~5_combout ,\MUX1|$00000|auto_generated|result_node[5]~6_combout ,\MUX1|$00000|auto_generated|result_node[4]~7_combout ,
\MUX1|$00000|auto_generated|result_node[3]~8_combout ,\MUX1|$00000|auto_generated|result_node[2]~9_combout ,\MUX1|$00000|auto_generated|result_node[1]~10_combout ,\MUX1|$00000|auto_generated|result_node[0]~11_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst4|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst4|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a13 .init_file = "LNK_RND_FBC_TEST_BASE_RAM.mif";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "RAM_VERSION2:inst4|altsyncram:altsyncram_component|altsyncram_o2u3:auto_generated|ALTSYNCRAM";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 12;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 4095;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 4096;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 12;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003;
// synopsys translate_on

cycloneive_lcell_comb \inst|inst3|out[1]~0 (
// Equation(s):
// \inst|inst3|out[1]~0_combout  = (\inst|inst2|inst3~q  & (!\inst4|altsyncram_component|auto_generated|q_a [14] & ((\inst4|altsyncram_component|auto_generated|q_a [13]) # (!\inst4|altsyncram_component|auto_generated|q_a [12]))))

	.dataa(\inst|inst2|inst3~q ),
	.datab(\inst4|altsyncram_component|auto_generated|q_a [13]),
	.datac(\inst4|altsyncram_component|auto_generated|q_a [12]),
	.datad(\inst4|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\inst|inst3|out[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst3|out[1]~0 .lut_mask = 16'h008A;
defparam \inst|inst3|out[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst3|out[1]~1 (
// Equation(s):
// \inst|inst3|out[1]~1_combout  = (\inst|inst3|out[1]~0_combout  & (!\inst|inst2|inst2~q  & !\inst4|altsyncram_component|auto_generated|q_a [15]))

	.dataa(\inst|inst3|out[1]~0_combout ),
	.datab(gnd),
	.datac(\inst|inst2|inst2~q ),
	.datad(\inst4|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\inst|inst3|out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst3|out[1]~1 .lut_mask = 16'h000A;
defparam \inst|inst3|out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst3|out[1]~2 (
// Equation(s):
// \inst|inst3|out[1]~2_combout  = (\MUX2|$00000|auto_generated|result_node[15]~3_combout  & (\MUX2|$00000|auto_generated|result_node[14]~2_combout  & (\inst|inst2|inst3~q  $ (\inst|inst2|inst2~q ))))

	.dataa(\MUX2|$00000|auto_generated|result_node[15]~3_combout ),
	.datab(\MUX2|$00000|auto_generated|result_node[14]~2_combout ),
	.datac(\inst|inst2|inst3~q ),
	.datad(\inst|inst2|inst2~q ),
	.cin(gnd),
	.combout(\inst|inst3|out[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst3|out[1]~2 .lut_mask = 16'h0880;
defparam \inst|inst3|out[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst2|LNK_Check~0 (
// Equation(s):
// \inst2|LNK_Check~0_combout  = (\MUX2|$00000|auto_generated|result_node[13]~1_combout  & (\MUX2|$00000|auto_generated|result_node[15]~3_combout  & (\MUX2|$00000|auto_generated|result_node[14]~2_combout  & 
// !\MUX2|$00000|auto_generated|result_node[12]~0_combout )))

	.dataa(\MUX2|$00000|auto_generated|result_node[13]~1_combout ),
	.datab(\MUX2|$00000|auto_generated|result_node[15]~3_combout ),
	.datac(\MUX2|$00000|auto_generated|result_node[14]~2_combout ),
	.datad(\MUX2|$00000|auto_generated|result_node[12]~0_combout ),
	.cin(gnd),
	.combout(\inst2|LNK_Check~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|LNK_Check~0 .lut_mask = 16'h0080;
defparam \inst2|LNK_Check~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst8|inst|MUX_Address_Sel_A_B_AWren (
// Equation(s):
// \inst8|inst|MUX_Address_Sel_A_B_AWren~combout  = (\inst2|LNK_Check~0_combout  & ((\inst|inst2|inst3~q ) # (\inst|inst2|inst2~q )))

	.dataa(\inst|inst2|inst3~q ),
	.datab(\inst|inst2|inst2~q ),
	.datac(\inst2|LNK_Check~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst8|inst|MUX_Address_Sel_A_B_AWren~combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst|MUX_Address_Sel_A_B_AWren .lut_mask = 16'hE0E0;
defparam \inst8|inst|MUX_Address_Sel_A_B_AWren .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst13|FBCV_ALU_DECODER|Equal0~0 (
// Equation(s):
// \inst13|FBCV_ALU_DECODER|Equal0~0_combout  = (!\MUX2|$00000|auto_generated|result_node[4]~4_combout  & ((\inst|inst2|inst3~q  & ((!\inst4|altsyncram_component|auto_generated|q_a [3]))) # (!\inst|inst2|inst3~q  & (!\IR_REG|auto_generated|counter_reg_bit 
// [3]))))

	.dataa(\inst|inst2|inst3~q ),
	.datab(\IR_REG|auto_generated|counter_reg_bit [3]),
	.datac(\inst4|altsyncram_component|auto_generated|q_a [3]),
	.datad(\MUX2|$00000|auto_generated|result_node[4]~4_combout ),
	.cin(gnd),
	.combout(\inst13|FBCV_ALU_DECODER|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|FBCV_ALU_DECODER|Equal0~0 .lut_mask = 16'h001B;
defparam \inst13|FBCV_ALU_DECODER|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst13|FBCV_ALU_DECODER|Equal0~1 (
// Equation(s):
// \inst13|FBCV_ALU_DECODER|Equal0~1_combout  = (!\MUX2|$00000|auto_generated|result_node[5]~5_combout  & (!\MUX2|$00000|auto_generated|result_node[6]~6_combout  & (!\MUX2|$00000|auto_generated|result_node[7]~7_combout  & 
// !\MUX2|$00000|auto_generated|result_node[8]~8_combout )))

	.dataa(\MUX2|$00000|auto_generated|result_node[5]~5_combout ),
	.datab(\MUX2|$00000|auto_generated|result_node[6]~6_combout ),
	.datac(\MUX2|$00000|auto_generated|result_node[7]~7_combout ),
	.datad(\MUX2|$00000|auto_generated|result_node[8]~8_combout ),
	.cin(gnd),
	.combout(\inst13|FBCV_ALU_DECODER|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|FBCV_ALU_DECODER|Equal0~1 .lut_mask = 16'h0001;
defparam \inst13|FBCV_ALU_DECODER|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst13|FBCV_ALU_DECODER|Equal0~2 (
// Equation(s):
// \inst13|FBCV_ALU_DECODER|Equal0~2_combout  = (\inst13|FBCV_ALU_DECODER|Equal0~1_combout  & (!\MUX2|$00000|auto_generated|result_node[9]~9_combout  & (!\MUX2|$00000|auto_generated|result_node[10]~10_combout  & 
// !\MUX2|$00000|auto_generated|result_node[11]~11_combout )))

	.dataa(\inst13|FBCV_ALU_DECODER|Equal0~1_combout ),
	.datab(\MUX2|$00000|auto_generated|result_node[9]~9_combout ),
	.datac(\MUX2|$00000|auto_generated|result_node[10]~10_combout ),
	.datad(\MUX2|$00000|auto_generated|result_node[11]~11_combout ),
	.cin(gnd),
	.combout(\inst13|FBCV_ALU_DECODER|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|FBCV_ALU_DECODER|Equal0~2 .lut_mask = 16'h0002;
defparam \inst13|FBCV_ALU_DECODER|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst13|FBCV_ALU_DECODER|Equal0~3 (
// Equation(s):
// \inst13|FBCV_ALU_DECODER|Equal0~3_combout  = (\inst13|FBCV_ALU_DECODER|Equal0~0_combout  & (\inst13|FBCV_ALU_DECODER|Equal0~2_combout  & (!\MUX2|$00000|auto_generated|result_node[1]~12_combout  & !\MUX2|$00000|auto_generated|result_node[2]~13_combout )))

	.dataa(\inst13|FBCV_ALU_DECODER|Equal0~0_combout ),
	.datab(\inst13|FBCV_ALU_DECODER|Equal0~2_combout ),
	.datac(\MUX2|$00000|auto_generated|result_node[1]~12_combout ),
	.datad(\MUX2|$00000|auto_generated|result_node[2]~13_combout ),
	.cin(gnd),
	.combout(\inst13|FBCV_ALU_DECODER|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|FBCV_ALU_DECODER|Equal0~3 .lut_mask = 16'h0008;
defparam \inst13|FBCV_ALU_DECODER|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst13|PC|auto_generated|counter_comb_bita0 (
// Equation(s):
// \inst13|PC|auto_generated|counter_comb_bita0~combout  = \inst13|PC|auto_generated|counter_reg_bit [0] $ (VCC)
// \inst13|PC|auto_generated|counter_comb_bita0~COUT  = CARRY(\inst13|PC|auto_generated|counter_reg_bit [0])

	.dataa(\inst13|PC|auto_generated|counter_reg_bit [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst13|PC|auto_generated|counter_comb_bita0~combout ),
	.cout(\inst13|PC|auto_generated|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \inst13|PC|auto_generated|counter_comb_bita0 .lut_mask = 16'h55AA;
defparam \inst13|PC|auto_generated|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst16|inst9|MUX_Initialv_Select~0 (
// Equation(s):
// \inst16|inst9|MUX_Initialv_Select~0_combout  = (\MUX2|$00000|auto_generated|result_node[15]~3_combout  & (\MUX2|$00000|auto_generated|result_node[14]~2_combout  & !\MUX2|$00000|auto_generated|result_node[13]~1_combout ))

	.dataa(\MUX2|$00000|auto_generated|result_node[15]~3_combout ),
	.datab(\MUX2|$00000|auto_generated|result_node[14]~2_combout ),
	.datac(gnd),
	.datad(\MUX2|$00000|auto_generated|result_node[13]~1_combout ),
	.cin(gnd),
	.combout(\inst16|inst9|MUX_Initialv_Select~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|inst9|MUX_Initialv_Select~0 .lut_mask = 16'h0088;
defparam \inst16|inst9|MUX_Initialv_Select~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst13|FBCV_ALU_DECODER|FBCV_Pc_Reset (
// Equation(s):
// \inst13|FBCV_ALU_DECODER|FBCV_Pc_Reset~combout  = (!\MUX2|$00000|auto_generated|result_node[12]~0_combout  & (\inst16|inst9|Step_PC_Cnt_En~2_combout  & (\inst16|inst9|MUX_Initialv_Select~0_combout  & \inst13|FBCV_ALU_DECODER|comb~0_combout )))

	.dataa(\MUX2|$00000|auto_generated|result_node[12]~0_combout ),
	.datab(\inst16|inst9|Step_PC_Cnt_En~2_combout ),
	.datac(\inst16|inst9|MUX_Initialv_Select~0_combout ),
	.datad(\inst13|FBCV_ALU_DECODER|comb~0_combout ),
	.cin(gnd),
	.combout(\inst13|FBCV_ALU_DECODER|FBCV_Pc_Reset~combout ),
	.cout());
// synopsys translate_off
defparam \inst13|FBCV_ALU_DECODER|FBCV_Pc_Reset .lut_mask = 16'h4000;
defparam \inst13|FBCV_ALU_DECODER|FBCV_Pc_Reset .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst13|PC|auto_generated|_~0 (
// Equation(s):
// \inst13|PC|auto_generated|_~0_combout  = (\inst16|inst9|MUX_Initialv_Select~0_combout  & (!\MUX2|$00000|auto_generated|result_node[12]~0_combout  & ((\inst|inst2|inst3~q ) # (\inst|inst2|inst2~q ))))

	.dataa(\inst16|inst9|MUX_Initialv_Select~0_combout ),
	.datab(\inst|inst2|inst3~q ),
	.datac(\inst|inst2|inst2~q ),
	.datad(\MUX2|$00000|auto_generated|result_node[12]~0_combout ),
	.cin(gnd),
	.combout(\inst13|PC|auto_generated|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|PC|auto_generated|_~0 .lut_mask = 16'h00A8;
defparam \inst13|PC|auto_generated|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst13|PC|auto_generated|counter_reg_bit[0] (
	.clk(\CLOCK~input_o ),
	.d(\inst13|PC|auto_generated|counter_comb_bita0~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst13|FBCV_ALU_DECODER|FBCV_Pc_Reset~combout ),
	.ena(\inst13|PC|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|PC|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|PC|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \inst13|PC|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst13|PC|auto_generated|counter_comb_bita1 (
// Equation(s):
// \inst13|PC|auto_generated|counter_comb_bita1~combout  = (\inst13|PC|auto_generated|counter_reg_bit [1] & (!\inst13|PC|auto_generated|counter_comb_bita0~COUT )) # (!\inst13|PC|auto_generated|counter_reg_bit [1] & 
// ((\inst13|PC|auto_generated|counter_comb_bita0~COUT ) # (GND)))
// \inst13|PC|auto_generated|counter_comb_bita1~COUT  = CARRY((!\inst13|PC|auto_generated|counter_comb_bita0~COUT ) # (!\inst13|PC|auto_generated|counter_reg_bit [1]))

	.dataa(\inst13|PC|auto_generated|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst13|PC|auto_generated|counter_comb_bita0~COUT ),
	.combout(\inst13|PC|auto_generated|counter_comb_bita1~combout ),
	.cout(\inst13|PC|auto_generated|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \inst13|PC|auto_generated|counter_comb_bita1 .lut_mask = 16'h5A5F;
defparam \inst13|PC|auto_generated|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst13|PC|auto_generated|counter_reg_bit[1] (
	.clk(\CLOCK~input_o ),
	.d(\inst13|PC|auto_generated|counter_comb_bita1~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst13|FBCV_ALU_DECODER|FBCV_Pc_Reset~combout ),
	.ena(\inst13|PC|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|PC|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|PC|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \inst13|PC|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[1]~0 (
// Equation(s):
// \inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[1]~0_combout  = \inst13|PC|auto_generated|counter_reg_bit [1] $ (VCC)
// \inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[1]~1  = CARRY(\inst13|PC|auto_generated|counter_reg_bit [1])

	.dataa(\inst13|PC|auto_generated|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[1]~0_combout ),
	.cout(\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[1]~1 ));
// synopsys translate_off
defparam \inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[1]~0 .lut_mask = 16'h55AA;
defparam \inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst13|FBCV_ALU_DECODER|Equal2~0 (
// Equation(s):
// \inst13|FBCV_ALU_DECODER|Equal2~0_combout  = (\inst13|PC|auto_generated|counter_reg_bit [0] & (\MUX2|$00000|auto_generated|result_node[0]~14_combout  & (\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[1]~0_combout  $ 
// (!\MUX2|$00000|auto_generated|result_node[1]~12_combout )))) # (!\inst13|PC|auto_generated|counter_reg_bit [0] & (!\MUX2|$00000|auto_generated|result_node[0]~14_combout  & (\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[1]~0_combout  $ 
// (!\MUX2|$00000|auto_generated|result_node[1]~12_combout ))))

	.dataa(\inst13|PC|auto_generated|counter_reg_bit [0]),
	.datab(\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[1]~0_combout ),
	.datac(\MUX2|$00000|auto_generated|result_node[1]~12_combout ),
	.datad(\MUX2|$00000|auto_generated|result_node[0]~14_combout ),
	.cin(gnd),
	.combout(\inst13|FBCV_ALU_DECODER|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|FBCV_ALU_DECODER|Equal2~0 .lut_mask = 16'h8241;
defparam \inst13|FBCV_ALU_DECODER|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst13|PC|auto_generated|counter_comb_bita2 (
// Equation(s):
// \inst13|PC|auto_generated|counter_comb_bita2~combout  = (\inst13|PC|auto_generated|counter_reg_bit [2] & (\inst13|PC|auto_generated|counter_comb_bita1~COUT  $ (GND))) # (!\inst13|PC|auto_generated|counter_reg_bit [2] & 
// (!\inst13|PC|auto_generated|counter_comb_bita1~COUT  & VCC))
// \inst13|PC|auto_generated|counter_comb_bita2~COUT  = CARRY((\inst13|PC|auto_generated|counter_reg_bit [2] & !\inst13|PC|auto_generated|counter_comb_bita1~COUT ))

	.dataa(\inst13|PC|auto_generated|counter_reg_bit [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst13|PC|auto_generated|counter_comb_bita1~COUT ),
	.combout(\inst13|PC|auto_generated|counter_comb_bita2~combout ),
	.cout(\inst13|PC|auto_generated|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \inst13|PC|auto_generated|counter_comb_bita2 .lut_mask = 16'hA50A;
defparam \inst13|PC|auto_generated|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst13|PC|auto_generated|counter_reg_bit[2] (
	.clk(\CLOCK~input_o ),
	.d(\inst13|PC|auto_generated|counter_comb_bita2~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst13|FBCV_ALU_DECODER|FBCV_Pc_Reset~combout ),
	.ena(\inst13|PC|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|PC|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|PC|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \inst13|PC|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[2]~2 (
// Equation(s):
// \inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[2]~2_combout  = (\inst13|PC|auto_generated|counter_reg_bit [2] & (!\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[1]~1 )) # (!\inst13|PC|auto_generated|counter_reg_bit [2] & 
// ((\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[1]~1 ) # (GND)))
// \inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[2]~3  = CARRY((!\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[1]~1 ) # (!\inst13|PC|auto_generated|counter_reg_bit [2]))

	.dataa(\inst13|PC|auto_generated|counter_reg_bit [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[1]~1 ),
	.combout(\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[2]~2_combout ),
	.cout(\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[2]~3 ));
// synopsys translate_off
defparam \inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[2]~2 .lut_mask = 16'h5A5F;
defparam \inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst13|PC|auto_generated|counter_comb_bita3 (
// Equation(s):
// \inst13|PC|auto_generated|counter_comb_bita3~combout  = (\inst13|PC|auto_generated|counter_reg_bit [3] & (!\inst13|PC|auto_generated|counter_comb_bita2~COUT )) # (!\inst13|PC|auto_generated|counter_reg_bit [3] & 
// ((\inst13|PC|auto_generated|counter_comb_bita2~COUT ) # (GND)))
// \inst13|PC|auto_generated|counter_comb_bita3~COUT  = CARRY((!\inst13|PC|auto_generated|counter_comb_bita2~COUT ) # (!\inst13|PC|auto_generated|counter_reg_bit [3]))

	.dataa(\inst13|PC|auto_generated|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst13|PC|auto_generated|counter_comb_bita2~COUT ),
	.combout(\inst13|PC|auto_generated|counter_comb_bita3~combout ),
	.cout(\inst13|PC|auto_generated|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \inst13|PC|auto_generated|counter_comb_bita3 .lut_mask = 16'h5A5F;
defparam \inst13|PC|auto_generated|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst13|PC|auto_generated|counter_reg_bit[3] (
	.clk(\CLOCK~input_o ),
	.d(\inst13|PC|auto_generated|counter_comb_bita3~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst13|FBCV_ALU_DECODER|FBCV_Pc_Reset~combout ),
	.ena(\inst13|PC|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|PC|auto_generated|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|PC|auto_generated|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \inst13|PC|auto_generated|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[3]~4 (
// Equation(s):
// \inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[3]~4_combout  = (\inst13|PC|auto_generated|counter_reg_bit [3] & (\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[2]~3  $ (GND))) # (!\inst13|PC|auto_generated|counter_reg_bit [3] & 
// (!\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[2]~3  & VCC))
// \inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[3]~5  = CARRY((\inst13|PC|auto_generated|counter_reg_bit [3] & !\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[2]~3 ))

	.dataa(\inst13|PC|auto_generated|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[2]~3 ),
	.combout(\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[3]~4_combout ),
	.cout(\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[3]~5 ));
// synopsys translate_off
defparam \inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[3]~4 .lut_mask = 16'hA50A;
defparam \inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst13|FBCV_ALU_DECODER|Equal2~1 (
// Equation(s):
// \inst13|FBCV_ALU_DECODER|Equal2~1_combout  = (\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[2]~2_combout  & (\MUX2|$00000|auto_generated|result_node[2]~13_combout  & (\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[3]~4_combout  $ 
// (!\MUX2|$00000|auto_generated|result_node[3]~15_combout )))) # (!\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[2]~2_combout  & (!\MUX2|$00000|auto_generated|result_node[2]~13_combout  & (\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[3]~4_combout  $ 
// (!\MUX2|$00000|auto_generated|result_node[3]~15_combout ))))

	.dataa(\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[2]~2_combout ),
	.datab(\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[3]~4_combout ),
	.datac(\MUX2|$00000|auto_generated|result_node[3]~15_combout ),
	.datad(\MUX2|$00000|auto_generated|result_node[2]~13_combout ),
	.cin(gnd),
	.combout(\inst13|FBCV_ALU_DECODER|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|FBCV_ALU_DECODER|Equal2~1 .lut_mask = 16'h8241;
defparam \inst13|FBCV_ALU_DECODER|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst13|PC|auto_generated|counter_comb_bita4 (
// Equation(s):
// \inst13|PC|auto_generated|counter_comb_bita4~combout  = (\inst13|PC|auto_generated|counter_reg_bit [4] & (\inst13|PC|auto_generated|counter_comb_bita3~COUT  $ (GND))) # (!\inst13|PC|auto_generated|counter_reg_bit [4] & 
// (!\inst13|PC|auto_generated|counter_comb_bita3~COUT  & VCC))
// \inst13|PC|auto_generated|counter_comb_bita4~COUT  = CARRY((\inst13|PC|auto_generated|counter_reg_bit [4] & !\inst13|PC|auto_generated|counter_comb_bita3~COUT ))

	.dataa(\inst13|PC|auto_generated|counter_reg_bit [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst13|PC|auto_generated|counter_comb_bita3~COUT ),
	.combout(\inst13|PC|auto_generated|counter_comb_bita4~combout ),
	.cout(\inst13|PC|auto_generated|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \inst13|PC|auto_generated|counter_comb_bita4 .lut_mask = 16'hA50A;
defparam \inst13|PC|auto_generated|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst13|PC|auto_generated|counter_reg_bit[4] (
	.clk(\CLOCK~input_o ),
	.d(\inst13|PC|auto_generated|counter_comb_bita4~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst13|FBCV_ALU_DECODER|FBCV_Pc_Reset~combout ),
	.ena(\inst13|PC|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|PC|auto_generated|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|PC|auto_generated|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \inst13|PC|auto_generated|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[4]~6 (
// Equation(s):
// \inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[4]~6_combout  = (\inst13|PC|auto_generated|counter_reg_bit [4] & (!\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[3]~5 )) # (!\inst13|PC|auto_generated|counter_reg_bit [4] & 
// ((\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[3]~5 ) # (GND)))
// \inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[4]~7  = CARRY((!\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[3]~5 ) # (!\inst13|PC|auto_generated|counter_reg_bit [4]))

	.dataa(\inst13|PC|auto_generated|counter_reg_bit [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[3]~5 ),
	.combout(\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[4]~6_combout ),
	.cout(\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[4]~7 ));
// synopsys translate_off
defparam \inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[4]~6 .lut_mask = 16'h5A5F;
defparam \inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst13|PC|auto_generated|counter_comb_bita5 (
// Equation(s):
// \inst13|PC|auto_generated|counter_comb_bita5~combout  = (\inst13|PC|auto_generated|counter_reg_bit [5] & (!\inst13|PC|auto_generated|counter_comb_bita4~COUT )) # (!\inst13|PC|auto_generated|counter_reg_bit [5] & 
// ((\inst13|PC|auto_generated|counter_comb_bita4~COUT ) # (GND)))
// \inst13|PC|auto_generated|counter_comb_bita5~COUT  = CARRY((!\inst13|PC|auto_generated|counter_comb_bita4~COUT ) # (!\inst13|PC|auto_generated|counter_reg_bit [5]))

	.dataa(\inst13|PC|auto_generated|counter_reg_bit [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst13|PC|auto_generated|counter_comb_bita4~COUT ),
	.combout(\inst13|PC|auto_generated|counter_comb_bita5~combout ),
	.cout(\inst13|PC|auto_generated|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \inst13|PC|auto_generated|counter_comb_bita5 .lut_mask = 16'h5A5F;
defparam \inst13|PC|auto_generated|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst13|PC|auto_generated|counter_reg_bit[5] (
	.clk(\CLOCK~input_o ),
	.d(\inst13|PC|auto_generated|counter_comb_bita5~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst13|FBCV_ALU_DECODER|FBCV_Pc_Reset~combout ),
	.ena(\inst13|PC|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|PC|auto_generated|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|PC|auto_generated|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \inst13|PC|auto_generated|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[5]~8 (
// Equation(s):
// \inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[5]~8_combout  = (\inst13|PC|auto_generated|counter_reg_bit [5] & (\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[4]~7  $ (GND))) # (!\inst13|PC|auto_generated|counter_reg_bit [5] & 
// (!\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[4]~7  & VCC))
// \inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[5]~9  = CARRY((\inst13|PC|auto_generated|counter_reg_bit [5] & !\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[4]~7 ))

	.dataa(\inst13|PC|auto_generated|counter_reg_bit [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[4]~7 ),
	.combout(\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[5]~8_combout ),
	.cout(\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[5]~9 ));
// synopsys translate_off
defparam \inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[5]~8 .lut_mask = 16'hA50A;
defparam \inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst13|FBCV_ALU_DECODER|Equal2~2 (
// Equation(s):
// \inst13|FBCV_ALU_DECODER|Equal2~2_combout  = (\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[4]~6_combout  & (\MUX2|$00000|auto_generated|result_node[4]~4_combout  & (\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[5]~8_combout  $ 
// (!\MUX2|$00000|auto_generated|result_node[5]~5_combout )))) # (!\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[4]~6_combout  & (!\MUX2|$00000|auto_generated|result_node[4]~4_combout  & (\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[5]~8_combout  $ 
// (!\MUX2|$00000|auto_generated|result_node[5]~5_combout ))))

	.dataa(\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[4]~6_combout ),
	.datab(\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[5]~8_combout ),
	.datac(\MUX2|$00000|auto_generated|result_node[5]~5_combout ),
	.datad(\MUX2|$00000|auto_generated|result_node[4]~4_combout ),
	.cin(gnd),
	.combout(\inst13|FBCV_ALU_DECODER|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|FBCV_ALU_DECODER|Equal2~2 .lut_mask = 16'h8241;
defparam \inst13|FBCV_ALU_DECODER|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst13|PC|auto_generated|counter_comb_bita6 (
// Equation(s):
// \inst13|PC|auto_generated|counter_comb_bita6~combout  = (\inst13|PC|auto_generated|counter_reg_bit [6] & (\inst13|PC|auto_generated|counter_comb_bita5~COUT  $ (GND))) # (!\inst13|PC|auto_generated|counter_reg_bit [6] & 
// (!\inst13|PC|auto_generated|counter_comb_bita5~COUT  & VCC))
// \inst13|PC|auto_generated|counter_comb_bita6~COUT  = CARRY((\inst13|PC|auto_generated|counter_reg_bit [6] & !\inst13|PC|auto_generated|counter_comb_bita5~COUT ))

	.dataa(\inst13|PC|auto_generated|counter_reg_bit [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst13|PC|auto_generated|counter_comb_bita5~COUT ),
	.combout(\inst13|PC|auto_generated|counter_comb_bita6~combout ),
	.cout(\inst13|PC|auto_generated|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \inst13|PC|auto_generated|counter_comb_bita6 .lut_mask = 16'hA50A;
defparam \inst13|PC|auto_generated|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst13|PC|auto_generated|counter_reg_bit[6] (
	.clk(\CLOCK~input_o ),
	.d(\inst13|PC|auto_generated|counter_comb_bita6~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst13|FBCV_ALU_DECODER|FBCV_Pc_Reset~combout ),
	.ena(\inst13|PC|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|PC|auto_generated|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|PC|auto_generated|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \inst13|PC|auto_generated|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[6]~10 (
// Equation(s):
// \inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[6]~10_combout  = (\inst13|PC|auto_generated|counter_reg_bit [6] & (!\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[5]~9 )) # (!\inst13|PC|auto_generated|counter_reg_bit [6] & 
// ((\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[5]~9 ) # (GND)))
// \inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[6]~11  = CARRY((!\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[5]~9 ) # (!\inst13|PC|auto_generated|counter_reg_bit [6]))

	.dataa(\inst13|PC|auto_generated|counter_reg_bit [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[5]~9 ),
	.combout(\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[6]~10_combout ),
	.cout(\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[6]~11 ));
// synopsys translate_off
defparam \inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[6]~10 .lut_mask = 16'h5A5F;
defparam \inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[6]~10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst13|PC|auto_generated|counter_comb_bita7 (
// Equation(s):
// \inst13|PC|auto_generated|counter_comb_bita7~combout  = (\inst13|PC|auto_generated|counter_reg_bit [7] & (!\inst13|PC|auto_generated|counter_comb_bita6~COUT )) # (!\inst13|PC|auto_generated|counter_reg_bit [7] & 
// ((\inst13|PC|auto_generated|counter_comb_bita6~COUT ) # (GND)))
// \inst13|PC|auto_generated|counter_comb_bita7~COUT  = CARRY((!\inst13|PC|auto_generated|counter_comb_bita6~COUT ) # (!\inst13|PC|auto_generated|counter_reg_bit [7]))

	.dataa(\inst13|PC|auto_generated|counter_reg_bit [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst13|PC|auto_generated|counter_comb_bita6~COUT ),
	.combout(\inst13|PC|auto_generated|counter_comb_bita7~combout ),
	.cout(\inst13|PC|auto_generated|counter_comb_bita7~COUT ));
// synopsys translate_off
defparam \inst13|PC|auto_generated|counter_comb_bita7 .lut_mask = 16'h5A5F;
defparam \inst13|PC|auto_generated|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst13|PC|auto_generated|counter_reg_bit[7] (
	.clk(\CLOCK~input_o ),
	.d(\inst13|PC|auto_generated|counter_comb_bita7~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst13|FBCV_ALU_DECODER|FBCV_Pc_Reset~combout ),
	.ena(\inst13|PC|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|PC|auto_generated|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|PC|auto_generated|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \inst13|PC|auto_generated|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[7]~12 (
// Equation(s):
// \inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[7]~12_combout  = (\inst13|PC|auto_generated|counter_reg_bit [7] & (\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[6]~11  $ (GND))) # (!\inst13|PC|auto_generated|counter_reg_bit [7] & 
// (!\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[6]~11  & VCC))
// \inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[7]~13  = CARRY((\inst13|PC|auto_generated|counter_reg_bit [7] & !\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[6]~11 ))

	.dataa(\inst13|PC|auto_generated|counter_reg_bit [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[6]~11 ),
	.combout(\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[7]~12_combout ),
	.cout(\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[7]~13 ));
// synopsys translate_off
defparam \inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[7]~12 .lut_mask = 16'hA50A;
defparam \inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[7]~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst13|FBCV_ALU_DECODER|Equal2~3 (
// Equation(s):
// \inst13|FBCV_ALU_DECODER|Equal2~3_combout  = (\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[6]~10_combout  & (\MUX2|$00000|auto_generated|result_node[6]~6_combout  & (\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[7]~12_combout  $ 
// (!\MUX2|$00000|auto_generated|result_node[7]~7_combout )))) # (!\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[6]~10_combout  & (!\MUX2|$00000|auto_generated|result_node[6]~6_combout  & (\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[7]~12_combout  $ 
// (!\MUX2|$00000|auto_generated|result_node[7]~7_combout ))))

	.dataa(\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[6]~10_combout ),
	.datab(\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[7]~12_combout ),
	.datac(\MUX2|$00000|auto_generated|result_node[7]~7_combout ),
	.datad(\MUX2|$00000|auto_generated|result_node[6]~6_combout ),
	.cin(gnd),
	.combout(\inst13|FBCV_ALU_DECODER|Equal2~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|FBCV_ALU_DECODER|Equal2~3 .lut_mask = 16'h8241;
defparam \inst13|FBCV_ALU_DECODER|Equal2~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst13|PC|auto_generated|counter_comb_bita8 (
// Equation(s):
// \inst13|PC|auto_generated|counter_comb_bita8~combout  = (\inst13|PC|auto_generated|counter_reg_bit [8] & (\inst13|PC|auto_generated|counter_comb_bita7~COUT  $ (GND))) # (!\inst13|PC|auto_generated|counter_reg_bit [8] & 
// (!\inst13|PC|auto_generated|counter_comb_bita7~COUT  & VCC))
// \inst13|PC|auto_generated|counter_comb_bita8~COUT  = CARRY((\inst13|PC|auto_generated|counter_reg_bit [8] & !\inst13|PC|auto_generated|counter_comb_bita7~COUT ))

	.dataa(\inst13|PC|auto_generated|counter_reg_bit [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst13|PC|auto_generated|counter_comb_bita7~COUT ),
	.combout(\inst13|PC|auto_generated|counter_comb_bita8~combout ),
	.cout(\inst13|PC|auto_generated|counter_comb_bita8~COUT ));
// synopsys translate_off
defparam \inst13|PC|auto_generated|counter_comb_bita8 .lut_mask = 16'hA50A;
defparam \inst13|PC|auto_generated|counter_comb_bita8 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst13|PC|auto_generated|counter_reg_bit[8] (
	.clk(\CLOCK~input_o ),
	.d(\inst13|PC|auto_generated|counter_comb_bita8~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst13|FBCV_ALU_DECODER|FBCV_Pc_Reset~combout ),
	.ena(\inst13|PC|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|PC|auto_generated|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|PC|auto_generated|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \inst13|PC|auto_generated|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[8]~14 (
// Equation(s):
// \inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[8]~14_combout  = (\inst13|PC|auto_generated|counter_reg_bit [8] & (!\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[7]~13 )) # (!\inst13|PC|auto_generated|counter_reg_bit [8] & 
// ((\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[7]~13 ) # (GND)))
// \inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[8]~15  = CARRY((!\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[7]~13 ) # (!\inst13|PC|auto_generated|counter_reg_bit [8]))

	.dataa(\inst13|PC|auto_generated|counter_reg_bit [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[7]~13 ),
	.combout(\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[8]~14_combout ),
	.cout(\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[8]~15 ));
// synopsys translate_off
defparam \inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[8]~14 .lut_mask = 16'h5A5F;
defparam \inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[8]~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst13|PC|auto_generated|counter_comb_bita9 (
// Equation(s):
// \inst13|PC|auto_generated|counter_comb_bita9~combout  = (\inst13|PC|auto_generated|counter_reg_bit [9] & (!\inst13|PC|auto_generated|counter_comb_bita8~COUT )) # (!\inst13|PC|auto_generated|counter_reg_bit [9] & 
// ((\inst13|PC|auto_generated|counter_comb_bita8~COUT ) # (GND)))
// \inst13|PC|auto_generated|counter_comb_bita9~COUT  = CARRY((!\inst13|PC|auto_generated|counter_comb_bita8~COUT ) # (!\inst13|PC|auto_generated|counter_reg_bit [9]))

	.dataa(\inst13|PC|auto_generated|counter_reg_bit [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst13|PC|auto_generated|counter_comb_bita8~COUT ),
	.combout(\inst13|PC|auto_generated|counter_comb_bita9~combout ),
	.cout(\inst13|PC|auto_generated|counter_comb_bita9~COUT ));
// synopsys translate_off
defparam \inst13|PC|auto_generated|counter_comb_bita9 .lut_mask = 16'h5A5F;
defparam \inst13|PC|auto_generated|counter_comb_bita9 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst13|PC|auto_generated|counter_reg_bit[9] (
	.clk(\CLOCK~input_o ),
	.d(\inst13|PC|auto_generated|counter_comb_bita9~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst13|FBCV_ALU_DECODER|FBCV_Pc_Reset~combout ),
	.ena(\inst13|PC|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|PC|auto_generated|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|PC|auto_generated|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \inst13|PC|auto_generated|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[9]~16 (
// Equation(s):
// \inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[9]~16_combout  = (\inst13|PC|auto_generated|counter_reg_bit [9] & (\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[8]~15  $ (GND))) # (!\inst13|PC|auto_generated|counter_reg_bit [9] & 
// (!\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[8]~15  & VCC))
// \inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[9]~17  = CARRY((\inst13|PC|auto_generated|counter_reg_bit [9] & !\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[8]~15 ))

	.dataa(\inst13|PC|auto_generated|counter_reg_bit [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[8]~15 ),
	.combout(\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[9]~16_combout ),
	.cout(\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[9]~17 ));
// synopsys translate_off
defparam \inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[9]~16 .lut_mask = 16'hA50A;
defparam \inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[9]~16 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst13|FBCV_ALU_DECODER|Equal2~4 (
// Equation(s):
// \inst13|FBCV_ALU_DECODER|Equal2~4_combout  = (\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[8]~14_combout  & (\MUX2|$00000|auto_generated|result_node[8]~8_combout  & (\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[9]~16_combout  $ 
// (!\MUX2|$00000|auto_generated|result_node[9]~9_combout )))) # (!\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[8]~14_combout  & (!\MUX2|$00000|auto_generated|result_node[8]~8_combout  & (\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[9]~16_combout  $ 
// (!\MUX2|$00000|auto_generated|result_node[9]~9_combout ))))

	.dataa(\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[8]~14_combout ),
	.datab(\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[9]~16_combout ),
	.datac(\MUX2|$00000|auto_generated|result_node[9]~9_combout ),
	.datad(\MUX2|$00000|auto_generated|result_node[8]~8_combout ),
	.cin(gnd),
	.combout(\inst13|FBCV_ALU_DECODER|Equal2~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|FBCV_ALU_DECODER|Equal2~4 .lut_mask = 16'h8241;
defparam \inst13|FBCV_ALU_DECODER|Equal2~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst13|PC|auto_generated|counter_comb_bita10 (
// Equation(s):
// \inst13|PC|auto_generated|counter_comb_bita10~combout  = (\inst13|PC|auto_generated|counter_reg_bit [10] & (\inst13|PC|auto_generated|counter_comb_bita9~COUT  $ (GND))) # (!\inst13|PC|auto_generated|counter_reg_bit [10] & 
// (!\inst13|PC|auto_generated|counter_comb_bita9~COUT  & VCC))
// \inst13|PC|auto_generated|counter_comb_bita10~COUT  = CARRY((\inst13|PC|auto_generated|counter_reg_bit [10] & !\inst13|PC|auto_generated|counter_comb_bita9~COUT ))

	.dataa(\inst13|PC|auto_generated|counter_reg_bit [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst13|PC|auto_generated|counter_comb_bita9~COUT ),
	.combout(\inst13|PC|auto_generated|counter_comb_bita10~combout ),
	.cout(\inst13|PC|auto_generated|counter_comb_bita10~COUT ));
// synopsys translate_off
defparam \inst13|PC|auto_generated|counter_comb_bita10 .lut_mask = 16'hA50A;
defparam \inst13|PC|auto_generated|counter_comb_bita10 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst13|PC|auto_generated|counter_reg_bit[10] (
	.clk(\CLOCK~input_o ),
	.d(\inst13|PC|auto_generated|counter_comb_bita10~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst13|FBCV_ALU_DECODER|FBCV_Pc_Reset~combout ),
	.ena(\inst13|PC|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|PC|auto_generated|counter_reg_bit [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|PC|auto_generated|counter_reg_bit[10] .is_wysiwyg = "true";
defparam \inst13|PC|auto_generated|counter_reg_bit[10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[10]~18 (
// Equation(s):
// \inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[10]~18_combout  = (\inst13|PC|auto_generated|counter_reg_bit [10] & (!\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[9]~17 )) # (!\inst13|PC|auto_generated|counter_reg_bit [10] & 
// ((\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[9]~17 ) # (GND)))
// \inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[10]~19  = CARRY((!\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[9]~17 ) # (!\inst13|PC|auto_generated|counter_reg_bit [10]))

	.dataa(\inst13|PC|auto_generated|counter_reg_bit [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[9]~17 ),
	.combout(\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[10]~18_combout ),
	.cout(\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[10]~19 ));
// synopsys translate_off
defparam \inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[10]~18 .lut_mask = 16'h5A5F;
defparam \inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[10]~18 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst13|PC|auto_generated|counter_comb_bita11 (
// Equation(s):
// \inst13|PC|auto_generated|counter_comb_bita11~combout  = \inst13|PC|auto_generated|counter_reg_bit [11] $ (\inst13|PC|auto_generated|counter_comb_bita10~COUT )

	.dataa(\inst13|PC|auto_generated|counter_reg_bit [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst13|PC|auto_generated|counter_comb_bita10~COUT ),
	.combout(\inst13|PC|auto_generated|counter_comb_bita11~combout ),
	.cout());
// synopsys translate_off
defparam \inst13|PC|auto_generated|counter_comb_bita11 .lut_mask = 16'h5A5A;
defparam \inst13|PC|auto_generated|counter_comb_bita11 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst13|PC|auto_generated|counter_reg_bit[11] (
	.clk(\CLOCK~input_o ),
	.d(\inst13|PC|auto_generated|counter_comb_bita11~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst13|FBCV_ALU_DECODER|FBCV_Pc_Reset~combout ),
	.ena(\inst13|PC|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|PC|auto_generated|counter_reg_bit [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|PC|auto_generated|counter_reg_bit[11] .is_wysiwyg = "true";
defparam \inst13|PC|auto_generated|counter_reg_bit[11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[11]~20 (
// Equation(s):
// \inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[11]~20_combout  = \inst13|PC|auto_generated|counter_reg_bit [11] $ (!\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[10]~19 )

	.dataa(\inst13|PC|auto_generated|counter_reg_bit [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[10]~19 ),
	.combout(\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[11]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[11]~20 .lut_mask = 16'hA5A5;
defparam \inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[11]~20 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst13|FBCV_ALU_DECODER|Equal2~5 (
// Equation(s):
// \inst13|FBCV_ALU_DECODER|Equal2~5_combout  = (\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[10]~18_combout  & (\MUX2|$00000|auto_generated|result_node[10]~10_combout  & (\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[11]~20_combout  $ 
// (!\MUX2|$00000|auto_generated|result_node[11]~11_combout )))) # (!\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[10]~18_combout  & (!\MUX2|$00000|auto_generated|result_node[10]~10_combout  & (\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[11]~20_combout  $ 
// (!\MUX2|$00000|auto_generated|result_node[11]~11_combout ))))

	.dataa(\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[10]~18_combout ),
	.datab(\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[11]~20_combout ),
	.datac(\MUX2|$00000|auto_generated|result_node[11]~11_combout ),
	.datad(\MUX2|$00000|auto_generated|result_node[10]~10_combout ),
	.cin(gnd),
	.combout(\inst13|FBCV_ALU_DECODER|Equal2~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|FBCV_ALU_DECODER|Equal2~5 .lut_mask = 16'h8241;
defparam \inst13|FBCV_ALU_DECODER|Equal2~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst13|FBCV_ALU_DECODER|Equal2~6 (
// Equation(s):
// \inst13|FBCV_ALU_DECODER|Equal2~6_combout  = (\inst13|FBCV_ALU_DECODER|Equal2~2_combout  & (\inst13|FBCV_ALU_DECODER|Equal2~3_combout  & (\inst13|FBCV_ALU_DECODER|Equal2~4_combout  & \inst13|FBCV_ALU_DECODER|Equal2~5_combout )))

	.dataa(\inst13|FBCV_ALU_DECODER|Equal2~2_combout ),
	.datab(\inst13|FBCV_ALU_DECODER|Equal2~3_combout ),
	.datac(\inst13|FBCV_ALU_DECODER|Equal2~4_combout ),
	.datad(\inst13|FBCV_ALU_DECODER|Equal2~5_combout ),
	.cin(gnd),
	.combout(\inst13|FBCV_ALU_DECODER|Equal2~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|FBCV_ALU_DECODER|Equal2~6 .lut_mask = 16'h8000;
defparam \inst13|FBCV_ALU_DECODER|Equal2~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst13|FBCV_ALU_DECODER|comb~0 (
// Equation(s):
// \inst13|FBCV_ALU_DECODER|comb~0_combout  = (\inst13|FBCV_ALU_DECODER|Equal0~3_combout ) # ((\inst13|FBCV_ALU_DECODER|Equal2~0_combout  & (\inst13|FBCV_ALU_DECODER|Equal2~1_combout  & \inst13|FBCV_ALU_DECODER|Equal2~6_combout )))

	.dataa(\inst13|FBCV_ALU_DECODER|Equal0~3_combout ),
	.datab(\inst13|FBCV_ALU_DECODER|Equal2~0_combout ),
	.datac(\inst13|FBCV_ALU_DECODER|Equal2~1_combout ),
	.datad(\inst13|FBCV_ALU_DECODER|Equal2~6_combout ),
	.cin(gnd),
	.combout(\inst13|FBCV_ALU_DECODER|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|FBCV_ALU_DECODER|comb~0 .lut_mask = 16'hEAAA;
defparam \inst13|FBCV_ALU_DECODER|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst21|MUX_WREN_A|$00000|auto_generated|result_node[0]~0 (
// Equation(s):
// \inst21|MUX_WREN_A|$00000|auto_generated|result_node[0]~0_combout  = (!\inst8|inst|MUX_Address_Sel_A_B_AWren~combout  & ((!\inst13|PC|auto_generated|_~0_combout ) # (!\inst13|FBCV_ALU_DECODER|comb~0_combout )))

	.dataa(\inst8|inst|MUX_Address_Sel_A_B_AWren~combout ),
	.datab(\inst13|FBCV_ALU_DECODER|comb~0_combout ),
	.datac(\inst13|PC|auto_generated|_~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst21|MUX_WREN_A|$00000|auto_generated|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|MUX_WREN_A|$00000|auto_generated|result_node[0]~0 .lut_mask = 16'h1515;
defparam \inst21|MUX_WREN_A|$00000|auto_generated|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[0]~0 (
// Equation(s):
// \inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[0]~0_combout  = (\inst|inst2|inst3~q  & ((\inst2|LNK_Check~0_combout  & (\MUX2|$00000|auto_generated|result_node[0]~14_combout )) # (!\inst2|LNK_Check~0_combout  & 
// ((\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [0]))))) # (!\inst|inst2|inst3~q  & (((\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [0]))))

	.dataa(\MUX2|$00000|auto_generated|result_node[0]~14_combout ),
	.datab(\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [0]),
	.datac(\inst|inst2|inst3~q ),
	.datad(\inst2|LNK_Check~0_combout ),
	.cin(gnd),
	.combout(\inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[0]~0 .lut_mask = 16'hACCC;
defparam \inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst21|MUX_ADDR_A|$00000|auto_generated|result_node[0]~0 (
// Equation(s):
// \inst21|MUX_ADDR_A|$00000|auto_generated|result_node[0]~0_combout  = (\inst8|inst|MUX_Address_Sel_A_B_AWren~combout  & (\inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[0]~0_combout )) # (!\inst8|inst|MUX_Address_Sel_A_B_AWren~combout  & 
// ((\inst13|PC|auto_generated|counter_reg_bit [0])))

	.dataa(\inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[0]~0_combout ),
	.datab(\inst13|PC|auto_generated|counter_reg_bit [0]),
	.datac(gnd),
	.datad(\inst8|inst|MUX_Address_Sel_A_B_AWren~combout ),
	.cin(gnd),
	.combout(\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|MUX_ADDR_A|$00000|auto_generated|result_node[0]~0 .lut_mask = 16'hAACC;
defparam \inst21|MUX_ADDR_A|$00000|auto_generated|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst13|FBCV_ALU_DECODER|Equal4~0 (
// Equation(s):
// \inst13|FBCV_ALU_DECODER|Equal4~0_combout  = (!\inst13|PC|auto_generated|counter_reg_bit [8] & (!\inst13|PC|auto_generated|counter_reg_bit [9] & (!\inst13|PC|auto_generated|counter_reg_bit [10] & !\inst13|PC|auto_generated|counter_reg_bit [11])))

	.dataa(\inst13|PC|auto_generated|counter_reg_bit [8]),
	.datab(\inst13|PC|auto_generated|counter_reg_bit [9]),
	.datac(\inst13|PC|auto_generated|counter_reg_bit [10]),
	.datad(\inst13|PC|auto_generated|counter_reg_bit [11]),
	.cin(gnd),
	.combout(\inst13|FBCV_ALU_DECODER|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|FBCV_ALU_DECODER|Equal4~0 .lut_mask = 16'h0001;
defparam \inst13|FBCV_ALU_DECODER|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst13|FBCV_ALU_DECODER|Equal4~1 (
// Equation(s):
// \inst13|FBCV_ALU_DECODER|Equal4~1_combout  = (!\inst13|PC|auto_generated|counter_reg_bit [4] & (!\inst13|PC|auto_generated|counter_reg_bit [5] & (!\inst13|PC|auto_generated|counter_reg_bit [6] & !\inst13|PC|auto_generated|counter_reg_bit [7])))

	.dataa(\inst13|PC|auto_generated|counter_reg_bit [4]),
	.datab(\inst13|PC|auto_generated|counter_reg_bit [5]),
	.datac(\inst13|PC|auto_generated|counter_reg_bit [6]),
	.datad(\inst13|PC|auto_generated|counter_reg_bit [7]),
	.cin(gnd),
	.combout(\inst13|FBCV_ALU_DECODER|Equal4~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|FBCV_ALU_DECODER|Equal4~1 .lut_mask = 16'h0001;
defparam \inst13|FBCV_ALU_DECODER|Equal4~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst13|FBCV_ALU_DECODER|Equal4~2 (
// Equation(s):
// \inst13|FBCV_ALU_DECODER|Equal4~2_combout  = (!\inst13|PC|auto_generated|counter_reg_bit [1] & (!\inst13|PC|auto_generated|counter_reg_bit [2] & !\inst13|PC|auto_generated|counter_reg_bit [3]))

	.dataa(gnd),
	.datab(\inst13|PC|auto_generated|counter_reg_bit [1]),
	.datac(\inst13|PC|auto_generated|counter_reg_bit [2]),
	.datad(\inst13|PC|auto_generated|counter_reg_bit [3]),
	.cin(gnd),
	.combout(\inst13|FBCV_ALU_DECODER|Equal4~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|FBCV_ALU_DECODER|Equal4~2 .lut_mask = 16'h0003;
defparam \inst13|FBCV_ALU_DECODER|Equal4~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst13|MUX_RS|$00000|auto_generated|result_node[1]~14 (
// Equation(s):
// \inst13|MUX_RS|$00000|auto_generated|result_node[1]~14_combout  = (\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [1] & (((!\inst13|FBCV_ALU_DECODER|Equal4~2_combout ) # (!\inst13|FBCV_ALU_DECODER|Equal4~1_combout )) # 
// (!\inst13|FBCV_ALU_DECODER|Equal4~0_combout )))

	.dataa(\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [1]),
	.datab(\inst13|FBCV_ALU_DECODER|Equal4~0_combout ),
	.datac(\inst13|FBCV_ALU_DECODER|Equal4~1_combout ),
	.datad(\inst13|FBCV_ALU_DECODER|Equal4~2_combout ),
	.cin(gnd),
	.combout(\inst13|MUX_RS|$00000|auto_generated|result_node[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|MUX_RS|$00000|auto_generated|result_node[1]~14 .lut_mask = 16'h2AAA;
defparam \inst13|MUX_RS|$00000|auto_generated|result_node[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst13|PREV_SUM|dffs[1] (
	.clk(\CLOCK~input_o ),
	.d(vcc),
	.asdata(\inst13|ALU|auto_generated|result[1]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|PREV_SUM|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|PREV_SUM|dffs[1] .is_wysiwyg = "true";
defparam \inst13|PREV_SUM|dffs[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst13|FBCV_ALU_DECODER|Equal3~0 (
// Equation(s):
// \inst13|FBCV_ALU_DECODER|Equal3~0_combout  = (\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[1]~0_combout  & (!\inst13|PC|auto_generated|counter_reg_bit [0] & (!\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[2]~2_combout  & 
// !\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[3]~4_combout )))

	.dataa(\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[1]~0_combout ),
	.datab(\inst13|PC|auto_generated|counter_reg_bit [0]),
	.datac(\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[2]~2_combout ),
	.datad(\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[3]~4_combout ),
	.cin(gnd),
	.combout(\inst13|FBCV_ALU_DECODER|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|FBCV_ALU_DECODER|Equal3~0 .lut_mask = 16'h0002;
defparam \inst13|FBCV_ALU_DECODER|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst13|FBCV_ALU_DECODER|Equal3~1 (
// Equation(s):
// \inst13|FBCV_ALU_DECODER|Equal3~1_combout  = (!\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[4]~6_combout  & (!\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[5]~8_combout  & (!\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[6]~10_combout  & 
// !\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[7]~12_combout )))

	.dataa(\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[4]~6_combout ),
	.datab(\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[5]~8_combout ),
	.datac(\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[6]~10_combout ),
	.datad(\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[7]~12_combout ),
	.cin(gnd),
	.combout(\inst13|FBCV_ALU_DECODER|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|FBCV_ALU_DECODER|Equal3~1 .lut_mask = 16'h0001;
defparam \inst13|FBCV_ALU_DECODER|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst13|FBCV_ALU_DECODER|Equal3~2 (
// Equation(s):
// \inst13|FBCV_ALU_DECODER|Equal3~2_combout  = (!\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[8]~14_combout  & (!\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[9]~16_combout  & (!\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[10]~18_combout  & 
// !\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[11]~20_combout )))

	.dataa(\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[8]~14_combout ),
	.datab(\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[9]~16_combout ),
	.datac(\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[10]~18_combout ),
	.datad(\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[11]~20_combout ),
	.cin(gnd),
	.combout(\inst13|FBCV_ALU_DECODER|Equal3~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|FBCV_ALU_DECODER|Equal3~2 .lut_mask = 16'h0001;
defparam \inst13|FBCV_ALU_DECODER|Equal3~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst13|MUX_LS|$00000|auto_generated|result_node[1]~14 (
// Equation(s):
// \inst13|MUX_LS|$00000|auto_generated|result_node[1]~14_combout  = (\inst13|PREV_SUM|dffs [1] & (((!\inst13|FBCV_ALU_DECODER|Equal3~2_combout ) # (!\inst13|FBCV_ALU_DECODER|Equal3~1_combout )) # (!\inst13|FBCV_ALU_DECODER|Equal3~0_combout )))

	.dataa(\inst13|PREV_SUM|dffs [1]),
	.datab(\inst13|FBCV_ALU_DECODER|Equal3~0_combout ),
	.datac(\inst13|FBCV_ALU_DECODER|Equal3~1_combout ),
	.datad(\inst13|FBCV_ALU_DECODER|Equal3~2_combout ),
	.cin(gnd),
	.combout(\inst13|MUX_LS|$00000|auto_generated|result_node[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|MUX_LS|$00000|auto_generated|result_node[1]~14 .lut_mask = 16'h2AAA;
defparam \inst13|MUX_LS|$00000|auto_generated|result_node[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst13|PREV_SUM|dffs[0] (
	.clk(\CLOCK~input_o ),
	.d(vcc),
	.asdata(\inst13|ALU|auto_generated|result[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|PREV_SUM|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|PREV_SUM|dffs[0] .is_wysiwyg = "true";
defparam \inst13|PREV_SUM|dffs[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst13|MUX_LS|$00000|auto_generated|result_node[0] (
// Equation(s):
// \inst13|MUX_LS|$00000|auto_generated|result_node [0] = (\inst13|PREV_SUM|dffs [0]) # ((\inst13|FBCV_ALU_DECODER|Equal3~0_combout  & (\inst13|FBCV_ALU_DECODER|Equal3~1_combout  & \inst13|FBCV_ALU_DECODER|Equal3~2_combout )))

	.dataa(\inst13|PREV_SUM|dffs [0]),
	.datab(\inst13|FBCV_ALU_DECODER|Equal3~0_combout ),
	.datac(\inst13|FBCV_ALU_DECODER|Equal3~1_combout ),
	.datad(\inst13|FBCV_ALU_DECODER|Equal3~2_combout ),
	.cin(gnd),
	.combout(\inst13|MUX_LS|$00000|auto_generated|result_node [0]),
	.cout());
// synopsys translate_off
defparam \inst13|MUX_LS|$00000|auto_generated|result_node[0] .lut_mask = 16'hEAAA;
defparam \inst13|MUX_LS|$00000|auto_generated|result_node[0] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst13|ALU|auto_generated|result[0]~0 (
// Equation(s):
// \inst13|ALU|auto_generated|result[0]~0_combout  = (\inst13|MUX_RS|$00000|auto_generated|result_node [0] & (\inst13|MUX_LS|$00000|auto_generated|result_node [0] $ (VCC))) # (!\inst13|MUX_RS|$00000|auto_generated|result_node [0] & 
// (\inst13|MUX_LS|$00000|auto_generated|result_node [0] & VCC))
// \inst13|ALU|auto_generated|result[0]~1  = CARRY((\inst13|MUX_RS|$00000|auto_generated|result_node [0] & \inst13|MUX_LS|$00000|auto_generated|result_node [0]))

	.dataa(\inst13|MUX_RS|$00000|auto_generated|result_node [0]),
	.datab(\inst13|MUX_LS|$00000|auto_generated|result_node [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst13|ALU|auto_generated|result[0]~0_combout ),
	.cout(\inst13|ALU|auto_generated|result[0]~1 ));
// synopsys translate_off
defparam \inst13|ALU|auto_generated|result[0]~0 .lut_mask = 16'h6688;
defparam \inst13|ALU|auto_generated|result[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst13|ALU|auto_generated|result[1]~2 (
// Equation(s):
// \inst13|ALU|auto_generated|result[1]~2_combout  = (\inst13|MUX_RS|$00000|auto_generated|result_node[1]~14_combout  & ((\inst13|MUX_LS|$00000|auto_generated|result_node[1]~14_combout  & (\inst13|ALU|auto_generated|result[0]~1  & VCC)) # 
// (!\inst13|MUX_LS|$00000|auto_generated|result_node[1]~14_combout  & (!\inst13|ALU|auto_generated|result[0]~1 )))) # (!\inst13|MUX_RS|$00000|auto_generated|result_node[1]~14_combout  & ((\inst13|MUX_LS|$00000|auto_generated|result_node[1]~14_combout  & 
// (!\inst13|ALU|auto_generated|result[0]~1 )) # (!\inst13|MUX_LS|$00000|auto_generated|result_node[1]~14_combout  & ((\inst13|ALU|auto_generated|result[0]~1 ) # (GND)))))
// \inst13|ALU|auto_generated|result[1]~3  = CARRY((\inst13|MUX_RS|$00000|auto_generated|result_node[1]~14_combout  & (!\inst13|MUX_LS|$00000|auto_generated|result_node[1]~14_combout  & !\inst13|ALU|auto_generated|result[0]~1 )) # 
// (!\inst13|MUX_RS|$00000|auto_generated|result_node[1]~14_combout  & ((!\inst13|ALU|auto_generated|result[0]~1 ) # (!\inst13|MUX_LS|$00000|auto_generated|result_node[1]~14_combout ))))

	.dataa(\inst13|MUX_RS|$00000|auto_generated|result_node[1]~14_combout ),
	.datab(\inst13|MUX_LS|$00000|auto_generated|result_node[1]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst13|ALU|auto_generated|result[0]~1 ),
	.combout(\inst13|ALU|auto_generated|result[1]~2_combout ),
	.cout(\inst13|ALU|auto_generated|result[1]~3 ));
// synopsys translate_off
defparam \inst13|ALU|auto_generated|result[1]~2 .lut_mask = 16'h9617;
defparam \inst13|ALU|auto_generated|result[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst13|MUX_RS|$00000|auto_generated|result_node[2]~13 (
// Equation(s):
// \inst13|MUX_RS|$00000|auto_generated|result_node[2]~13_combout  = (\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [2] & (((!\inst13|FBCV_ALU_DECODER|Equal4~2_combout ) # (!\inst13|FBCV_ALU_DECODER|Equal4~1_combout )) # 
// (!\inst13|FBCV_ALU_DECODER|Equal4~0_combout )))

	.dataa(\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [2]),
	.datab(\inst13|FBCV_ALU_DECODER|Equal4~0_combout ),
	.datac(\inst13|FBCV_ALU_DECODER|Equal4~1_combout ),
	.datad(\inst13|FBCV_ALU_DECODER|Equal4~2_combout ),
	.cin(gnd),
	.combout(\inst13|MUX_RS|$00000|auto_generated|result_node[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|MUX_RS|$00000|auto_generated|result_node[2]~13 .lut_mask = 16'h2AAA;
defparam \inst13|MUX_RS|$00000|auto_generated|result_node[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst13|PREV_SUM|dffs[2] (
	.clk(\CLOCK~input_o ),
	.d(vcc),
	.asdata(\inst13|ALU|auto_generated|result[2]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|PREV_SUM|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|PREV_SUM|dffs[2] .is_wysiwyg = "true";
defparam \inst13|PREV_SUM|dffs[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst13|MUX_LS|$00000|auto_generated|result_node[2]~13 (
// Equation(s):
// \inst13|MUX_LS|$00000|auto_generated|result_node[2]~13_combout  = (\inst13|PREV_SUM|dffs [2] & (((!\inst13|FBCV_ALU_DECODER|Equal3~2_combout ) # (!\inst13|FBCV_ALU_DECODER|Equal3~1_combout )) # (!\inst13|FBCV_ALU_DECODER|Equal3~0_combout )))

	.dataa(\inst13|PREV_SUM|dffs [2]),
	.datab(\inst13|FBCV_ALU_DECODER|Equal3~0_combout ),
	.datac(\inst13|FBCV_ALU_DECODER|Equal3~1_combout ),
	.datad(\inst13|FBCV_ALU_DECODER|Equal3~2_combout ),
	.cin(gnd),
	.combout(\inst13|MUX_LS|$00000|auto_generated|result_node[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|MUX_LS|$00000|auto_generated|result_node[2]~13 .lut_mask = 16'h2AAA;
defparam \inst13|MUX_LS|$00000|auto_generated|result_node[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst13|ALU|auto_generated|result[2]~4 (
// Equation(s):
// \inst13|ALU|auto_generated|result[2]~4_combout  = ((\inst13|MUX_RS|$00000|auto_generated|result_node[2]~13_combout  $ (\inst13|MUX_LS|$00000|auto_generated|result_node[2]~13_combout  $ (!\inst13|ALU|auto_generated|result[1]~3 )))) # (GND)
// \inst13|ALU|auto_generated|result[2]~5  = CARRY((\inst13|MUX_RS|$00000|auto_generated|result_node[2]~13_combout  & ((\inst13|MUX_LS|$00000|auto_generated|result_node[2]~13_combout ) # (!\inst13|ALU|auto_generated|result[1]~3 ))) # 
// (!\inst13|MUX_RS|$00000|auto_generated|result_node[2]~13_combout  & (\inst13|MUX_LS|$00000|auto_generated|result_node[2]~13_combout  & !\inst13|ALU|auto_generated|result[1]~3 )))

	.dataa(\inst13|MUX_RS|$00000|auto_generated|result_node[2]~13_combout ),
	.datab(\inst13|MUX_LS|$00000|auto_generated|result_node[2]~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst13|ALU|auto_generated|result[1]~3 ),
	.combout(\inst13|ALU|auto_generated|result[2]~4_combout ),
	.cout(\inst13|ALU|auto_generated|result[2]~5 ));
// synopsys translate_off
defparam \inst13|ALU|auto_generated|result[2]~4 .lut_mask = 16'h698E;
defparam \inst13|ALU|auto_generated|result[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst13|MUX_RS|$00000|auto_generated|result_node[3]~12 (
// Equation(s):
// \inst13|MUX_RS|$00000|auto_generated|result_node[3]~12_combout  = (\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [3] & (((!\inst13|FBCV_ALU_DECODER|Equal4~2_combout ) # (!\inst13|FBCV_ALU_DECODER|Equal4~1_combout )) # 
// (!\inst13|FBCV_ALU_DECODER|Equal4~0_combout )))

	.dataa(\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [3]),
	.datab(\inst13|FBCV_ALU_DECODER|Equal4~0_combout ),
	.datac(\inst13|FBCV_ALU_DECODER|Equal4~1_combout ),
	.datad(\inst13|FBCV_ALU_DECODER|Equal4~2_combout ),
	.cin(gnd),
	.combout(\inst13|MUX_RS|$00000|auto_generated|result_node[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|MUX_RS|$00000|auto_generated|result_node[3]~12 .lut_mask = 16'h2AAA;
defparam \inst13|MUX_RS|$00000|auto_generated|result_node[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst13|PREV_SUM|dffs[3] (
	.clk(\CLOCK~input_o ),
	.d(vcc),
	.asdata(\inst13|ALU|auto_generated|result[3]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|PREV_SUM|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|PREV_SUM|dffs[3] .is_wysiwyg = "true";
defparam \inst13|PREV_SUM|dffs[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst13|MUX_LS|$00000|auto_generated|result_node[3]~12 (
// Equation(s):
// \inst13|MUX_LS|$00000|auto_generated|result_node[3]~12_combout  = (\inst13|PREV_SUM|dffs [3] & (((!\inst13|FBCV_ALU_DECODER|Equal3~2_combout ) # (!\inst13|FBCV_ALU_DECODER|Equal3~1_combout )) # (!\inst13|FBCV_ALU_DECODER|Equal3~0_combout )))

	.dataa(\inst13|PREV_SUM|dffs [3]),
	.datab(\inst13|FBCV_ALU_DECODER|Equal3~0_combout ),
	.datac(\inst13|FBCV_ALU_DECODER|Equal3~1_combout ),
	.datad(\inst13|FBCV_ALU_DECODER|Equal3~2_combout ),
	.cin(gnd),
	.combout(\inst13|MUX_LS|$00000|auto_generated|result_node[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|MUX_LS|$00000|auto_generated|result_node[3]~12 .lut_mask = 16'h2AAA;
defparam \inst13|MUX_LS|$00000|auto_generated|result_node[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst13|ALU|auto_generated|result[3]~6 (
// Equation(s):
// \inst13|ALU|auto_generated|result[3]~6_combout  = (\inst13|MUX_RS|$00000|auto_generated|result_node[3]~12_combout  & ((\inst13|MUX_LS|$00000|auto_generated|result_node[3]~12_combout  & (\inst13|ALU|auto_generated|result[2]~5  & VCC)) # 
// (!\inst13|MUX_LS|$00000|auto_generated|result_node[3]~12_combout  & (!\inst13|ALU|auto_generated|result[2]~5 )))) # (!\inst13|MUX_RS|$00000|auto_generated|result_node[3]~12_combout  & ((\inst13|MUX_LS|$00000|auto_generated|result_node[3]~12_combout  & 
// (!\inst13|ALU|auto_generated|result[2]~5 )) # (!\inst13|MUX_LS|$00000|auto_generated|result_node[3]~12_combout  & ((\inst13|ALU|auto_generated|result[2]~5 ) # (GND)))))
// \inst13|ALU|auto_generated|result[3]~7  = CARRY((\inst13|MUX_RS|$00000|auto_generated|result_node[3]~12_combout  & (!\inst13|MUX_LS|$00000|auto_generated|result_node[3]~12_combout  & !\inst13|ALU|auto_generated|result[2]~5 )) # 
// (!\inst13|MUX_RS|$00000|auto_generated|result_node[3]~12_combout  & ((!\inst13|ALU|auto_generated|result[2]~5 ) # (!\inst13|MUX_LS|$00000|auto_generated|result_node[3]~12_combout ))))

	.dataa(\inst13|MUX_RS|$00000|auto_generated|result_node[3]~12_combout ),
	.datab(\inst13|MUX_LS|$00000|auto_generated|result_node[3]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst13|ALU|auto_generated|result[2]~5 ),
	.combout(\inst13|ALU|auto_generated|result[3]~6_combout ),
	.cout(\inst13|ALU|auto_generated|result[3]~7 ));
// synopsys translate_off
defparam \inst13|ALU|auto_generated|result[3]~6 .lut_mask = 16'h9617;
defparam \inst13|ALU|auto_generated|result[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst13|MUX_RS|$00000|auto_generated|result_node[4]~11 (
// Equation(s):
// \inst13|MUX_RS|$00000|auto_generated|result_node[4]~11_combout  = (\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [4] & (((!\inst13|FBCV_ALU_DECODER|Equal4~2_combout ) # (!\inst13|FBCV_ALU_DECODER|Equal4~1_combout )) # 
// (!\inst13|FBCV_ALU_DECODER|Equal4~0_combout )))

	.dataa(\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [4]),
	.datab(\inst13|FBCV_ALU_DECODER|Equal4~0_combout ),
	.datac(\inst13|FBCV_ALU_DECODER|Equal4~1_combout ),
	.datad(\inst13|FBCV_ALU_DECODER|Equal4~2_combout ),
	.cin(gnd),
	.combout(\inst13|MUX_RS|$00000|auto_generated|result_node[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|MUX_RS|$00000|auto_generated|result_node[4]~11 .lut_mask = 16'h2AAA;
defparam \inst13|MUX_RS|$00000|auto_generated|result_node[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst13|PREV_SUM|dffs[4] (
	.clk(\CLOCK~input_o ),
	.d(vcc),
	.asdata(\inst13|ALU|auto_generated|result[4]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|PREV_SUM|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|PREV_SUM|dffs[4] .is_wysiwyg = "true";
defparam \inst13|PREV_SUM|dffs[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst13|MUX_LS|$00000|auto_generated|result_node[4]~11 (
// Equation(s):
// \inst13|MUX_LS|$00000|auto_generated|result_node[4]~11_combout  = (\inst13|PREV_SUM|dffs [4] & (((!\inst13|FBCV_ALU_DECODER|Equal3~2_combout ) # (!\inst13|FBCV_ALU_DECODER|Equal3~1_combout )) # (!\inst13|FBCV_ALU_DECODER|Equal3~0_combout )))

	.dataa(\inst13|PREV_SUM|dffs [4]),
	.datab(\inst13|FBCV_ALU_DECODER|Equal3~0_combout ),
	.datac(\inst13|FBCV_ALU_DECODER|Equal3~1_combout ),
	.datad(\inst13|FBCV_ALU_DECODER|Equal3~2_combout ),
	.cin(gnd),
	.combout(\inst13|MUX_LS|$00000|auto_generated|result_node[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|MUX_LS|$00000|auto_generated|result_node[4]~11 .lut_mask = 16'h2AAA;
defparam \inst13|MUX_LS|$00000|auto_generated|result_node[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst13|ALU|auto_generated|result[4]~8 (
// Equation(s):
// \inst13|ALU|auto_generated|result[4]~8_combout  = ((\inst13|MUX_RS|$00000|auto_generated|result_node[4]~11_combout  $ (\inst13|MUX_LS|$00000|auto_generated|result_node[4]~11_combout  $ (!\inst13|ALU|auto_generated|result[3]~7 )))) # (GND)
// \inst13|ALU|auto_generated|result[4]~9  = CARRY((\inst13|MUX_RS|$00000|auto_generated|result_node[4]~11_combout  & ((\inst13|MUX_LS|$00000|auto_generated|result_node[4]~11_combout ) # (!\inst13|ALU|auto_generated|result[3]~7 ))) # 
// (!\inst13|MUX_RS|$00000|auto_generated|result_node[4]~11_combout  & (\inst13|MUX_LS|$00000|auto_generated|result_node[4]~11_combout  & !\inst13|ALU|auto_generated|result[3]~7 )))

	.dataa(\inst13|MUX_RS|$00000|auto_generated|result_node[4]~11_combout ),
	.datab(\inst13|MUX_LS|$00000|auto_generated|result_node[4]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst13|ALU|auto_generated|result[3]~7 ),
	.combout(\inst13|ALU|auto_generated|result[4]~8_combout ),
	.cout(\inst13|ALU|auto_generated|result[4]~9 ));
// synopsys translate_off
defparam \inst13|ALU|auto_generated|result[4]~8 .lut_mask = 16'h698E;
defparam \inst13|ALU|auto_generated|result[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst13|MUX_RS|$00000|auto_generated|result_node[5]~10 (
// Equation(s):
// \inst13|MUX_RS|$00000|auto_generated|result_node[5]~10_combout  = (\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [5] & (((!\inst13|FBCV_ALU_DECODER|Equal4~2_combout ) # (!\inst13|FBCV_ALU_DECODER|Equal4~1_combout )) # 
// (!\inst13|FBCV_ALU_DECODER|Equal4~0_combout )))

	.dataa(\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [5]),
	.datab(\inst13|FBCV_ALU_DECODER|Equal4~0_combout ),
	.datac(\inst13|FBCV_ALU_DECODER|Equal4~1_combout ),
	.datad(\inst13|FBCV_ALU_DECODER|Equal4~2_combout ),
	.cin(gnd),
	.combout(\inst13|MUX_RS|$00000|auto_generated|result_node[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|MUX_RS|$00000|auto_generated|result_node[5]~10 .lut_mask = 16'h2AAA;
defparam \inst13|MUX_RS|$00000|auto_generated|result_node[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst13|PREV_SUM|dffs[5] (
	.clk(\CLOCK~input_o ),
	.d(vcc),
	.asdata(\inst13|ALU|auto_generated|result[5]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|PREV_SUM|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|PREV_SUM|dffs[5] .is_wysiwyg = "true";
defparam \inst13|PREV_SUM|dffs[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst13|MUX_LS|$00000|auto_generated|result_node[5]~10 (
// Equation(s):
// \inst13|MUX_LS|$00000|auto_generated|result_node[5]~10_combout  = (\inst13|PREV_SUM|dffs [5] & (((!\inst13|FBCV_ALU_DECODER|Equal3~2_combout ) # (!\inst13|FBCV_ALU_DECODER|Equal3~1_combout )) # (!\inst13|FBCV_ALU_DECODER|Equal3~0_combout )))

	.dataa(\inst13|PREV_SUM|dffs [5]),
	.datab(\inst13|FBCV_ALU_DECODER|Equal3~0_combout ),
	.datac(\inst13|FBCV_ALU_DECODER|Equal3~1_combout ),
	.datad(\inst13|FBCV_ALU_DECODER|Equal3~2_combout ),
	.cin(gnd),
	.combout(\inst13|MUX_LS|$00000|auto_generated|result_node[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|MUX_LS|$00000|auto_generated|result_node[5]~10 .lut_mask = 16'h2AAA;
defparam \inst13|MUX_LS|$00000|auto_generated|result_node[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst13|ALU|auto_generated|result[5]~10 (
// Equation(s):
// \inst13|ALU|auto_generated|result[5]~10_combout  = (\inst13|MUX_RS|$00000|auto_generated|result_node[5]~10_combout  & ((\inst13|MUX_LS|$00000|auto_generated|result_node[5]~10_combout  & (\inst13|ALU|auto_generated|result[4]~9  & VCC)) # 
// (!\inst13|MUX_LS|$00000|auto_generated|result_node[5]~10_combout  & (!\inst13|ALU|auto_generated|result[4]~9 )))) # (!\inst13|MUX_RS|$00000|auto_generated|result_node[5]~10_combout  & ((\inst13|MUX_LS|$00000|auto_generated|result_node[5]~10_combout  & 
// (!\inst13|ALU|auto_generated|result[4]~9 )) # (!\inst13|MUX_LS|$00000|auto_generated|result_node[5]~10_combout  & ((\inst13|ALU|auto_generated|result[4]~9 ) # (GND)))))
// \inst13|ALU|auto_generated|result[5]~11  = CARRY((\inst13|MUX_RS|$00000|auto_generated|result_node[5]~10_combout  & (!\inst13|MUX_LS|$00000|auto_generated|result_node[5]~10_combout  & !\inst13|ALU|auto_generated|result[4]~9 )) # 
// (!\inst13|MUX_RS|$00000|auto_generated|result_node[5]~10_combout  & ((!\inst13|ALU|auto_generated|result[4]~9 ) # (!\inst13|MUX_LS|$00000|auto_generated|result_node[5]~10_combout ))))

	.dataa(\inst13|MUX_RS|$00000|auto_generated|result_node[5]~10_combout ),
	.datab(\inst13|MUX_LS|$00000|auto_generated|result_node[5]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst13|ALU|auto_generated|result[4]~9 ),
	.combout(\inst13|ALU|auto_generated|result[5]~10_combout ),
	.cout(\inst13|ALU|auto_generated|result[5]~11 ));
// synopsys translate_off
defparam \inst13|ALU|auto_generated|result[5]~10 .lut_mask = 16'h9617;
defparam \inst13|ALU|auto_generated|result[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst13|MUX_RS|$00000|auto_generated|result_node[6]~9 (
// Equation(s):
// \inst13|MUX_RS|$00000|auto_generated|result_node[6]~9_combout  = (\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [6] & (((!\inst13|FBCV_ALU_DECODER|Equal4~2_combout ) # (!\inst13|FBCV_ALU_DECODER|Equal4~1_combout )) # 
// (!\inst13|FBCV_ALU_DECODER|Equal4~0_combout )))

	.dataa(\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [6]),
	.datab(\inst13|FBCV_ALU_DECODER|Equal4~0_combout ),
	.datac(\inst13|FBCV_ALU_DECODER|Equal4~1_combout ),
	.datad(\inst13|FBCV_ALU_DECODER|Equal4~2_combout ),
	.cin(gnd),
	.combout(\inst13|MUX_RS|$00000|auto_generated|result_node[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|MUX_RS|$00000|auto_generated|result_node[6]~9 .lut_mask = 16'h2AAA;
defparam \inst13|MUX_RS|$00000|auto_generated|result_node[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst13|PREV_SUM|dffs[6] (
	.clk(\CLOCK~input_o ),
	.d(vcc),
	.asdata(\inst13|ALU|auto_generated|result[6]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|PREV_SUM|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|PREV_SUM|dffs[6] .is_wysiwyg = "true";
defparam \inst13|PREV_SUM|dffs[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst13|MUX_LS|$00000|auto_generated|result_node[6]~9 (
// Equation(s):
// \inst13|MUX_LS|$00000|auto_generated|result_node[6]~9_combout  = (\inst13|PREV_SUM|dffs [6] & (((!\inst13|FBCV_ALU_DECODER|Equal3~2_combout ) # (!\inst13|FBCV_ALU_DECODER|Equal3~1_combout )) # (!\inst13|FBCV_ALU_DECODER|Equal3~0_combout )))

	.dataa(\inst13|PREV_SUM|dffs [6]),
	.datab(\inst13|FBCV_ALU_DECODER|Equal3~0_combout ),
	.datac(\inst13|FBCV_ALU_DECODER|Equal3~1_combout ),
	.datad(\inst13|FBCV_ALU_DECODER|Equal3~2_combout ),
	.cin(gnd),
	.combout(\inst13|MUX_LS|$00000|auto_generated|result_node[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|MUX_LS|$00000|auto_generated|result_node[6]~9 .lut_mask = 16'h2AAA;
defparam \inst13|MUX_LS|$00000|auto_generated|result_node[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst13|ALU|auto_generated|result[6]~12 (
// Equation(s):
// \inst13|ALU|auto_generated|result[6]~12_combout  = ((\inst13|MUX_RS|$00000|auto_generated|result_node[6]~9_combout  $ (\inst13|MUX_LS|$00000|auto_generated|result_node[6]~9_combout  $ (!\inst13|ALU|auto_generated|result[5]~11 )))) # (GND)
// \inst13|ALU|auto_generated|result[6]~13  = CARRY((\inst13|MUX_RS|$00000|auto_generated|result_node[6]~9_combout  & ((\inst13|MUX_LS|$00000|auto_generated|result_node[6]~9_combout ) # (!\inst13|ALU|auto_generated|result[5]~11 ))) # 
// (!\inst13|MUX_RS|$00000|auto_generated|result_node[6]~9_combout  & (\inst13|MUX_LS|$00000|auto_generated|result_node[6]~9_combout  & !\inst13|ALU|auto_generated|result[5]~11 )))

	.dataa(\inst13|MUX_RS|$00000|auto_generated|result_node[6]~9_combout ),
	.datab(\inst13|MUX_LS|$00000|auto_generated|result_node[6]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst13|ALU|auto_generated|result[5]~11 ),
	.combout(\inst13|ALU|auto_generated|result[6]~12_combout ),
	.cout(\inst13|ALU|auto_generated|result[6]~13 ));
// synopsys translate_off
defparam \inst13|ALU|auto_generated|result[6]~12 .lut_mask = 16'h698E;
defparam \inst13|ALU|auto_generated|result[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst13|MUX_RS|$00000|auto_generated|result_node[7]~8 (
// Equation(s):
// \inst13|MUX_RS|$00000|auto_generated|result_node[7]~8_combout  = (\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [7] & (((!\inst13|FBCV_ALU_DECODER|Equal4~2_combout ) # (!\inst13|FBCV_ALU_DECODER|Equal4~1_combout )) # 
// (!\inst13|FBCV_ALU_DECODER|Equal4~0_combout )))

	.dataa(\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [7]),
	.datab(\inst13|FBCV_ALU_DECODER|Equal4~0_combout ),
	.datac(\inst13|FBCV_ALU_DECODER|Equal4~1_combout ),
	.datad(\inst13|FBCV_ALU_DECODER|Equal4~2_combout ),
	.cin(gnd),
	.combout(\inst13|MUX_RS|$00000|auto_generated|result_node[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|MUX_RS|$00000|auto_generated|result_node[7]~8 .lut_mask = 16'h2AAA;
defparam \inst13|MUX_RS|$00000|auto_generated|result_node[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst13|PREV_SUM|dffs[7] (
	.clk(\CLOCK~input_o ),
	.d(vcc),
	.asdata(\inst13|ALU|auto_generated|result[7]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|PREV_SUM|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|PREV_SUM|dffs[7] .is_wysiwyg = "true";
defparam \inst13|PREV_SUM|dffs[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst13|MUX_LS|$00000|auto_generated|result_node[7]~8 (
// Equation(s):
// \inst13|MUX_LS|$00000|auto_generated|result_node[7]~8_combout  = (\inst13|PREV_SUM|dffs [7] & (((!\inst13|FBCV_ALU_DECODER|Equal3~2_combout ) # (!\inst13|FBCV_ALU_DECODER|Equal3~1_combout )) # (!\inst13|FBCV_ALU_DECODER|Equal3~0_combout )))

	.dataa(\inst13|PREV_SUM|dffs [7]),
	.datab(\inst13|FBCV_ALU_DECODER|Equal3~0_combout ),
	.datac(\inst13|FBCV_ALU_DECODER|Equal3~1_combout ),
	.datad(\inst13|FBCV_ALU_DECODER|Equal3~2_combout ),
	.cin(gnd),
	.combout(\inst13|MUX_LS|$00000|auto_generated|result_node[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|MUX_LS|$00000|auto_generated|result_node[7]~8 .lut_mask = 16'h2AAA;
defparam \inst13|MUX_LS|$00000|auto_generated|result_node[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst13|ALU|auto_generated|result[7]~14 (
// Equation(s):
// \inst13|ALU|auto_generated|result[7]~14_combout  = (\inst13|MUX_RS|$00000|auto_generated|result_node[7]~8_combout  & ((\inst13|MUX_LS|$00000|auto_generated|result_node[7]~8_combout  & (\inst13|ALU|auto_generated|result[6]~13  & VCC)) # 
// (!\inst13|MUX_LS|$00000|auto_generated|result_node[7]~8_combout  & (!\inst13|ALU|auto_generated|result[6]~13 )))) # (!\inst13|MUX_RS|$00000|auto_generated|result_node[7]~8_combout  & ((\inst13|MUX_LS|$00000|auto_generated|result_node[7]~8_combout  & 
// (!\inst13|ALU|auto_generated|result[6]~13 )) # (!\inst13|MUX_LS|$00000|auto_generated|result_node[7]~8_combout  & ((\inst13|ALU|auto_generated|result[6]~13 ) # (GND)))))
// \inst13|ALU|auto_generated|result[7]~15  = CARRY((\inst13|MUX_RS|$00000|auto_generated|result_node[7]~8_combout  & (!\inst13|MUX_LS|$00000|auto_generated|result_node[7]~8_combout  & !\inst13|ALU|auto_generated|result[6]~13 )) # 
// (!\inst13|MUX_RS|$00000|auto_generated|result_node[7]~8_combout  & ((!\inst13|ALU|auto_generated|result[6]~13 ) # (!\inst13|MUX_LS|$00000|auto_generated|result_node[7]~8_combout ))))

	.dataa(\inst13|MUX_RS|$00000|auto_generated|result_node[7]~8_combout ),
	.datab(\inst13|MUX_LS|$00000|auto_generated|result_node[7]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst13|ALU|auto_generated|result[6]~13 ),
	.combout(\inst13|ALU|auto_generated|result[7]~14_combout ),
	.cout(\inst13|ALU|auto_generated|result[7]~15 ));
// synopsys translate_off
defparam \inst13|ALU|auto_generated|result[7]~14 .lut_mask = 16'h9617;
defparam \inst13|ALU|auto_generated|result[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst13|MUX_RS|$00000|auto_generated|result_node[8]~7 (
// Equation(s):
// \inst13|MUX_RS|$00000|auto_generated|result_node[8]~7_combout  = (\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [8] & (((!\inst13|FBCV_ALU_DECODER|Equal4~2_combout ) # (!\inst13|FBCV_ALU_DECODER|Equal4~1_combout )) # 
// (!\inst13|FBCV_ALU_DECODER|Equal4~0_combout )))

	.dataa(\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [8]),
	.datab(\inst13|FBCV_ALU_DECODER|Equal4~0_combout ),
	.datac(\inst13|FBCV_ALU_DECODER|Equal4~1_combout ),
	.datad(\inst13|FBCV_ALU_DECODER|Equal4~2_combout ),
	.cin(gnd),
	.combout(\inst13|MUX_RS|$00000|auto_generated|result_node[8]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|MUX_RS|$00000|auto_generated|result_node[8]~7 .lut_mask = 16'h2AAA;
defparam \inst13|MUX_RS|$00000|auto_generated|result_node[8]~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst13|PREV_SUM|dffs[8] (
	.clk(\CLOCK~input_o ),
	.d(vcc),
	.asdata(\inst13|ALU|auto_generated|result[8]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|PREV_SUM|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|PREV_SUM|dffs[8] .is_wysiwyg = "true";
defparam \inst13|PREV_SUM|dffs[8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst13|MUX_LS|$00000|auto_generated|result_node[8]~7 (
// Equation(s):
// \inst13|MUX_LS|$00000|auto_generated|result_node[8]~7_combout  = (\inst13|PREV_SUM|dffs [8] & (((!\inst13|FBCV_ALU_DECODER|Equal3~2_combout ) # (!\inst13|FBCV_ALU_DECODER|Equal3~1_combout )) # (!\inst13|FBCV_ALU_DECODER|Equal3~0_combout )))

	.dataa(\inst13|PREV_SUM|dffs [8]),
	.datab(\inst13|FBCV_ALU_DECODER|Equal3~0_combout ),
	.datac(\inst13|FBCV_ALU_DECODER|Equal3~1_combout ),
	.datad(\inst13|FBCV_ALU_DECODER|Equal3~2_combout ),
	.cin(gnd),
	.combout(\inst13|MUX_LS|$00000|auto_generated|result_node[8]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|MUX_LS|$00000|auto_generated|result_node[8]~7 .lut_mask = 16'h2AAA;
defparam \inst13|MUX_LS|$00000|auto_generated|result_node[8]~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst13|ALU|auto_generated|result[8]~16 (
// Equation(s):
// \inst13|ALU|auto_generated|result[8]~16_combout  = ((\inst13|MUX_RS|$00000|auto_generated|result_node[8]~7_combout  $ (\inst13|MUX_LS|$00000|auto_generated|result_node[8]~7_combout  $ (!\inst13|ALU|auto_generated|result[7]~15 )))) # (GND)
// \inst13|ALU|auto_generated|result[8]~17  = CARRY((\inst13|MUX_RS|$00000|auto_generated|result_node[8]~7_combout  & ((\inst13|MUX_LS|$00000|auto_generated|result_node[8]~7_combout ) # (!\inst13|ALU|auto_generated|result[7]~15 ))) # 
// (!\inst13|MUX_RS|$00000|auto_generated|result_node[8]~7_combout  & (\inst13|MUX_LS|$00000|auto_generated|result_node[8]~7_combout  & !\inst13|ALU|auto_generated|result[7]~15 )))

	.dataa(\inst13|MUX_RS|$00000|auto_generated|result_node[8]~7_combout ),
	.datab(\inst13|MUX_LS|$00000|auto_generated|result_node[8]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst13|ALU|auto_generated|result[7]~15 ),
	.combout(\inst13|ALU|auto_generated|result[8]~16_combout ),
	.cout(\inst13|ALU|auto_generated|result[8]~17 ));
// synopsys translate_off
defparam \inst13|ALU|auto_generated|result[8]~16 .lut_mask = 16'h698E;
defparam \inst13|ALU|auto_generated|result[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst13|MUX_RS|$00000|auto_generated|result_node[9]~6 (
// Equation(s):
// \inst13|MUX_RS|$00000|auto_generated|result_node[9]~6_combout  = (\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [9] & (((!\inst13|FBCV_ALU_DECODER|Equal4~2_combout ) # (!\inst13|FBCV_ALU_DECODER|Equal4~1_combout )) # 
// (!\inst13|FBCV_ALU_DECODER|Equal4~0_combout )))

	.dataa(\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [9]),
	.datab(\inst13|FBCV_ALU_DECODER|Equal4~0_combout ),
	.datac(\inst13|FBCV_ALU_DECODER|Equal4~1_combout ),
	.datad(\inst13|FBCV_ALU_DECODER|Equal4~2_combout ),
	.cin(gnd),
	.combout(\inst13|MUX_RS|$00000|auto_generated|result_node[9]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|MUX_RS|$00000|auto_generated|result_node[9]~6 .lut_mask = 16'h2AAA;
defparam \inst13|MUX_RS|$00000|auto_generated|result_node[9]~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst13|PREV_SUM|dffs[9] (
	.clk(\CLOCK~input_o ),
	.d(vcc),
	.asdata(\inst13|ALU|auto_generated|result[9]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|PREV_SUM|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|PREV_SUM|dffs[9] .is_wysiwyg = "true";
defparam \inst13|PREV_SUM|dffs[9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst13|MUX_LS|$00000|auto_generated|result_node[9]~6 (
// Equation(s):
// \inst13|MUX_LS|$00000|auto_generated|result_node[9]~6_combout  = (\inst13|PREV_SUM|dffs [9] & (((!\inst13|FBCV_ALU_DECODER|Equal3~2_combout ) # (!\inst13|FBCV_ALU_DECODER|Equal3~1_combout )) # (!\inst13|FBCV_ALU_DECODER|Equal3~0_combout )))

	.dataa(\inst13|PREV_SUM|dffs [9]),
	.datab(\inst13|FBCV_ALU_DECODER|Equal3~0_combout ),
	.datac(\inst13|FBCV_ALU_DECODER|Equal3~1_combout ),
	.datad(\inst13|FBCV_ALU_DECODER|Equal3~2_combout ),
	.cin(gnd),
	.combout(\inst13|MUX_LS|$00000|auto_generated|result_node[9]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|MUX_LS|$00000|auto_generated|result_node[9]~6 .lut_mask = 16'h2AAA;
defparam \inst13|MUX_LS|$00000|auto_generated|result_node[9]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst13|ALU|auto_generated|result[9]~18 (
// Equation(s):
// \inst13|ALU|auto_generated|result[9]~18_combout  = (\inst13|MUX_RS|$00000|auto_generated|result_node[9]~6_combout  & ((\inst13|MUX_LS|$00000|auto_generated|result_node[9]~6_combout  & (\inst13|ALU|auto_generated|result[8]~17  & VCC)) # 
// (!\inst13|MUX_LS|$00000|auto_generated|result_node[9]~6_combout  & (!\inst13|ALU|auto_generated|result[8]~17 )))) # (!\inst13|MUX_RS|$00000|auto_generated|result_node[9]~6_combout  & ((\inst13|MUX_LS|$00000|auto_generated|result_node[9]~6_combout  & 
// (!\inst13|ALU|auto_generated|result[8]~17 )) # (!\inst13|MUX_LS|$00000|auto_generated|result_node[9]~6_combout  & ((\inst13|ALU|auto_generated|result[8]~17 ) # (GND)))))
// \inst13|ALU|auto_generated|result[9]~19  = CARRY((\inst13|MUX_RS|$00000|auto_generated|result_node[9]~6_combout  & (!\inst13|MUX_LS|$00000|auto_generated|result_node[9]~6_combout  & !\inst13|ALU|auto_generated|result[8]~17 )) # 
// (!\inst13|MUX_RS|$00000|auto_generated|result_node[9]~6_combout  & ((!\inst13|ALU|auto_generated|result[8]~17 ) # (!\inst13|MUX_LS|$00000|auto_generated|result_node[9]~6_combout ))))

	.dataa(\inst13|MUX_RS|$00000|auto_generated|result_node[9]~6_combout ),
	.datab(\inst13|MUX_LS|$00000|auto_generated|result_node[9]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst13|ALU|auto_generated|result[8]~17 ),
	.combout(\inst13|ALU|auto_generated|result[9]~18_combout ),
	.cout(\inst13|ALU|auto_generated|result[9]~19 ));
// synopsys translate_off
defparam \inst13|ALU|auto_generated|result[9]~18 .lut_mask = 16'h9617;
defparam \inst13|ALU|auto_generated|result[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst13|MUX_RS|$00000|auto_generated|result_node[10]~5 (
// Equation(s):
// \inst13|MUX_RS|$00000|auto_generated|result_node[10]~5_combout  = (\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [10] & (((!\inst13|FBCV_ALU_DECODER|Equal4~2_combout ) # (!\inst13|FBCV_ALU_DECODER|Equal4~1_combout )) # 
// (!\inst13|FBCV_ALU_DECODER|Equal4~0_combout )))

	.dataa(\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [10]),
	.datab(\inst13|FBCV_ALU_DECODER|Equal4~0_combout ),
	.datac(\inst13|FBCV_ALU_DECODER|Equal4~1_combout ),
	.datad(\inst13|FBCV_ALU_DECODER|Equal4~2_combout ),
	.cin(gnd),
	.combout(\inst13|MUX_RS|$00000|auto_generated|result_node[10]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|MUX_RS|$00000|auto_generated|result_node[10]~5 .lut_mask = 16'h2AAA;
defparam \inst13|MUX_RS|$00000|auto_generated|result_node[10]~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst13|PREV_SUM|dffs[10] (
	.clk(\CLOCK~input_o ),
	.d(vcc),
	.asdata(\inst13|ALU|auto_generated|result[10]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|PREV_SUM|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|PREV_SUM|dffs[10] .is_wysiwyg = "true";
defparam \inst13|PREV_SUM|dffs[10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst13|MUX_LS|$00000|auto_generated|result_node[10]~5 (
// Equation(s):
// \inst13|MUX_LS|$00000|auto_generated|result_node[10]~5_combout  = (\inst13|PREV_SUM|dffs [10] & (((!\inst13|FBCV_ALU_DECODER|Equal3~2_combout ) # (!\inst13|FBCV_ALU_DECODER|Equal3~1_combout )) # (!\inst13|FBCV_ALU_DECODER|Equal3~0_combout )))

	.dataa(\inst13|PREV_SUM|dffs [10]),
	.datab(\inst13|FBCV_ALU_DECODER|Equal3~0_combout ),
	.datac(\inst13|FBCV_ALU_DECODER|Equal3~1_combout ),
	.datad(\inst13|FBCV_ALU_DECODER|Equal3~2_combout ),
	.cin(gnd),
	.combout(\inst13|MUX_LS|$00000|auto_generated|result_node[10]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|MUX_LS|$00000|auto_generated|result_node[10]~5 .lut_mask = 16'h2AAA;
defparam \inst13|MUX_LS|$00000|auto_generated|result_node[10]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst13|ALU|auto_generated|result[10]~20 (
// Equation(s):
// \inst13|ALU|auto_generated|result[10]~20_combout  = ((\inst13|MUX_RS|$00000|auto_generated|result_node[10]~5_combout  $ (\inst13|MUX_LS|$00000|auto_generated|result_node[10]~5_combout  $ (!\inst13|ALU|auto_generated|result[9]~19 )))) # (GND)
// \inst13|ALU|auto_generated|result[10]~21  = CARRY((\inst13|MUX_RS|$00000|auto_generated|result_node[10]~5_combout  & ((\inst13|MUX_LS|$00000|auto_generated|result_node[10]~5_combout ) # (!\inst13|ALU|auto_generated|result[9]~19 ))) # 
// (!\inst13|MUX_RS|$00000|auto_generated|result_node[10]~5_combout  & (\inst13|MUX_LS|$00000|auto_generated|result_node[10]~5_combout  & !\inst13|ALU|auto_generated|result[9]~19 )))

	.dataa(\inst13|MUX_RS|$00000|auto_generated|result_node[10]~5_combout ),
	.datab(\inst13|MUX_LS|$00000|auto_generated|result_node[10]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst13|ALU|auto_generated|result[9]~19 ),
	.combout(\inst13|ALU|auto_generated|result[10]~20_combout ),
	.cout(\inst13|ALU|auto_generated|result[10]~21 ));
// synopsys translate_off
defparam \inst13|ALU|auto_generated|result[10]~20 .lut_mask = 16'h698E;
defparam \inst13|ALU|auto_generated|result[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst13|MUX_RS|$00000|auto_generated|result_node[11]~4 (
// Equation(s):
// \inst13|MUX_RS|$00000|auto_generated|result_node[11]~4_combout  = (\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [11] & (((!\inst13|FBCV_ALU_DECODER|Equal4~2_combout ) # (!\inst13|FBCV_ALU_DECODER|Equal4~1_combout )) # 
// (!\inst13|FBCV_ALU_DECODER|Equal4~0_combout )))

	.dataa(\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [11]),
	.datab(\inst13|FBCV_ALU_DECODER|Equal4~0_combout ),
	.datac(\inst13|FBCV_ALU_DECODER|Equal4~1_combout ),
	.datad(\inst13|FBCV_ALU_DECODER|Equal4~2_combout ),
	.cin(gnd),
	.combout(\inst13|MUX_RS|$00000|auto_generated|result_node[11]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|MUX_RS|$00000|auto_generated|result_node[11]~4 .lut_mask = 16'h2AAA;
defparam \inst13|MUX_RS|$00000|auto_generated|result_node[11]~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst13|PREV_SUM|dffs[11] (
	.clk(\CLOCK~input_o ),
	.d(vcc),
	.asdata(\inst13|ALU|auto_generated|result[11]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|PREV_SUM|dffs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|PREV_SUM|dffs[11] .is_wysiwyg = "true";
defparam \inst13|PREV_SUM|dffs[11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst13|MUX_LS|$00000|auto_generated|result_node[11]~4 (
// Equation(s):
// \inst13|MUX_LS|$00000|auto_generated|result_node[11]~4_combout  = (\inst13|PREV_SUM|dffs [11] & (((!\inst13|FBCV_ALU_DECODER|Equal3~2_combout ) # (!\inst13|FBCV_ALU_DECODER|Equal3~1_combout )) # (!\inst13|FBCV_ALU_DECODER|Equal3~0_combout )))

	.dataa(\inst13|PREV_SUM|dffs [11]),
	.datab(\inst13|FBCV_ALU_DECODER|Equal3~0_combout ),
	.datac(\inst13|FBCV_ALU_DECODER|Equal3~1_combout ),
	.datad(\inst13|FBCV_ALU_DECODER|Equal3~2_combout ),
	.cin(gnd),
	.combout(\inst13|MUX_LS|$00000|auto_generated|result_node[11]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|MUX_LS|$00000|auto_generated|result_node[11]~4 .lut_mask = 16'h2AAA;
defparam \inst13|MUX_LS|$00000|auto_generated|result_node[11]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst13|ALU|auto_generated|result[11]~22 (
// Equation(s):
// \inst13|ALU|auto_generated|result[11]~22_combout  = (\inst13|MUX_RS|$00000|auto_generated|result_node[11]~4_combout  & ((\inst13|MUX_LS|$00000|auto_generated|result_node[11]~4_combout  & (\inst13|ALU|auto_generated|result[10]~21  & VCC)) # 
// (!\inst13|MUX_LS|$00000|auto_generated|result_node[11]~4_combout  & (!\inst13|ALU|auto_generated|result[10]~21 )))) # (!\inst13|MUX_RS|$00000|auto_generated|result_node[11]~4_combout  & ((\inst13|MUX_LS|$00000|auto_generated|result_node[11]~4_combout  & 
// (!\inst13|ALU|auto_generated|result[10]~21 )) # (!\inst13|MUX_LS|$00000|auto_generated|result_node[11]~4_combout  & ((\inst13|ALU|auto_generated|result[10]~21 ) # (GND)))))
// \inst13|ALU|auto_generated|result[11]~23  = CARRY((\inst13|MUX_RS|$00000|auto_generated|result_node[11]~4_combout  & (!\inst13|MUX_LS|$00000|auto_generated|result_node[11]~4_combout  & !\inst13|ALU|auto_generated|result[10]~21 )) # 
// (!\inst13|MUX_RS|$00000|auto_generated|result_node[11]~4_combout  & ((!\inst13|ALU|auto_generated|result[10]~21 ) # (!\inst13|MUX_LS|$00000|auto_generated|result_node[11]~4_combout ))))

	.dataa(\inst13|MUX_RS|$00000|auto_generated|result_node[11]~4_combout ),
	.datab(\inst13|MUX_LS|$00000|auto_generated|result_node[11]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst13|ALU|auto_generated|result[10]~21 ),
	.combout(\inst13|ALU|auto_generated|result[11]~22_combout ),
	.cout(\inst13|ALU|auto_generated|result[11]~23 ));
// synopsys translate_off
defparam \inst13|ALU|auto_generated|result[11]~22 .lut_mask = 16'h9617;
defparam \inst13|ALU|auto_generated|result[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst21|MUX_ADDR_A|$00000|auto_generated|result_node[0]~0_wirecell (
// Equation(s):
// \inst21|MUX_ADDR_A|$00000|auto_generated|result_node[0]~0_wirecell_combout  = !\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[0]~0_combout 

	.dataa(\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[0]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[0]~0_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|MUX_ADDR_A|$00000|auto_generated|result_node[0]~0_wirecell .lut_mask = 16'h5555;
defparam \inst21|MUX_ADDR_A|$00000|auto_generated|result_node[0]~0_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst21|LINK_ADD_ONE|Add0~0 (
// Equation(s):
// \inst21|LINK_ADD_ONE|Add0~0_combout  = (\inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[1]~1_combout  & (\inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[0]~0_combout  $ (VCC))) # 
// (!\inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[1]~1_combout  & (\inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[0]~0_combout  & VCC))
// \inst21|LINK_ADD_ONE|Add0~1  = CARRY((\inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[1]~1_combout  & \inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[0]~0_combout ))

	.dataa(\inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[1]~1_combout ),
	.datab(\inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[0]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst21|LINK_ADD_ONE|Add0~0_combout ),
	.cout(\inst21|LINK_ADD_ONE|Add0~1 ));
// synopsys translate_off
defparam \inst21|LINK_ADD_ONE|Add0~0 .lut_mask = 16'h6688;
defparam \inst21|LINK_ADD_ONE|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst13|FBCV_ALU_DECODER|Add0~0 (
// Equation(s):
// \inst13|FBCV_ALU_DECODER|Add0~0_combout  = (\inst13|PC|auto_generated|counter_reg_bit [0] & (\inst13|PC|auto_generated|counter_reg_bit [1] $ (VCC))) # (!\inst13|PC|auto_generated|counter_reg_bit [0] & (\inst13|PC|auto_generated|counter_reg_bit [1] & VCC))
// \inst13|FBCV_ALU_DECODER|Add0~1  = CARRY((\inst13|PC|auto_generated|counter_reg_bit [0] & \inst13|PC|auto_generated|counter_reg_bit [1]))

	.dataa(\inst13|PC|auto_generated|counter_reg_bit [0]),
	.datab(\inst13|PC|auto_generated|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst13|FBCV_ALU_DECODER|Add0~0_combout ),
	.cout(\inst13|FBCV_ALU_DECODER|Add0~1 ));
// synopsys translate_off
defparam \inst13|FBCV_ALU_DECODER|Add0~0 .lut_mask = 16'h6688;
defparam \inst13|FBCV_ALU_DECODER|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst13|FBCV_ALU_DECODER|Add0~2 (
// Equation(s):
// \inst13|FBCV_ALU_DECODER|Add0~2_combout  = (\inst8|inst|MUX_Address_Sel_A_B_AWren~combout  & (\inst21|LINK_ADD_ONE|Add0~0_combout )) # (!\inst8|inst|MUX_Address_Sel_A_B_AWren~combout  & ((\inst13|FBCV_ALU_DECODER|Add0~0_combout )))

	.dataa(\inst21|LINK_ADD_ONE|Add0~0_combout ),
	.datab(\inst13|FBCV_ALU_DECODER|Add0~0_combout ),
	.datac(gnd),
	.datad(\inst8|inst|MUX_Address_Sel_A_B_AWren~combout ),
	.cin(gnd),
	.combout(\inst13|FBCV_ALU_DECODER|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|FBCV_ALU_DECODER|Add0~2 .lut_mask = 16'hAACC;
defparam \inst13|FBCV_ALU_DECODER|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst21|LINK_ADD_ONE|Add0~2 (
// Equation(s):
// \inst21|LINK_ADD_ONE|Add0~2_combout  = (\inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[2]~2_combout  & (!\inst21|LINK_ADD_ONE|Add0~1 )) # (!\inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[2]~2_combout  & 
// ((\inst21|LINK_ADD_ONE|Add0~1 ) # (GND)))
// \inst21|LINK_ADD_ONE|Add0~3  = CARRY((!\inst21|LINK_ADD_ONE|Add0~1 ) # (!\inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[2]~2_combout ))

	.dataa(\inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[2]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst21|LINK_ADD_ONE|Add0~1 ),
	.combout(\inst21|LINK_ADD_ONE|Add0~2_combout ),
	.cout(\inst21|LINK_ADD_ONE|Add0~3 ));
// synopsys translate_off
defparam \inst21|LINK_ADD_ONE|Add0~2 .lut_mask = 16'h5A5F;
defparam \inst21|LINK_ADD_ONE|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst13|FBCV_ALU_DECODER|Add0~3 (
// Equation(s):
// \inst13|FBCV_ALU_DECODER|Add0~3_combout  = (\inst13|PC|auto_generated|counter_reg_bit [2] & (!\inst13|FBCV_ALU_DECODER|Add0~1 )) # (!\inst13|PC|auto_generated|counter_reg_bit [2] & ((\inst13|FBCV_ALU_DECODER|Add0~1 ) # (GND)))
// \inst13|FBCV_ALU_DECODER|Add0~4  = CARRY((!\inst13|FBCV_ALU_DECODER|Add0~1 ) # (!\inst13|PC|auto_generated|counter_reg_bit [2]))

	.dataa(\inst13|PC|auto_generated|counter_reg_bit [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst13|FBCV_ALU_DECODER|Add0~1 ),
	.combout(\inst13|FBCV_ALU_DECODER|Add0~3_combout ),
	.cout(\inst13|FBCV_ALU_DECODER|Add0~4 ));
// synopsys translate_off
defparam \inst13|FBCV_ALU_DECODER|Add0~3 .lut_mask = 16'h5A5F;
defparam \inst13|FBCV_ALU_DECODER|Add0~3 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst13|FBCV_ALU_DECODER|Add0~5 (
// Equation(s):
// \inst13|FBCV_ALU_DECODER|Add0~5_combout  = (\inst8|inst|MUX_Address_Sel_A_B_AWren~combout  & (\inst21|LINK_ADD_ONE|Add0~2_combout )) # (!\inst8|inst|MUX_Address_Sel_A_B_AWren~combout  & ((\inst13|FBCV_ALU_DECODER|Add0~3_combout )))

	.dataa(\inst21|LINK_ADD_ONE|Add0~2_combout ),
	.datab(\inst13|FBCV_ALU_DECODER|Add0~3_combout ),
	.datac(gnd),
	.datad(\inst8|inst|MUX_Address_Sel_A_B_AWren~combout ),
	.cin(gnd),
	.combout(\inst13|FBCV_ALU_DECODER|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|FBCV_ALU_DECODER|Add0~5 .lut_mask = 16'hAACC;
defparam \inst13|FBCV_ALU_DECODER|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst21|LINK_ADD_ONE|Add0~4 (
// Equation(s):
// \inst21|LINK_ADD_ONE|Add0~4_combout  = (\inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[3]~3_combout  & (\inst21|LINK_ADD_ONE|Add0~3  $ (GND))) # (!\inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[3]~3_combout  & 
// (!\inst21|LINK_ADD_ONE|Add0~3  & VCC))
// \inst21|LINK_ADD_ONE|Add0~5  = CARRY((\inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[3]~3_combout  & !\inst21|LINK_ADD_ONE|Add0~3 ))

	.dataa(\inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[3]~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst21|LINK_ADD_ONE|Add0~3 ),
	.combout(\inst21|LINK_ADD_ONE|Add0~4_combout ),
	.cout(\inst21|LINK_ADD_ONE|Add0~5 ));
// synopsys translate_off
defparam \inst21|LINK_ADD_ONE|Add0~4 .lut_mask = 16'hA50A;
defparam \inst21|LINK_ADD_ONE|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst13|FBCV_ALU_DECODER|Add0~6 (
// Equation(s):
// \inst13|FBCV_ALU_DECODER|Add0~6_combout  = (\inst13|PC|auto_generated|counter_reg_bit [3] & (\inst13|FBCV_ALU_DECODER|Add0~4  $ (GND))) # (!\inst13|PC|auto_generated|counter_reg_bit [3] & (!\inst13|FBCV_ALU_DECODER|Add0~4  & VCC))
// \inst13|FBCV_ALU_DECODER|Add0~7  = CARRY((\inst13|PC|auto_generated|counter_reg_bit [3] & !\inst13|FBCV_ALU_DECODER|Add0~4 ))

	.dataa(\inst13|PC|auto_generated|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst13|FBCV_ALU_DECODER|Add0~4 ),
	.combout(\inst13|FBCV_ALU_DECODER|Add0~6_combout ),
	.cout(\inst13|FBCV_ALU_DECODER|Add0~7 ));
// synopsys translate_off
defparam \inst13|FBCV_ALU_DECODER|Add0~6 .lut_mask = 16'hA50A;
defparam \inst13|FBCV_ALU_DECODER|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst13|FBCV_ALU_DECODER|Add0~8 (
// Equation(s):
// \inst13|FBCV_ALU_DECODER|Add0~8_combout  = (\inst8|inst|MUX_Address_Sel_A_B_AWren~combout  & (\inst21|LINK_ADD_ONE|Add0~4_combout )) # (!\inst8|inst|MUX_Address_Sel_A_B_AWren~combout  & ((\inst13|FBCV_ALU_DECODER|Add0~6_combout )))

	.dataa(\inst21|LINK_ADD_ONE|Add0~4_combout ),
	.datab(\inst13|FBCV_ALU_DECODER|Add0~6_combout ),
	.datac(gnd),
	.datad(\inst8|inst|MUX_Address_Sel_A_B_AWren~combout ),
	.cin(gnd),
	.combout(\inst13|FBCV_ALU_DECODER|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|FBCV_ALU_DECODER|Add0~8 .lut_mask = 16'hAACC;
defparam \inst13|FBCV_ALU_DECODER|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst21|LINK_ADD_ONE|Add0~6 (
// Equation(s):
// \inst21|LINK_ADD_ONE|Add0~6_combout  = (\inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[4]~4_combout  & (!\inst21|LINK_ADD_ONE|Add0~5 )) # (!\inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[4]~4_combout  & 
// ((\inst21|LINK_ADD_ONE|Add0~5 ) # (GND)))
// \inst21|LINK_ADD_ONE|Add0~7  = CARRY((!\inst21|LINK_ADD_ONE|Add0~5 ) # (!\inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[4]~4_combout ))

	.dataa(\inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[4]~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst21|LINK_ADD_ONE|Add0~5 ),
	.combout(\inst21|LINK_ADD_ONE|Add0~6_combout ),
	.cout(\inst21|LINK_ADD_ONE|Add0~7 ));
// synopsys translate_off
defparam \inst21|LINK_ADD_ONE|Add0~6 .lut_mask = 16'h5A5F;
defparam \inst21|LINK_ADD_ONE|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst13|FBCV_ALU_DECODER|Add0~9 (
// Equation(s):
// \inst13|FBCV_ALU_DECODER|Add0~9_combout  = (\inst13|PC|auto_generated|counter_reg_bit [4] & (!\inst13|FBCV_ALU_DECODER|Add0~7 )) # (!\inst13|PC|auto_generated|counter_reg_bit [4] & ((\inst13|FBCV_ALU_DECODER|Add0~7 ) # (GND)))
// \inst13|FBCV_ALU_DECODER|Add0~10  = CARRY((!\inst13|FBCV_ALU_DECODER|Add0~7 ) # (!\inst13|PC|auto_generated|counter_reg_bit [4]))

	.dataa(\inst13|PC|auto_generated|counter_reg_bit [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst13|FBCV_ALU_DECODER|Add0~7 ),
	.combout(\inst13|FBCV_ALU_DECODER|Add0~9_combout ),
	.cout(\inst13|FBCV_ALU_DECODER|Add0~10 ));
// synopsys translate_off
defparam \inst13|FBCV_ALU_DECODER|Add0~9 .lut_mask = 16'h5A5F;
defparam \inst13|FBCV_ALU_DECODER|Add0~9 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst13|FBCV_ALU_DECODER|Add0~11 (
// Equation(s):
// \inst13|FBCV_ALU_DECODER|Add0~11_combout  = (\inst8|inst|MUX_Address_Sel_A_B_AWren~combout  & (\inst21|LINK_ADD_ONE|Add0~6_combout )) # (!\inst8|inst|MUX_Address_Sel_A_B_AWren~combout  & ((\inst13|FBCV_ALU_DECODER|Add0~9_combout )))

	.dataa(\inst21|LINK_ADD_ONE|Add0~6_combout ),
	.datab(\inst13|FBCV_ALU_DECODER|Add0~9_combout ),
	.datac(gnd),
	.datad(\inst8|inst|MUX_Address_Sel_A_B_AWren~combout ),
	.cin(gnd),
	.combout(\inst13|FBCV_ALU_DECODER|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|FBCV_ALU_DECODER|Add0~11 .lut_mask = 16'hAACC;
defparam \inst13|FBCV_ALU_DECODER|Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst21|LINK_ADD_ONE|Add0~8 (
// Equation(s):
// \inst21|LINK_ADD_ONE|Add0~8_combout  = (\inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[5]~5_combout  & (\inst21|LINK_ADD_ONE|Add0~7  $ (GND))) # (!\inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[5]~5_combout  & 
// (!\inst21|LINK_ADD_ONE|Add0~7  & VCC))
// \inst21|LINK_ADD_ONE|Add0~9  = CARRY((\inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[5]~5_combout  & !\inst21|LINK_ADD_ONE|Add0~7 ))

	.dataa(\inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[5]~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst21|LINK_ADD_ONE|Add0~7 ),
	.combout(\inst21|LINK_ADD_ONE|Add0~8_combout ),
	.cout(\inst21|LINK_ADD_ONE|Add0~9 ));
// synopsys translate_off
defparam \inst21|LINK_ADD_ONE|Add0~8 .lut_mask = 16'hA50A;
defparam \inst21|LINK_ADD_ONE|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst13|FBCV_ALU_DECODER|Add0~12 (
// Equation(s):
// \inst13|FBCV_ALU_DECODER|Add0~12_combout  = (\inst13|PC|auto_generated|counter_reg_bit [5] & (\inst13|FBCV_ALU_DECODER|Add0~10  $ (GND))) # (!\inst13|PC|auto_generated|counter_reg_bit [5] & (!\inst13|FBCV_ALU_DECODER|Add0~10  & VCC))
// \inst13|FBCV_ALU_DECODER|Add0~13  = CARRY((\inst13|PC|auto_generated|counter_reg_bit [5] & !\inst13|FBCV_ALU_DECODER|Add0~10 ))

	.dataa(\inst13|PC|auto_generated|counter_reg_bit [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst13|FBCV_ALU_DECODER|Add0~10 ),
	.combout(\inst13|FBCV_ALU_DECODER|Add0~12_combout ),
	.cout(\inst13|FBCV_ALU_DECODER|Add0~13 ));
// synopsys translate_off
defparam \inst13|FBCV_ALU_DECODER|Add0~12 .lut_mask = 16'hA50A;
defparam \inst13|FBCV_ALU_DECODER|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst13|FBCV_ALU_DECODER|Add0~14 (
// Equation(s):
// \inst13|FBCV_ALU_DECODER|Add0~14_combout  = (\inst8|inst|MUX_Address_Sel_A_B_AWren~combout  & (\inst21|LINK_ADD_ONE|Add0~8_combout )) # (!\inst8|inst|MUX_Address_Sel_A_B_AWren~combout  & ((\inst13|FBCV_ALU_DECODER|Add0~12_combout )))

	.dataa(\inst21|LINK_ADD_ONE|Add0~8_combout ),
	.datab(\inst13|FBCV_ALU_DECODER|Add0~12_combout ),
	.datac(gnd),
	.datad(\inst8|inst|MUX_Address_Sel_A_B_AWren~combout ),
	.cin(gnd),
	.combout(\inst13|FBCV_ALU_DECODER|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|FBCV_ALU_DECODER|Add0~14 .lut_mask = 16'hAACC;
defparam \inst13|FBCV_ALU_DECODER|Add0~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst21|LINK_ADD_ONE|Add0~10 (
// Equation(s):
// \inst21|LINK_ADD_ONE|Add0~10_combout  = (\inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[6]~6_combout  & (!\inst21|LINK_ADD_ONE|Add0~9 )) # (!\inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[6]~6_combout  & 
// ((\inst21|LINK_ADD_ONE|Add0~9 ) # (GND)))
// \inst21|LINK_ADD_ONE|Add0~11  = CARRY((!\inst21|LINK_ADD_ONE|Add0~9 ) # (!\inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[6]~6_combout ))

	.dataa(\inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[6]~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst21|LINK_ADD_ONE|Add0~9 ),
	.combout(\inst21|LINK_ADD_ONE|Add0~10_combout ),
	.cout(\inst21|LINK_ADD_ONE|Add0~11 ));
// synopsys translate_off
defparam \inst21|LINK_ADD_ONE|Add0~10 .lut_mask = 16'h5A5F;
defparam \inst21|LINK_ADD_ONE|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst13|FBCV_ALU_DECODER|Add0~15 (
// Equation(s):
// \inst13|FBCV_ALU_DECODER|Add0~15_combout  = (\inst13|PC|auto_generated|counter_reg_bit [6] & (!\inst13|FBCV_ALU_DECODER|Add0~13 )) # (!\inst13|PC|auto_generated|counter_reg_bit [6] & ((\inst13|FBCV_ALU_DECODER|Add0~13 ) # (GND)))
// \inst13|FBCV_ALU_DECODER|Add0~16  = CARRY((!\inst13|FBCV_ALU_DECODER|Add0~13 ) # (!\inst13|PC|auto_generated|counter_reg_bit [6]))

	.dataa(\inst13|PC|auto_generated|counter_reg_bit [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst13|FBCV_ALU_DECODER|Add0~13 ),
	.combout(\inst13|FBCV_ALU_DECODER|Add0~15_combout ),
	.cout(\inst13|FBCV_ALU_DECODER|Add0~16 ));
// synopsys translate_off
defparam \inst13|FBCV_ALU_DECODER|Add0~15 .lut_mask = 16'h5A5F;
defparam \inst13|FBCV_ALU_DECODER|Add0~15 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst13|FBCV_ALU_DECODER|Add0~17 (
// Equation(s):
// \inst13|FBCV_ALU_DECODER|Add0~17_combout  = (\inst8|inst|MUX_Address_Sel_A_B_AWren~combout  & (\inst21|LINK_ADD_ONE|Add0~10_combout )) # (!\inst8|inst|MUX_Address_Sel_A_B_AWren~combout  & ((\inst13|FBCV_ALU_DECODER|Add0~15_combout )))

	.dataa(\inst21|LINK_ADD_ONE|Add0~10_combout ),
	.datab(\inst13|FBCV_ALU_DECODER|Add0~15_combout ),
	.datac(gnd),
	.datad(\inst8|inst|MUX_Address_Sel_A_B_AWren~combout ),
	.cin(gnd),
	.combout(\inst13|FBCV_ALU_DECODER|Add0~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|FBCV_ALU_DECODER|Add0~17 .lut_mask = 16'hAACC;
defparam \inst13|FBCV_ALU_DECODER|Add0~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst21|LINK_ADD_ONE|Add0~12 (
// Equation(s):
// \inst21|LINK_ADD_ONE|Add0~12_combout  = (\inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[7]~7_combout  & (\inst21|LINK_ADD_ONE|Add0~11  $ (GND))) # (!\inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[7]~7_combout  & 
// (!\inst21|LINK_ADD_ONE|Add0~11  & VCC))
// \inst21|LINK_ADD_ONE|Add0~13  = CARRY((\inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[7]~7_combout  & !\inst21|LINK_ADD_ONE|Add0~11 ))

	.dataa(\inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[7]~7_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst21|LINK_ADD_ONE|Add0~11 ),
	.combout(\inst21|LINK_ADD_ONE|Add0~12_combout ),
	.cout(\inst21|LINK_ADD_ONE|Add0~13 ));
// synopsys translate_off
defparam \inst21|LINK_ADD_ONE|Add0~12 .lut_mask = 16'hA50A;
defparam \inst21|LINK_ADD_ONE|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst13|FBCV_ALU_DECODER|Add0~18 (
// Equation(s):
// \inst13|FBCV_ALU_DECODER|Add0~18_combout  = (\inst13|PC|auto_generated|counter_reg_bit [7] & (\inst13|FBCV_ALU_DECODER|Add0~16  $ (GND))) # (!\inst13|PC|auto_generated|counter_reg_bit [7] & (!\inst13|FBCV_ALU_DECODER|Add0~16  & VCC))
// \inst13|FBCV_ALU_DECODER|Add0~19  = CARRY((\inst13|PC|auto_generated|counter_reg_bit [7] & !\inst13|FBCV_ALU_DECODER|Add0~16 ))

	.dataa(\inst13|PC|auto_generated|counter_reg_bit [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst13|FBCV_ALU_DECODER|Add0~16 ),
	.combout(\inst13|FBCV_ALU_DECODER|Add0~18_combout ),
	.cout(\inst13|FBCV_ALU_DECODER|Add0~19 ));
// synopsys translate_off
defparam \inst13|FBCV_ALU_DECODER|Add0~18 .lut_mask = 16'hA50A;
defparam \inst13|FBCV_ALU_DECODER|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst13|FBCV_ALU_DECODER|Add0~20 (
// Equation(s):
// \inst13|FBCV_ALU_DECODER|Add0~20_combout  = (\inst8|inst|MUX_Address_Sel_A_B_AWren~combout  & (\inst21|LINK_ADD_ONE|Add0~12_combout )) # (!\inst8|inst|MUX_Address_Sel_A_B_AWren~combout  & ((\inst13|FBCV_ALU_DECODER|Add0~18_combout )))

	.dataa(\inst21|LINK_ADD_ONE|Add0~12_combout ),
	.datab(\inst13|FBCV_ALU_DECODER|Add0~18_combout ),
	.datac(gnd),
	.datad(\inst8|inst|MUX_Address_Sel_A_B_AWren~combout ),
	.cin(gnd),
	.combout(\inst13|FBCV_ALU_DECODER|Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|FBCV_ALU_DECODER|Add0~20 .lut_mask = 16'hAACC;
defparam \inst13|FBCV_ALU_DECODER|Add0~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst21|LINK_ADD_ONE|Add0~14 (
// Equation(s):
// \inst21|LINK_ADD_ONE|Add0~14_combout  = (\inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[8]~8_combout  & (!\inst21|LINK_ADD_ONE|Add0~13 )) # (!\inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[8]~8_combout  & 
// ((\inst21|LINK_ADD_ONE|Add0~13 ) # (GND)))
// \inst21|LINK_ADD_ONE|Add0~15  = CARRY((!\inst21|LINK_ADD_ONE|Add0~13 ) # (!\inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[8]~8_combout ))

	.dataa(\inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[8]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst21|LINK_ADD_ONE|Add0~13 ),
	.combout(\inst21|LINK_ADD_ONE|Add0~14_combout ),
	.cout(\inst21|LINK_ADD_ONE|Add0~15 ));
// synopsys translate_off
defparam \inst21|LINK_ADD_ONE|Add0~14 .lut_mask = 16'h5A5F;
defparam \inst21|LINK_ADD_ONE|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst13|FBCV_ALU_DECODER|Add0~21 (
// Equation(s):
// \inst13|FBCV_ALU_DECODER|Add0~21_combout  = (\inst13|PC|auto_generated|counter_reg_bit [8] & (!\inst13|FBCV_ALU_DECODER|Add0~19 )) # (!\inst13|PC|auto_generated|counter_reg_bit [8] & ((\inst13|FBCV_ALU_DECODER|Add0~19 ) # (GND)))
// \inst13|FBCV_ALU_DECODER|Add0~22  = CARRY((!\inst13|FBCV_ALU_DECODER|Add0~19 ) # (!\inst13|PC|auto_generated|counter_reg_bit [8]))

	.dataa(\inst13|PC|auto_generated|counter_reg_bit [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst13|FBCV_ALU_DECODER|Add0~19 ),
	.combout(\inst13|FBCV_ALU_DECODER|Add0~21_combout ),
	.cout(\inst13|FBCV_ALU_DECODER|Add0~22 ));
// synopsys translate_off
defparam \inst13|FBCV_ALU_DECODER|Add0~21 .lut_mask = 16'h5A5F;
defparam \inst13|FBCV_ALU_DECODER|Add0~21 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst13|FBCV_ALU_DECODER|Add0~23 (
// Equation(s):
// \inst13|FBCV_ALU_DECODER|Add0~23_combout  = (\inst8|inst|MUX_Address_Sel_A_B_AWren~combout  & (\inst21|LINK_ADD_ONE|Add0~14_combout )) # (!\inst8|inst|MUX_Address_Sel_A_B_AWren~combout  & ((\inst13|FBCV_ALU_DECODER|Add0~21_combout )))

	.dataa(\inst21|LINK_ADD_ONE|Add0~14_combout ),
	.datab(\inst13|FBCV_ALU_DECODER|Add0~21_combout ),
	.datac(gnd),
	.datad(\inst8|inst|MUX_Address_Sel_A_B_AWren~combout ),
	.cin(gnd),
	.combout(\inst13|FBCV_ALU_DECODER|Add0~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|FBCV_ALU_DECODER|Add0~23 .lut_mask = 16'hAACC;
defparam \inst13|FBCV_ALU_DECODER|Add0~23 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst21|LINK_ADD_ONE|Add0~16 (
// Equation(s):
// \inst21|LINK_ADD_ONE|Add0~16_combout  = (\inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[9]~9_combout  & (\inst21|LINK_ADD_ONE|Add0~15  $ (GND))) # (!\inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[9]~9_combout  & 
// (!\inst21|LINK_ADD_ONE|Add0~15  & VCC))
// \inst21|LINK_ADD_ONE|Add0~17  = CARRY((\inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[9]~9_combout  & !\inst21|LINK_ADD_ONE|Add0~15 ))

	.dataa(\inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[9]~9_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst21|LINK_ADD_ONE|Add0~15 ),
	.combout(\inst21|LINK_ADD_ONE|Add0~16_combout ),
	.cout(\inst21|LINK_ADD_ONE|Add0~17 ));
// synopsys translate_off
defparam \inst21|LINK_ADD_ONE|Add0~16 .lut_mask = 16'hA50A;
defparam \inst21|LINK_ADD_ONE|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst13|FBCV_ALU_DECODER|Add0~24 (
// Equation(s):
// \inst13|FBCV_ALU_DECODER|Add0~24_combout  = (\inst13|PC|auto_generated|counter_reg_bit [9] & (\inst13|FBCV_ALU_DECODER|Add0~22  $ (GND))) # (!\inst13|PC|auto_generated|counter_reg_bit [9] & (!\inst13|FBCV_ALU_DECODER|Add0~22  & VCC))
// \inst13|FBCV_ALU_DECODER|Add0~25  = CARRY((\inst13|PC|auto_generated|counter_reg_bit [9] & !\inst13|FBCV_ALU_DECODER|Add0~22 ))

	.dataa(\inst13|PC|auto_generated|counter_reg_bit [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst13|FBCV_ALU_DECODER|Add0~22 ),
	.combout(\inst13|FBCV_ALU_DECODER|Add0~24_combout ),
	.cout(\inst13|FBCV_ALU_DECODER|Add0~25 ));
// synopsys translate_off
defparam \inst13|FBCV_ALU_DECODER|Add0~24 .lut_mask = 16'hA50A;
defparam \inst13|FBCV_ALU_DECODER|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst13|FBCV_ALU_DECODER|Add0~26 (
// Equation(s):
// \inst13|FBCV_ALU_DECODER|Add0~26_combout  = (\inst8|inst|MUX_Address_Sel_A_B_AWren~combout  & (\inst21|LINK_ADD_ONE|Add0~16_combout )) # (!\inst8|inst|MUX_Address_Sel_A_B_AWren~combout  & ((\inst13|FBCV_ALU_DECODER|Add0~24_combout )))

	.dataa(\inst21|LINK_ADD_ONE|Add0~16_combout ),
	.datab(\inst13|FBCV_ALU_DECODER|Add0~24_combout ),
	.datac(gnd),
	.datad(\inst8|inst|MUX_Address_Sel_A_B_AWren~combout ),
	.cin(gnd),
	.combout(\inst13|FBCV_ALU_DECODER|Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|FBCV_ALU_DECODER|Add0~26 .lut_mask = 16'hAACC;
defparam \inst13|FBCV_ALU_DECODER|Add0~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst21|LINK_ADD_ONE|Add0~18 (
// Equation(s):
// \inst21|LINK_ADD_ONE|Add0~18_combout  = (\inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[10]~10_combout  & (!\inst21|LINK_ADD_ONE|Add0~17 )) # (!\inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[10]~10_combout  & 
// ((\inst21|LINK_ADD_ONE|Add0~17 ) # (GND)))
// \inst21|LINK_ADD_ONE|Add0~19  = CARRY((!\inst21|LINK_ADD_ONE|Add0~17 ) # (!\inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[10]~10_combout ))

	.dataa(\inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[10]~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst21|LINK_ADD_ONE|Add0~17 ),
	.combout(\inst21|LINK_ADD_ONE|Add0~18_combout ),
	.cout(\inst21|LINK_ADD_ONE|Add0~19 ));
// synopsys translate_off
defparam \inst21|LINK_ADD_ONE|Add0~18 .lut_mask = 16'h5A5F;
defparam \inst21|LINK_ADD_ONE|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst13|FBCV_ALU_DECODER|Add0~27 (
// Equation(s):
// \inst13|FBCV_ALU_DECODER|Add0~27_combout  = (\inst13|PC|auto_generated|counter_reg_bit [10] & (!\inst13|FBCV_ALU_DECODER|Add0~25 )) # (!\inst13|PC|auto_generated|counter_reg_bit [10] & ((\inst13|FBCV_ALU_DECODER|Add0~25 ) # (GND)))
// \inst13|FBCV_ALU_DECODER|Add0~28  = CARRY((!\inst13|FBCV_ALU_DECODER|Add0~25 ) # (!\inst13|PC|auto_generated|counter_reg_bit [10]))

	.dataa(\inst13|PC|auto_generated|counter_reg_bit [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst13|FBCV_ALU_DECODER|Add0~25 ),
	.combout(\inst13|FBCV_ALU_DECODER|Add0~27_combout ),
	.cout(\inst13|FBCV_ALU_DECODER|Add0~28 ));
// synopsys translate_off
defparam \inst13|FBCV_ALU_DECODER|Add0~27 .lut_mask = 16'h5A5F;
defparam \inst13|FBCV_ALU_DECODER|Add0~27 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst13|FBCV_ALU_DECODER|Add0~29 (
// Equation(s):
// \inst13|FBCV_ALU_DECODER|Add0~29_combout  = (\inst8|inst|MUX_Address_Sel_A_B_AWren~combout  & (\inst21|LINK_ADD_ONE|Add0~18_combout )) # (!\inst8|inst|MUX_Address_Sel_A_B_AWren~combout  & ((\inst13|FBCV_ALU_DECODER|Add0~27_combout )))

	.dataa(\inst21|LINK_ADD_ONE|Add0~18_combout ),
	.datab(\inst13|FBCV_ALU_DECODER|Add0~27_combout ),
	.datac(gnd),
	.datad(\inst8|inst|MUX_Address_Sel_A_B_AWren~combout ),
	.cin(gnd),
	.combout(\inst13|FBCV_ALU_DECODER|Add0~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|FBCV_ALU_DECODER|Add0~29 .lut_mask = 16'hAACC;
defparam \inst13|FBCV_ALU_DECODER|Add0~29 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst21|LINK_ADD_ONE|Add0~20 (
// Equation(s):
// \inst21|LINK_ADD_ONE|Add0~20_combout  = \inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[11]~11_combout  $ (!\inst21|LINK_ADD_ONE|Add0~19 )

	.dataa(\inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[11]~11_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst21|LINK_ADD_ONE|Add0~19 ),
	.combout(\inst21|LINK_ADD_ONE|Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|LINK_ADD_ONE|Add0~20 .lut_mask = 16'hA5A5;
defparam \inst21|LINK_ADD_ONE|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst13|FBCV_ALU_DECODER|Add0~30 (
// Equation(s):
// \inst13|FBCV_ALU_DECODER|Add0~30_combout  = \inst13|PC|auto_generated|counter_reg_bit [11] $ (!\inst13|FBCV_ALU_DECODER|Add0~28 )

	.dataa(\inst13|PC|auto_generated|counter_reg_bit [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst13|FBCV_ALU_DECODER|Add0~28 ),
	.combout(\inst13|FBCV_ALU_DECODER|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|FBCV_ALU_DECODER|Add0~30 .lut_mask = 16'hA5A5;
defparam \inst13|FBCV_ALU_DECODER|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst13|FBCV_ALU_DECODER|Add0~32 (
// Equation(s):
// \inst13|FBCV_ALU_DECODER|Add0~32_combout  = (\inst8|inst|MUX_Address_Sel_A_B_AWren~combout  & (\inst21|LINK_ADD_ONE|Add0~20_combout )) # (!\inst8|inst|MUX_Address_Sel_A_B_AWren~combout  & ((\inst13|FBCV_ALU_DECODER|Add0~30_combout )))

	.dataa(\inst21|LINK_ADD_ONE|Add0~20_combout ),
	.datab(\inst13|FBCV_ALU_DECODER|Add0~30_combout ),
	.datac(gnd),
	.datad(\inst8|inst|MUX_Address_Sel_A_B_AWren~combout ),
	.cin(gnd),
	.combout(\inst13|FBCV_ALU_DECODER|Add0~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|FBCV_ALU_DECODER|Add0~32 .lut_mask = 16'hAACC;
defparam \inst13|FBCV_ALU_DECODER|Add0~32 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\inst21|MUX_WREN_A|$00000|auto_generated|result_node[0]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst13|ALU|auto_generated|result[11]~22_combout }),
	.portaaddr({\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[11]~11_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[10]~10_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[9]~9_combout ,
\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[8]~8_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[7]~7_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[6]~6_combout ,
\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[5]~5_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[4]~4_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[3]~3_combout ,
\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[2]~2_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[1]~1_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst13|FBCV_ALU_DECODER|Add0~32_combout ,\inst13|FBCV_ALU_DECODER|Add0~29_combout ,\inst13|FBCV_ALU_DECODER|Add0~26_combout ,\inst13|FBCV_ALU_DECODER|Add0~23_combout ,\inst13|FBCV_ALU_DECODER|Add0~20_combout ,\inst13|FBCV_ALU_DECODER|Add0~17_combout ,
\inst13|FBCV_ALU_DECODER|Add0~14_combout ,\inst13|FBCV_ALU_DECODER|Add0~11_combout ,\inst13|FBCV_ALU_DECODER|Add0~8_combout ,\inst13|FBCV_ALU_DECODER|Add0~5_combout ,\inst13|FBCV_ALU_DECODER|Add0~2_combout ,
\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[0]~0_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a11 .init_file = "LNK_RND_FBC_TEST_DUAL_PORT_RAM_WITH_LIST.mif";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "LNK_FBC_DUAL_PORT_RAM_SCHEMATIC:inst21|LNK_FBC_DUAL_PORT_RAM:DUAL_PORT_RAM|altsyncram:altsyncram_component|altsyncram_hln2:auto_generated|ALTSYNCRAM";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "bidir_dual_port";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 12;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 4095;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 4096;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clock = "clock0";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 12;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_in_clock = "clock0";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a11 .port_b_last_address = 4095;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 4096;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_width = 16;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock0";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a11 .port_b_write_enable_clock = "clock0";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_lcell_comb \inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[11]~11 (
// Equation(s):
// \inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[11]~11_combout  = (\inst|inst2|inst3~q  & ((\inst2|LNK_Check~0_combout  & (\MUX2|$00000|auto_generated|result_node[11]~11_combout )) # (!\inst2|LNK_Check~0_combout  & 
// ((\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [11]))))) # (!\inst|inst2|inst3~q  & (((\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [11]))))

	.dataa(\MUX2|$00000|auto_generated|result_node[11]~11_combout ),
	.datab(\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [11]),
	.datac(\inst|inst2|inst3~q ),
	.datad(\inst2|LNK_Check~0_combout ),
	.cin(gnd),
	.combout(\inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[11]~11 .lut_mask = 16'hACCC;
defparam \inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst21|MUX_ADDR_A|$00000|auto_generated|result_node[11]~11 (
// Equation(s):
// \inst21|MUX_ADDR_A|$00000|auto_generated|result_node[11]~11_combout  = (\inst8|inst|MUX_Address_Sel_A_B_AWren~combout  & (\inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[11]~11_combout )) # (!\inst8|inst|MUX_Address_Sel_A_B_AWren~combout  & 
// ((\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[11]~20_combout )))

	.dataa(\inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[11]~11_combout ),
	.datab(\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[11]~20_combout ),
	.datac(gnd),
	.datad(\inst8|inst|MUX_Address_Sel_A_B_AWren~combout ),
	.cin(gnd),
	.combout(\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|MUX_ADDR_A|$00000|auto_generated|result_node[11]~11 .lut_mask = 16'hAACC;
defparam \inst21|MUX_ADDR_A|$00000|auto_generated|result_node[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\inst21|MUX_WREN_A|$00000|auto_generated|result_node[0]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst13|ALU|auto_generated|result[10]~20_combout }),
	.portaaddr({\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[11]~11_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[10]~10_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[9]~9_combout ,
\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[8]~8_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[7]~7_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[6]~6_combout ,
\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[5]~5_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[4]~4_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[3]~3_combout ,
\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[2]~2_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[1]~1_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst13|FBCV_ALU_DECODER|Add0~32_combout ,\inst13|FBCV_ALU_DECODER|Add0~29_combout ,\inst13|FBCV_ALU_DECODER|Add0~26_combout ,\inst13|FBCV_ALU_DECODER|Add0~23_combout ,\inst13|FBCV_ALU_DECODER|Add0~20_combout ,\inst13|FBCV_ALU_DECODER|Add0~17_combout ,
\inst13|FBCV_ALU_DECODER|Add0~14_combout ,\inst13|FBCV_ALU_DECODER|Add0~11_combout ,\inst13|FBCV_ALU_DECODER|Add0~8_combout ,\inst13|FBCV_ALU_DECODER|Add0~5_combout ,\inst13|FBCV_ALU_DECODER|Add0~2_combout ,
\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[0]~0_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a10 .init_file = "LNK_RND_FBC_TEST_DUAL_PORT_RAM_WITH_LIST.mif";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "LNK_FBC_DUAL_PORT_RAM_SCHEMATIC:inst21|LNK_FBC_DUAL_PORT_RAM:DUAL_PORT_RAM|altsyncram:altsyncram_component|altsyncram_hln2:auto_generated|ALTSYNCRAM";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "bidir_dual_port";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 12;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 4095;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 4096;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clock = "clock0";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 12;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_in_clock = "clock0";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a10 .port_b_last_address = 4095;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 4096;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_width = 16;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock0";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a10 .port_b_write_enable_clock = "clock0";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_lcell_comb \inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[10]~10 (
// Equation(s):
// \inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[10]~10_combout  = (\inst|inst2|inst3~q  & ((\inst2|LNK_Check~0_combout  & (\MUX2|$00000|auto_generated|result_node[10]~10_combout )) # (!\inst2|LNK_Check~0_combout  & 
// ((\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [10]))))) # (!\inst|inst2|inst3~q  & (((\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [10]))))

	.dataa(\MUX2|$00000|auto_generated|result_node[10]~10_combout ),
	.datab(\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [10]),
	.datac(\inst|inst2|inst3~q ),
	.datad(\inst2|LNK_Check~0_combout ),
	.cin(gnd),
	.combout(\inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[10]~10 .lut_mask = 16'hACCC;
defparam \inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst21|MUX_ADDR_A|$00000|auto_generated|result_node[10]~10 (
// Equation(s):
// \inst21|MUX_ADDR_A|$00000|auto_generated|result_node[10]~10_combout  = (\inst8|inst|MUX_Address_Sel_A_B_AWren~combout  & (\inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[10]~10_combout )) # (!\inst8|inst|MUX_Address_Sel_A_B_AWren~combout  & 
// ((\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[10]~18_combout )))

	.dataa(\inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[10]~10_combout ),
	.datab(\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[10]~18_combout ),
	.datac(gnd),
	.datad(\inst8|inst|MUX_Address_Sel_A_B_AWren~combout ),
	.cin(gnd),
	.combout(\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|MUX_ADDR_A|$00000|auto_generated|result_node[10]~10 .lut_mask = 16'hAACC;
defparam \inst21|MUX_ADDR_A|$00000|auto_generated|result_node[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\inst21|MUX_WREN_A|$00000|auto_generated|result_node[0]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst13|ALU|auto_generated|result[9]~18_combout }),
	.portaaddr({\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[11]~11_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[10]~10_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[9]~9_combout ,
\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[8]~8_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[7]~7_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[6]~6_combout ,
\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[5]~5_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[4]~4_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[3]~3_combout ,
\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[2]~2_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[1]~1_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst13|FBCV_ALU_DECODER|Add0~32_combout ,\inst13|FBCV_ALU_DECODER|Add0~29_combout ,\inst13|FBCV_ALU_DECODER|Add0~26_combout ,\inst13|FBCV_ALU_DECODER|Add0~23_combout ,\inst13|FBCV_ALU_DECODER|Add0~20_combout ,\inst13|FBCV_ALU_DECODER|Add0~17_combout ,
\inst13|FBCV_ALU_DECODER|Add0~14_combout ,\inst13|FBCV_ALU_DECODER|Add0~11_combout ,\inst13|FBCV_ALU_DECODER|Add0~8_combout ,\inst13|FBCV_ALU_DECODER|Add0~5_combout ,\inst13|FBCV_ALU_DECODER|Add0~2_combout ,
\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[0]~0_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a9 .init_file = "LNK_RND_FBC_TEST_DUAL_PORT_RAM_WITH_LIST.mif";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "LNK_FBC_DUAL_PORT_RAM_SCHEMATIC:inst21|LNK_FBC_DUAL_PORT_RAM:DUAL_PORT_RAM|altsyncram:altsyncram_component|altsyncram_hln2:auto_generated|ALTSYNCRAM";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "bidir_dual_port";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 12;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 4095;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 4096;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clock = "clock0";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 12;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_in_clock = "clock0";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a9 .port_b_last_address = 4095;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 4096;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_width = 16;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock0";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a9 .port_b_write_enable_clock = "clock0";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_lcell_comb \inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[9]~9 (
// Equation(s):
// \inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[9]~9_combout  = (\inst|inst2|inst3~q  & ((\inst2|LNK_Check~0_combout  & (\MUX2|$00000|auto_generated|result_node[9]~9_combout )) # (!\inst2|LNK_Check~0_combout  & 
// ((\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [9]))))) # (!\inst|inst2|inst3~q  & (((\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [9]))))

	.dataa(\MUX2|$00000|auto_generated|result_node[9]~9_combout ),
	.datab(\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [9]),
	.datac(\inst|inst2|inst3~q ),
	.datad(\inst2|LNK_Check~0_combout ),
	.cin(gnd),
	.combout(\inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[9]~9 .lut_mask = 16'hACCC;
defparam \inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst21|MUX_ADDR_A|$00000|auto_generated|result_node[9]~9 (
// Equation(s):
// \inst21|MUX_ADDR_A|$00000|auto_generated|result_node[9]~9_combout  = (\inst8|inst|MUX_Address_Sel_A_B_AWren~combout  & (\inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[9]~9_combout )) # (!\inst8|inst|MUX_Address_Sel_A_B_AWren~combout  & 
// ((\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[9]~16_combout )))

	.dataa(\inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[9]~9_combout ),
	.datab(\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[9]~16_combout ),
	.datac(gnd),
	.datad(\inst8|inst|MUX_Address_Sel_A_B_AWren~combout ),
	.cin(gnd),
	.combout(\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|MUX_ADDR_A|$00000|auto_generated|result_node[9]~9 .lut_mask = 16'hAACC;
defparam \inst21|MUX_ADDR_A|$00000|auto_generated|result_node[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\inst21|MUX_WREN_A|$00000|auto_generated|result_node[0]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst13|ALU|auto_generated|result[8]~16_combout }),
	.portaaddr({\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[11]~11_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[10]~10_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[9]~9_combout ,
\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[8]~8_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[7]~7_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[6]~6_combout ,
\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[5]~5_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[4]~4_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[3]~3_combout ,
\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[2]~2_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[1]~1_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst13|FBCV_ALU_DECODER|Add0~32_combout ,\inst13|FBCV_ALU_DECODER|Add0~29_combout ,\inst13|FBCV_ALU_DECODER|Add0~26_combout ,\inst13|FBCV_ALU_DECODER|Add0~23_combout ,\inst13|FBCV_ALU_DECODER|Add0~20_combout ,\inst13|FBCV_ALU_DECODER|Add0~17_combout ,
\inst13|FBCV_ALU_DECODER|Add0~14_combout ,\inst13|FBCV_ALU_DECODER|Add0~11_combout ,\inst13|FBCV_ALU_DECODER|Add0~8_combout ,\inst13|FBCV_ALU_DECODER|Add0~5_combout ,\inst13|FBCV_ALU_DECODER|Add0~2_combout ,
\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[0]~0_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a8 .init_file = "LNK_RND_FBC_TEST_DUAL_PORT_RAM_WITH_LIST.mif";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "LNK_FBC_DUAL_PORT_RAM_SCHEMATIC:inst21|LNK_FBC_DUAL_PORT_RAM:DUAL_PORT_RAM|altsyncram:altsyncram_component|altsyncram_hln2:auto_generated|ALTSYNCRAM";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "bidir_dual_port";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 12;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 4095;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 4096;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clock = "clock0";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 12;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_in_clock = "clock0";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a8 .port_b_last_address = 4095;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 4096;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_width = 16;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock0";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a8 .port_b_write_enable_clock = "clock0";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_lcell_comb \inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[8]~8 (
// Equation(s):
// \inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[8]~8_combout  = (\inst|inst2|inst3~q  & ((\inst2|LNK_Check~0_combout  & (\MUX2|$00000|auto_generated|result_node[8]~8_combout )) # (!\inst2|LNK_Check~0_combout  & 
// ((\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [8]))))) # (!\inst|inst2|inst3~q  & (((\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [8]))))

	.dataa(\MUX2|$00000|auto_generated|result_node[8]~8_combout ),
	.datab(\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [8]),
	.datac(\inst|inst2|inst3~q ),
	.datad(\inst2|LNK_Check~0_combout ),
	.cin(gnd),
	.combout(\inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[8]~8 .lut_mask = 16'hACCC;
defparam \inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst21|MUX_ADDR_A|$00000|auto_generated|result_node[8]~8 (
// Equation(s):
// \inst21|MUX_ADDR_A|$00000|auto_generated|result_node[8]~8_combout  = (\inst8|inst|MUX_Address_Sel_A_B_AWren~combout  & (\inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[8]~8_combout )) # (!\inst8|inst|MUX_Address_Sel_A_B_AWren~combout  & 
// ((\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[8]~14_combout )))

	.dataa(\inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[8]~8_combout ),
	.datab(\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[8]~14_combout ),
	.datac(gnd),
	.datad(\inst8|inst|MUX_Address_Sel_A_B_AWren~combout ),
	.cin(gnd),
	.combout(\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|MUX_ADDR_A|$00000|auto_generated|result_node[8]~8 .lut_mask = 16'hAACC;
defparam \inst21|MUX_ADDR_A|$00000|auto_generated|result_node[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\inst21|MUX_WREN_A|$00000|auto_generated|result_node[0]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst13|ALU|auto_generated|result[7]~14_combout }),
	.portaaddr({\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[11]~11_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[10]~10_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[9]~9_combout ,
\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[8]~8_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[7]~7_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[6]~6_combout ,
\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[5]~5_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[4]~4_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[3]~3_combout ,
\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[2]~2_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[1]~1_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst13|FBCV_ALU_DECODER|Add0~32_combout ,\inst13|FBCV_ALU_DECODER|Add0~29_combout ,\inst13|FBCV_ALU_DECODER|Add0~26_combout ,\inst13|FBCV_ALU_DECODER|Add0~23_combout ,\inst13|FBCV_ALU_DECODER|Add0~20_combout ,\inst13|FBCV_ALU_DECODER|Add0~17_combout ,
\inst13|FBCV_ALU_DECODER|Add0~14_combout ,\inst13|FBCV_ALU_DECODER|Add0~11_combout ,\inst13|FBCV_ALU_DECODER|Add0~8_combout ,\inst13|FBCV_ALU_DECODER|Add0~5_combout ,\inst13|FBCV_ALU_DECODER|Add0~2_combout ,
\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[0]~0_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a7 .init_file = "LNK_RND_FBC_TEST_DUAL_PORT_RAM_WITH_LIST.mif";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "LNK_FBC_DUAL_PORT_RAM_SCHEMATIC:inst21|LNK_FBC_DUAL_PORT_RAM:DUAL_PORT_RAM|altsyncram:altsyncram_component|altsyncram_hln2:auto_generated|ALTSYNCRAM";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "bidir_dual_port";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 12;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 4095;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 4096;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clock = "clock0";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 12;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_in_clock = "clock0";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a7 .port_b_last_address = 4095;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 4096;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_width = 16;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock0";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a7 .port_b_write_enable_clock = "clock0";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_lcell_comb \inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[7]~7 (
// Equation(s):
// \inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[7]~7_combout  = (\inst|inst2|inst3~q  & ((\inst2|LNK_Check~0_combout  & (\MUX2|$00000|auto_generated|result_node[7]~7_combout )) # (!\inst2|LNK_Check~0_combout  & 
// ((\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [7]))))) # (!\inst|inst2|inst3~q  & (((\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [7]))))

	.dataa(\MUX2|$00000|auto_generated|result_node[7]~7_combout ),
	.datab(\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [7]),
	.datac(\inst|inst2|inst3~q ),
	.datad(\inst2|LNK_Check~0_combout ),
	.cin(gnd),
	.combout(\inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[7]~7 .lut_mask = 16'hACCC;
defparam \inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst21|MUX_ADDR_A|$00000|auto_generated|result_node[7]~7 (
// Equation(s):
// \inst21|MUX_ADDR_A|$00000|auto_generated|result_node[7]~7_combout  = (\inst8|inst|MUX_Address_Sel_A_B_AWren~combout  & (\inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[7]~7_combout )) # (!\inst8|inst|MUX_Address_Sel_A_B_AWren~combout  & 
// ((\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[7]~12_combout )))

	.dataa(\inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[7]~7_combout ),
	.datab(\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[7]~12_combout ),
	.datac(gnd),
	.datad(\inst8|inst|MUX_Address_Sel_A_B_AWren~combout ),
	.cin(gnd),
	.combout(\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|MUX_ADDR_A|$00000|auto_generated|result_node[7]~7 .lut_mask = 16'hAACC;
defparam \inst21|MUX_ADDR_A|$00000|auto_generated|result_node[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\inst21|MUX_WREN_A|$00000|auto_generated|result_node[0]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst13|ALU|auto_generated|result[6]~12_combout }),
	.portaaddr({\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[11]~11_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[10]~10_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[9]~9_combout ,
\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[8]~8_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[7]~7_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[6]~6_combout ,
\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[5]~5_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[4]~4_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[3]~3_combout ,
\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[2]~2_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[1]~1_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst13|FBCV_ALU_DECODER|Add0~32_combout ,\inst13|FBCV_ALU_DECODER|Add0~29_combout ,\inst13|FBCV_ALU_DECODER|Add0~26_combout ,\inst13|FBCV_ALU_DECODER|Add0~23_combout ,\inst13|FBCV_ALU_DECODER|Add0~20_combout ,\inst13|FBCV_ALU_DECODER|Add0~17_combout ,
\inst13|FBCV_ALU_DECODER|Add0~14_combout ,\inst13|FBCV_ALU_DECODER|Add0~11_combout ,\inst13|FBCV_ALU_DECODER|Add0~8_combout ,\inst13|FBCV_ALU_DECODER|Add0~5_combout ,\inst13|FBCV_ALU_DECODER|Add0~2_combout ,
\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[0]~0_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a6 .init_file = "LNK_RND_FBC_TEST_DUAL_PORT_RAM_WITH_LIST.mif";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "LNK_FBC_DUAL_PORT_RAM_SCHEMATIC:inst21|LNK_FBC_DUAL_PORT_RAM:DUAL_PORT_RAM|altsyncram:altsyncram_component|altsyncram_hln2:auto_generated|ALTSYNCRAM";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "bidir_dual_port";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 4096;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clock = "clock0";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_in_clock = "clock0";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a6 .port_b_last_address = 4095;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 4096;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_width = 16;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock0";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a6 .port_b_write_enable_clock = "clock0";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002010000000000000000;
// synopsys translate_on

cycloneive_lcell_comb \inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[6]~6 (
// Equation(s):
// \inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[6]~6_combout  = (\inst|inst2|inst3~q  & ((\inst2|LNK_Check~0_combout  & (\MUX2|$00000|auto_generated|result_node[6]~6_combout )) # (!\inst2|LNK_Check~0_combout  & 
// ((\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [6]))))) # (!\inst|inst2|inst3~q  & (((\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [6]))))

	.dataa(\MUX2|$00000|auto_generated|result_node[6]~6_combout ),
	.datab(\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [6]),
	.datac(\inst|inst2|inst3~q ),
	.datad(\inst2|LNK_Check~0_combout ),
	.cin(gnd),
	.combout(\inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[6]~6 .lut_mask = 16'hACCC;
defparam \inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst21|MUX_ADDR_A|$00000|auto_generated|result_node[6]~6 (
// Equation(s):
// \inst21|MUX_ADDR_A|$00000|auto_generated|result_node[6]~6_combout  = (\inst8|inst|MUX_Address_Sel_A_B_AWren~combout  & (\inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[6]~6_combout )) # (!\inst8|inst|MUX_Address_Sel_A_B_AWren~combout  & 
// ((\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[6]~10_combout )))

	.dataa(\inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[6]~6_combout ),
	.datab(\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[6]~10_combout ),
	.datac(gnd),
	.datad(\inst8|inst|MUX_Address_Sel_A_B_AWren~combout ),
	.cin(gnd),
	.combout(\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|MUX_ADDR_A|$00000|auto_generated|result_node[6]~6 .lut_mask = 16'hAACC;
defparam \inst21|MUX_ADDR_A|$00000|auto_generated|result_node[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\inst21|MUX_WREN_A|$00000|auto_generated|result_node[0]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst13|ALU|auto_generated|result[5]~10_combout }),
	.portaaddr({\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[11]~11_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[10]~10_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[9]~9_combout ,
\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[8]~8_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[7]~7_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[6]~6_combout ,
\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[5]~5_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[4]~4_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[3]~3_combout ,
\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[2]~2_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[1]~1_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst13|FBCV_ALU_DECODER|Add0~32_combout ,\inst13|FBCV_ALU_DECODER|Add0~29_combout ,\inst13|FBCV_ALU_DECODER|Add0~26_combout ,\inst13|FBCV_ALU_DECODER|Add0~23_combout ,\inst13|FBCV_ALU_DECODER|Add0~20_combout ,\inst13|FBCV_ALU_DECODER|Add0~17_combout ,
\inst13|FBCV_ALU_DECODER|Add0~14_combout ,\inst13|FBCV_ALU_DECODER|Add0~11_combout ,\inst13|FBCV_ALU_DECODER|Add0~8_combout ,\inst13|FBCV_ALU_DECODER|Add0~5_combout ,\inst13|FBCV_ALU_DECODER|Add0~2_combout ,
\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[0]~0_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a5 .init_file = "LNK_RND_FBC_TEST_DUAL_PORT_RAM_WITH_LIST.mif";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "LNK_FBC_DUAL_PORT_RAM_SCHEMATIC:inst21|LNK_FBC_DUAL_PORT_RAM:DUAL_PORT_RAM|altsyncram:altsyncram_component|altsyncram_hln2:auto_generated|ALTSYNCRAM";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "bidir_dual_port";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 12;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 4095;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 4096;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clock = "clock0";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 12;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_in_clock = "clock0";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a5 .port_b_last_address = 4095;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 4096;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_width = 16;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock0";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a5 .port_b_write_enable_clock = "clock0";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000000000000000;
// synopsys translate_on

cycloneive_lcell_comb \inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[5]~5 (
// Equation(s):
// \inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[5]~5_combout  = (\inst|inst2|inst3~q  & ((\inst2|LNK_Check~0_combout  & (\MUX2|$00000|auto_generated|result_node[5]~5_combout )) # (!\inst2|LNK_Check~0_combout  & 
// ((\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [5]))))) # (!\inst|inst2|inst3~q  & (((\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [5]))))

	.dataa(\MUX2|$00000|auto_generated|result_node[5]~5_combout ),
	.datab(\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [5]),
	.datac(\inst|inst2|inst3~q ),
	.datad(\inst2|LNK_Check~0_combout ),
	.cin(gnd),
	.combout(\inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[5]~5 .lut_mask = 16'hACCC;
defparam \inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst21|MUX_ADDR_A|$00000|auto_generated|result_node[5]~5 (
// Equation(s):
// \inst21|MUX_ADDR_A|$00000|auto_generated|result_node[5]~5_combout  = (\inst8|inst|MUX_Address_Sel_A_B_AWren~combout  & (\inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[5]~5_combout )) # (!\inst8|inst|MUX_Address_Sel_A_B_AWren~combout  & 
// ((\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[5]~8_combout )))

	.dataa(\inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[5]~5_combout ),
	.datab(\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[5]~8_combout ),
	.datac(gnd),
	.datad(\inst8|inst|MUX_Address_Sel_A_B_AWren~combout ),
	.cin(gnd),
	.combout(\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|MUX_ADDR_A|$00000|auto_generated|result_node[5]~5 .lut_mask = 16'hAACC;
defparam \inst21|MUX_ADDR_A|$00000|auto_generated|result_node[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\inst21|MUX_WREN_A|$00000|auto_generated|result_node[0]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst13|ALU|auto_generated|result[4]~8_combout }),
	.portaaddr({\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[11]~11_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[10]~10_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[9]~9_combout ,
\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[8]~8_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[7]~7_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[6]~6_combout ,
\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[5]~5_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[4]~4_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[3]~3_combout ,
\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[2]~2_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[1]~1_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst13|FBCV_ALU_DECODER|Add0~32_combout ,\inst13|FBCV_ALU_DECODER|Add0~29_combout ,\inst13|FBCV_ALU_DECODER|Add0~26_combout ,\inst13|FBCV_ALU_DECODER|Add0~23_combout ,\inst13|FBCV_ALU_DECODER|Add0~20_combout ,\inst13|FBCV_ALU_DECODER|Add0~17_combout ,
\inst13|FBCV_ALU_DECODER|Add0~14_combout ,\inst13|FBCV_ALU_DECODER|Add0~11_combout ,\inst13|FBCV_ALU_DECODER|Add0~8_combout ,\inst13|FBCV_ALU_DECODER|Add0~5_combout ,\inst13|FBCV_ALU_DECODER|Add0~2_combout ,
\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[0]~0_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a4 .init_file = "LNK_RND_FBC_TEST_DUAL_PORT_RAM_WITH_LIST.mif";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "LNK_FBC_DUAL_PORT_RAM_SCHEMATIC:inst21|LNK_FBC_DUAL_PORT_RAM:DUAL_PORT_RAM|altsyncram:altsyncram_component|altsyncram_hln2:auto_generated|ALTSYNCRAM";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "bidir_dual_port";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 4096;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clock = "clock0";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_in_clock = "clock0";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a4 .port_b_last_address = 4095;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 4096;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_width = 16;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock0";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a4 .port_b_write_enable_clock = "clock0";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002002000000000000000;
// synopsys translate_on

cycloneive_lcell_comb \inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[4]~4 (
// Equation(s):
// \inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[4]~4_combout  = (\inst|inst2|inst3~q  & ((\inst2|LNK_Check~0_combout  & (\MUX2|$00000|auto_generated|result_node[4]~4_combout )) # (!\inst2|LNK_Check~0_combout  & 
// ((\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [4]))))) # (!\inst|inst2|inst3~q  & (((\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [4]))))

	.dataa(\MUX2|$00000|auto_generated|result_node[4]~4_combout ),
	.datab(\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [4]),
	.datac(\inst|inst2|inst3~q ),
	.datad(\inst2|LNK_Check~0_combout ),
	.cin(gnd),
	.combout(\inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[4]~4 .lut_mask = 16'hACCC;
defparam \inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst21|MUX_ADDR_A|$00000|auto_generated|result_node[4]~4 (
// Equation(s):
// \inst21|MUX_ADDR_A|$00000|auto_generated|result_node[4]~4_combout  = (\inst8|inst|MUX_Address_Sel_A_B_AWren~combout  & (\inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[4]~4_combout )) # (!\inst8|inst|MUX_Address_Sel_A_B_AWren~combout  & 
// ((\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[4]~6_combout )))

	.dataa(\inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[4]~4_combout ),
	.datab(\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[4]~6_combout ),
	.datac(gnd),
	.datad(\inst8|inst|MUX_Address_Sel_A_B_AWren~combout ),
	.cin(gnd),
	.combout(\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|MUX_ADDR_A|$00000|auto_generated|result_node[4]~4 .lut_mask = 16'hAACC;
defparam \inst21|MUX_ADDR_A|$00000|auto_generated|result_node[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\inst21|MUX_WREN_A|$00000|auto_generated|result_node[0]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst13|ALU|auto_generated|result[3]~6_combout }),
	.portaaddr({\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[11]~11_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[10]~10_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[9]~9_combout ,
\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[8]~8_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[7]~7_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[6]~6_combout ,
\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[5]~5_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[4]~4_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[3]~3_combout ,
\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[2]~2_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[1]~1_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst13|FBCV_ALU_DECODER|Add0~32_combout ,\inst13|FBCV_ALU_DECODER|Add0~29_combout ,\inst13|FBCV_ALU_DECODER|Add0~26_combout ,\inst13|FBCV_ALU_DECODER|Add0~23_combout ,\inst13|FBCV_ALU_DECODER|Add0~20_combout ,\inst13|FBCV_ALU_DECODER|Add0~17_combout ,
\inst13|FBCV_ALU_DECODER|Add0~14_combout ,\inst13|FBCV_ALU_DECODER|Add0~11_combout ,\inst13|FBCV_ALU_DECODER|Add0~8_combout ,\inst13|FBCV_ALU_DECODER|Add0~5_combout ,\inst13|FBCV_ALU_DECODER|Add0~2_combout ,
\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[0]~0_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a3 .init_file = "LNK_RND_FBC_TEST_DUAL_PORT_RAM_WITH_LIST.mif";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "LNK_FBC_DUAL_PORT_RAM_SCHEMATIC:inst21|LNK_FBC_DUAL_PORT_RAM:DUAL_PORT_RAM|altsyncram:altsyncram_component|altsyncram_hln2:auto_generated|ALTSYNCRAM";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "bidir_dual_port";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 12;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 4095;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 4096;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 12;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_in_clock = "clock0";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a3 .port_b_last_address = 4095;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 4096;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_width = 16;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a3 .port_b_write_enable_clock = "clock0";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001012000000000000000;
// synopsys translate_on

cycloneive_lcell_comb \inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[3]~3 (
// Equation(s):
// \inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[3]~3_combout  = (\inst|inst2|inst3~q  & ((\inst2|LNK_Check~0_combout  & (\MUX2|$00000|auto_generated|result_node[3]~15_combout )) # (!\inst2|LNK_Check~0_combout  & 
// ((\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [3]))))) # (!\inst|inst2|inst3~q  & (((\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [3]))))

	.dataa(\MUX2|$00000|auto_generated|result_node[3]~15_combout ),
	.datab(\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [3]),
	.datac(\inst|inst2|inst3~q ),
	.datad(\inst2|LNK_Check~0_combout ),
	.cin(gnd),
	.combout(\inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[3]~3 .lut_mask = 16'hACCC;
defparam \inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst21|MUX_ADDR_A|$00000|auto_generated|result_node[3]~3 (
// Equation(s):
// \inst21|MUX_ADDR_A|$00000|auto_generated|result_node[3]~3_combout  = (\inst8|inst|MUX_Address_Sel_A_B_AWren~combout  & (\inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[3]~3_combout )) # (!\inst8|inst|MUX_Address_Sel_A_B_AWren~combout  & 
// ((\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[3]~4_combout )))

	.dataa(\inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[3]~3_combout ),
	.datab(\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[3]~4_combout ),
	.datac(gnd),
	.datad(\inst8|inst|MUX_Address_Sel_A_B_AWren~combout ),
	.cin(gnd),
	.combout(\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|MUX_ADDR_A|$00000|auto_generated|result_node[3]~3 .lut_mask = 16'hAACC;
defparam \inst21|MUX_ADDR_A|$00000|auto_generated|result_node[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\inst21|MUX_WREN_A|$00000|auto_generated|result_node[0]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst13|ALU|auto_generated|result[2]~4_combout }),
	.portaaddr({\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[11]~11_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[10]~10_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[9]~9_combout ,
\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[8]~8_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[7]~7_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[6]~6_combout ,
\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[5]~5_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[4]~4_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[3]~3_combout ,
\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[2]~2_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[1]~1_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst13|FBCV_ALU_DECODER|Add0~32_combout ,\inst13|FBCV_ALU_DECODER|Add0~29_combout ,\inst13|FBCV_ALU_DECODER|Add0~26_combout ,\inst13|FBCV_ALU_DECODER|Add0~23_combout ,\inst13|FBCV_ALU_DECODER|Add0~20_combout ,\inst13|FBCV_ALU_DECODER|Add0~17_combout ,
\inst13|FBCV_ALU_DECODER|Add0~14_combout ,\inst13|FBCV_ALU_DECODER|Add0~11_combout ,\inst13|FBCV_ALU_DECODER|Add0~8_combout ,\inst13|FBCV_ALU_DECODER|Add0~5_combout ,\inst13|FBCV_ALU_DECODER|Add0~2_combout ,
\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[0]~0_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a2 .init_file = "LNK_RND_FBC_TEST_DUAL_PORT_RAM_WITH_LIST.mif";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "LNK_FBC_DUAL_PORT_RAM_SCHEMATIC:inst21|LNK_FBC_DUAL_PORT_RAM:DUAL_PORT_RAM|altsyncram:altsyncram_component|altsyncram_hln2:auto_generated|ALTSYNCRAM";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "bidir_dual_port";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 4096;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_in_clock = "clock0";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 4095;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 4096;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 16;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a2 .port_b_write_enable_clock = "clock0";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A000000000000000;
// synopsys translate_on

cycloneive_lcell_comb \inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[2]~2 (
// Equation(s):
// \inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[2]~2_combout  = (\inst|inst2|inst3~q  & ((\inst2|LNK_Check~0_combout  & (\MUX2|$00000|auto_generated|result_node[2]~13_combout )) # (!\inst2|LNK_Check~0_combout  & 
// ((\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [2]))))) # (!\inst|inst2|inst3~q  & (((\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [2]))))

	.dataa(\MUX2|$00000|auto_generated|result_node[2]~13_combout ),
	.datab(\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [2]),
	.datac(\inst|inst2|inst3~q ),
	.datad(\inst2|LNK_Check~0_combout ),
	.cin(gnd),
	.combout(\inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[2]~2 .lut_mask = 16'hACCC;
defparam \inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst21|MUX_ADDR_A|$00000|auto_generated|result_node[2]~2 (
// Equation(s):
// \inst21|MUX_ADDR_A|$00000|auto_generated|result_node[2]~2_combout  = (\inst8|inst|MUX_Address_Sel_A_B_AWren~combout  & (\inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[2]~2_combout )) # (!\inst8|inst|MUX_Address_Sel_A_B_AWren~combout  & 
// ((\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[2]~2_combout )))

	.dataa(\inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[2]~2_combout ),
	.datab(\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[2]~2_combout ),
	.datac(gnd),
	.datad(\inst8|inst|MUX_Address_Sel_A_B_AWren~combout ),
	.cin(gnd),
	.combout(\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|MUX_ADDR_A|$00000|auto_generated|result_node[2]~2 .lut_mask = 16'hAACC;
defparam \inst21|MUX_ADDR_A|$00000|auto_generated|result_node[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\inst21|MUX_WREN_A|$00000|auto_generated|result_node[0]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst13|ALU|auto_generated|result[1]~2_combout }),
	.portaaddr({\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[11]~11_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[10]~10_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[9]~9_combout ,
\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[8]~8_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[7]~7_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[6]~6_combout ,
\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[5]~5_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[4]~4_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[3]~3_combout ,
\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[2]~2_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[1]~1_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst13|FBCV_ALU_DECODER|Add0~32_combout ,\inst13|FBCV_ALU_DECODER|Add0~29_combout ,\inst13|FBCV_ALU_DECODER|Add0~26_combout ,\inst13|FBCV_ALU_DECODER|Add0~23_combout ,\inst13|FBCV_ALU_DECODER|Add0~20_combout ,\inst13|FBCV_ALU_DECODER|Add0~17_combout ,
\inst13|FBCV_ALU_DECODER|Add0~14_combout ,\inst13|FBCV_ALU_DECODER|Add0~11_combout ,\inst13|FBCV_ALU_DECODER|Add0~8_combout ,\inst13|FBCV_ALU_DECODER|Add0~5_combout ,\inst13|FBCV_ALU_DECODER|Add0~2_combout ,
\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[0]~0_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a1 .init_file = "LNK_RND_FBC_TEST_DUAL_PORT_RAM_WITH_LIST.mif";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "LNK_FBC_DUAL_PORT_RAM_SCHEMATIC:inst21|LNK_FBC_DUAL_PORT_RAM:DUAL_PORT_RAM|altsyncram:altsyncram_component|altsyncram_hln2:auto_generated|ALTSYNCRAM";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "bidir_dual_port";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 12;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 4095;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 4096;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 12;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_in_clock = "clock0";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a1 .port_b_last_address = 4095;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 4096;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_width = 16;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a1 .port_b_write_enable_clock = "clock0";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002003000000000000000;
// synopsys translate_on

cycloneive_lcell_comb \inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[1]~1 (
// Equation(s):
// \inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[1]~1_combout  = (\inst|inst2|inst3~q  & ((\inst2|LNK_Check~0_combout  & (\MUX2|$00000|auto_generated|result_node[1]~12_combout )) # (!\inst2|LNK_Check~0_combout  & 
// ((\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [1]))))) # (!\inst|inst2|inst3~q  & (((\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [1]))))

	.dataa(\MUX2|$00000|auto_generated|result_node[1]~12_combout ),
	.datab(\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [1]),
	.datac(\inst|inst2|inst3~q ),
	.datad(\inst2|LNK_Check~0_combout ),
	.cin(gnd),
	.combout(\inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[1]~1 .lut_mask = 16'hACCC;
defparam \inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst21|MUX_ADDR_A|$00000|auto_generated|result_node[1]~1 (
// Equation(s):
// \inst21|MUX_ADDR_A|$00000|auto_generated|result_node[1]~1_combout  = (\inst8|inst|MUX_Address_Sel_A_B_AWren~combout  & (\inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[1]~1_combout )) # (!\inst8|inst|MUX_Address_Sel_A_B_AWren~combout  & 
// ((\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[1]~0_combout )))

	.dataa(\inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[1]~1_combout ),
	.datab(\inst13|FBCV_ALU_DECODER|FBCV_RAM_Addr_A[1]~0_combout ),
	.datac(gnd),
	.datad(\inst8|inst|MUX_Address_Sel_A_B_AWren~combout ),
	.cin(gnd),
	.combout(\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|MUX_ADDR_A|$00000|auto_generated|result_node[1]~1 .lut_mask = 16'hAACC;
defparam \inst21|MUX_ADDR_A|$00000|auto_generated|result_node[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\inst21|MUX_WREN_A|$00000|auto_generated|result_node[0]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst13|ALU|auto_generated|result[0]~0_combout }),
	.portaaddr({\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[11]~11_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[10]~10_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[9]~9_combout ,
\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[8]~8_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[7]~7_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[6]~6_combout ,
\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[5]~5_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[4]~4_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[3]~3_combout ,
\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[2]~2_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[1]~1_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst13|FBCV_ALU_DECODER|Add0~32_combout ,\inst13|FBCV_ALU_DECODER|Add0~29_combout ,\inst13|FBCV_ALU_DECODER|Add0~26_combout ,\inst13|FBCV_ALU_DECODER|Add0~23_combout ,\inst13|FBCV_ALU_DECODER|Add0~20_combout ,\inst13|FBCV_ALU_DECODER|Add0~17_combout ,
\inst13|FBCV_ALU_DECODER|Add0~14_combout ,\inst13|FBCV_ALU_DECODER|Add0~11_combout ,\inst13|FBCV_ALU_DECODER|Add0~8_combout ,\inst13|FBCV_ALU_DECODER|Add0~5_combout ,\inst13|FBCV_ALU_DECODER|Add0~2_combout ,
\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[0]~0_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a0 .init_file = "LNK_RND_FBC_TEST_DUAL_PORT_RAM_WITH_LIST.mif";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "LNK_FBC_DUAL_PORT_RAM_SCHEMATIC:inst21|LNK_FBC_DUAL_PORT_RAM:DUAL_PORT_RAM|altsyncram:altsyncram_component|altsyncram_hln2:auto_generated|ALTSYNCRAM";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "bidir_dual_port";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_in_clock = "clock0";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 4095;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 4096;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 16;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_write_enable_clock = "clock0";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040100A000000000000000;
// synopsys translate_on

cycloneive_lcell_comb \inst13|MUX_RS|$00000|auto_generated|result_node[0] (
// Equation(s):
// \inst13|MUX_RS|$00000|auto_generated|result_node [0] = (\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [0]) # ((\inst13|FBCV_ALU_DECODER|Equal4~0_combout  & (\inst13|FBCV_ALU_DECODER|Equal4~1_combout  & 
// \inst13|FBCV_ALU_DECODER|Equal4~2_combout )))

	.dataa(\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [0]),
	.datab(\inst13|FBCV_ALU_DECODER|Equal4~0_combout ),
	.datac(\inst13|FBCV_ALU_DECODER|Equal4~1_combout ),
	.datad(\inst13|FBCV_ALU_DECODER|Equal4~2_combout ),
	.cin(gnd),
	.combout(\inst13|MUX_RS|$00000|auto_generated|result_node [0]),
	.cout());
// synopsys translate_off
defparam \inst13|MUX_RS|$00000|auto_generated|result_node[0] .lut_mask = 16'hEAAA;
defparam \inst13|MUX_RS|$00000|auto_generated|result_node[0] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst21|PC_N_TO_FIND|auto_generated|counter_comb_bita0 (
// Equation(s):
// \inst21|PC_N_TO_FIND|auto_generated|counter_comb_bita0~combout  = !\inst21|PC_N_TO_FIND|auto_generated|counter_reg_bit [0]

	.dataa(\inst21|PC_N_TO_FIND|auto_generated|counter_reg_bit [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst21|PC_N_TO_FIND|auto_generated|counter_comb_bita0~combout ),
	.cout());
// synopsys translate_off
defparam \inst21|PC_N_TO_FIND|auto_generated|counter_comb_bita0 .lut_mask = 16'h5555;
defparam \inst21|PC_N_TO_FIND|auto_generated|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst21|PC_N_TO_FIND|auto_generated|_~0 (
// Equation(s):
// \inst21|PC_N_TO_FIND|auto_generated|_~0_combout  = (\inst8|inst|PC_N_To_Find_Sload~combout ) # ((\inst|inst2|inst2~q  & (\inst2|LNK_Check~0_combout  & !\inst21|PC_N_TO_FIND|auto_generated|counter_reg_bit [0])))

	.dataa(\inst|inst2|inst2~q ),
	.datab(\inst2|LNK_Check~0_combout ),
	.datac(\inst21|PC_N_TO_FIND|auto_generated|counter_reg_bit [0]),
	.datad(\inst8|inst|PC_N_To_Find_Sload~combout ),
	.cin(gnd),
	.combout(\inst21|PC_N_TO_FIND|auto_generated|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|PC_N_TO_FIND|auto_generated|_~0 .lut_mask = 16'hFF08;
defparam \inst21|PC_N_TO_FIND|auto_generated|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst21|PC_N_TO_FIND|auto_generated|counter_reg_bit[0] (
	.clk(\CLOCK~input_o ),
	.d(\inst21|PC_N_TO_FIND|auto_generated|counter_comb_bita0~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst8|inst|PC_N_To_Find_Sload~combout ),
	.ena(\inst21|PC_N_TO_FIND|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|PC_N_TO_FIND|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|PC_N_TO_FIND|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \inst21|PC_N_TO_FIND|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst8|inst|N_To_Find_Reg_Sload (
// Equation(s):
// \inst8|inst|N_To_Find_Reg_Sload~combout  = (\inst|inst2|inst2~q  & (\inst2|LNK_Check~0_combout  & !\inst21|PC_N_TO_FIND|auto_generated|counter_reg_bit [0]))

	.dataa(\inst|inst2|inst2~q ),
	.datab(\inst2|LNK_Check~0_combout ),
	.datac(gnd),
	.datad(\inst21|PC_N_TO_FIND|auto_generated|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\inst8|inst|N_To_Find_Reg_Sload~combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst|N_To_Find_Reg_Sload .lut_mask = 16'h0088;
defparam \inst8|inst|N_To_Find_Reg_Sload .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst21|N_TO_FIND_REG|auto_generated|counter_reg_bit[1] (
	.clk(\CLOCK~input_o ),
	.d(\inst4|altsyncram_component|auto_generated|q_a [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|inst|N_To_Find_Reg_Sload~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|N_TO_FIND_REG|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|N_TO_FIND_REG|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \inst21|N_TO_FIND_REG|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[1]~0 (
// Equation(s):
// \inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[1]~0_combout  = (\inst21|PC_N_TO_FIND|auto_generated|counter_reg_bit [0] & (\inst21|N_TO_FIND_REG|auto_generated|counter_reg_bit [1])) # (!\inst21|PC_N_TO_FIND|auto_generated|counter_reg_bit [0] & 
// ((\inst4|altsyncram_component|auto_generated|q_a [1])))

	.dataa(\inst21|N_TO_FIND_REG|auto_generated|counter_reg_bit [1]),
	.datab(\inst4|altsyncram_component|auto_generated|q_a [1]),
	.datac(gnd),
	.datad(\inst21|PC_N_TO_FIND|auto_generated|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[1]~0 .lut_mask = 16'hAACC;
defparam \inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst21|N_TO_FIND_REG|auto_generated|counter_reg_bit[0] (
	.clk(\CLOCK~input_o ),
	.d(\inst4|altsyncram_component|auto_generated|q_a [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|inst|N_To_Find_Reg_Sload~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|N_TO_FIND_REG|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|N_TO_FIND_REG|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \inst21|N_TO_FIND_REG|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[0]~1 (
// Equation(s):
// \inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[0]~1_combout  = (\inst21|PC_N_TO_FIND|auto_generated|counter_reg_bit [0] & (\inst21|N_TO_FIND_REG|auto_generated|counter_reg_bit [0])) # (!\inst21|PC_N_TO_FIND|auto_generated|counter_reg_bit [0] & 
// ((\inst4|altsyncram_component|auto_generated|q_a [0])))

	.dataa(\inst21|N_TO_FIND_REG|auto_generated|counter_reg_bit [0]),
	.datab(\inst4|altsyncram_component|auto_generated|q_a [0]),
	.datac(gnd),
	.datad(\inst21|PC_N_TO_FIND|auto_generated|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[0]~1 .lut_mask = 16'hAACC;
defparam \inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst8|inst|Equal0~0 (
// Equation(s):
// \inst8|inst|Equal0~0_combout  = (\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_a [0] & (\inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[0]~1_combout  & (\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_a [1] $ 
// (!\inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[1]~0_combout )))) # (!\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_a [0] & (!\inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[0]~1_combout  & 
// (\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_a [1] $ (!\inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[1]~0_combout ))))

	.dataa(\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_a [0]),
	.datab(\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_a [1]),
	.datac(\inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[1]~0_combout ),
	.datad(\inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[0]~1_combout ),
	.cin(gnd),
	.combout(\inst8|inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst|Equal0~0 .lut_mask = 16'h8241;
defparam \inst8|inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst21|N_TO_FIND_REG|auto_generated|counter_reg_bit[3] (
	.clk(\CLOCK~input_o ),
	.d(\inst4|altsyncram_component|auto_generated|q_a [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|inst|N_To_Find_Reg_Sload~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|N_TO_FIND_REG|auto_generated|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|N_TO_FIND_REG|auto_generated|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \inst21|N_TO_FIND_REG|auto_generated|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[3]~2 (
// Equation(s):
// \inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[3]~2_combout  = (\inst21|PC_N_TO_FIND|auto_generated|counter_reg_bit [0] & (\inst21|N_TO_FIND_REG|auto_generated|counter_reg_bit [3])) # (!\inst21|PC_N_TO_FIND|auto_generated|counter_reg_bit [0] & 
// ((\inst4|altsyncram_component|auto_generated|q_a [3])))

	.dataa(\inst21|N_TO_FIND_REG|auto_generated|counter_reg_bit [3]),
	.datab(\inst4|altsyncram_component|auto_generated|q_a [3]),
	.datac(gnd),
	.datad(\inst21|PC_N_TO_FIND|auto_generated|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[3]~2 .lut_mask = 16'hAACC;
defparam \inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst21|N_TO_FIND_REG|auto_generated|counter_reg_bit[2] (
	.clk(\CLOCK~input_o ),
	.d(\inst4|altsyncram_component|auto_generated|q_a [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|inst|N_To_Find_Reg_Sload~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|N_TO_FIND_REG|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|N_TO_FIND_REG|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \inst21|N_TO_FIND_REG|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[2]~3 (
// Equation(s):
// \inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[2]~3_combout  = (\inst21|PC_N_TO_FIND|auto_generated|counter_reg_bit [0] & (\inst21|N_TO_FIND_REG|auto_generated|counter_reg_bit [2])) # (!\inst21|PC_N_TO_FIND|auto_generated|counter_reg_bit [0] & 
// ((\inst4|altsyncram_component|auto_generated|q_a [2])))

	.dataa(\inst21|N_TO_FIND_REG|auto_generated|counter_reg_bit [2]),
	.datab(\inst4|altsyncram_component|auto_generated|q_a [2]),
	.datac(gnd),
	.datad(\inst21|PC_N_TO_FIND|auto_generated|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[2]~3 .lut_mask = 16'hAACC;
defparam \inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst8|inst|Equal0~1 (
// Equation(s):
// \inst8|inst|Equal0~1_combout  = (\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_a [2] & (\inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[2]~3_combout  & (\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_a [3] $ 
// (!\inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[3]~2_combout )))) # (!\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_a [2] & (!\inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[2]~3_combout  & 
// (\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_a [3] $ (!\inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[3]~2_combout ))))

	.dataa(\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_a [2]),
	.datab(\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_a [3]),
	.datac(\inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[3]~2_combout ),
	.datad(\inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[2]~3_combout ),
	.cin(gnd),
	.combout(\inst8|inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst|Equal0~1 .lut_mask = 16'h8241;
defparam \inst8|inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst21|N_TO_FIND_REG|auto_generated|counter_reg_bit[5] (
	.clk(\CLOCK~input_o ),
	.d(\inst4|altsyncram_component|auto_generated|q_a [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|inst|N_To_Find_Reg_Sload~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|N_TO_FIND_REG|auto_generated|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|N_TO_FIND_REG|auto_generated|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \inst21|N_TO_FIND_REG|auto_generated|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[5]~4 (
// Equation(s):
// \inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[5]~4_combout  = (\inst21|PC_N_TO_FIND|auto_generated|counter_reg_bit [0] & (\inst21|N_TO_FIND_REG|auto_generated|counter_reg_bit [5])) # (!\inst21|PC_N_TO_FIND|auto_generated|counter_reg_bit [0] & 
// ((\inst4|altsyncram_component|auto_generated|q_a [5])))

	.dataa(\inst21|N_TO_FIND_REG|auto_generated|counter_reg_bit [5]),
	.datab(\inst4|altsyncram_component|auto_generated|q_a [5]),
	.datac(gnd),
	.datad(\inst21|PC_N_TO_FIND|auto_generated|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[5]~4 .lut_mask = 16'hAACC;
defparam \inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst21|N_TO_FIND_REG|auto_generated|counter_reg_bit[4] (
	.clk(\CLOCK~input_o ),
	.d(\inst4|altsyncram_component|auto_generated|q_a [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|inst|N_To_Find_Reg_Sload~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|N_TO_FIND_REG|auto_generated|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|N_TO_FIND_REG|auto_generated|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \inst21|N_TO_FIND_REG|auto_generated|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[4]~5 (
// Equation(s):
// \inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[4]~5_combout  = (\inst21|PC_N_TO_FIND|auto_generated|counter_reg_bit [0] & (\inst21|N_TO_FIND_REG|auto_generated|counter_reg_bit [4])) # (!\inst21|PC_N_TO_FIND|auto_generated|counter_reg_bit [0] & 
// ((\inst4|altsyncram_component|auto_generated|q_a [4])))

	.dataa(\inst21|N_TO_FIND_REG|auto_generated|counter_reg_bit [4]),
	.datab(\inst4|altsyncram_component|auto_generated|q_a [4]),
	.datac(gnd),
	.datad(\inst21|PC_N_TO_FIND|auto_generated|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[4]~5 .lut_mask = 16'hAACC;
defparam \inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst8|inst|Equal0~2 (
// Equation(s):
// \inst8|inst|Equal0~2_combout  = (\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_a [4] & (\inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[4]~5_combout  & (\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_a [5] $ 
// (!\inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[5]~4_combout )))) # (!\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_a [4] & (!\inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[4]~5_combout  & 
// (\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_a [5] $ (!\inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[5]~4_combout ))))

	.dataa(\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_a [4]),
	.datab(\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_a [5]),
	.datac(\inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[5]~4_combout ),
	.datad(\inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[4]~5_combout ),
	.cin(gnd),
	.combout(\inst8|inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst|Equal0~2 .lut_mask = 16'h8241;
defparam \inst8|inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst21|N_TO_FIND_REG|auto_generated|counter_reg_bit[7] (
	.clk(\CLOCK~input_o ),
	.d(\inst4|altsyncram_component|auto_generated|q_a [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|inst|N_To_Find_Reg_Sload~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|N_TO_FIND_REG|auto_generated|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|N_TO_FIND_REG|auto_generated|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \inst21|N_TO_FIND_REG|auto_generated|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[7]~6 (
// Equation(s):
// \inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[7]~6_combout  = (\inst21|PC_N_TO_FIND|auto_generated|counter_reg_bit [0] & (\inst21|N_TO_FIND_REG|auto_generated|counter_reg_bit [7])) # (!\inst21|PC_N_TO_FIND|auto_generated|counter_reg_bit [0] & 
// ((\inst4|altsyncram_component|auto_generated|q_a [7])))

	.dataa(\inst21|N_TO_FIND_REG|auto_generated|counter_reg_bit [7]),
	.datab(\inst4|altsyncram_component|auto_generated|q_a [7]),
	.datac(gnd),
	.datad(\inst21|PC_N_TO_FIND|auto_generated|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[7]~6 .lut_mask = 16'hAACC;
defparam \inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst21|N_TO_FIND_REG|auto_generated|counter_reg_bit[6] (
	.clk(\CLOCK~input_o ),
	.d(\inst4|altsyncram_component|auto_generated|q_a [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|inst|N_To_Find_Reg_Sload~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|N_TO_FIND_REG|auto_generated|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|N_TO_FIND_REG|auto_generated|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \inst21|N_TO_FIND_REG|auto_generated|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[6]~7 (
// Equation(s):
// \inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[6]~7_combout  = (\inst21|PC_N_TO_FIND|auto_generated|counter_reg_bit [0] & (\inst21|N_TO_FIND_REG|auto_generated|counter_reg_bit [6])) # (!\inst21|PC_N_TO_FIND|auto_generated|counter_reg_bit [0] & 
// ((\inst4|altsyncram_component|auto_generated|q_a [6])))

	.dataa(\inst21|N_TO_FIND_REG|auto_generated|counter_reg_bit [6]),
	.datab(\inst4|altsyncram_component|auto_generated|q_a [6]),
	.datac(gnd),
	.datad(\inst21|PC_N_TO_FIND|auto_generated|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[6]~7 .lut_mask = 16'hAACC;
defparam \inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst8|inst|Equal0~3 (
// Equation(s):
// \inst8|inst|Equal0~3_combout  = (\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_a [6] & (\inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[6]~7_combout  & (\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_a [7] $ 
// (!\inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[7]~6_combout )))) # (!\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_a [6] & (!\inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[6]~7_combout  & 
// (\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_a [7] $ (!\inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[7]~6_combout ))))

	.dataa(\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_a [6]),
	.datab(\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_a [7]),
	.datac(\inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[7]~6_combout ),
	.datad(\inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[6]~7_combout ),
	.cin(gnd),
	.combout(\inst8|inst|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst|Equal0~3 .lut_mask = 16'h8241;
defparam \inst8|inst|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst8|inst|Equal0~4 (
// Equation(s):
// \inst8|inst|Equal0~4_combout  = (\inst8|inst|Equal0~0_combout  & (\inst8|inst|Equal0~1_combout  & (\inst8|inst|Equal0~2_combout  & \inst8|inst|Equal0~3_combout )))

	.dataa(\inst8|inst|Equal0~0_combout ),
	.datab(\inst8|inst|Equal0~1_combout ),
	.datac(\inst8|inst|Equal0~2_combout ),
	.datad(\inst8|inst|Equal0~3_combout ),
	.cin(gnd),
	.combout(\inst8|inst|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst|Equal0~4 .lut_mask = 16'h8000;
defparam \inst8|inst|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst21|N_TO_FIND_REG|auto_generated|counter_reg_bit[11] (
	.clk(\CLOCK~input_o ),
	.d(\inst4|altsyncram_component|auto_generated|q_a [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|inst|N_To_Find_Reg_Sload~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|N_TO_FIND_REG|auto_generated|counter_reg_bit [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|N_TO_FIND_REG|auto_generated|counter_reg_bit[11] .is_wysiwyg = "true";
defparam \inst21|N_TO_FIND_REG|auto_generated|counter_reg_bit[11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[11]~8 (
// Equation(s):
// \inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[11]~8_combout  = (\inst21|PC_N_TO_FIND|auto_generated|counter_reg_bit [0] & (\inst21|N_TO_FIND_REG|auto_generated|counter_reg_bit [11])) # (!\inst21|PC_N_TO_FIND|auto_generated|counter_reg_bit [0] & 
// ((\inst4|altsyncram_component|auto_generated|q_a [11])))

	.dataa(\inst21|N_TO_FIND_REG|auto_generated|counter_reg_bit [11]),
	.datab(\inst4|altsyncram_component|auto_generated|q_a [11]),
	.datac(gnd),
	.datad(\inst21|PC_N_TO_FIND|auto_generated|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[11]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[11]~8 .lut_mask = 16'hAACC;
defparam \inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[11]~8 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst21|N_TO_FIND_REG|auto_generated|counter_reg_bit[10] (
	.clk(\CLOCK~input_o ),
	.d(\inst4|altsyncram_component|auto_generated|q_a [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|inst|N_To_Find_Reg_Sload~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|N_TO_FIND_REG|auto_generated|counter_reg_bit [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|N_TO_FIND_REG|auto_generated|counter_reg_bit[10] .is_wysiwyg = "true";
defparam \inst21|N_TO_FIND_REG|auto_generated|counter_reg_bit[10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[10]~9 (
// Equation(s):
// \inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[10]~9_combout  = (\inst21|PC_N_TO_FIND|auto_generated|counter_reg_bit [0] & (\inst21|N_TO_FIND_REG|auto_generated|counter_reg_bit [10])) # (!\inst21|PC_N_TO_FIND|auto_generated|counter_reg_bit [0] & 
// ((\inst4|altsyncram_component|auto_generated|q_a [10])))

	.dataa(\inst21|N_TO_FIND_REG|auto_generated|counter_reg_bit [10]),
	.datab(\inst4|altsyncram_component|auto_generated|q_a [10]),
	.datac(gnd),
	.datad(\inst21|PC_N_TO_FIND|auto_generated|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[10]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[10]~9 .lut_mask = 16'hAACC;
defparam \inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[10]~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst8|inst|Equal0~5 (
// Equation(s):
// \inst8|inst|Equal0~5_combout  = (\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_a [10] & (\inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[10]~9_combout  & (\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_a [11] $ 
// (!\inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[11]~8_combout )))) # (!\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_a [10] & (!\inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[10]~9_combout  & 
// (\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_a [11] $ (!\inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[11]~8_combout ))))

	.dataa(\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_a [10]),
	.datab(\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_a [11]),
	.datac(\inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[11]~8_combout ),
	.datad(\inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[10]~9_combout ),
	.cin(gnd),
	.combout(\inst8|inst|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst|Equal0~5 .lut_mask = 16'h8241;
defparam \inst8|inst|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst21|N_TO_FIND_REG|auto_generated|counter_reg_bit[9] (
	.clk(\CLOCK~input_o ),
	.d(\inst4|altsyncram_component|auto_generated|q_a [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|inst|N_To_Find_Reg_Sload~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|N_TO_FIND_REG|auto_generated|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|N_TO_FIND_REG|auto_generated|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \inst21|N_TO_FIND_REG|auto_generated|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[9]~10 (
// Equation(s):
// \inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[9]~10_combout  = (\inst21|PC_N_TO_FIND|auto_generated|counter_reg_bit [0] & (\inst21|N_TO_FIND_REG|auto_generated|counter_reg_bit [9])) # (!\inst21|PC_N_TO_FIND|auto_generated|counter_reg_bit [0] & 
// ((\inst4|altsyncram_component|auto_generated|q_a [9])))

	.dataa(\inst21|N_TO_FIND_REG|auto_generated|counter_reg_bit [9]),
	.datab(\inst4|altsyncram_component|auto_generated|q_a [9]),
	.datac(gnd),
	.datad(\inst21|PC_N_TO_FIND|auto_generated|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[9]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[9]~10 .lut_mask = 16'hAACC;
defparam \inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[9]~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst21|N_TO_FIND_REG|auto_generated|counter_reg_bit[8] (
	.clk(\CLOCK~input_o ),
	.d(\inst4|altsyncram_component|auto_generated|q_a [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|inst|N_To_Find_Reg_Sload~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|N_TO_FIND_REG|auto_generated|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|N_TO_FIND_REG|auto_generated|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \inst21|N_TO_FIND_REG|auto_generated|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst8|inst|Equal0~6 (
// Equation(s):
// \inst8|inst|Equal0~6_combout  = \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_a [8] $ (((\inst21|PC_N_TO_FIND|auto_generated|counter_reg_bit [0] & ((\inst21|N_TO_FIND_REG|auto_generated|counter_reg_bit [8]))) # 
// (!\inst21|PC_N_TO_FIND|auto_generated|counter_reg_bit [0] & (\inst4|altsyncram_component|auto_generated|q_a [8]))))

	.dataa(\inst21|PC_N_TO_FIND|auto_generated|counter_reg_bit [0]),
	.datab(\inst4|altsyncram_component|auto_generated|q_a [8]),
	.datac(\inst21|N_TO_FIND_REG|auto_generated|counter_reg_bit [8]),
	.datad(\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\inst8|inst|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst|Equal0~6 .lut_mask = 16'h1BE4;
defparam \inst8|inst|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst8|inst|Equal0~7 (
// Equation(s):
// \inst8|inst|Equal0~7_combout  = (\inst8|inst|Equal0~5_combout  & (!\inst8|inst|Equal0~6_combout  & (\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_a [9] $ (!\inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[9]~10_combout ))))

	.dataa(\inst8|inst|Equal0~5_combout ),
	.datab(\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_a [9]),
	.datac(\inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[9]~10_combout ),
	.datad(\inst8|inst|Equal0~6_combout ),
	.cin(gnd),
	.combout(\inst8|inst|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst|Equal0~7 .lut_mask = 16'h0082;
defparam \inst8|inst|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\inst21|MUX_WREN_A|$00000|auto_generated|result_node[0]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst13|ALU|auto_generated|result[12]~24_combout }),
	.portaaddr({\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[11]~11_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[10]~10_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[9]~9_combout ,
\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[8]~8_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[7]~7_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[6]~6_combout ,
\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[5]~5_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[4]~4_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[3]~3_combout ,
\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[2]~2_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[1]~1_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst13|FBCV_ALU_DECODER|Add0~32_combout ,\inst13|FBCV_ALU_DECODER|Add0~29_combout ,\inst13|FBCV_ALU_DECODER|Add0~26_combout ,\inst13|FBCV_ALU_DECODER|Add0~23_combout ,\inst13|FBCV_ALU_DECODER|Add0~20_combout ,\inst13|FBCV_ALU_DECODER|Add0~17_combout ,
\inst13|FBCV_ALU_DECODER|Add0~14_combout ,\inst13|FBCV_ALU_DECODER|Add0~11_combout ,\inst13|FBCV_ALU_DECODER|Add0~8_combout ,\inst13|FBCV_ALU_DECODER|Add0~5_combout ,\inst13|FBCV_ALU_DECODER|Add0~2_combout ,
\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[0]~0_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a12 .init_file = "LNK_RND_FBC_TEST_DUAL_PORT_RAM_WITH_LIST.mif";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "LNK_FBC_DUAL_PORT_RAM_SCHEMATIC:inst21|LNK_FBC_DUAL_PORT_RAM:DUAL_PORT_RAM|altsyncram:altsyncram_component|altsyncram_hln2:auto_generated|ALTSYNCRAM";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "bidir_dual_port";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 12;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 4095;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 4096;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clock = "clock0";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 12;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_in_clock = "clock0";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a12 .port_b_last_address = 4095;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 4096;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_width = 16;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock0";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a12 .port_b_write_enable_clock = "clock0";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002;
// synopsys translate_on

cycloneive_lcell_comb \inst13|MUX_RS|$00000|auto_generated|result_node[12]~3 (
// Equation(s):
// \inst13|MUX_RS|$00000|auto_generated|result_node[12]~3_combout  = (\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [12] & (((!\inst13|FBCV_ALU_DECODER|Equal4~2_combout ) # (!\inst13|FBCV_ALU_DECODER|Equal4~1_combout )) # 
// (!\inst13|FBCV_ALU_DECODER|Equal4~0_combout )))

	.dataa(\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [12]),
	.datab(\inst13|FBCV_ALU_DECODER|Equal4~0_combout ),
	.datac(\inst13|FBCV_ALU_DECODER|Equal4~1_combout ),
	.datad(\inst13|FBCV_ALU_DECODER|Equal4~2_combout ),
	.cin(gnd),
	.combout(\inst13|MUX_RS|$00000|auto_generated|result_node[12]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|MUX_RS|$00000|auto_generated|result_node[12]~3 .lut_mask = 16'h2AAA;
defparam \inst13|MUX_RS|$00000|auto_generated|result_node[12]~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst13|PREV_SUM|dffs[12] (
	.clk(\CLOCK~input_o ),
	.d(vcc),
	.asdata(\inst13|ALU|auto_generated|result[12]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|PREV_SUM|dffs [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|PREV_SUM|dffs[12] .is_wysiwyg = "true";
defparam \inst13|PREV_SUM|dffs[12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst13|MUX_LS|$00000|auto_generated|result_node[12]~3 (
// Equation(s):
// \inst13|MUX_LS|$00000|auto_generated|result_node[12]~3_combout  = (\inst13|PREV_SUM|dffs [12] & (((!\inst13|FBCV_ALU_DECODER|Equal3~2_combout ) # (!\inst13|FBCV_ALU_DECODER|Equal3~1_combout )) # (!\inst13|FBCV_ALU_DECODER|Equal3~0_combout )))

	.dataa(\inst13|PREV_SUM|dffs [12]),
	.datab(\inst13|FBCV_ALU_DECODER|Equal3~0_combout ),
	.datac(\inst13|FBCV_ALU_DECODER|Equal3~1_combout ),
	.datad(\inst13|FBCV_ALU_DECODER|Equal3~2_combout ),
	.cin(gnd),
	.combout(\inst13|MUX_LS|$00000|auto_generated|result_node[12]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|MUX_LS|$00000|auto_generated|result_node[12]~3 .lut_mask = 16'h2AAA;
defparam \inst13|MUX_LS|$00000|auto_generated|result_node[12]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst13|ALU|auto_generated|result[12]~24 (
// Equation(s):
// \inst13|ALU|auto_generated|result[12]~24_combout  = ((\inst13|MUX_RS|$00000|auto_generated|result_node[12]~3_combout  $ (\inst13|MUX_LS|$00000|auto_generated|result_node[12]~3_combout  $ (!\inst13|ALU|auto_generated|result[11]~23 )))) # (GND)
// \inst13|ALU|auto_generated|result[12]~25  = CARRY((\inst13|MUX_RS|$00000|auto_generated|result_node[12]~3_combout  & ((\inst13|MUX_LS|$00000|auto_generated|result_node[12]~3_combout ) # (!\inst13|ALU|auto_generated|result[11]~23 ))) # 
// (!\inst13|MUX_RS|$00000|auto_generated|result_node[12]~3_combout  & (\inst13|MUX_LS|$00000|auto_generated|result_node[12]~3_combout  & !\inst13|ALU|auto_generated|result[11]~23 )))

	.dataa(\inst13|MUX_RS|$00000|auto_generated|result_node[12]~3_combout ),
	.datab(\inst13|MUX_LS|$00000|auto_generated|result_node[12]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst13|ALU|auto_generated|result[11]~23 ),
	.combout(\inst13|ALU|auto_generated|result[12]~24_combout ),
	.cout(\inst13|ALU|auto_generated|result[12]~25 ));
// synopsys translate_off
defparam \inst13|ALU|auto_generated|result[12]~24 .lut_mask = 16'h698E;
defparam \inst13|ALU|auto_generated|result[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_ram_block \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\inst21|MUX_WREN_A|$00000|auto_generated|result_node[0]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst13|ALU|auto_generated|result[13]~26_combout }),
	.portaaddr({\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[11]~11_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[10]~10_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[9]~9_combout ,
\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[8]~8_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[7]~7_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[6]~6_combout ,
\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[5]~5_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[4]~4_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[3]~3_combout ,
\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[2]~2_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[1]~1_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst13|FBCV_ALU_DECODER|Add0~32_combout ,\inst13|FBCV_ALU_DECODER|Add0~29_combout ,\inst13|FBCV_ALU_DECODER|Add0~26_combout ,\inst13|FBCV_ALU_DECODER|Add0~23_combout ,\inst13|FBCV_ALU_DECODER|Add0~20_combout ,\inst13|FBCV_ALU_DECODER|Add0~17_combout ,
\inst13|FBCV_ALU_DECODER|Add0~14_combout ,\inst13|FBCV_ALU_DECODER|Add0~11_combout ,\inst13|FBCV_ALU_DECODER|Add0~8_combout ,\inst13|FBCV_ALU_DECODER|Add0~5_combout ,\inst13|FBCV_ALU_DECODER|Add0~2_combout ,
\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[0]~0_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a13 .init_file = "LNK_RND_FBC_TEST_DUAL_PORT_RAM_WITH_LIST.mif";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "LNK_FBC_DUAL_PORT_RAM_SCHEMATIC:inst21|LNK_FBC_DUAL_PORT_RAM:DUAL_PORT_RAM|altsyncram:altsyncram_component|altsyncram_hln2:auto_generated|ALTSYNCRAM";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "bidir_dual_port";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 12;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 4095;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 4096;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clock = "clock0";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 12;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_in_clock = "clock0";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a13 .port_b_last_address = 4095;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 4096;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_width = 16;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock0";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a13 .port_b_write_enable_clock = "clock0";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002;
// synopsys translate_on

cycloneive_lcell_comb \inst13|MUX_RS|$00000|auto_generated|result_node[13]~2 (
// Equation(s):
// \inst13|MUX_RS|$00000|auto_generated|result_node[13]~2_combout  = (\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [13] & (((!\inst13|FBCV_ALU_DECODER|Equal4~2_combout ) # (!\inst13|FBCV_ALU_DECODER|Equal4~1_combout )) # 
// (!\inst13|FBCV_ALU_DECODER|Equal4~0_combout )))

	.dataa(\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [13]),
	.datab(\inst13|FBCV_ALU_DECODER|Equal4~0_combout ),
	.datac(\inst13|FBCV_ALU_DECODER|Equal4~1_combout ),
	.datad(\inst13|FBCV_ALU_DECODER|Equal4~2_combout ),
	.cin(gnd),
	.combout(\inst13|MUX_RS|$00000|auto_generated|result_node[13]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|MUX_RS|$00000|auto_generated|result_node[13]~2 .lut_mask = 16'h2AAA;
defparam \inst13|MUX_RS|$00000|auto_generated|result_node[13]~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst13|PREV_SUM|dffs[13] (
	.clk(\CLOCK~input_o ),
	.d(vcc),
	.asdata(\inst13|ALU|auto_generated|result[13]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|PREV_SUM|dffs [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|PREV_SUM|dffs[13] .is_wysiwyg = "true";
defparam \inst13|PREV_SUM|dffs[13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst13|MUX_LS|$00000|auto_generated|result_node[13]~2 (
// Equation(s):
// \inst13|MUX_LS|$00000|auto_generated|result_node[13]~2_combout  = (\inst13|PREV_SUM|dffs [13] & (((!\inst13|FBCV_ALU_DECODER|Equal3~2_combout ) # (!\inst13|FBCV_ALU_DECODER|Equal3~1_combout )) # (!\inst13|FBCV_ALU_DECODER|Equal3~0_combout )))

	.dataa(\inst13|PREV_SUM|dffs [13]),
	.datab(\inst13|FBCV_ALU_DECODER|Equal3~0_combout ),
	.datac(\inst13|FBCV_ALU_DECODER|Equal3~1_combout ),
	.datad(\inst13|FBCV_ALU_DECODER|Equal3~2_combout ),
	.cin(gnd),
	.combout(\inst13|MUX_LS|$00000|auto_generated|result_node[13]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|MUX_LS|$00000|auto_generated|result_node[13]~2 .lut_mask = 16'h2AAA;
defparam \inst13|MUX_LS|$00000|auto_generated|result_node[13]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst13|ALU|auto_generated|result[13]~26 (
// Equation(s):
// \inst13|ALU|auto_generated|result[13]~26_combout  = (\inst13|MUX_RS|$00000|auto_generated|result_node[13]~2_combout  & ((\inst13|MUX_LS|$00000|auto_generated|result_node[13]~2_combout  & (\inst13|ALU|auto_generated|result[12]~25  & VCC)) # 
// (!\inst13|MUX_LS|$00000|auto_generated|result_node[13]~2_combout  & (!\inst13|ALU|auto_generated|result[12]~25 )))) # (!\inst13|MUX_RS|$00000|auto_generated|result_node[13]~2_combout  & ((\inst13|MUX_LS|$00000|auto_generated|result_node[13]~2_combout  & 
// (!\inst13|ALU|auto_generated|result[12]~25 )) # (!\inst13|MUX_LS|$00000|auto_generated|result_node[13]~2_combout  & ((\inst13|ALU|auto_generated|result[12]~25 ) # (GND)))))
// \inst13|ALU|auto_generated|result[13]~27  = CARRY((\inst13|MUX_RS|$00000|auto_generated|result_node[13]~2_combout  & (!\inst13|MUX_LS|$00000|auto_generated|result_node[13]~2_combout  & !\inst13|ALU|auto_generated|result[12]~25 )) # 
// (!\inst13|MUX_RS|$00000|auto_generated|result_node[13]~2_combout  & ((!\inst13|ALU|auto_generated|result[12]~25 ) # (!\inst13|MUX_LS|$00000|auto_generated|result_node[13]~2_combout ))))

	.dataa(\inst13|MUX_RS|$00000|auto_generated|result_node[13]~2_combout ),
	.datab(\inst13|MUX_LS|$00000|auto_generated|result_node[13]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst13|ALU|auto_generated|result[12]~25 ),
	.combout(\inst13|ALU|auto_generated|result[13]~26_combout ),
	.cout(\inst13|ALU|auto_generated|result[13]~27 ));
// synopsys translate_off
defparam \inst13|ALU|auto_generated|result[13]~26 .lut_mask = 16'h9617;
defparam \inst13|ALU|auto_generated|result[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst21|N_TO_FIND_REG|auto_generated|counter_reg_bit[13] (
	.clk(\CLOCK~input_o ),
	.d(\inst4|altsyncram_component|auto_generated|q_a [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|inst|N_To_Find_Reg_Sload~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|N_TO_FIND_REG|auto_generated|counter_reg_bit [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|N_TO_FIND_REG|auto_generated|counter_reg_bit[13] .is_wysiwyg = "true";
defparam \inst21|N_TO_FIND_REG|auto_generated|counter_reg_bit[13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[13]~11 (
// Equation(s):
// \inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[13]~11_combout  = (\inst21|PC_N_TO_FIND|auto_generated|counter_reg_bit [0] & (\inst21|N_TO_FIND_REG|auto_generated|counter_reg_bit [13])) # (!\inst21|PC_N_TO_FIND|auto_generated|counter_reg_bit [0] & 
// ((\inst4|altsyncram_component|auto_generated|q_a [13])))

	.dataa(\inst21|N_TO_FIND_REG|auto_generated|counter_reg_bit [13]),
	.datab(\inst4|altsyncram_component|auto_generated|q_a [13]),
	.datac(gnd),
	.datad(\inst21|PC_N_TO_FIND|auto_generated|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[13]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[13]~11 .lut_mask = 16'hAACC;
defparam \inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[13]~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst21|N_TO_FIND_REG|auto_generated|counter_reg_bit[12] (
	.clk(\CLOCK~input_o ),
	.d(\inst4|altsyncram_component|auto_generated|q_a [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|inst|N_To_Find_Reg_Sload~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|N_TO_FIND_REG|auto_generated|counter_reg_bit [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|N_TO_FIND_REG|auto_generated|counter_reg_bit[12] .is_wysiwyg = "true";
defparam \inst21|N_TO_FIND_REG|auto_generated|counter_reg_bit[12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[12]~12 (
// Equation(s):
// \inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[12]~12_combout  = (\inst21|PC_N_TO_FIND|auto_generated|counter_reg_bit [0] & (\inst21|N_TO_FIND_REG|auto_generated|counter_reg_bit [12])) # (!\inst21|PC_N_TO_FIND|auto_generated|counter_reg_bit [0] & 
// ((\inst4|altsyncram_component|auto_generated|q_a [12])))

	.dataa(\inst21|N_TO_FIND_REG|auto_generated|counter_reg_bit [12]),
	.datab(\inst4|altsyncram_component|auto_generated|q_a [12]),
	.datac(gnd),
	.datad(\inst21|PC_N_TO_FIND|auto_generated|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[12]~12 .lut_mask = 16'hAACC;
defparam \inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst8|inst|Equal0~8 (
// Equation(s):
// \inst8|inst|Equal0~8_combout  = (\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_a [12] & (\inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[12]~12_combout  & (\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_a [13] $ 
// (!\inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[13]~11_combout )))) # (!\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_a [12] & (!\inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[12]~12_combout  & 
// (\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_a [13] $ (!\inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[13]~11_combout ))))

	.dataa(\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_a [12]),
	.datab(\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_a [13]),
	.datac(\inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[13]~11_combout ),
	.datad(\inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[12]~12_combout ),
	.cin(gnd),
	.combout(\inst8|inst|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst|Equal0~8 .lut_mask = 16'h8241;
defparam \inst8|inst|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\inst21|MUX_WREN_A|$00000|auto_generated|result_node[0]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst13|ALU|auto_generated|result[14]~28_combout }),
	.portaaddr({\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[11]~11_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[10]~10_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[9]~9_combout ,
\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[8]~8_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[7]~7_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[6]~6_combout ,
\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[5]~5_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[4]~4_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[3]~3_combout ,
\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[2]~2_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[1]~1_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst13|FBCV_ALU_DECODER|Add0~32_combout ,\inst13|FBCV_ALU_DECODER|Add0~29_combout ,\inst13|FBCV_ALU_DECODER|Add0~26_combout ,\inst13|FBCV_ALU_DECODER|Add0~23_combout ,\inst13|FBCV_ALU_DECODER|Add0~20_combout ,\inst13|FBCV_ALU_DECODER|Add0~17_combout ,
\inst13|FBCV_ALU_DECODER|Add0~14_combout ,\inst13|FBCV_ALU_DECODER|Add0~11_combout ,\inst13|FBCV_ALU_DECODER|Add0~8_combout ,\inst13|FBCV_ALU_DECODER|Add0~5_combout ,\inst13|FBCV_ALU_DECODER|Add0~2_combout ,
\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[0]~0_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a14 .init_file = "LNK_RND_FBC_TEST_DUAL_PORT_RAM_WITH_LIST.mif";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "LNK_FBC_DUAL_PORT_RAM_SCHEMATIC:inst21|LNK_FBC_DUAL_PORT_RAM:DUAL_PORT_RAM|altsyncram:altsyncram_component|altsyncram_hln2:auto_generated|ALTSYNCRAM";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "bidir_dual_port";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 12;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 4095;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 4096;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clock = "clock0";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 12;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_in_clock = "clock0";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a14 .port_b_last_address = 4095;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 4096;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_width = 16;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock0";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a14 .port_b_write_enable_clock = "clock0";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002;
// synopsys translate_on

cycloneive_lcell_comb \inst13|MUX_RS|$00000|auto_generated|result_node[14]~1 (
// Equation(s):
// \inst13|MUX_RS|$00000|auto_generated|result_node[14]~1_combout  = (\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [14] & (((!\inst13|FBCV_ALU_DECODER|Equal4~2_combout ) # (!\inst13|FBCV_ALU_DECODER|Equal4~1_combout )) # 
// (!\inst13|FBCV_ALU_DECODER|Equal4~0_combout )))

	.dataa(\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [14]),
	.datab(\inst13|FBCV_ALU_DECODER|Equal4~0_combout ),
	.datac(\inst13|FBCV_ALU_DECODER|Equal4~1_combout ),
	.datad(\inst13|FBCV_ALU_DECODER|Equal4~2_combout ),
	.cin(gnd),
	.combout(\inst13|MUX_RS|$00000|auto_generated|result_node[14]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|MUX_RS|$00000|auto_generated|result_node[14]~1 .lut_mask = 16'h2AAA;
defparam \inst13|MUX_RS|$00000|auto_generated|result_node[14]~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst13|PREV_SUM|dffs[14] (
	.clk(\CLOCK~input_o ),
	.d(vcc),
	.asdata(\inst13|ALU|auto_generated|result[14]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|PREV_SUM|dffs [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|PREV_SUM|dffs[14] .is_wysiwyg = "true";
defparam \inst13|PREV_SUM|dffs[14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst13|MUX_LS|$00000|auto_generated|result_node[14]~1 (
// Equation(s):
// \inst13|MUX_LS|$00000|auto_generated|result_node[14]~1_combout  = (\inst13|PREV_SUM|dffs [14] & (((!\inst13|FBCV_ALU_DECODER|Equal3~2_combout ) # (!\inst13|FBCV_ALU_DECODER|Equal3~1_combout )) # (!\inst13|FBCV_ALU_DECODER|Equal3~0_combout )))

	.dataa(\inst13|PREV_SUM|dffs [14]),
	.datab(\inst13|FBCV_ALU_DECODER|Equal3~0_combout ),
	.datac(\inst13|FBCV_ALU_DECODER|Equal3~1_combout ),
	.datad(\inst13|FBCV_ALU_DECODER|Equal3~2_combout ),
	.cin(gnd),
	.combout(\inst13|MUX_LS|$00000|auto_generated|result_node[14]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|MUX_LS|$00000|auto_generated|result_node[14]~1 .lut_mask = 16'h2AAA;
defparam \inst13|MUX_LS|$00000|auto_generated|result_node[14]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst13|ALU|auto_generated|result[14]~28 (
// Equation(s):
// \inst13|ALU|auto_generated|result[14]~28_combout  = ((\inst13|MUX_RS|$00000|auto_generated|result_node[14]~1_combout  $ (\inst13|MUX_LS|$00000|auto_generated|result_node[14]~1_combout  $ (!\inst13|ALU|auto_generated|result[13]~27 )))) # (GND)
// \inst13|ALU|auto_generated|result[14]~29  = CARRY((\inst13|MUX_RS|$00000|auto_generated|result_node[14]~1_combout  & ((\inst13|MUX_LS|$00000|auto_generated|result_node[14]~1_combout ) # (!\inst13|ALU|auto_generated|result[13]~27 ))) # 
// (!\inst13|MUX_RS|$00000|auto_generated|result_node[14]~1_combout  & (\inst13|MUX_LS|$00000|auto_generated|result_node[14]~1_combout  & !\inst13|ALU|auto_generated|result[13]~27 )))

	.dataa(\inst13|MUX_RS|$00000|auto_generated|result_node[14]~1_combout ),
	.datab(\inst13|MUX_LS|$00000|auto_generated|result_node[14]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst13|ALU|auto_generated|result[13]~27 ),
	.combout(\inst13|ALU|auto_generated|result[14]~28_combout ),
	.cout(\inst13|ALU|auto_generated|result[14]~29 ));
// synopsys translate_off
defparam \inst13|ALU|auto_generated|result[14]~28 .lut_mask = 16'h698E;
defparam \inst13|ALU|auto_generated|result[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_ram_block \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\inst21|MUX_WREN_A|$00000|auto_generated|result_node[0]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst13|ALU|auto_generated|result[15]~30_combout }),
	.portaaddr({\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[11]~11_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[10]~10_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[9]~9_combout ,
\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[8]~8_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[7]~7_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[6]~6_combout ,
\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[5]~5_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[4]~4_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[3]~3_combout ,
\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[2]~2_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[1]~1_combout ,\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst13|FBCV_ALU_DECODER|Add0~32_combout ,\inst13|FBCV_ALU_DECODER|Add0~29_combout ,\inst13|FBCV_ALU_DECODER|Add0~26_combout ,\inst13|FBCV_ALU_DECODER|Add0~23_combout ,\inst13|FBCV_ALU_DECODER|Add0~20_combout ,\inst13|FBCV_ALU_DECODER|Add0~17_combout ,
\inst13|FBCV_ALU_DECODER|Add0~14_combout ,\inst13|FBCV_ALU_DECODER|Add0~11_combout ,\inst13|FBCV_ALU_DECODER|Add0~8_combout ,\inst13|FBCV_ALU_DECODER|Add0~5_combout ,\inst13|FBCV_ALU_DECODER|Add0~2_combout ,
\inst21|MUX_ADDR_A|$00000|auto_generated|result_node[0]~0_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a15 .init_file = "LNK_RND_FBC_TEST_DUAL_PORT_RAM_WITH_LIST.mif";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "LNK_FBC_DUAL_PORT_RAM_SCHEMATIC:inst21|LNK_FBC_DUAL_PORT_RAM:DUAL_PORT_RAM|altsyncram:altsyncram_component|altsyncram_hln2:auto_generated|ALTSYNCRAM";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "bidir_dual_port";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 12;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 4095;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 4096;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clock = "clock0";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 12;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_in_clock = "clock0";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a15 .port_b_last_address = 4095;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 4096;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_width = 16;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock0";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a15 .port_b_write_enable_clock = "clock0";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_lcell_comb \inst13|MUX_RS|$00000|auto_generated|result_node[15]~0 (
// Equation(s):
// \inst13|MUX_RS|$00000|auto_generated|result_node[15]~0_combout  = (\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [15] & (((!\inst13|FBCV_ALU_DECODER|Equal4~2_combout ) # (!\inst13|FBCV_ALU_DECODER|Equal4~1_combout )) # 
// (!\inst13|FBCV_ALU_DECODER|Equal4~0_combout )))

	.dataa(\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [15]),
	.datab(\inst13|FBCV_ALU_DECODER|Equal4~0_combout ),
	.datac(\inst13|FBCV_ALU_DECODER|Equal4~1_combout ),
	.datad(\inst13|FBCV_ALU_DECODER|Equal4~2_combout ),
	.cin(gnd),
	.combout(\inst13|MUX_RS|$00000|auto_generated|result_node[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|MUX_RS|$00000|auto_generated|result_node[15]~0 .lut_mask = 16'h2AAA;
defparam \inst13|MUX_RS|$00000|auto_generated|result_node[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst13|PREV_SUM|dffs[15] (
	.clk(\CLOCK~input_o ),
	.d(vcc),
	.asdata(\inst13|ALU|auto_generated|result[15]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|PREV_SUM|dffs [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|PREV_SUM|dffs[15] .is_wysiwyg = "true";
defparam \inst13|PREV_SUM|dffs[15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst13|MUX_LS|$00000|auto_generated|result_node[15]~0 (
// Equation(s):
// \inst13|MUX_LS|$00000|auto_generated|result_node[15]~0_combout  = (\inst13|PREV_SUM|dffs [15] & (((!\inst13|FBCV_ALU_DECODER|Equal3~2_combout ) # (!\inst13|FBCV_ALU_DECODER|Equal3~1_combout )) # (!\inst13|FBCV_ALU_DECODER|Equal3~0_combout )))

	.dataa(\inst13|PREV_SUM|dffs [15]),
	.datab(\inst13|FBCV_ALU_DECODER|Equal3~0_combout ),
	.datac(\inst13|FBCV_ALU_DECODER|Equal3~1_combout ),
	.datad(\inst13|FBCV_ALU_DECODER|Equal3~2_combout ),
	.cin(gnd),
	.combout(\inst13|MUX_LS|$00000|auto_generated|result_node[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|MUX_LS|$00000|auto_generated|result_node[15]~0 .lut_mask = 16'h2AAA;
defparam \inst13|MUX_LS|$00000|auto_generated|result_node[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst13|ALU|auto_generated|result[15]~30 (
// Equation(s):
// \inst13|ALU|auto_generated|result[15]~30_combout  = \inst13|MUX_RS|$00000|auto_generated|result_node[15]~0_combout  $ (\inst13|MUX_LS|$00000|auto_generated|result_node[15]~0_combout  $ (\inst13|ALU|auto_generated|result[14]~29 ))

	.dataa(\inst13|MUX_RS|$00000|auto_generated|result_node[15]~0_combout ),
	.datab(\inst13|MUX_LS|$00000|auto_generated|result_node[15]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst13|ALU|auto_generated|result[14]~29 ),
	.combout(\inst13|ALU|auto_generated|result[15]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|ALU|auto_generated|result[15]~30 .lut_mask = 16'h9696;
defparam \inst13|ALU|auto_generated|result[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst21|N_TO_FIND_REG|auto_generated|counter_reg_bit[15] (
	.clk(\CLOCK~input_o ),
	.d(\inst4|altsyncram_component|auto_generated|q_a [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|inst|N_To_Find_Reg_Sload~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|N_TO_FIND_REG|auto_generated|counter_reg_bit [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|N_TO_FIND_REG|auto_generated|counter_reg_bit[15] .is_wysiwyg = "true";
defparam \inst21|N_TO_FIND_REG|auto_generated|counter_reg_bit[15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[15]~13 (
// Equation(s):
// \inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[15]~13_combout  = (\inst21|PC_N_TO_FIND|auto_generated|counter_reg_bit [0] & (\inst21|N_TO_FIND_REG|auto_generated|counter_reg_bit [15])) # (!\inst21|PC_N_TO_FIND|auto_generated|counter_reg_bit [0] & 
// ((\inst4|altsyncram_component|auto_generated|q_a [15])))

	.dataa(\inst21|N_TO_FIND_REG|auto_generated|counter_reg_bit [15]),
	.datab(\inst4|altsyncram_component|auto_generated|q_a [15]),
	.datac(gnd),
	.datad(\inst21|PC_N_TO_FIND|auto_generated|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[15]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[15]~13 .lut_mask = 16'hAACC;
defparam \inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[15]~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst21|N_TO_FIND_REG|auto_generated|counter_reg_bit[14] (
	.clk(\CLOCK~input_o ),
	.d(\inst4|altsyncram_component|auto_generated|q_a [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|inst|N_To_Find_Reg_Sload~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|N_TO_FIND_REG|auto_generated|counter_reg_bit [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|N_TO_FIND_REG|auto_generated|counter_reg_bit[14] .is_wysiwyg = "true";
defparam \inst21|N_TO_FIND_REG|auto_generated|counter_reg_bit[14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[14]~14 (
// Equation(s):
// \inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[14]~14_combout  = (\inst21|PC_N_TO_FIND|auto_generated|counter_reg_bit [0] & (\inst21|N_TO_FIND_REG|auto_generated|counter_reg_bit [14])) # (!\inst21|PC_N_TO_FIND|auto_generated|counter_reg_bit [0] & 
// ((\inst4|altsyncram_component|auto_generated|q_a [14])))

	.dataa(\inst21|N_TO_FIND_REG|auto_generated|counter_reg_bit [14]),
	.datab(\inst4|altsyncram_component|auto_generated|q_a [14]),
	.datac(gnd),
	.datad(\inst21|PC_N_TO_FIND|auto_generated|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[14]~14 .lut_mask = 16'hAACC;
defparam \inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst8|inst|Equal0~9 (
// Equation(s):
// \inst8|inst|Equal0~9_combout  = (\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_a [14] & (\inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[14]~14_combout  & (\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_a [15] $ 
// (!\inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[15]~13_combout )))) # (!\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_a [14] & (!\inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[14]~14_combout  & 
// (\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_a [15] $ (!\inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[15]~13_combout ))))

	.dataa(\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_a [14]),
	.datab(\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_a [15]),
	.datac(\inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[15]~13_combout ),
	.datad(\inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[14]~14_combout ),
	.cin(gnd),
	.combout(\inst8|inst|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst|Equal0~9 .lut_mask = 16'h8241;
defparam \inst8|inst|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst8|inst|Equal0~10 (
// Equation(s):
// \inst8|inst|Equal0~10_combout  = (\inst8|inst|Equal0~4_combout  & (\inst8|inst|Equal0~7_combout  & (\inst8|inst|Equal0~8_combout  & \inst8|inst|Equal0~9_combout )))

	.dataa(\inst8|inst|Equal0~4_combout ),
	.datab(\inst8|inst|Equal0~7_combout ),
	.datac(\inst8|inst|Equal0~8_combout ),
	.datad(\inst8|inst|Equal0~9_combout ),
	.cin(gnd),
	.combout(\inst8|inst|Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst|Equal0~10 .lut_mask = 16'h8000;
defparam \inst8|inst|Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst8|inst|Equal1~0 (
// Equation(s):
// \inst8|inst|Equal1~0_combout  = (!\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [0] & (!\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [1] & (!\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [2] & 
// !\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [3])))

	.dataa(\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [0]),
	.datab(\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [1]),
	.datac(\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [2]),
	.datad(\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [3]),
	.cin(gnd),
	.combout(\inst8|inst|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst|Equal1~0 .lut_mask = 16'h0001;
defparam \inst8|inst|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst8|inst|Equal1~1 (
// Equation(s):
// \inst8|inst|Equal1~1_combout  = (!\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [4] & (!\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [5] & (!\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [6] & 
// !\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [7])))

	.dataa(\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [4]),
	.datab(\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [5]),
	.datac(\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [6]),
	.datad(\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [7]),
	.cin(gnd),
	.combout(\inst8|inst|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst|Equal1~1 .lut_mask = 16'h0001;
defparam \inst8|inst|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst8|inst|Equal1~2 (
// Equation(s):
// \inst8|inst|Equal1~2_combout  = (!\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [8] & (!\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [9] & (!\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [10] & 
// !\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [11])))

	.dataa(\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [8]),
	.datab(\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [9]),
	.datac(\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [10]),
	.datad(\inst21|DUAL_PORT_RAM|altsyncram_component|auto_generated|q_b [11]),
	.cin(gnd),
	.combout(\inst8|inst|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst|Equal1~2 .lut_mask = 16'h0001;
defparam \inst8|inst|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst8|inst|Equal1~3 (
// Equation(s):
// \inst8|inst|Equal1~3_combout  = (\inst8|inst|Equal1~0_combout  & (\inst8|inst|Equal1~1_combout  & \inst8|inst|Equal1~2_combout ))

	.dataa(\inst8|inst|Equal1~0_combout ),
	.datab(\inst8|inst|Equal1~1_combout ),
	.datac(\inst8|inst|Equal1~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst8|inst|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst|Equal1~3 .lut_mask = 16'h8080;
defparam \inst8|inst|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst8|inst|PC_N_To_Find_Sload (
// Equation(s):
// \inst8|inst|PC_N_To_Find_Sload~combout  = (\inst|inst2|inst2~q  & (\inst2|LNK_Check~0_combout  & ((\inst8|inst|Equal0~10_combout ) # (\inst8|inst|Equal1~3_combout ))))

	.dataa(\inst8|inst|Equal0~10_combout ),
	.datab(\inst8|inst|Equal1~3_combout ),
	.datac(\inst|inst2|inst2~q ),
	.datad(\inst2|LNK_Check~0_combout ),
	.cin(gnd),
	.combout(\inst8|inst|PC_N_To_Find_Sload~combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst|PC_N_To_Find_Sload .lut_mask = 16'hE000;
defparam \inst8|inst|PC_N_To_Find_Sload .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst3|out[1]~3 (
// Equation(s):
// \inst|inst3|out[1]~3_combout  = (\MUX2|$00000|auto_generated|result_node[13]~1_combout  & (!\inst8|inst|PC_N_To_Find_Sload~combout  & !\MUX2|$00000|auto_generated|result_node[12]~0_combout ))

	.dataa(\MUX2|$00000|auto_generated|result_node[13]~1_combout ),
	.datab(\inst8|inst|PC_N_To_Find_Sload~combout ),
	.datac(gnd),
	.datad(\MUX2|$00000|auto_generated|result_node[12]~0_combout ),
	.cin(gnd),
	.combout(\inst|inst3|out[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst3|out[1]~3 .lut_mask = 16'h0022;
defparam \inst|inst3|out[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst16|inst|RND_PC|auto_generated|counter_comb_bita0 (
// Equation(s):
// \inst16|inst|RND_PC|auto_generated|counter_comb_bita0~combout  = !\inst16|inst|RND_PC|auto_generated|counter_reg_bit [0]
// \inst16|inst|RND_PC|auto_generated|counter_comb_bita0~COUT  = CARRY(!\inst16|inst|RND_PC|auto_generated|counter_reg_bit [0])

	.dataa(\inst16|inst|RND_PC|auto_generated|counter_reg_bit [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst16|inst|RND_PC|auto_generated|counter_comb_bita0~combout ),
	.cout(\inst16|inst|RND_PC|auto_generated|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \inst16|inst|RND_PC|auto_generated|counter_comb_bita0 .lut_mask = 16'h5555;
defparam \inst16|inst|RND_PC|auto_generated|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst16|inst9|MUX_Initialv_Select~1 (
// Equation(s):
// \inst16|inst9|MUX_Initialv_Select~1_combout  = (\MUX2|$00000|auto_generated|result_node[12]~0_combout  & (\MUX2|$00000|auto_generated|result_node[15]~3_combout  & (\MUX2|$00000|auto_generated|result_node[14]~2_combout  & 
// !\MUX2|$00000|auto_generated|result_node[13]~1_combout )))

	.dataa(\MUX2|$00000|auto_generated|result_node[12]~0_combout ),
	.datab(\MUX2|$00000|auto_generated|result_node[15]~3_combout ),
	.datac(\MUX2|$00000|auto_generated|result_node[14]~2_combout ),
	.datad(\MUX2|$00000|auto_generated|result_node[13]~1_combout ),
	.cin(gnd),
	.combout(\inst16|inst9|MUX_Initialv_Select~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|inst9|MUX_Initialv_Select~1 .lut_mask = 16'h0080;
defparam \inst16|inst9|MUX_Initialv_Select~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst16|inst|STEP_PC|auto_generated|counter_comb_bita0 (
// Equation(s):
// \inst16|inst|STEP_PC|auto_generated|counter_comb_bita0~combout  = !\inst16|inst|STEP_PC|auto_generated|counter_reg_bit [0]

	.dataa(\inst16|inst|STEP_PC|auto_generated|counter_reg_bit [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst16|inst|STEP_PC|auto_generated|counter_comb_bita0~combout ),
	.cout());
// synopsys translate_off
defparam \inst16|inst|STEP_PC|auto_generated|counter_comb_bita0 .lut_mask = 16'h5555;
defparam \inst16|inst|STEP_PC|auto_generated|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst16|inst9|Step_PC_Cnt_En (
// Equation(s):
// \inst16|inst9|Step_PC_Cnt_En~combout  = ((\inst16|inst|STEP_PC|auto_generated|counter_reg_bit [0]) # ((!\inst|inst2|inst3~q  & !\inst|inst2|inst2~q ))) # (!\inst16|inst9|MUX_Initialv_Select~1_combout )

	.dataa(\inst|inst2|inst3~q ),
	.datab(\inst|inst2|inst2~q ),
	.datac(\inst16|inst9|MUX_Initialv_Select~1_combout ),
	.datad(\inst16|inst|STEP_PC|auto_generated|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\inst16|inst9|Step_PC_Cnt_En~combout ),
	.cout());
// synopsys translate_off
defparam \inst16|inst9|Step_PC_Cnt_En .lut_mask = 16'hFF1F;
defparam \inst16|inst9|Step_PC_Cnt_En .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst16|inst|STEP_PC|auto_generated|counter_reg_bit[0] (
	.clk(\CLOCK~input_o ),
	.d(\inst16|inst|STEP_PC|auto_generated|counter_comb_bita0~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst16|inst9|Step_PC_Cnt_En~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|inst|STEP_PC|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|inst|STEP_PC|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \inst16|inst|STEP_PC|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst16|inst|RND_PC|auto_generated|counter_comb_bita1 (
// Equation(s):
// \inst16|inst|RND_PC|auto_generated|counter_comb_bita1~combout  = (\inst16|inst|RND_PC|auto_generated|counter_reg_bit [1] & ((GND) # (!\inst16|inst|RND_PC|auto_generated|counter_comb_bita0~COUT ))) # (!\inst16|inst|RND_PC|auto_generated|counter_reg_bit [1] 
// & (\inst16|inst|RND_PC|auto_generated|counter_comb_bita0~COUT  $ (GND)))
// \inst16|inst|RND_PC|auto_generated|counter_comb_bita1~COUT  = CARRY((\inst16|inst|RND_PC|auto_generated|counter_reg_bit [1]) # (!\inst16|inst|RND_PC|auto_generated|counter_comb_bita0~COUT ))

	.dataa(\inst16|inst|RND_PC|auto_generated|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|inst|RND_PC|auto_generated|counter_comb_bita0~COUT ),
	.combout(\inst16|inst|RND_PC|auto_generated|counter_comb_bita1~combout ),
	.cout(\inst16|inst|RND_PC|auto_generated|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \inst16|inst|RND_PC|auto_generated|counter_comb_bita1 .lut_mask = 16'h5AAF;
defparam \inst16|inst|RND_PC|auto_generated|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst16|inst|RND_PC|auto_generated|_~0 (
// Equation(s):
// \inst16|inst|RND_PC|auto_generated|_~0_combout  = (\inst16|inst9|PC_Sload~combout ) # ((\inst16|inst|STEP_PC|auto_generated|counter_reg_bit [0] & !\inst16|inst9|Final_Sum_Sload~0_combout ))

	.dataa(\inst16|inst9|PC_Sload~combout ),
	.datab(\inst16|inst|STEP_PC|auto_generated|counter_reg_bit [0]),
	.datac(gnd),
	.datad(\inst16|inst9|Final_Sum_Sload~0_combout ),
	.cin(gnd),
	.combout(\inst16|inst|RND_PC|auto_generated|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|inst|RND_PC|auto_generated|_~0 .lut_mask = 16'hAAEE;
defparam \inst16|inst|RND_PC|auto_generated|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst16|inst|RND_PC|auto_generated|counter_reg_bit[1] (
	.clk(\CLOCK~input_o ),
	.d(\inst16|inst|RND_PC|auto_generated|counter_comb_bita1~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst16|inst9|PC_Sload~combout ),
	.ena(\inst16|inst|RND_PC|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|inst|RND_PC|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|inst|RND_PC|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \inst16|inst|RND_PC|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst16|inst|RND_PC|auto_generated|counter_comb_bita2 (
// Equation(s):
// \inst16|inst|RND_PC|auto_generated|counter_comb_bita2~combout  = (\inst16|inst|RND_PC|auto_generated|counter_reg_bit [2] & (\inst16|inst|RND_PC|auto_generated|counter_comb_bita1~COUT  & VCC)) # (!\inst16|inst|RND_PC|auto_generated|counter_reg_bit [2] & 
// (!\inst16|inst|RND_PC|auto_generated|counter_comb_bita1~COUT ))
// \inst16|inst|RND_PC|auto_generated|counter_comb_bita2~COUT  = CARRY((!\inst16|inst|RND_PC|auto_generated|counter_reg_bit [2] & !\inst16|inst|RND_PC|auto_generated|counter_comb_bita1~COUT ))

	.dataa(\inst16|inst|RND_PC|auto_generated|counter_reg_bit [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|inst|RND_PC|auto_generated|counter_comb_bita1~COUT ),
	.combout(\inst16|inst|RND_PC|auto_generated|counter_comb_bita2~combout ),
	.cout(\inst16|inst|RND_PC|auto_generated|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \inst16|inst|RND_PC|auto_generated|counter_comb_bita2 .lut_mask = 16'hA505;
defparam \inst16|inst|RND_PC|auto_generated|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst16|inst|RND_PC|auto_generated|counter_reg_bit[2] (
	.clk(\CLOCK~input_o ),
	.d(\inst16|inst|RND_PC|auto_generated|counter_comb_bita2~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst16|inst9|PC_Sload~combout ),
	.ena(\inst16|inst|RND_PC|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|inst|RND_PC|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|inst|RND_PC|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \inst16|inst|RND_PC|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst16|inst|RND_PC|auto_generated|counter_comb_bita3 (
// Equation(s):
// \inst16|inst|RND_PC|auto_generated|counter_comb_bita3~combout  = (\inst16|inst|RND_PC|auto_generated|counter_reg_bit [3] & ((GND) # (!\inst16|inst|RND_PC|auto_generated|counter_comb_bita2~COUT ))) # (!\inst16|inst|RND_PC|auto_generated|counter_reg_bit [3] 
// & (\inst16|inst|RND_PC|auto_generated|counter_comb_bita2~COUT  $ (GND)))
// \inst16|inst|RND_PC|auto_generated|counter_comb_bita3~COUT  = CARRY((\inst16|inst|RND_PC|auto_generated|counter_reg_bit [3]) # (!\inst16|inst|RND_PC|auto_generated|counter_comb_bita2~COUT ))

	.dataa(\inst16|inst|RND_PC|auto_generated|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|inst|RND_PC|auto_generated|counter_comb_bita2~COUT ),
	.combout(\inst16|inst|RND_PC|auto_generated|counter_comb_bita3~combout ),
	.cout(\inst16|inst|RND_PC|auto_generated|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \inst16|inst|RND_PC|auto_generated|counter_comb_bita3 .lut_mask = 16'h5AAF;
defparam \inst16|inst|RND_PC|auto_generated|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst16|inst|RND_PC|auto_generated|counter_reg_bit[3] (
	.clk(\CLOCK~input_o ),
	.d(\inst16|inst|RND_PC|auto_generated|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst16|inst9|PC_Sload~combout ),
	.ena(\inst16|inst|RND_PC|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|inst|RND_PC|auto_generated|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|inst|RND_PC|auto_generated|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \inst16|inst|RND_PC|auto_generated|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst16|inst|RND_PC|auto_generated|counter_comb_bita4 (
// Equation(s):
// \inst16|inst|RND_PC|auto_generated|counter_comb_bita4~combout  = (\inst16|inst|RND_PC|auto_generated|counter_reg_bit [4] & (\inst16|inst|RND_PC|auto_generated|counter_comb_bita3~COUT  & VCC)) # (!\inst16|inst|RND_PC|auto_generated|counter_reg_bit [4] & 
// (!\inst16|inst|RND_PC|auto_generated|counter_comb_bita3~COUT ))
// \inst16|inst|RND_PC|auto_generated|counter_comb_bita4~COUT  = CARRY((!\inst16|inst|RND_PC|auto_generated|counter_reg_bit [4] & !\inst16|inst|RND_PC|auto_generated|counter_comb_bita3~COUT ))

	.dataa(\inst16|inst|RND_PC|auto_generated|counter_reg_bit [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|inst|RND_PC|auto_generated|counter_comb_bita3~COUT ),
	.combout(\inst16|inst|RND_PC|auto_generated|counter_comb_bita4~combout ),
	.cout(\inst16|inst|RND_PC|auto_generated|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \inst16|inst|RND_PC|auto_generated|counter_comb_bita4 .lut_mask = 16'hA505;
defparam \inst16|inst|RND_PC|auto_generated|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst16|inst|RND_PC|auto_generated|counter_reg_bit[4] (
	.clk(\CLOCK~input_o ),
	.d(\inst16|inst|RND_PC|auto_generated|counter_comb_bita4~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst16|inst9|PC_Sload~combout ),
	.ena(\inst16|inst|RND_PC|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|inst|RND_PC|auto_generated|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|inst|RND_PC|auto_generated|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \inst16|inst|RND_PC|auto_generated|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst16|inst|RND_PC|auto_generated|counter_comb_bita5 (
// Equation(s):
// \inst16|inst|RND_PC|auto_generated|counter_comb_bita5~combout  = (\inst16|inst|RND_PC|auto_generated|counter_reg_bit [5] & ((GND) # (!\inst16|inst|RND_PC|auto_generated|counter_comb_bita4~COUT ))) # (!\inst16|inst|RND_PC|auto_generated|counter_reg_bit [5] 
// & (\inst16|inst|RND_PC|auto_generated|counter_comb_bita4~COUT  $ (GND)))
// \inst16|inst|RND_PC|auto_generated|counter_comb_bita5~COUT  = CARRY((\inst16|inst|RND_PC|auto_generated|counter_reg_bit [5]) # (!\inst16|inst|RND_PC|auto_generated|counter_comb_bita4~COUT ))

	.dataa(\inst16|inst|RND_PC|auto_generated|counter_reg_bit [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|inst|RND_PC|auto_generated|counter_comb_bita4~COUT ),
	.combout(\inst16|inst|RND_PC|auto_generated|counter_comb_bita5~combout ),
	.cout(\inst16|inst|RND_PC|auto_generated|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \inst16|inst|RND_PC|auto_generated|counter_comb_bita5 .lut_mask = 16'h5AAF;
defparam \inst16|inst|RND_PC|auto_generated|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst16|inst|RND_PC|auto_generated|counter_reg_bit[5] (
	.clk(\CLOCK~input_o ),
	.d(\inst16|inst|RND_PC|auto_generated|counter_comb_bita5~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst16|inst9|PC_Sload~combout ),
	.ena(\inst16|inst|RND_PC|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|inst|RND_PC|auto_generated|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|inst|RND_PC|auto_generated|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \inst16|inst|RND_PC|auto_generated|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst16|inst|RND_PC|auto_generated|counter_comb_bita6 (
// Equation(s):
// \inst16|inst|RND_PC|auto_generated|counter_comb_bita6~combout  = (\inst16|inst|RND_PC|auto_generated|counter_reg_bit [6] & (\inst16|inst|RND_PC|auto_generated|counter_comb_bita5~COUT  & VCC)) # (!\inst16|inst|RND_PC|auto_generated|counter_reg_bit [6] & 
// (!\inst16|inst|RND_PC|auto_generated|counter_comb_bita5~COUT ))
// \inst16|inst|RND_PC|auto_generated|counter_comb_bita6~COUT  = CARRY((!\inst16|inst|RND_PC|auto_generated|counter_reg_bit [6] & !\inst16|inst|RND_PC|auto_generated|counter_comb_bita5~COUT ))

	.dataa(\inst16|inst|RND_PC|auto_generated|counter_reg_bit [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|inst|RND_PC|auto_generated|counter_comb_bita5~COUT ),
	.combout(\inst16|inst|RND_PC|auto_generated|counter_comb_bita6~combout ),
	.cout(\inst16|inst|RND_PC|auto_generated|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \inst16|inst|RND_PC|auto_generated|counter_comb_bita6 .lut_mask = 16'hA505;
defparam \inst16|inst|RND_PC|auto_generated|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst16|inst|RND_PC|auto_generated|counter_reg_bit[6] (
	.clk(\CLOCK~input_o ),
	.d(\inst16|inst|RND_PC|auto_generated|counter_comb_bita6~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst16|inst9|PC_Sload~combout ),
	.ena(\inst16|inst|RND_PC|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|inst|RND_PC|auto_generated|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|inst|RND_PC|auto_generated|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \inst16|inst|RND_PC|auto_generated|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst16|inst|RND_PC|auto_generated|counter_comb_bita7 (
// Equation(s):
// \inst16|inst|RND_PC|auto_generated|counter_comb_bita7~combout  = (\inst16|inst|RND_PC|auto_generated|counter_reg_bit [7] & ((GND) # (!\inst16|inst|RND_PC|auto_generated|counter_comb_bita6~COUT ))) # (!\inst16|inst|RND_PC|auto_generated|counter_reg_bit [7] 
// & (\inst16|inst|RND_PC|auto_generated|counter_comb_bita6~COUT  $ (GND)))
// \inst16|inst|RND_PC|auto_generated|counter_comb_bita7~COUT  = CARRY((\inst16|inst|RND_PC|auto_generated|counter_reg_bit [7]) # (!\inst16|inst|RND_PC|auto_generated|counter_comb_bita6~COUT ))

	.dataa(\inst16|inst|RND_PC|auto_generated|counter_reg_bit [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|inst|RND_PC|auto_generated|counter_comb_bita6~COUT ),
	.combout(\inst16|inst|RND_PC|auto_generated|counter_comb_bita7~combout ),
	.cout(\inst16|inst|RND_PC|auto_generated|counter_comb_bita7~COUT ));
// synopsys translate_off
defparam \inst16|inst|RND_PC|auto_generated|counter_comb_bita7 .lut_mask = 16'h5AAF;
defparam \inst16|inst|RND_PC|auto_generated|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst16|inst|RND_PC|auto_generated|counter_reg_bit[7] (
	.clk(\CLOCK~input_o ),
	.d(\inst16|inst|RND_PC|auto_generated|counter_comb_bita7~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst16|inst9|PC_Sload~combout ),
	.ena(\inst16|inst|RND_PC|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|inst|RND_PC|auto_generated|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|inst|RND_PC|auto_generated|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \inst16|inst|RND_PC|auto_generated|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst16|inst|RND_PC|auto_generated|counter_comb_bita8 (
// Equation(s):
// \inst16|inst|RND_PC|auto_generated|counter_comb_bita8~combout  = (\inst16|inst|RND_PC|auto_generated|counter_reg_bit [8] & (\inst16|inst|RND_PC|auto_generated|counter_comb_bita7~COUT  & VCC)) # (!\inst16|inst|RND_PC|auto_generated|counter_reg_bit [8] & 
// (!\inst16|inst|RND_PC|auto_generated|counter_comb_bita7~COUT ))
// \inst16|inst|RND_PC|auto_generated|counter_comb_bita8~COUT  = CARRY((!\inst16|inst|RND_PC|auto_generated|counter_reg_bit [8] & !\inst16|inst|RND_PC|auto_generated|counter_comb_bita7~COUT ))

	.dataa(\inst16|inst|RND_PC|auto_generated|counter_reg_bit [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|inst|RND_PC|auto_generated|counter_comb_bita7~COUT ),
	.combout(\inst16|inst|RND_PC|auto_generated|counter_comb_bita8~combout ),
	.cout(\inst16|inst|RND_PC|auto_generated|counter_comb_bita8~COUT ));
// synopsys translate_off
defparam \inst16|inst|RND_PC|auto_generated|counter_comb_bita8 .lut_mask = 16'hA505;
defparam \inst16|inst|RND_PC|auto_generated|counter_comb_bita8 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst16|inst|RND_PC|auto_generated|counter_reg_bit[8] (
	.clk(\CLOCK~input_o ),
	.d(\inst16|inst|RND_PC|auto_generated|counter_comb_bita8~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst16|inst9|PC_Sload~combout ),
	.ena(\inst16|inst|RND_PC|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|inst|RND_PC|auto_generated|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|inst|RND_PC|auto_generated|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \inst16|inst|RND_PC|auto_generated|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst16|inst|RND_PC|auto_generated|counter_comb_bita9 (
// Equation(s):
// \inst16|inst|RND_PC|auto_generated|counter_comb_bita9~combout  = (\inst16|inst|RND_PC|auto_generated|counter_reg_bit [9] & ((GND) # (!\inst16|inst|RND_PC|auto_generated|counter_comb_bita8~COUT ))) # (!\inst16|inst|RND_PC|auto_generated|counter_reg_bit [9] 
// & (\inst16|inst|RND_PC|auto_generated|counter_comb_bita8~COUT  $ (GND)))
// \inst16|inst|RND_PC|auto_generated|counter_comb_bita9~COUT  = CARRY((\inst16|inst|RND_PC|auto_generated|counter_reg_bit [9]) # (!\inst16|inst|RND_PC|auto_generated|counter_comb_bita8~COUT ))

	.dataa(\inst16|inst|RND_PC|auto_generated|counter_reg_bit [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|inst|RND_PC|auto_generated|counter_comb_bita8~COUT ),
	.combout(\inst16|inst|RND_PC|auto_generated|counter_comb_bita9~combout ),
	.cout(\inst16|inst|RND_PC|auto_generated|counter_comb_bita9~COUT ));
// synopsys translate_off
defparam \inst16|inst|RND_PC|auto_generated|counter_comb_bita9 .lut_mask = 16'h5AAF;
defparam \inst16|inst|RND_PC|auto_generated|counter_comb_bita9 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst16|inst|RND_PC|auto_generated|counter_reg_bit[9] (
	.clk(\CLOCK~input_o ),
	.d(\inst16|inst|RND_PC|auto_generated|counter_comb_bita9~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst16|inst9|PC_Sload~combout ),
	.ena(\inst16|inst|RND_PC|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|inst|RND_PC|auto_generated|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|inst|RND_PC|auto_generated|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \inst16|inst|RND_PC|auto_generated|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst16|inst|RND_PC|auto_generated|counter_comb_bita10 (
// Equation(s):
// \inst16|inst|RND_PC|auto_generated|counter_comb_bita10~combout  = (\inst16|inst|RND_PC|auto_generated|counter_reg_bit [10] & (\inst16|inst|RND_PC|auto_generated|counter_comb_bita9~COUT  & VCC)) # (!\inst16|inst|RND_PC|auto_generated|counter_reg_bit [10] & 
// (!\inst16|inst|RND_PC|auto_generated|counter_comb_bita9~COUT ))
// \inst16|inst|RND_PC|auto_generated|counter_comb_bita10~COUT  = CARRY((!\inst16|inst|RND_PC|auto_generated|counter_reg_bit [10] & !\inst16|inst|RND_PC|auto_generated|counter_comb_bita9~COUT ))

	.dataa(\inst16|inst|RND_PC|auto_generated|counter_reg_bit [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|inst|RND_PC|auto_generated|counter_comb_bita9~COUT ),
	.combout(\inst16|inst|RND_PC|auto_generated|counter_comb_bita10~combout ),
	.cout(\inst16|inst|RND_PC|auto_generated|counter_comb_bita10~COUT ));
// synopsys translate_off
defparam \inst16|inst|RND_PC|auto_generated|counter_comb_bita10 .lut_mask = 16'hA505;
defparam \inst16|inst|RND_PC|auto_generated|counter_comb_bita10 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst16|inst|RND_PC|auto_generated|counter_reg_bit[10] (
	.clk(\CLOCK~input_o ),
	.d(\inst16|inst|RND_PC|auto_generated|counter_comb_bita10~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst16|inst9|PC_Sload~combout ),
	.ena(\inst16|inst|RND_PC|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|inst|RND_PC|auto_generated|counter_reg_bit [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|inst|RND_PC|auto_generated|counter_reg_bit[10] .is_wysiwyg = "true";
defparam \inst16|inst|RND_PC|auto_generated|counter_reg_bit[10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst16|inst|RND_PC|auto_generated|counter_comb_bita11 (
// Equation(s):
// \inst16|inst|RND_PC|auto_generated|counter_comb_bita11~combout  = \inst16|inst|RND_PC|auto_generated|counter_reg_bit [11] $ (\inst16|inst|RND_PC|auto_generated|counter_comb_bita10~COUT )

	.dataa(\inst16|inst|RND_PC|auto_generated|counter_reg_bit [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst16|inst|RND_PC|auto_generated|counter_comb_bita10~COUT ),
	.combout(\inst16|inst|RND_PC|auto_generated|counter_comb_bita11~combout ),
	.cout());
// synopsys translate_off
defparam \inst16|inst|RND_PC|auto_generated|counter_comb_bita11 .lut_mask = 16'h5A5A;
defparam \inst16|inst|RND_PC|auto_generated|counter_comb_bita11 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst16|inst|RND_PC|auto_generated|counter_reg_bit[11] (
	.clk(\CLOCK~input_o ),
	.d(\inst16|inst|RND_PC|auto_generated|counter_comb_bita11~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst16|inst9|PC_Sload~combout ),
	.ena(\inst16|inst|RND_PC|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|inst|RND_PC|auto_generated|counter_reg_bit [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|inst|RND_PC|auto_generated|counter_reg_bit[11] .is_wysiwyg = "true";
defparam \inst16|inst|RND_PC|auto_generated|counter_reg_bit[11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst16|inst9|MUX_Initialv_Select~2 (
// Equation(s):
// \inst16|inst9|MUX_Initialv_Select~2_combout  = (\inst|inst2|inst3~q ) # ((!\inst16|inst|RND_PC|auto_generated|counter_reg_bit [11] & (!\inst16|inst|RND_PC|auto_generated|counter_reg_bit [10] & !\inst16|inst|RND_PC|auto_generated|counter_reg_bit [9])))

	.dataa(\inst|inst2|inst3~q ),
	.datab(\inst16|inst|RND_PC|auto_generated|counter_reg_bit [11]),
	.datac(\inst16|inst|RND_PC|auto_generated|counter_reg_bit [10]),
	.datad(\inst16|inst|RND_PC|auto_generated|counter_reg_bit [9]),
	.cin(gnd),
	.combout(\inst16|inst9|MUX_Initialv_Select~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|inst9|MUX_Initialv_Select~2 .lut_mask = 16'hAAAB;
defparam \inst16|inst9|MUX_Initialv_Select~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst16|inst9|MUX_Initialv_Select~3 (
// Equation(s):
// \inst16|inst9|MUX_Initialv_Select~3_combout  = (\inst|inst2|inst3~q ) # ((!\inst16|inst|RND_PC|auto_generated|counter_reg_bit [8] & (!\inst16|inst|RND_PC|auto_generated|counter_reg_bit [7] & !\inst16|inst|RND_PC|auto_generated|counter_reg_bit [6])))

	.dataa(\inst|inst2|inst3~q ),
	.datab(\inst16|inst|RND_PC|auto_generated|counter_reg_bit [8]),
	.datac(\inst16|inst|RND_PC|auto_generated|counter_reg_bit [7]),
	.datad(\inst16|inst|RND_PC|auto_generated|counter_reg_bit [6]),
	.cin(gnd),
	.combout(\inst16|inst9|MUX_Initialv_Select~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|inst9|MUX_Initialv_Select~3 .lut_mask = 16'hAAAB;
defparam \inst16|inst9|MUX_Initialv_Select~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst16|inst9|MUX_Initialv_Select~4 (
// Equation(s):
// \inst16|inst9|MUX_Initialv_Select~4_combout  = (\inst|inst2|inst3~q ) # ((!\inst16|inst|RND_PC|auto_generated|counter_reg_bit [5] & (!\inst16|inst|RND_PC|auto_generated|counter_reg_bit [4] & !\inst16|inst|RND_PC|auto_generated|counter_reg_bit [2])))

	.dataa(\inst|inst2|inst3~q ),
	.datab(\inst16|inst|RND_PC|auto_generated|counter_reg_bit [5]),
	.datac(\inst16|inst|RND_PC|auto_generated|counter_reg_bit [4]),
	.datad(\inst16|inst|RND_PC|auto_generated|counter_reg_bit [2]),
	.cin(gnd),
	.combout(\inst16|inst9|MUX_Initialv_Select~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|inst9|MUX_Initialv_Select~4 .lut_mask = 16'hAAAB;
defparam \inst16|inst9|MUX_Initialv_Select~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst16|inst9|MUX_Initialv_Select~5 (
// Equation(s):
// \inst16|inst9|MUX_Initialv_Select~5_combout  = (\inst|inst2|inst2~q  & ((\inst|inst2|inst3~q ) # (!\inst16|inst|RND_PC|auto_generated|counter_reg_bit [1])))

	.dataa(\inst|inst2|inst2~q ),
	.datab(\inst|inst2|inst3~q ),
	.datac(gnd),
	.datad(\inst16|inst|RND_PC|auto_generated|counter_reg_bit [1]),
	.cin(gnd),
	.combout(\inst16|inst9|MUX_Initialv_Select~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|inst9|MUX_Initialv_Select~5 .lut_mask = 16'h88AA;
defparam \inst16|inst9|MUX_Initialv_Select~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst16|inst9|MUX_Initialv_Select~6 (
// Equation(s):
// \inst16|inst9|MUX_Initialv_Select~6_combout  = (\inst16|inst9|MUX_Initialv_Select~2_combout  & (\inst16|inst9|MUX_Initialv_Select~3_combout  & (\inst16|inst9|MUX_Initialv_Select~4_combout  & \inst16|inst9|MUX_Initialv_Select~5_combout )))

	.dataa(\inst16|inst9|MUX_Initialv_Select~2_combout ),
	.datab(\inst16|inst9|MUX_Initialv_Select~3_combout ),
	.datac(\inst16|inst9|MUX_Initialv_Select~4_combout ),
	.datad(\inst16|inst9|MUX_Initialv_Select~5_combout ),
	.cin(gnd),
	.combout(\inst16|inst9|MUX_Initialv_Select~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|inst9|MUX_Initialv_Select~6 .lut_mask = 16'h8000;
defparam \inst16|inst9|MUX_Initialv_Select~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst16|inst|MUX_LOOP_VALUE|$00000|auto_generated|result_node[3] (
// Equation(s):
// \inst16|inst|MUX_LOOP_VALUE|$00000|auto_generated|result_node [3] = (\inst|inst2|inst3~q ) # (\inst16|inst|RND_PC|auto_generated|counter_reg_bit [3])

	.dataa(\inst|inst2|inst3~q ),
	.datab(\inst16|inst|RND_PC|auto_generated|counter_reg_bit [3]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst16|inst|MUX_LOOP_VALUE|$00000|auto_generated|result_node [3]),
	.cout());
// synopsys translate_off
defparam \inst16|inst|MUX_LOOP_VALUE|$00000|auto_generated|result_node[3] .lut_mask = 16'hEEEE;
defparam \inst16|inst|MUX_LOOP_VALUE|$00000|auto_generated|result_node[3] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst16|inst9|MUX_Initialv_Select~7 (
// Equation(s):
// \inst16|inst9|MUX_Initialv_Select~7_combout  = (\inst16|inst9|MUX_Initialv_Select~1_combout  & (\inst16|inst|STEP_PC|auto_generated|counter_reg_bit [0] & (\inst16|inst9|MUX_Initialv_Select~6_combout  & 
// !\inst16|inst|MUX_LOOP_VALUE|$00000|auto_generated|result_node [3])))

	.dataa(\inst16|inst9|MUX_Initialv_Select~1_combout ),
	.datab(\inst16|inst|STEP_PC|auto_generated|counter_reg_bit [0]),
	.datac(\inst16|inst9|MUX_Initialv_Select~6_combout ),
	.datad(\inst16|inst|MUX_LOOP_VALUE|$00000|auto_generated|result_node [3]),
	.cin(gnd),
	.combout(\inst16|inst9|MUX_Initialv_Select~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|inst9|MUX_Initialv_Select~7 .lut_mask = 16'h0080;
defparam \inst16|inst9|MUX_Initialv_Select~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst16|inst9|PC_Sload (
// Equation(s):
// \inst16|inst9|PC_Sload~combout  = (\inst|inst2|inst3~q  & ((\inst16|inst9|MUX_Initialv_Select~1_combout ) # ((\inst16|inst|RND_PC|auto_generated|counter_reg_bit [0] & \inst16|inst9|MUX_Initialv_Select~7_combout )))) # (!\inst|inst2|inst3~q  & 
// (\inst16|inst|RND_PC|auto_generated|counter_reg_bit [0] & (\inst16|inst9|MUX_Initialv_Select~7_combout )))

	.dataa(\inst|inst2|inst3~q ),
	.datab(\inst16|inst|RND_PC|auto_generated|counter_reg_bit [0]),
	.datac(\inst16|inst9|MUX_Initialv_Select~7_combout ),
	.datad(\inst16|inst9|MUX_Initialv_Select~1_combout ),
	.cin(gnd),
	.combout(\inst16|inst9|PC_Sload~combout ),
	.cout());
// synopsys translate_off
defparam \inst16|inst9|PC_Sload .lut_mask = 16'hEAC0;
defparam \inst16|inst9|PC_Sload .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst16|inst|RND_PC|auto_generated|counter_reg_bit[0] (
	.clk(\CLOCK~input_o ),
	.d(\inst16|inst|RND_PC|auto_generated|counter_comb_bita0~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst16|inst9|PC_Sload~combout ),
	.ena(\inst16|inst|RND_PC|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|inst|RND_PC|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|inst|RND_PC|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \inst16|inst|RND_PC|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst16|inst9|Final_Sum_Sload~0 (
// Equation(s):
// \inst16|inst9|Final_Sum_Sload~0_combout  = (\inst16|inst|RND_PC|auto_generated|counter_reg_bit [0] & (\inst16|inst9|MUX_Initialv_Select~7_combout  & !\inst|inst2|inst3~q ))

	.dataa(\inst16|inst|RND_PC|auto_generated|counter_reg_bit [0]),
	.datab(\inst16|inst9|MUX_Initialv_Select~7_combout ),
	.datac(gnd),
	.datad(\inst|inst2|inst3~q ),
	.cin(gnd),
	.combout(\inst16|inst9|Final_Sum_Sload~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|inst9|Final_Sum_Sload~0 .lut_mask = 16'h0088;
defparam \inst16|inst9|Final_Sum_Sload~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst3|out[1]~4 (
// Equation(s):
// \inst|inst3|out[1]~4_combout  = (!\MUX2|$00000|auto_generated|result_node[13]~1_combout  & ((\MUX2|$00000|auto_generated|result_node[12]~0_combout  & ((!\inst16|inst9|Final_Sum_Sload~0_combout ))) # (!\MUX2|$00000|auto_generated|result_node[12]~0_combout  
// & (!\inst13|FBCV_ALU_DECODER|FBCV_Pc_Reset~combout ))))

	.dataa(\inst13|FBCV_ALU_DECODER|FBCV_Pc_Reset~combout ),
	.datab(\MUX2|$00000|auto_generated|result_node[12]~0_combout ),
	.datac(\inst16|inst9|Final_Sum_Sload~0_combout ),
	.datad(\MUX2|$00000|auto_generated|result_node[13]~1_combout ),
	.cin(gnd),
	.combout(\inst|inst3|out[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst3|out[1]~4 .lut_mask = 16'h001D;
defparam \inst|inst3|out[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst3|out[1]~5 (
// Equation(s):
// \inst|inst3|out[1]~5_combout  = (\inst|inst3|out[1]~1_combout ) # ((\inst|inst3|out[1]~2_combout  & ((\inst|inst3|out[1]~3_combout ) # (\inst|inst3|out[1]~4_combout ))))

	.dataa(\inst|inst3|out[1]~1_combout ),
	.datab(\inst|inst3|out[1]~2_combout ),
	.datac(\inst|inst3|out[1]~3_combout ),
	.datad(\inst|inst3|out[1]~4_combout ),
	.cin(gnd),
	.combout(\inst|inst3|out[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst3|out[1]~5 .lut_mask = 16'hEEEA;
defparam \inst|inst3|out[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|inst2|inst2 (
	.clk(\CLOCK~input_o ),
	.d(\inst|inst3|out[1]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|inst2|inst2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|inst2|inst2 .is_wysiwyg = "true";
defparam \inst|inst2|inst2 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst16|inst9|Step_PC_Cnt_En~2 (
// Equation(s):
// \inst16|inst9|Step_PC_Cnt_En~2_combout  = (\inst|inst2|inst3~q ) # (\inst|inst2|inst2~q )

	.dataa(\inst|inst2|inst3~q ),
	.datab(\inst|inst2|inst2~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst16|inst9|Step_PC_Cnt_En~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|inst9|Step_PC_Cnt_En~2 .lut_mask = 16'hEEEE;
defparam \inst16|inst9|Step_PC_Cnt_En~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|inst3~0 (
// Equation(s):
// \inst|inst2|inst3~0_combout  = !\inst16|inst9|Step_PC_Cnt_En~2_combout 

	.dataa(\inst16|inst9|Step_PC_Cnt_En~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|inst2|inst3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|inst3~0 .lut_mask = 16'h5555;
defparam \inst|inst2|inst3~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|inst2|inst3 (
	.clk(\CLOCK~input_o ),
	.d(\inst|inst2|inst3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|inst2|inst3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|inst2|inst3 .is_wysiwyg = "true";
defparam \inst|inst2|inst3 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst2|PC_Cnt_En (
// Equation(s):
// \inst2|PC_Cnt_En~combout  = (\inst|inst2|inst3~q  & \inst2|PC_Cnt_En~2_combout )

	.dataa(\inst|inst2|inst3~q ),
	.datab(\inst2|PC_Cnt_En~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|PC_Cnt_En~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|PC_Cnt_En .lut_mask = 16'h8888;
defparam \inst2|PC_Cnt_En .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst8|inst|LNK_Result_Reg_En (
// Equation(s):
// \inst8|inst|LNK_Result_Reg_En~combout  = (\inst|inst2|inst2~q  & (\inst2|LNK_Check~0_combout  & \inst8|inst|Equal0~10_combout ))

	.dataa(\inst|inst2|inst2~q ),
	.datab(\inst2|LNK_Check~0_combout ),
	.datac(\inst8|inst|Equal0~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst8|inst|LNK_Result_Reg_En~combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst|LNK_Result_Reg_En .lut_mask = 16'h8080;
defparam \inst8|inst|LNK_Result_Reg_En .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ALU|auto_generated|op_1~0 (
// Equation(s):
// \ALU|auto_generated|op_1~0_combout  = (\inst2|MUX3_Sel~1_combout  & (\ALU|auto_generated|result_int[16]~32_combout )) # (!\inst2|MUX3_Sel~1_combout  & (((\inst4|altsyncram_component|auto_generated|q_a [15] & !\inst2|Shiftreg_Load~0_combout ))))

	.dataa(\ALU|auto_generated|result_int[16]~32_combout ),
	.datab(\inst2|MUX3_Sel~1_combout ),
	.datac(\inst4|altsyncram_component|auto_generated|q_a [15]),
	.datad(\inst2|Shiftreg_Load~0_combout ),
	.cin(gnd),
	.combout(\ALU|auto_generated|op_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|auto_generated|op_1~0 .lut_mask = 16'h88B8;
defparam \ALU|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst13|FBCV_ALU_DECODER|FBCV_Reg[15]~22 (
// Equation(s):
// \inst13|FBCV_ALU_DECODER|FBCV_Reg[15]~22_combout  = (!\inst13|FBCV_ALU_DECODER|Equal0~3_combout  & (\inst13|FBCV_ALU_DECODER|comb~0_combout  & (\inst13|PC|auto_generated|_~0_combout  & \inst13|ALU|auto_generated|result[15]~30_combout )))

	.dataa(\inst13|FBCV_ALU_DECODER|Equal0~3_combout ),
	.datab(\inst13|FBCV_ALU_DECODER|comb~0_combout ),
	.datac(\inst13|PC|auto_generated|_~0_combout ),
	.datad(\inst13|ALU|auto_generated|result[15]~30_combout ),
	.cin(gnd),
	.combout(\inst13|FBCV_ALU_DECODER|FBCV_Reg[15]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|FBCV_ALU_DECODER|FBCV_Reg[15]~22 .lut_mask = 16'h4000;
defparam \inst13|FBCV_ALU_DECODER|FBCV_Reg[15]~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst13|FBCV_ALU_DECODER|FBCV_Reg[14]~23 (
// Equation(s):
// \inst13|FBCV_ALU_DECODER|FBCV_Reg[14]~23_combout  = (!\inst13|FBCV_ALU_DECODER|Equal0~3_combout  & (\inst13|FBCV_ALU_DECODER|comb~0_combout  & (\inst13|PC|auto_generated|_~0_combout  & \inst13|ALU|auto_generated|result[14]~28_combout )))

	.dataa(\inst13|FBCV_ALU_DECODER|Equal0~3_combout ),
	.datab(\inst13|FBCV_ALU_DECODER|comb~0_combout ),
	.datac(\inst13|PC|auto_generated|_~0_combout ),
	.datad(\inst13|ALU|auto_generated|result[14]~28_combout ),
	.cin(gnd),
	.combout(\inst13|FBCV_ALU_DECODER|FBCV_Reg[14]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|FBCV_ALU_DECODER|FBCV_Reg[14]~23 .lut_mask = 16'h4000;
defparam \inst13|FBCV_ALU_DECODER|FBCV_Reg[14]~23 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst13|FBCV_ALU_DECODER|FBCV_Reg[13]~24 (
// Equation(s):
// \inst13|FBCV_ALU_DECODER|FBCV_Reg[13]~24_combout  = (!\inst13|FBCV_ALU_DECODER|Equal0~3_combout  & (\inst13|FBCV_ALU_DECODER|comb~0_combout  & (\inst13|PC|auto_generated|_~0_combout  & \inst13|ALU|auto_generated|result[13]~26_combout )))

	.dataa(\inst13|FBCV_ALU_DECODER|Equal0~3_combout ),
	.datab(\inst13|FBCV_ALU_DECODER|comb~0_combout ),
	.datac(\inst13|PC|auto_generated|_~0_combout ),
	.datad(\inst13|ALU|auto_generated|result[13]~26_combout ),
	.cin(gnd),
	.combout(\inst13|FBCV_ALU_DECODER|FBCV_Reg[13]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|FBCV_ALU_DECODER|FBCV_Reg[13]~24 .lut_mask = 16'h4000;
defparam \inst13|FBCV_ALU_DECODER|FBCV_Reg[13]~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst13|FBCV_ALU_DECODER|FBCV_Reg[12]~25 (
// Equation(s):
// \inst13|FBCV_ALU_DECODER|FBCV_Reg[12]~25_combout  = (!\inst13|FBCV_ALU_DECODER|Equal0~3_combout  & (\inst13|FBCV_ALU_DECODER|comb~0_combout  & (\inst13|PC|auto_generated|_~0_combout  & \inst13|ALU|auto_generated|result[12]~24_combout )))

	.dataa(\inst13|FBCV_ALU_DECODER|Equal0~3_combout ),
	.datab(\inst13|FBCV_ALU_DECODER|comb~0_combout ),
	.datac(\inst13|PC|auto_generated|_~0_combout ),
	.datad(\inst13|ALU|auto_generated|result[12]~24_combout ),
	.cin(gnd),
	.combout(\inst13|FBCV_ALU_DECODER|FBCV_Reg[12]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|FBCV_ALU_DECODER|FBCV_Reg[12]~25 .lut_mask = 16'h4000;
defparam \inst13|FBCV_ALU_DECODER|FBCV_Reg[12]~25 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst13|FBCV_ALU_DECODER|FBCV_Reg[11]~26 (
// Equation(s):
// \inst13|FBCV_ALU_DECODER|FBCV_Reg[11]~26_combout  = (!\inst13|FBCV_ALU_DECODER|Equal0~3_combout  & (\inst13|FBCV_ALU_DECODER|comb~0_combout  & (\inst13|PC|auto_generated|_~0_combout  & \inst13|ALU|auto_generated|result[11]~22_combout )))

	.dataa(\inst13|FBCV_ALU_DECODER|Equal0~3_combout ),
	.datab(\inst13|FBCV_ALU_DECODER|comb~0_combout ),
	.datac(\inst13|PC|auto_generated|_~0_combout ),
	.datad(\inst13|ALU|auto_generated|result[11]~22_combout ),
	.cin(gnd),
	.combout(\inst13|FBCV_ALU_DECODER|FBCV_Reg[11]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|FBCV_ALU_DECODER|FBCV_Reg[11]~26 .lut_mask = 16'h4000;
defparam \inst13|FBCV_ALU_DECODER|FBCV_Reg[11]~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst13|FBCV_ALU_DECODER|FBCV_Reg[10]~27 (
// Equation(s):
// \inst13|FBCV_ALU_DECODER|FBCV_Reg[10]~27_combout  = (!\inst13|FBCV_ALU_DECODER|Equal0~3_combout  & (\inst13|FBCV_ALU_DECODER|comb~0_combout  & (\inst13|PC|auto_generated|_~0_combout  & \inst13|ALU|auto_generated|result[10]~20_combout )))

	.dataa(\inst13|FBCV_ALU_DECODER|Equal0~3_combout ),
	.datab(\inst13|FBCV_ALU_DECODER|comb~0_combout ),
	.datac(\inst13|PC|auto_generated|_~0_combout ),
	.datad(\inst13|ALU|auto_generated|result[10]~20_combout ),
	.cin(gnd),
	.combout(\inst13|FBCV_ALU_DECODER|FBCV_Reg[10]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|FBCV_ALU_DECODER|FBCV_Reg[10]~27 .lut_mask = 16'h4000;
defparam \inst13|FBCV_ALU_DECODER|FBCV_Reg[10]~27 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst13|FBCV_ALU_DECODER|FBCV_Reg[9]~12 (
// Equation(s):
// \inst13|FBCV_ALU_DECODER|FBCV_Reg[9]~12_combout  = (\inst13|FBCV_ALU_DECODER|comb~0_combout  & (\inst13|PC|auto_generated|_~0_combout  & (\inst13|ALU|auto_generated|result[9]~18_combout  & !\inst13|FBCV_ALU_DECODER|Equal0~3_combout )))

	.dataa(\inst13|FBCV_ALU_DECODER|comb~0_combout ),
	.datab(\inst13|PC|auto_generated|_~0_combout ),
	.datac(\inst13|ALU|auto_generated|result[9]~18_combout ),
	.datad(\inst13|FBCV_ALU_DECODER|Equal0~3_combout ),
	.cin(gnd),
	.combout(\inst13|FBCV_ALU_DECODER|FBCV_Reg[9]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|FBCV_ALU_DECODER|FBCV_Reg[9]~12 .lut_mask = 16'h0080;
defparam \inst13|FBCV_ALU_DECODER|FBCV_Reg[9]~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst13|FBCV_ALU_DECODER|FBCV_Reg[8]~13 (
// Equation(s):
// \inst13|FBCV_ALU_DECODER|FBCV_Reg[8]~13_combout  = (\inst13|FBCV_ALU_DECODER|comb~0_combout  & (\inst13|PC|auto_generated|_~0_combout  & (\inst13|ALU|auto_generated|result[8]~16_combout  & !\inst13|FBCV_ALU_DECODER|Equal0~3_combout )))

	.dataa(\inst13|FBCV_ALU_DECODER|comb~0_combout ),
	.datab(\inst13|PC|auto_generated|_~0_combout ),
	.datac(\inst13|ALU|auto_generated|result[8]~16_combout ),
	.datad(\inst13|FBCV_ALU_DECODER|Equal0~3_combout ),
	.cin(gnd),
	.combout(\inst13|FBCV_ALU_DECODER|FBCV_Reg[8]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|FBCV_ALU_DECODER|FBCV_Reg[8]~13 .lut_mask = 16'h0080;
defparam \inst13|FBCV_ALU_DECODER|FBCV_Reg[8]~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst13|FBCV_ALU_DECODER|FBCV_Reg[7]~14 (
// Equation(s):
// \inst13|FBCV_ALU_DECODER|FBCV_Reg[7]~14_combout  = (\inst13|FBCV_ALU_DECODER|comb~0_combout  & (\inst13|PC|auto_generated|_~0_combout  & (\inst13|ALU|auto_generated|result[7]~14_combout  & !\inst13|FBCV_ALU_DECODER|Equal0~3_combout )))

	.dataa(\inst13|FBCV_ALU_DECODER|comb~0_combout ),
	.datab(\inst13|PC|auto_generated|_~0_combout ),
	.datac(\inst13|ALU|auto_generated|result[7]~14_combout ),
	.datad(\inst13|FBCV_ALU_DECODER|Equal0~3_combout ),
	.cin(gnd),
	.combout(\inst13|FBCV_ALU_DECODER|FBCV_Reg[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|FBCV_ALU_DECODER|FBCV_Reg[7]~14 .lut_mask = 16'h0080;
defparam \inst13|FBCV_ALU_DECODER|FBCV_Reg[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst13|FBCV_ALU_DECODER|FBCV_Reg[6]~15 (
// Equation(s):
// \inst13|FBCV_ALU_DECODER|FBCV_Reg[6]~15_combout  = (\inst13|FBCV_ALU_DECODER|comb~0_combout  & (\inst13|PC|auto_generated|_~0_combout  & (\inst13|ALU|auto_generated|result[6]~12_combout  & !\inst13|FBCV_ALU_DECODER|Equal0~3_combout )))

	.dataa(\inst13|FBCV_ALU_DECODER|comb~0_combout ),
	.datab(\inst13|PC|auto_generated|_~0_combout ),
	.datac(\inst13|ALU|auto_generated|result[6]~12_combout ),
	.datad(\inst13|FBCV_ALU_DECODER|Equal0~3_combout ),
	.cin(gnd),
	.combout(\inst13|FBCV_ALU_DECODER|FBCV_Reg[6]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|FBCV_ALU_DECODER|FBCV_Reg[6]~15 .lut_mask = 16'h0080;
defparam \inst13|FBCV_ALU_DECODER|FBCV_Reg[6]~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst13|FBCV_ALU_DECODER|FBCV_Reg[5]~16 (
// Equation(s):
// \inst13|FBCV_ALU_DECODER|FBCV_Reg[5]~16_combout  = (\inst13|FBCV_ALU_DECODER|comb~0_combout  & (\inst13|PC|auto_generated|_~0_combout  & (\inst13|ALU|auto_generated|result[5]~10_combout  & !\inst13|FBCV_ALU_DECODER|Equal0~3_combout )))

	.dataa(\inst13|FBCV_ALU_DECODER|comb~0_combout ),
	.datab(\inst13|PC|auto_generated|_~0_combout ),
	.datac(\inst13|ALU|auto_generated|result[5]~10_combout ),
	.datad(\inst13|FBCV_ALU_DECODER|Equal0~3_combout ),
	.cin(gnd),
	.combout(\inst13|FBCV_ALU_DECODER|FBCV_Reg[5]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|FBCV_ALU_DECODER|FBCV_Reg[5]~16 .lut_mask = 16'h0080;
defparam \inst13|FBCV_ALU_DECODER|FBCV_Reg[5]~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst13|FBCV_ALU_DECODER|FBCV_Reg[4]~17 (
// Equation(s):
// \inst13|FBCV_ALU_DECODER|FBCV_Reg[4]~17_combout  = (\inst13|FBCV_ALU_DECODER|comb~0_combout  & (\inst13|PC|auto_generated|_~0_combout  & (\inst13|ALU|auto_generated|result[4]~8_combout  & !\inst13|FBCV_ALU_DECODER|Equal0~3_combout )))

	.dataa(\inst13|FBCV_ALU_DECODER|comb~0_combout ),
	.datab(\inst13|PC|auto_generated|_~0_combout ),
	.datac(\inst13|ALU|auto_generated|result[4]~8_combout ),
	.datad(\inst13|FBCV_ALU_DECODER|Equal0~3_combout ),
	.cin(gnd),
	.combout(\inst13|FBCV_ALU_DECODER|FBCV_Reg[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|FBCV_ALU_DECODER|FBCV_Reg[4]~17 .lut_mask = 16'h0080;
defparam \inst13|FBCV_ALU_DECODER|FBCV_Reg[4]~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst13|FBCV_ALU_DECODER|FBCV_Reg[3]~18 (
// Equation(s):
// \inst13|FBCV_ALU_DECODER|FBCV_Reg[3]~18_combout  = (\inst13|FBCV_ALU_DECODER|comb~0_combout  & (\inst13|PC|auto_generated|_~0_combout  & (\inst13|ALU|auto_generated|result[3]~6_combout  & !\inst13|FBCV_ALU_DECODER|Equal0~3_combout )))

	.dataa(\inst13|FBCV_ALU_DECODER|comb~0_combout ),
	.datab(\inst13|PC|auto_generated|_~0_combout ),
	.datac(\inst13|ALU|auto_generated|result[3]~6_combout ),
	.datad(\inst13|FBCV_ALU_DECODER|Equal0~3_combout ),
	.cin(gnd),
	.combout(\inst13|FBCV_ALU_DECODER|FBCV_Reg[3]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|FBCV_ALU_DECODER|FBCV_Reg[3]~18 .lut_mask = 16'h0080;
defparam \inst13|FBCV_ALU_DECODER|FBCV_Reg[3]~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst13|FBCV_ALU_DECODER|FBCV_Reg[2]~19 (
// Equation(s):
// \inst13|FBCV_ALU_DECODER|FBCV_Reg[2]~19_combout  = (\inst13|FBCV_ALU_DECODER|comb~0_combout  & (\inst13|PC|auto_generated|_~0_combout  & (\inst13|ALU|auto_generated|result[2]~4_combout  & !\inst13|FBCV_ALU_DECODER|Equal0~3_combout )))

	.dataa(\inst13|FBCV_ALU_DECODER|comb~0_combout ),
	.datab(\inst13|PC|auto_generated|_~0_combout ),
	.datac(\inst13|ALU|auto_generated|result[2]~4_combout ),
	.datad(\inst13|FBCV_ALU_DECODER|Equal0~3_combout ),
	.cin(gnd),
	.combout(\inst13|FBCV_ALU_DECODER|FBCV_Reg[2]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|FBCV_ALU_DECODER|FBCV_Reg[2]~19 .lut_mask = 16'h0080;
defparam \inst13|FBCV_ALU_DECODER|FBCV_Reg[2]~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst13|FBCV_ALU_DECODER|FBCV_Reg[1]~20 (
// Equation(s):
// \inst13|FBCV_ALU_DECODER|FBCV_Reg[1]~20_combout  = (\inst13|FBCV_ALU_DECODER|comb~0_combout  & (\inst13|PC|auto_generated|_~0_combout  & (\inst13|ALU|auto_generated|result[1]~2_combout  & !\inst13|FBCV_ALU_DECODER|Equal0~3_combout )))

	.dataa(\inst13|FBCV_ALU_DECODER|comb~0_combout ),
	.datab(\inst13|PC|auto_generated|_~0_combout ),
	.datac(\inst13|ALU|auto_generated|result[1]~2_combout ),
	.datad(\inst13|FBCV_ALU_DECODER|Equal0~3_combout ),
	.cin(gnd),
	.combout(\inst13|FBCV_ALU_DECODER|FBCV_Reg[1]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|FBCV_ALU_DECODER|FBCV_Reg[1]~20 .lut_mask = 16'h0080;
defparam \inst13|FBCV_ALU_DECODER|FBCV_Reg[1]~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst13|FBCV_ALU_DECODER|FBCV_Reg[0]~21 (
// Equation(s):
// \inst13|FBCV_ALU_DECODER|FBCV_Reg[0]~21_combout  = (\inst13|FBCV_ALU_DECODER|comb~0_combout  & (\inst13|PC|auto_generated|_~0_combout  & ((\inst13|FBCV_ALU_DECODER|Equal0~3_combout ) # (\inst13|ALU|auto_generated|result[0]~0_combout ))))

	.dataa(\inst13|FBCV_ALU_DECODER|comb~0_combout ),
	.datab(\inst13|PC|auto_generated|_~0_combout ),
	.datac(\inst13|FBCV_ALU_DECODER|Equal0~3_combout ),
	.datad(\inst13|ALU|auto_generated|result[0]~0_combout ),
	.cin(gnd),
	.combout(\inst13|FBCV_ALU_DECODER|FBCV_Reg[0]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|FBCV_ALU_DECODER|FBCV_Reg[0]~21 .lut_mask = 16'h8880;
defparam \inst13|FBCV_ALU_DECODER|FBCV_Reg[0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst21|KEEP_LAST_ADDRESS_REG|auto_generated|counter_reg_bit[11] (
	.clk(\CLOCK~input_o ),
	.d(\inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[11]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|inst|MUX_Address_Sel_A_B_AWren~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|KEEP_LAST_ADDRESS_REG|auto_generated|counter_reg_bit [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|KEEP_LAST_ADDRESS_REG|auto_generated|counter_reg_bit[11] .is_wysiwyg = "true";
defparam \inst21|KEEP_LAST_ADDRESS_REG|auto_generated|counter_reg_bit[11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst8|inst|LNK_Address_Result[11]~0 (
// Equation(s):
// \inst8|inst|LNK_Address_Result[11]~0_combout  = (\inst|inst2|inst2~q  & (\inst2|LNK_Check~0_combout  & (\inst8|inst|Equal0~10_combout  & \inst21|KEEP_LAST_ADDRESS_REG|auto_generated|counter_reg_bit [11])))

	.dataa(\inst|inst2|inst2~q ),
	.datab(\inst2|LNK_Check~0_combout ),
	.datac(\inst8|inst|Equal0~10_combout ),
	.datad(\inst21|KEEP_LAST_ADDRESS_REG|auto_generated|counter_reg_bit [11]),
	.cin(gnd),
	.combout(\inst8|inst|LNK_Address_Result[11]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst|LNK_Address_Result[11]~0 .lut_mask = 16'h8000;
defparam \inst8|inst|LNK_Address_Result[11]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst21|KEEP_LAST_ADDRESS_REG|auto_generated|counter_reg_bit[10] (
	.clk(\CLOCK~input_o ),
	.d(\inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[10]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|inst|MUX_Address_Sel_A_B_AWren~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|KEEP_LAST_ADDRESS_REG|auto_generated|counter_reg_bit [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|KEEP_LAST_ADDRESS_REG|auto_generated|counter_reg_bit[10] .is_wysiwyg = "true";
defparam \inst21|KEEP_LAST_ADDRESS_REG|auto_generated|counter_reg_bit[10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst8|inst|LNK_Address_Result[10]~1 (
// Equation(s):
// \inst8|inst|LNK_Address_Result[10]~1_combout  = (\inst|inst2|inst2~q  & (\inst2|LNK_Check~0_combout  & (\inst8|inst|Equal0~10_combout  & \inst21|KEEP_LAST_ADDRESS_REG|auto_generated|counter_reg_bit [10])))

	.dataa(\inst|inst2|inst2~q ),
	.datab(\inst2|LNK_Check~0_combout ),
	.datac(\inst8|inst|Equal0~10_combout ),
	.datad(\inst21|KEEP_LAST_ADDRESS_REG|auto_generated|counter_reg_bit [10]),
	.cin(gnd),
	.combout(\inst8|inst|LNK_Address_Result[10]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst|LNK_Address_Result[10]~1 .lut_mask = 16'h8000;
defparam \inst8|inst|LNK_Address_Result[10]~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst21|KEEP_LAST_ADDRESS_REG|auto_generated|counter_reg_bit[9] (
	.clk(\CLOCK~input_o ),
	.d(\inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[9]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|inst|MUX_Address_Sel_A_B_AWren~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|KEEP_LAST_ADDRESS_REG|auto_generated|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|KEEP_LAST_ADDRESS_REG|auto_generated|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \inst21|KEEP_LAST_ADDRESS_REG|auto_generated|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst8|inst|LNK_Address_Result[9]~2 (
// Equation(s):
// \inst8|inst|LNK_Address_Result[9]~2_combout  = (\inst|inst2|inst2~q  & (\inst2|LNK_Check~0_combout  & (\inst8|inst|Equal0~10_combout  & \inst21|KEEP_LAST_ADDRESS_REG|auto_generated|counter_reg_bit [9])))

	.dataa(\inst|inst2|inst2~q ),
	.datab(\inst2|LNK_Check~0_combout ),
	.datac(\inst8|inst|Equal0~10_combout ),
	.datad(\inst21|KEEP_LAST_ADDRESS_REG|auto_generated|counter_reg_bit [9]),
	.cin(gnd),
	.combout(\inst8|inst|LNK_Address_Result[9]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst|LNK_Address_Result[9]~2 .lut_mask = 16'h8000;
defparam \inst8|inst|LNK_Address_Result[9]~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst21|KEEP_LAST_ADDRESS_REG|auto_generated|counter_reg_bit[8] (
	.clk(\CLOCK~input_o ),
	.d(\inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[8]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|inst|MUX_Address_Sel_A_B_AWren~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|KEEP_LAST_ADDRESS_REG|auto_generated|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|KEEP_LAST_ADDRESS_REG|auto_generated|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \inst21|KEEP_LAST_ADDRESS_REG|auto_generated|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst8|inst|LNK_Address_Result[8]~3 (
// Equation(s):
// \inst8|inst|LNK_Address_Result[8]~3_combout  = (\inst|inst2|inst2~q  & (\inst2|LNK_Check~0_combout  & (\inst8|inst|Equal0~10_combout  & \inst21|KEEP_LAST_ADDRESS_REG|auto_generated|counter_reg_bit [8])))

	.dataa(\inst|inst2|inst2~q ),
	.datab(\inst2|LNK_Check~0_combout ),
	.datac(\inst8|inst|Equal0~10_combout ),
	.datad(\inst21|KEEP_LAST_ADDRESS_REG|auto_generated|counter_reg_bit [8]),
	.cin(gnd),
	.combout(\inst8|inst|LNK_Address_Result[8]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst|LNK_Address_Result[8]~3 .lut_mask = 16'h8000;
defparam \inst8|inst|LNK_Address_Result[8]~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst21|KEEP_LAST_ADDRESS_REG|auto_generated|counter_reg_bit[7] (
	.clk(\CLOCK~input_o ),
	.d(\inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|inst|MUX_Address_Sel_A_B_AWren~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|KEEP_LAST_ADDRESS_REG|auto_generated|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|KEEP_LAST_ADDRESS_REG|auto_generated|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \inst21|KEEP_LAST_ADDRESS_REG|auto_generated|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst8|inst|LNK_Address_Result[7]~4 (
// Equation(s):
// \inst8|inst|LNK_Address_Result[7]~4_combout  = (\inst|inst2|inst2~q  & (\inst2|LNK_Check~0_combout  & (\inst8|inst|Equal0~10_combout  & \inst21|KEEP_LAST_ADDRESS_REG|auto_generated|counter_reg_bit [7])))

	.dataa(\inst|inst2|inst2~q ),
	.datab(\inst2|LNK_Check~0_combout ),
	.datac(\inst8|inst|Equal0~10_combout ),
	.datad(\inst21|KEEP_LAST_ADDRESS_REG|auto_generated|counter_reg_bit [7]),
	.cin(gnd),
	.combout(\inst8|inst|LNK_Address_Result[7]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst|LNK_Address_Result[7]~4 .lut_mask = 16'h8000;
defparam \inst8|inst|LNK_Address_Result[7]~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst21|KEEP_LAST_ADDRESS_REG|auto_generated|counter_reg_bit[6] (
	.clk(\CLOCK~input_o ),
	.d(\inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|inst|MUX_Address_Sel_A_B_AWren~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|KEEP_LAST_ADDRESS_REG|auto_generated|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|KEEP_LAST_ADDRESS_REG|auto_generated|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \inst21|KEEP_LAST_ADDRESS_REG|auto_generated|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst8|inst|LNK_Address_Result[6]~5 (
// Equation(s):
// \inst8|inst|LNK_Address_Result[6]~5_combout  = (\inst|inst2|inst2~q  & (\inst2|LNK_Check~0_combout  & (\inst8|inst|Equal0~10_combout  & \inst21|KEEP_LAST_ADDRESS_REG|auto_generated|counter_reg_bit [6])))

	.dataa(\inst|inst2|inst2~q ),
	.datab(\inst2|LNK_Check~0_combout ),
	.datac(\inst8|inst|Equal0~10_combout ),
	.datad(\inst21|KEEP_LAST_ADDRESS_REG|auto_generated|counter_reg_bit [6]),
	.cin(gnd),
	.combout(\inst8|inst|LNK_Address_Result[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst|LNK_Address_Result[6]~5 .lut_mask = 16'h8000;
defparam \inst8|inst|LNK_Address_Result[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst21|KEEP_LAST_ADDRESS_REG|auto_generated|counter_reg_bit[5] (
	.clk(\CLOCK~input_o ),
	.d(\inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|inst|MUX_Address_Sel_A_B_AWren~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|KEEP_LAST_ADDRESS_REG|auto_generated|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|KEEP_LAST_ADDRESS_REG|auto_generated|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \inst21|KEEP_LAST_ADDRESS_REG|auto_generated|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst8|inst|LNK_Address_Result[5]~6 (
// Equation(s):
// \inst8|inst|LNK_Address_Result[5]~6_combout  = (\inst|inst2|inst2~q  & (\inst2|LNK_Check~0_combout  & (\inst8|inst|Equal0~10_combout  & \inst21|KEEP_LAST_ADDRESS_REG|auto_generated|counter_reg_bit [5])))

	.dataa(\inst|inst2|inst2~q ),
	.datab(\inst2|LNK_Check~0_combout ),
	.datac(\inst8|inst|Equal0~10_combout ),
	.datad(\inst21|KEEP_LAST_ADDRESS_REG|auto_generated|counter_reg_bit [5]),
	.cin(gnd),
	.combout(\inst8|inst|LNK_Address_Result[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst|LNK_Address_Result[5]~6 .lut_mask = 16'h8000;
defparam \inst8|inst|LNK_Address_Result[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst21|KEEP_LAST_ADDRESS_REG|auto_generated|counter_reg_bit[4] (
	.clk(\CLOCK~input_o ),
	.d(\inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|inst|MUX_Address_Sel_A_B_AWren~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|KEEP_LAST_ADDRESS_REG|auto_generated|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|KEEP_LAST_ADDRESS_REG|auto_generated|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \inst21|KEEP_LAST_ADDRESS_REG|auto_generated|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst8|inst|LNK_Address_Result[4]~7 (
// Equation(s):
// \inst8|inst|LNK_Address_Result[4]~7_combout  = (\inst|inst2|inst2~q  & (\inst2|LNK_Check~0_combout  & (\inst8|inst|Equal0~10_combout  & \inst21|KEEP_LAST_ADDRESS_REG|auto_generated|counter_reg_bit [4])))

	.dataa(\inst|inst2|inst2~q ),
	.datab(\inst2|LNK_Check~0_combout ),
	.datac(\inst8|inst|Equal0~10_combout ),
	.datad(\inst21|KEEP_LAST_ADDRESS_REG|auto_generated|counter_reg_bit [4]),
	.cin(gnd),
	.combout(\inst8|inst|LNK_Address_Result[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst|LNK_Address_Result[4]~7 .lut_mask = 16'h8000;
defparam \inst8|inst|LNK_Address_Result[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst21|KEEP_LAST_ADDRESS_REG|auto_generated|counter_reg_bit[3] (
	.clk(\CLOCK~input_o ),
	.d(\inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|inst|MUX_Address_Sel_A_B_AWren~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|KEEP_LAST_ADDRESS_REG|auto_generated|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|KEEP_LAST_ADDRESS_REG|auto_generated|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \inst21|KEEP_LAST_ADDRESS_REG|auto_generated|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst8|inst|LNK_Address_Result[3]~8 (
// Equation(s):
// \inst8|inst|LNK_Address_Result[3]~8_combout  = (\inst|inst2|inst2~q  & (\inst2|LNK_Check~0_combout  & (\inst8|inst|Equal0~10_combout  & \inst21|KEEP_LAST_ADDRESS_REG|auto_generated|counter_reg_bit [3])))

	.dataa(\inst|inst2|inst2~q ),
	.datab(\inst2|LNK_Check~0_combout ),
	.datac(\inst8|inst|Equal0~10_combout ),
	.datad(\inst21|KEEP_LAST_ADDRESS_REG|auto_generated|counter_reg_bit [3]),
	.cin(gnd),
	.combout(\inst8|inst|LNK_Address_Result[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst|LNK_Address_Result[3]~8 .lut_mask = 16'h8000;
defparam \inst8|inst|LNK_Address_Result[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst21|KEEP_LAST_ADDRESS_REG|auto_generated|counter_reg_bit[2] (
	.clk(\CLOCK~input_o ),
	.d(\inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|inst|MUX_Address_Sel_A_B_AWren~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|KEEP_LAST_ADDRESS_REG|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|KEEP_LAST_ADDRESS_REG|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \inst21|KEEP_LAST_ADDRESS_REG|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst8|inst|LNK_Address_Result[2]~9 (
// Equation(s):
// \inst8|inst|LNK_Address_Result[2]~9_combout  = (\inst|inst2|inst2~q  & (\inst2|LNK_Check~0_combout  & (\inst8|inst|Equal0~10_combout  & \inst21|KEEP_LAST_ADDRESS_REG|auto_generated|counter_reg_bit [2])))

	.dataa(\inst|inst2|inst2~q ),
	.datab(\inst2|LNK_Check~0_combout ),
	.datac(\inst8|inst|Equal0~10_combout ),
	.datad(\inst21|KEEP_LAST_ADDRESS_REG|auto_generated|counter_reg_bit [2]),
	.cin(gnd),
	.combout(\inst8|inst|LNK_Address_Result[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst|LNK_Address_Result[2]~9 .lut_mask = 16'h8000;
defparam \inst8|inst|LNK_Address_Result[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst21|KEEP_LAST_ADDRESS_REG|auto_generated|counter_reg_bit[1] (
	.clk(\CLOCK~input_o ),
	.d(\inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|inst|MUX_Address_Sel_A_B_AWren~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|KEEP_LAST_ADDRESS_REG|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|KEEP_LAST_ADDRESS_REG|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \inst21|KEEP_LAST_ADDRESS_REG|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst8|inst|LNK_Address_Result[1]~10 (
// Equation(s):
// \inst8|inst|LNK_Address_Result[1]~10_combout  = (\inst|inst2|inst2~q  & (\inst2|LNK_Check~0_combout  & (\inst8|inst|Equal0~10_combout  & \inst21|KEEP_LAST_ADDRESS_REG|auto_generated|counter_reg_bit [1])))

	.dataa(\inst|inst2|inst2~q ),
	.datab(\inst2|LNK_Check~0_combout ),
	.datac(\inst8|inst|Equal0~10_combout ),
	.datad(\inst21|KEEP_LAST_ADDRESS_REG|auto_generated|counter_reg_bit [1]),
	.cin(gnd),
	.combout(\inst8|inst|LNK_Address_Result[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst|LNK_Address_Result[1]~10 .lut_mask = 16'h8000;
defparam \inst8|inst|LNK_Address_Result[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst21|KEEP_LAST_ADDRESS_REG|auto_generated|counter_reg_bit[0] (
	.clk(\CLOCK~input_o ),
	.d(\inst21|MUX_INITIAL_ADDR|$00000|auto_generated|result_node[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|inst|MUX_Address_Sel_A_B_AWren~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|KEEP_LAST_ADDRESS_REG|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|KEEP_LAST_ADDRESS_REG|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \inst21|KEEP_LAST_ADDRESS_REG|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst8|inst|LNK_Address_Result[0]~11 (
// Equation(s):
// \inst8|inst|LNK_Address_Result[0]~11_combout  = (\inst|inst2|inst2~q  & (\inst2|LNK_Check~0_combout  & (\inst8|inst|Equal0~10_combout  & \inst21|KEEP_LAST_ADDRESS_REG|auto_generated|counter_reg_bit [0])))

	.dataa(\inst|inst2|inst2~q ),
	.datab(\inst2|LNK_Check~0_combout ),
	.datac(\inst8|inst|Equal0~10_combout ),
	.datad(\inst21|KEEP_LAST_ADDRESS_REG|auto_generated|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\inst8|inst|LNK_Address_Result[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst|LNK_Address_Result[0]~11 .lut_mask = 16'h8000;
defparam \inst8|inst|LNK_Address_Result[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[8]~15 (
// Equation(s):
// \inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[8]~15_combout  = (\inst21|PC_N_TO_FIND|auto_generated|counter_reg_bit [0] & (\inst21|N_TO_FIND_REG|auto_generated|counter_reg_bit [8])) # (!\inst21|PC_N_TO_FIND|auto_generated|counter_reg_bit [0] & 
// ((\inst4|altsyncram_component|auto_generated|q_a [8])))

	.dataa(\inst21|N_TO_FIND_REG|auto_generated|counter_reg_bit [8]),
	.datab(\inst4|altsyncram_component|auto_generated|q_a [8]),
	.datac(gnd),
	.datad(\inst21|PC_N_TO_FIND|auto_generated|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[8]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[8]~15 .lut_mask = 16'hAACC;
defparam \inst21|MUX_N_TO_FIND|$00000|auto_generated|result_node[8]~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst16|inst9|Sum_Y_Prime_Sload~0 (
// Equation(s):
// \inst16|inst9|Sum_Y_Prime_Sload~0_combout  = (\inst|inst2|inst2~q  & (\inst16|inst9|MUX_Initialv_Select~1_combout  & \inst16|inst|STEP_PC|auto_generated|counter_reg_bit [0]))

	.dataa(\inst|inst2|inst2~q ),
	.datab(\inst16|inst9|MUX_Initialv_Select~1_combout ),
	.datac(\inst16|inst|STEP_PC|auto_generated|counter_reg_bit [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst16|inst9|Sum_Y_Prime_Sload~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|inst9|Sum_Y_Prime_Sload~0 .lut_mask = 16'h8080;
defparam \inst16|inst9|Sum_Y_Prime_Sload~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst16|PREV_SUM_REG|auto_generated|counter_reg_bit[15] (
	.clk(\CLOCK~input_o ),
	.d(\inst16|inst2|inst3|auto_generated|result[15]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst16|inst9|Sum_Y_Prime_Sload~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|PREV_SUM_REG|auto_generated|counter_reg_bit [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|PREV_SUM_REG|auto_generated|counter_reg_bit[15] .is_wysiwyg = "true";
defparam \inst16|PREV_SUM_REG|auto_generated|counter_reg_bit[15] .power_up = "low";
// synopsys translate_on

dffeas \inst16|inst3|inst|inst10|dffs[0] (
	.clk(\CLOCK~input_o ),
	.d(\inst16|inst3|inst|inst|auto_generated|result[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|inst3|inst|inst10|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|inst3|inst|inst10|dffs[0] .is_wysiwyg = "true";
defparam \inst16|inst3|inst|inst10|dffs[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst16|inst3|inst|inst8|$00000|auto_generated|result_node[0]~15 (
// Equation(s):
// \inst16|inst3|inst|inst8|$00000|auto_generated|result_node[0]~15_combout  = (\inst16|inst|STEP_PC|auto_generated|counter_reg_bit [0] & \inst16|inst3|inst|inst10|dffs [0])

	.dataa(\inst16|inst|STEP_PC|auto_generated|counter_reg_bit [0]),
	.datab(\inst16|inst3|inst|inst10|dffs [0]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst16|inst3|inst|inst8|$00000|auto_generated|result_node[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|inst3|inst|inst8|$00000|auto_generated|result_node[0]~15 .lut_mask = 16'h8888;
defparam \inst16|inst3|inst|inst8|$00000|auto_generated|result_node[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst16|inst9|MUX_Y_Select~0 (
// Equation(s):
// \inst16|inst9|MUX_Y_Select~0_combout  = (\inst|inst2|inst3~q ) # ((\inst16|inst|RND_PC|auto_generated|counter_reg_bit [3] & !\inst16|inst|RND_PC|auto_generated|counter_reg_bit [0]))

	.dataa(\inst|inst2|inst3~q ),
	.datab(\inst16|inst|RND_PC|auto_generated|counter_reg_bit [3]),
	.datac(gnd),
	.datad(\inst16|inst|RND_PC|auto_generated|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\inst16|inst9|MUX_Y_Select~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|inst9|MUX_Y_Select~0 .lut_mask = 16'hAAEE;
defparam \inst16|inst9|MUX_Y_Select~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst16|inst9|MUX_Y_Select~1 (
// Equation(s):
// \inst16|inst9|MUX_Y_Select~1_combout  = (\inst16|inst9|MUX_Initialv_Select~1_combout  & ((\inst|inst2|inst3~q ) # ((\inst16|inst9|MUX_Initialv_Select~6_combout  & \inst16|inst9|MUX_Y_Select~0_combout ))))

	.dataa(\inst16|inst9|MUX_Initialv_Select~1_combout ),
	.datab(\inst|inst2|inst3~q ),
	.datac(\inst16|inst9|MUX_Initialv_Select~6_combout ),
	.datad(\inst16|inst9|MUX_Y_Select~0_combout ),
	.cin(gnd),
	.combout(\inst16|inst9|MUX_Y_Select~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|inst9|MUX_Y_Select~1 .lut_mask = 16'hA888;
defparam \inst16|inst9|MUX_Y_Select~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst16|inst3|inst|inst12|$00000|auto_generated|result_node[0]~15 (
// Equation(s):
// \inst16|inst3|inst|inst12|$00000|auto_generated|result_node[0]~15_combout  = (!\inst16|inst|STEP_PC|auto_generated|counter_reg_bit [0] & ((\inst16|inst9|MUX_Y_Select~1_combout ) # (\inst16|Y_PRIME_REG|auto_generated|counter_reg_bit [0])))

	.dataa(\inst16|inst9|MUX_Y_Select~1_combout ),
	.datab(\inst16|Y_PRIME_REG|auto_generated|counter_reg_bit [0]),
	.datac(gnd),
	.datad(\inst16|inst|STEP_PC|auto_generated|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\inst16|inst3|inst|inst12|$00000|auto_generated|result_node[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|inst3|inst|inst12|$00000|auto_generated|result_node[0]~15 .lut_mask = 16'h00EE;
defparam \inst16|inst3|inst|inst12|$00000|auto_generated|result_node[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst16|inst3|inst|inst|auto_generated|result[0]~0 (
// Equation(s):
// \inst16|inst3|inst|inst|auto_generated|result[0]~0_combout  = (\inst16|inst3|inst|inst8|$00000|auto_generated|result_node[0]~15_combout  & (\inst16|inst3|inst|inst12|$00000|auto_generated|result_node[0]~15_combout  $ (VCC))) # 
// (!\inst16|inst3|inst|inst8|$00000|auto_generated|result_node[0]~15_combout  & (\inst16|inst3|inst|inst12|$00000|auto_generated|result_node[0]~15_combout  & VCC))
// \inst16|inst3|inst|inst|auto_generated|result[0]~1  = CARRY((\inst16|inst3|inst|inst8|$00000|auto_generated|result_node[0]~15_combout  & \inst16|inst3|inst|inst12|$00000|auto_generated|result_node[0]~15_combout ))

	.dataa(\inst16|inst3|inst|inst8|$00000|auto_generated|result_node[0]~15_combout ),
	.datab(\inst16|inst3|inst|inst12|$00000|auto_generated|result_node[0]~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst16|inst3|inst|inst|auto_generated|result[0]~0_combout ),
	.cout(\inst16|inst3|inst|inst|auto_generated|result[0]~1 ));
// synopsys translate_off
defparam \inst16|inst3|inst|inst|auto_generated|result[0]~0 .lut_mask = 16'h6688;
defparam \inst16|inst3|inst|inst|auto_generated|result[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst16|inst2|inst|auto_generated|result[0]~0 (
// Equation(s):
// \inst16|inst2|inst|auto_generated|result[0]~0_combout  = \inst16|inst3|inst|inst|auto_generated|result[0]~0_combout  $ (VCC)
// \inst16|inst2|inst|auto_generated|result[0]~1  = CARRY(\inst16|inst3|inst|inst|auto_generated|result[0]~0_combout )

	.dataa(\inst16|inst3|inst|inst|auto_generated|result[0]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst16|inst2|inst|auto_generated|result[0]~0_combout ),
	.cout(\inst16|inst2|inst|auto_generated|result[0]~1 ));
// synopsys translate_off
defparam \inst16|inst2|inst|auto_generated|result[0]~0 .lut_mask = 16'h55AA;
defparam \inst16|inst2|inst|auto_generated|result[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst16|Y_PRIME_REG|auto_generated|counter_reg_bit[0] (
	.clk(\CLOCK~input_o ),
	.d(\inst16|inst2|inst|auto_generated|result[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst16|inst9|Sum_Y_Prime_Sload~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|Y_PRIME_REG|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|Y_PRIME_REG|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \inst16|Y_PRIME_REG|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst16|inst3|inst|inst12|$00000|auto_generated|result_node[1]~14 (
// Equation(s):
// \inst16|inst3|inst|inst12|$00000|auto_generated|result_node[1]~14_combout  = (\inst16|inst|STEP_PC|auto_generated|counter_reg_bit [0] & ((\inst16|Y_PRIME_REG|auto_generated|counter_reg_bit [0]) # ((\inst16|inst9|MUX_Y_Select~1_combout )))) # 
// (!\inst16|inst|STEP_PC|auto_generated|counter_reg_bit [0] & (((\inst16|Y_PRIME_REG|auto_generated|counter_reg_bit [1] & !\inst16|inst9|MUX_Y_Select~1_combout ))))

	.dataa(\inst16|inst|STEP_PC|auto_generated|counter_reg_bit [0]),
	.datab(\inst16|Y_PRIME_REG|auto_generated|counter_reg_bit [0]),
	.datac(\inst16|Y_PRIME_REG|auto_generated|counter_reg_bit [1]),
	.datad(\inst16|inst9|MUX_Y_Select~1_combout ),
	.cin(gnd),
	.combout(\inst16|inst3|inst|inst12|$00000|auto_generated|result_node[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|inst3|inst|inst12|$00000|auto_generated|result_node[1]~14 .lut_mask = 16'hAAD8;
defparam \inst16|inst3|inst|inst12|$00000|auto_generated|result_node[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst16|inst3|inst|inst10|dffs[1] (
	.clk(\CLOCK~input_o ),
	.d(\inst16|inst3|inst|inst|auto_generated|result[1]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|inst3|inst|inst10|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|inst3|inst|inst10|dffs[1] .is_wysiwyg = "true";
defparam \inst16|inst3|inst|inst10|dffs[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst16|inst3|inst|inst8|$00000|auto_generated|result_node[1]~14 (
// Equation(s):
// \inst16|inst3|inst|inst8|$00000|auto_generated|result_node[1]~14_combout  = (\inst16|inst|STEP_PC|auto_generated|counter_reg_bit [0] & \inst16|inst3|inst|inst10|dffs [1])

	.dataa(\inst16|inst|STEP_PC|auto_generated|counter_reg_bit [0]),
	.datab(\inst16|inst3|inst|inst10|dffs [1]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst16|inst3|inst|inst8|$00000|auto_generated|result_node[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|inst3|inst|inst8|$00000|auto_generated|result_node[1]~14 .lut_mask = 16'h8888;
defparam \inst16|inst3|inst|inst8|$00000|auto_generated|result_node[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst16|inst3|inst|inst|auto_generated|result[1]~2 (
// Equation(s):
// \inst16|inst3|inst|inst|auto_generated|result[1]~2_combout  = (\inst16|inst3|inst|inst12|$00000|auto_generated|result_node[1]~14_combout  & ((\inst16|inst3|inst|inst8|$00000|auto_generated|result_node[1]~14_combout  & 
// (\inst16|inst3|inst|inst|auto_generated|result[0]~1  & VCC)) # (!\inst16|inst3|inst|inst8|$00000|auto_generated|result_node[1]~14_combout  & (!\inst16|inst3|inst|inst|auto_generated|result[0]~1 )))) # 
// (!\inst16|inst3|inst|inst12|$00000|auto_generated|result_node[1]~14_combout  & ((\inst16|inst3|inst|inst8|$00000|auto_generated|result_node[1]~14_combout  & (!\inst16|inst3|inst|inst|auto_generated|result[0]~1 )) # 
// (!\inst16|inst3|inst|inst8|$00000|auto_generated|result_node[1]~14_combout  & ((\inst16|inst3|inst|inst|auto_generated|result[0]~1 ) # (GND)))))
// \inst16|inst3|inst|inst|auto_generated|result[1]~3  = CARRY((\inst16|inst3|inst|inst12|$00000|auto_generated|result_node[1]~14_combout  & (!\inst16|inst3|inst|inst8|$00000|auto_generated|result_node[1]~14_combout  & 
// !\inst16|inst3|inst|inst|auto_generated|result[0]~1 )) # (!\inst16|inst3|inst|inst12|$00000|auto_generated|result_node[1]~14_combout  & ((!\inst16|inst3|inst|inst|auto_generated|result[0]~1 ) # 
// (!\inst16|inst3|inst|inst8|$00000|auto_generated|result_node[1]~14_combout ))))

	.dataa(\inst16|inst3|inst|inst12|$00000|auto_generated|result_node[1]~14_combout ),
	.datab(\inst16|inst3|inst|inst8|$00000|auto_generated|result_node[1]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|inst3|inst|inst|auto_generated|result[0]~1 ),
	.combout(\inst16|inst3|inst|inst|auto_generated|result[1]~2_combout ),
	.cout(\inst16|inst3|inst|inst|auto_generated|result[1]~3 ));
// synopsys translate_off
defparam \inst16|inst3|inst|inst|auto_generated|result[1]~2 .lut_mask = 16'h9617;
defparam \inst16|inst3|inst|inst|auto_generated|result[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst16|inst2|inst|auto_generated|result[1]~2 (
// Equation(s):
// \inst16|inst2|inst|auto_generated|result[1]~2_combout  = (\inst16|inst3|inst|inst|auto_generated|result[1]~2_combout  & (\inst16|inst2|inst|auto_generated|result[0]~1  & VCC)) # (!\inst16|inst3|inst|inst|auto_generated|result[1]~2_combout  & 
// (!\inst16|inst2|inst|auto_generated|result[0]~1 ))
// \inst16|inst2|inst|auto_generated|result[1]~3  = CARRY((!\inst16|inst3|inst|inst|auto_generated|result[1]~2_combout  & !\inst16|inst2|inst|auto_generated|result[0]~1 ))

	.dataa(\inst16|inst3|inst|inst|auto_generated|result[1]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|inst2|inst|auto_generated|result[0]~1 ),
	.combout(\inst16|inst2|inst|auto_generated|result[1]~2_combout ),
	.cout(\inst16|inst2|inst|auto_generated|result[1]~3 ));
// synopsys translate_off
defparam \inst16|inst2|inst|auto_generated|result[1]~2 .lut_mask = 16'hA505;
defparam \inst16|inst2|inst|auto_generated|result[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst16|Y_PRIME_REG|auto_generated|counter_reg_bit[1] (
	.clk(\CLOCK~input_o ),
	.d(\inst16|inst2|inst|auto_generated|result[1]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst16|inst9|Sum_Y_Prime_Sload~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|Y_PRIME_REG|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|Y_PRIME_REG|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \inst16|Y_PRIME_REG|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst16|inst3|inst|inst12|$00000|auto_generated|result_node[2]~13 (
// Equation(s):
// \inst16|inst3|inst|inst12|$00000|auto_generated|result_node[2]~13_combout  = (\inst16|inst9|MUX_Y_Select~1_combout  & (((!\inst16|inst|STEP_PC|auto_generated|counter_reg_bit [0])))) # (!\inst16|inst9|MUX_Y_Select~1_combout  & 
// ((\inst16|inst|STEP_PC|auto_generated|counter_reg_bit [0] & (\inst16|Y_PRIME_REG|auto_generated|counter_reg_bit [1])) # (!\inst16|inst|STEP_PC|auto_generated|counter_reg_bit [0] & ((\inst16|Y_PRIME_REG|auto_generated|counter_reg_bit [2])))))

	.dataa(\inst16|Y_PRIME_REG|auto_generated|counter_reg_bit [1]),
	.datab(\inst16|Y_PRIME_REG|auto_generated|counter_reg_bit [2]),
	.datac(\inst16|inst9|MUX_Y_Select~1_combout ),
	.datad(\inst16|inst|STEP_PC|auto_generated|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\inst16|inst3|inst|inst12|$00000|auto_generated|result_node[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|inst3|inst|inst12|$00000|auto_generated|result_node[2]~13 .lut_mask = 16'h0AFC;
defparam \inst16|inst3|inst|inst12|$00000|auto_generated|result_node[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst16|inst3|inst|inst10|dffs[2] (
	.clk(\CLOCK~input_o ),
	.d(\inst16|inst3|inst|inst|auto_generated|result[2]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|inst3|inst|inst10|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|inst3|inst|inst10|dffs[2] .is_wysiwyg = "true";
defparam \inst16|inst3|inst|inst10|dffs[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst16|inst3|inst|inst8|$00000|auto_generated|result_node[2]~13 (
// Equation(s):
// \inst16|inst3|inst|inst8|$00000|auto_generated|result_node[2]~13_combout  = (\inst16|inst|STEP_PC|auto_generated|counter_reg_bit [0] & \inst16|inst3|inst|inst10|dffs [2])

	.dataa(\inst16|inst|STEP_PC|auto_generated|counter_reg_bit [0]),
	.datab(\inst16|inst3|inst|inst10|dffs [2]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst16|inst3|inst|inst8|$00000|auto_generated|result_node[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|inst3|inst|inst8|$00000|auto_generated|result_node[2]~13 .lut_mask = 16'h8888;
defparam \inst16|inst3|inst|inst8|$00000|auto_generated|result_node[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst16|inst3|inst|inst|auto_generated|result[2]~4 (
// Equation(s):
// \inst16|inst3|inst|inst|auto_generated|result[2]~4_combout  = ((\inst16|inst3|inst|inst12|$00000|auto_generated|result_node[2]~13_combout  $ (\inst16|inst3|inst|inst8|$00000|auto_generated|result_node[2]~13_combout  $ 
// (!\inst16|inst3|inst|inst|auto_generated|result[1]~3 )))) # (GND)
// \inst16|inst3|inst|inst|auto_generated|result[2]~5  = CARRY((\inst16|inst3|inst|inst12|$00000|auto_generated|result_node[2]~13_combout  & ((\inst16|inst3|inst|inst8|$00000|auto_generated|result_node[2]~13_combout ) # 
// (!\inst16|inst3|inst|inst|auto_generated|result[1]~3 ))) # (!\inst16|inst3|inst|inst12|$00000|auto_generated|result_node[2]~13_combout  & (\inst16|inst3|inst|inst8|$00000|auto_generated|result_node[2]~13_combout  & 
// !\inst16|inst3|inst|inst|auto_generated|result[1]~3 )))

	.dataa(\inst16|inst3|inst|inst12|$00000|auto_generated|result_node[2]~13_combout ),
	.datab(\inst16|inst3|inst|inst8|$00000|auto_generated|result_node[2]~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|inst3|inst|inst|auto_generated|result[1]~3 ),
	.combout(\inst16|inst3|inst|inst|auto_generated|result[2]~4_combout ),
	.cout(\inst16|inst3|inst|inst|auto_generated|result[2]~5 ));
// synopsys translate_off
defparam \inst16|inst3|inst|inst|auto_generated|result[2]~4 .lut_mask = 16'h698E;
defparam \inst16|inst3|inst|inst|auto_generated|result[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst16|inst2|inst|auto_generated|result[2]~4 (
// Equation(s):
// \inst16|inst2|inst|auto_generated|result[2]~4_combout  = (\inst16|inst3|inst|inst|auto_generated|result[2]~4_combout  & (\inst16|inst2|inst|auto_generated|result[1]~3  $ (GND))) # (!\inst16|inst3|inst|inst|auto_generated|result[2]~4_combout  & 
// (!\inst16|inst2|inst|auto_generated|result[1]~3  & VCC))
// \inst16|inst2|inst|auto_generated|result[2]~5  = CARRY((\inst16|inst3|inst|inst|auto_generated|result[2]~4_combout  & !\inst16|inst2|inst|auto_generated|result[1]~3 ))

	.dataa(\inst16|inst3|inst|inst|auto_generated|result[2]~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|inst2|inst|auto_generated|result[1]~3 ),
	.combout(\inst16|inst2|inst|auto_generated|result[2]~4_combout ),
	.cout(\inst16|inst2|inst|auto_generated|result[2]~5 ));
// synopsys translate_off
defparam \inst16|inst2|inst|auto_generated|result[2]~4 .lut_mask = 16'hA50A;
defparam \inst16|inst2|inst|auto_generated|result[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst16|Y_PRIME_REG|auto_generated|counter_reg_bit[2] (
	.clk(\CLOCK~input_o ),
	.d(\inst16|inst2|inst|auto_generated|result[2]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst16|inst9|Sum_Y_Prime_Sload~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|Y_PRIME_REG|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|Y_PRIME_REG|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \inst16|Y_PRIME_REG|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst16|inst3|inst|inst12|$00000|auto_generated|result_node[3]~12 (
// Equation(s):
// \inst16|inst3|inst|inst12|$00000|auto_generated|result_node[3]~12_combout  = (\inst16|inst|STEP_PC|auto_generated|counter_reg_bit [0] & ((\inst16|Y_PRIME_REG|auto_generated|counter_reg_bit [2]) # ((\inst16|inst9|MUX_Y_Select~1_combout )))) # 
// (!\inst16|inst|STEP_PC|auto_generated|counter_reg_bit [0] & (((\inst16|Y_PRIME_REG|auto_generated|counter_reg_bit [3] & !\inst16|inst9|MUX_Y_Select~1_combout ))))

	.dataa(\inst16|inst|STEP_PC|auto_generated|counter_reg_bit [0]),
	.datab(\inst16|Y_PRIME_REG|auto_generated|counter_reg_bit [2]),
	.datac(\inst16|Y_PRIME_REG|auto_generated|counter_reg_bit [3]),
	.datad(\inst16|inst9|MUX_Y_Select~1_combout ),
	.cin(gnd),
	.combout(\inst16|inst3|inst|inst12|$00000|auto_generated|result_node[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|inst3|inst|inst12|$00000|auto_generated|result_node[3]~12 .lut_mask = 16'hAAD8;
defparam \inst16|inst3|inst|inst12|$00000|auto_generated|result_node[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst16|inst3|inst|inst10|dffs[3] (
	.clk(\CLOCK~input_o ),
	.d(\inst16|inst3|inst|inst|auto_generated|result[3]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|inst3|inst|inst10|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|inst3|inst|inst10|dffs[3] .is_wysiwyg = "true";
defparam \inst16|inst3|inst|inst10|dffs[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst16|inst3|inst|inst8|$00000|auto_generated|result_node[3]~12 (
// Equation(s):
// \inst16|inst3|inst|inst8|$00000|auto_generated|result_node[3]~12_combout  = (\inst16|inst|STEP_PC|auto_generated|counter_reg_bit [0] & \inst16|inst3|inst|inst10|dffs [3])

	.dataa(\inst16|inst|STEP_PC|auto_generated|counter_reg_bit [0]),
	.datab(\inst16|inst3|inst|inst10|dffs [3]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst16|inst3|inst|inst8|$00000|auto_generated|result_node[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|inst3|inst|inst8|$00000|auto_generated|result_node[3]~12 .lut_mask = 16'h8888;
defparam \inst16|inst3|inst|inst8|$00000|auto_generated|result_node[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst16|inst3|inst|inst|auto_generated|result[3]~6 (
// Equation(s):
// \inst16|inst3|inst|inst|auto_generated|result[3]~6_combout  = (\inst16|inst3|inst|inst12|$00000|auto_generated|result_node[3]~12_combout  & ((\inst16|inst3|inst|inst8|$00000|auto_generated|result_node[3]~12_combout  & 
// (\inst16|inst3|inst|inst|auto_generated|result[2]~5  & VCC)) # (!\inst16|inst3|inst|inst8|$00000|auto_generated|result_node[3]~12_combout  & (!\inst16|inst3|inst|inst|auto_generated|result[2]~5 )))) # 
// (!\inst16|inst3|inst|inst12|$00000|auto_generated|result_node[3]~12_combout  & ((\inst16|inst3|inst|inst8|$00000|auto_generated|result_node[3]~12_combout  & (!\inst16|inst3|inst|inst|auto_generated|result[2]~5 )) # 
// (!\inst16|inst3|inst|inst8|$00000|auto_generated|result_node[3]~12_combout  & ((\inst16|inst3|inst|inst|auto_generated|result[2]~5 ) # (GND)))))
// \inst16|inst3|inst|inst|auto_generated|result[3]~7  = CARRY((\inst16|inst3|inst|inst12|$00000|auto_generated|result_node[3]~12_combout  & (!\inst16|inst3|inst|inst8|$00000|auto_generated|result_node[3]~12_combout  & 
// !\inst16|inst3|inst|inst|auto_generated|result[2]~5 )) # (!\inst16|inst3|inst|inst12|$00000|auto_generated|result_node[3]~12_combout  & ((!\inst16|inst3|inst|inst|auto_generated|result[2]~5 ) # 
// (!\inst16|inst3|inst|inst8|$00000|auto_generated|result_node[3]~12_combout ))))

	.dataa(\inst16|inst3|inst|inst12|$00000|auto_generated|result_node[3]~12_combout ),
	.datab(\inst16|inst3|inst|inst8|$00000|auto_generated|result_node[3]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|inst3|inst|inst|auto_generated|result[2]~5 ),
	.combout(\inst16|inst3|inst|inst|auto_generated|result[3]~6_combout ),
	.cout(\inst16|inst3|inst|inst|auto_generated|result[3]~7 ));
// synopsys translate_off
defparam \inst16|inst3|inst|inst|auto_generated|result[3]~6 .lut_mask = 16'h9617;
defparam \inst16|inst3|inst|inst|auto_generated|result[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst16|inst2|inst|auto_generated|result[3]~6 (
// Equation(s):
// \inst16|inst2|inst|auto_generated|result[3]~6_combout  = (\inst16|inst3|inst|inst|auto_generated|result[3]~6_combout  & (!\inst16|inst2|inst|auto_generated|result[2]~5 )) # (!\inst16|inst3|inst|inst|auto_generated|result[3]~6_combout  & 
// ((\inst16|inst2|inst|auto_generated|result[2]~5 ) # (GND)))
// \inst16|inst2|inst|auto_generated|result[3]~7  = CARRY((!\inst16|inst2|inst|auto_generated|result[2]~5 ) # (!\inst16|inst3|inst|inst|auto_generated|result[3]~6_combout ))

	.dataa(\inst16|inst3|inst|inst|auto_generated|result[3]~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|inst2|inst|auto_generated|result[2]~5 ),
	.combout(\inst16|inst2|inst|auto_generated|result[3]~6_combout ),
	.cout(\inst16|inst2|inst|auto_generated|result[3]~7 ));
// synopsys translate_off
defparam \inst16|inst2|inst|auto_generated|result[3]~6 .lut_mask = 16'h5A5F;
defparam \inst16|inst2|inst|auto_generated|result[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst16|Y_PRIME_REG|auto_generated|counter_reg_bit[3] (
	.clk(\CLOCK~input_o ),
	.d(\inst16|inst2|inst|auto_generated|result[3]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst16|inst9|Sum_Y_Prime_Sload~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|Y_PRIME_REG|auto_generated|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|Y_PRIME_REG|auto_generated|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \inst16|Y_PRIME_REG|auto_generated|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst16|inst3|inst|inst12|$00000|auto_generated|result_node[4]~11 (
// Equation(s):
// \inst16|inst3|inst|inst12|$00000|auto_generated|result_node[4]~11_combout  = (!\inst16|inst9|MUX_Y_Select~1_combout  & ((\inst16|inst|STEP_PC|auto_generated|counter_reg_bit [0] & (\inst16|Y_PRIME_REG|auto_generated|counter_reg_bit [3])) # 
// (!\inst16|inst|STEP_PC|auto_generated|counter_reg_bit [0] & ((\inst16|Y_PRIME_REG|auto_generated|counter_reg_bit [4])))))

	.dataa(\inst16|Y_PRIME_REG|auto_generated|counter_reg_bit [3]),
	.datab(\inst16|Y_PRIME_REG|auto_generated|counter_reg_bit [4]),
	.datac(\inst16|inst|STEP_PC|auto_generated|counter_reg_bit [0]),
	.datad(\inst16|inst9|MUX_Y_Select~1_combout ),
	.cin(gnd),
	.combout(\inst16|inst3|inst|inst12|$00000|auto_generated|result_node[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|inst3|inst|inst12|$00000|auto_generated|result_node[4]~11 .lut_mask = 16'h00AC;
defparam \inst16|inst3|inst|inst12|$00000|auto_generated|result_node[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst16|inst3|inst|inst10|dffs[4] (
	.clk(\CLOCK~input_o ),
	.d(\inst16|inst3|inst|inst|auto_generated|result[4]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|inst3|inst|inst10|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|inst3|inst|inst10|dffs[4] .is_wysiwyg = "true";
defparam \inst16|inst3|inst|inst10|dffs[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst16|inst3|inst|inst8|$00000|auto_generated|result_node[4]~11 (
// Equation(s):
// \inst16|inst3|inst|inst8|$00000|auto_generated|result_node[4]~11_combout  = (\inst16|inst|STEP_PC|auto_generated|counter_reg_bit [0] & \inst16|inst3|inst|inst10|dffs [4])

	.dataa(\inst16|inst|STEP_PC|auto_generated|counter_reg_bit [0]),
	.datab(\inst16|inst3|inst|inst10|dffs [4]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst16|inst3|inst|inst8|$00000|auto_generated|result_node[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|inst3|inst|inst8|$00000|auto_generated|result_node[4]~11 .lut_mask = 16'h8888;
defparam \inst16|inst3|inst|inst8|$00000|auto_generated|result_node[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst16|inst3|inst|inst|auto_generated|result[4]~8 (
// Equation(s):
// \inst16|inst3|inst|inst|auto_generated|result[4]~8_combout  = ((\inst16|inst3|inst|inst12|$00000|auto_generated|result_node[4]~11_combout  $ (\inst16|inst3|inst|inst8|$00000|auto_generated|result_node[4]~11_combout  $ 
// (!\inst16|inst3|inst|inst|auto_generated|result[3]~7 )))) # (GND)
// \inst16|inst3|inst|inst|auto_generated|result[4]~9  = CARRY((\inst16|inst3|inst|inst12|$00000|auto_generated|result_node[4]~11_combout  & ((\inst16|inst3|inst|inst8|$00000|auto_generated|result_node[4]~11_combout ) # 
// (!\inst16|inst3|inst|inst|auto_generated|result[3]~7 ))) # (!\inst16|inst3|inst|inst12|$00000|auto_generated|result_node[4]~11_combout  & (\inst16|inst3|inst|inst8|$00000|auto_generated|result_node[4]~11_combout  & 
// !\inst16|inst3|inst|inst|auto_generated|result[3]~7 )))

	.dataa(\inst16|inst3|inst|inst12|$00000|auto_generated|result_node[4]~11_combout ),
	.datab(\inst16|inst3|inst|inst8|$00000|auto_generated|result_node[4]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|inst3|inst|inst|auto_generated|result[3]~7 ),
	.combout(\inst16|inst3|inst|inst|auto_generated|result[4]~8_combout ),
	.cout(\inst16|inst3|inst|inst|auto_generated|result[4]~9 ));
// synopsys translate_off
defparam \inst16|inst3|inst|inst|auto_generated|result[4]~8 .lut_mask = 16'h698E;
defparam \inst16|inst3|inst|inst|auto_generated|result[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst16|inst2|inst|auto_generated|result[4]~8 (
// Equation(s):
// \inst16|inst2|inst|auto_generated|result[4]~8_combout  = (\inst16|inst3|inst|inst|auto_generated|result[4]~8_combout  & (\inst16|inst2|inst|auto_generated|result[3]~7  $ (GND))) # (!\inst16|inst3|inst|inst|auto_generated|result[4]~8_combout  & 
// (!\inst16|inst2|inst|auto_generated|result[3]~7  & VCC))
// \inst16|inst2|inst|auto_generated|result[4]~9  = CARRY((\inst16|inst3|inst|inst|auto_generated|result[4]~8_combout  & !\inst16|inst2|inst|auto_generated|result[3]~7 ))

	.dataa(\inst16|inst3|inst|inst|auto_generated|result[4]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|inst2|inst|auto_generated|result[3]~7 ),
	.combout(\inst16|inst2|inst|auto_generated|result[4]~8_combout ),
	.cout(\inst16|inst2|inst|auto_generated|result[4]~9 ));
// synopsys translate_off
defparam \inst16|inst2|inst|auto_generated|result[4]~8 .lut_mask = 16'hA50A;
defparam \inst16|inst2|inst|auto_generated|result[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst16|Y_PRIME_REG|auto_generated|counter_reg_bit[4] (
	.clk(\CLOCK~input_o ),
	.d(\inst16|inst2|inst|auto_generated|result[4]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst16|inst9|Sum_Y_Prime_Sload~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|Y_PRIME_REG|auto_generated|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|Y_PRIME_REG|auto_generated|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \inst16|Y_PRIME_REG|auto_generated|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst16|inst3|inst|inst12|$00000|auto_generated|result_node[5]~10 (
// Equation(s):
// \inst16|inst3|inst|inst12|$00000|auto_generated|result_node[5]~10_combout  = (!\inst16|inst9|MUX_Y_Select~1_combout  & ((\inst16|inst|STEP_PC|auto_generated|counter_reg_bit [0] & (\inst16|Y_PRIME_REG|auto_generated|counter_reg_bit [4])) # 
// (!\inst16|inst|STEP_PC|auto_generated|counter_reg_bit [0] & ((\inst16|Y_PRIME_REG|auto_generated|counter_reg_bit [5])))))

	.dataa(\inst16|Y_PRIME_REG|auto_generated|counter_reg_bit [4]),
	.datab(\inst16|Y_PRIME_REG|auto_generated|counter_reg_bit [5]),
	.datac(\inst16|inst|STEP_PC|auto_generated|counter_reg_bit [0]),
	.datad(\inst16|inst9|MUX_Y_Select~1_combout ),
	.cin(gnd),
	.combout(\inst16|inst3|inst|inst12|$00000|auto_generated|result_node[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|inst3|inst|inst12|$00000|auto_generated|result_node[5]~10 .lut_mask = 16'h00AC;
defparam \inst16|inst3|inst|inst12|$00000|auto_generated|result_node[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst16|inst3|inst|inst10|dffs[5] (
	.clk(\CLOCK~input_o ),
	.d(\inst16|inst3|inst|inst|auto_generated|result[5]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|inst3|inst|inst10|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|inst3|inst|inst10|dffs[5] .is_wysiwyg = "true";
defparam \inst16|inst3|inst|inst10|dffs[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst16|inst3|inst|inst8|$00000|auto_generated|result_node[5]~10 (
// Equation(s):
// \inst16|inst3|inst|inst8|$00000|auto_generated|result_node[5]~10_combout  = (\inst16|inst|STEP_PC|auto_generated|counter_reg_bit [0] & \inst16|inst3|inst|inst10|dffs [5])

	.dataa(\inst16|inst|STEP_PC|auto_generated|counter_reg_bit [0]),
	.datab(\inst16|inst3|inst|inst10|dffs [5]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst16|inst3|inst|inst8|$00000|auto_generated|result_node[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|inst3|inst|inst8|$00000|auto_generated|result_node[5]~10 .lut_mask = 16'h8888;
defparam \inst16|inst3|inst|inst8|$00000|auto_generated|result_node[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst16|inst3|inst|inst|auto_generated|result[5]~10 (
// Equation(s):
// \inst16|inst3|inst|inst|auto_generated|result[5]~10_combout  = (\inst16|inst3|inst|inst12|$00000|auto_generated|result_node[5]~10_combout  & ((\inst16|inst3|inst|inst8|$00000|auto_generated|result_node[5]~10_combout  & 
// (\inst16|inst3|inst|inst|auto_generated|result[4]~9  & VCC)) # (!\inst16|inst3|inst|inst8|$00000|auto_generated|result_node[5]~10_combout  & (!\inst16|inst3|inst|inst|auto_generated|result[4]~9 )))) # 
// (!\inst16|inst3|inst|inst12|$00000|auto_generated|result_node[5]~10_combout  & ((\inst16|inst3|inst|inst8|$00000|auto_generated|result_node[5]~10_combout  & (!\inst16|inst3|inst|inst|auto_generated|result[4]~9 )) # 
// (!\inst16|inst3|inst|inst8|$00000|auto_generated|result_node[5]~10_combout  & ((\inst16|inst3|inst|inst|auto_generated|result[4]~9 ) # (GND)))))
// \inst16|inst3|inst|inst|auto_generated|result[5]~11  = CARRY((\inst16|inst3|inst|inst12|$00000|auto_generated|result_node[5]~10_combout  & (!\inst16|inst3|inst|inst8|$00000|auto_generated|result_node[5]~10_combout  & 
// !\inst16|inst3|inst|inst|auto_generated|result[4]~9 )) # (!\inst16|inst3|inst|inst12|$00000|auto_generated|result_node[5]~10_combout  & ((!\inst16|inst3|inst|inst|auto_generated|result[4]~9 ) # 
// (!\inst16|inst3|inst|inst8|$00000|auto_generated|result_node[5]~10_combout ))))

	.dataa(\inst16|inst3|inst|inst12|$00000|auto_generated|result_node[5]~10_combout ),
	.datab(\inst16|inst3|inst|inst8|$00000|auto_generated|result_node[5]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|inst3|inst|inst|auto_generated|result[4]~9 ),
	.combout(\inst16|inst3|inst|inst|auto_generated|result[5]~10_combout ),
	.cout(\inst16|inst3|inst|inst|auto_generated|result[5]~11 ));
// synopsys translate_off
defparam \inst16|inst3|inst|inst|auto_generated|result[5]~10 .lut_mask = 16'h9617;
defparam \inst16|inst3|inst|inst|auto_generated|result[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst16|inst2|inst|auto_generated|result[5]~10 (
// Equation(s):
// \inst16|inst2|inst|auto_generated|result[5]~10_combout  = (\inst16|inst3|inst|inst|auto_generated|result[5]~10_combout  & (!\inst16|inst2|inst|auto_generated|result[4]~9 )) # (!\inst16|inst3|inst|inst|auto_generated|result[5]~10_combout  & 
// ((\inst16|inst2|inst|auto_generated|result[4]~9 ) # (GND)))
// \inst16|inst2|inst|auto_generated|result[5]~11  = CARRY((!\inst16|inst2|inst|auto_generated|result[4]~9 ) # (!\inst16|inst3|inst|inst|auto_generated|result[5]~10_combout ))

	.dataa(\inst16|inst3|inst|inst|auto_generated|result[5]~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|inst2|inst|auto_generated|result[4]~9 ),
	.combout(\inst16|inst2|inst|auto_generated|result[5]~10_combout ),
	.cout(\inst16|inst2|inst|auto_generated|result[5]~11 ));
// synopsys translate_off
defparam \inst16|inst2|inst|auto_generated|result[5]~10 .lut_mask = 16'h5A5F;
defparam \inst16|inst2|inst|auto_generated|result[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst16|Y_PRIME_REG|auto_generated|counter_reg_bit[5] (
	.clk(\CLOCK~input_o ),
	.d(\inst16|inst2|inst|auto_generated|result[5]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst16|inst9|Sum_Y_Prime_Sload~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|Y_PRIME_REG|auto_generated|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|Y_PRIME_REG|auto_generated|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \inst16|Y_PRIME_REG|auto_generated|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst16|inst3|inst|inst12|$00000|auto_generated|result_node[6]~9 (
// Equation(s):
// \inst16|inst3|inst|inst12|$00000|auto_generated|result_node[6]~9_combout  = (!\inst16|inst9|MUX_Y_Select~1_combout  & ((\inst16|inst|STEP_PC|auto_generated|counter_reg_bit [0] & (\inst16|Y_PRIME_REG|auto_generated|counter_reg_bit [5])) # 
// (!\inst16|inst|STEP_PC|auto_generated|counter_reg_bit [0] & ((\inst16|Y_PRIME_REG|auto_generated|counter_reg_bit [6])))))

	.dataa(\inst16|Y_PRIME_REG|auto_generated|counter_reg_bit [5]),
	.datab(\inst16|Y_PRIME_REG|auto_generated|counter_reg_bit [6]),
	.datac(\inst16|inst|STEP_PC|auto_generated|counter_reg_bit [0]),
	.datad(\inst16|inst9|MUX_Y_Select~1_combout ),
	.cin(gnd),
	.combout(\inst16|inst3|inst|inst12|$00000|auto_generated|result_node[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|inst3|inst|inst12|$00000|auto_generated|result_node[6]~9 .lut_mask = 16'h00AC;
defparam \inst16|inst3|inst|inst12|$00000|auto_generated|result_node[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst16|inst3|inst|inst10|dffs[6] (
	.clk(\CLOCK~input_o ),
	.d(\inst16|inst3|inst|inst|auto_generated|result[6]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|inst3|inst|inst10|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|inst3|inst|inst10|dffs[6] .is_wysiwyg = "true";
defparam \inst16|inst3|inst|inst10|dffs[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst16|inst3|inst|inst8|$00000|auto_generated|result_node[6]~9 (
// Equation(s):
// \inst16|inst3|inst|inst8|$00000|auto_generated|result_node[6]~9_combout  = (\inst16|inst|STEP_PC|auto_generated|counter_reg_bit [0] & \inst16|inst3|inst|inst10|dffs [6])

	.dataa(\inst16|inst|STEP_PC|auto_generated|counter_reg_bit [0]),
	.datab(\inst16|inst3|inst|inst10|dffs [6]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst16|inst3|inst|inst8|$00000|auto_generated|result_node[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|inst3|inst|inst8|$00000|auto_generated|result_node[6]~9 .lut_mask = 16'h8888;
defparam \inst16|inst3|inst|inst8|$00000|auto_generated|result_node[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst16|inst3|inst|inst|auto_generated|result[6]~12 (
// Equation(s):
// \inst16|inst3|inst|inst|auto_generated|result[6]~12_combout  = ((\inst16|inst3|inst|inst12|$00000|auto_generated|result_node[6]~9_combout  $ (\inst16|inst3|inst|inst8|$00000|auto_generated|result_node[6]~9_combout  $ 
// (!\inst16|inst3|inst|inst|auto_generated|result[5]~11 )))) # (GND)
// \inst16|inst3|inst|inst|auto_generated|result[6]~13  = CARRY((\inst16|inst3|inst|inst12|$00000|auto_generated|result_node[6]~9_combout  & ((\inst16|inst3|inst|inst8|$00000|auto_generated|result_node[6]~9_combout ) # 
// (!\inst16|inst3|inst|inst|auto_generated|result[5]~11 ))) # (!\inst16|inst3|inst|inst12|$00000|auto_generated|result_node[6]~9_combout  & (\inst16|inst3|inst|inst8|$00000|auto_generated|result_node[6]~9_combout  & 
// !\inst16|inst3|inst|inst|auto_generated|result[5]~11 )))

	.dataa(\inst16|inst3|inst|inst12|$00000|auto_generated|result_node[6]~9_combout ),
	.datab(\inst16|inst3|inst|inst8|$00000|auto_generated|result_node[6]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|inst3|inst|inst|auto_generated|result[5]~11 ),
	.combout(\inst16|inst3|inst|inst|auto_generated|result[6]~12_combout ),
	.cout(\inst16|inst3|inst|inst|auto_generated|result[6]~13 ));
// synopsys translate_off
defparam \inst16|inst3|inst|inst|auto_generated|result[6]~12 .lut_mask = 16'h698E;
defparam \inst16|inst3|inst|inst|auto_generated|result[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst16|inst2|inst|auto_generated|result[6]~12 (
// Equation(s):
// \inst16|inst2|inst|auto_generated|result[6]~12_combout  = (\inst16|inst3|inst|inst|auto_generated|result[6]~12_combout  & (\inst16|inst2|inst|auto_generated|result[5]~11  $ (GND))) # (!\inst16|inst3|inst|inst|auto_generated|result[6]~12_combout  & 
// (!\inst16|inst2|inst|auto_generated|result[5]~11  & VCC))
// \inst16|inst2|inst|auto_generated|result[6]~13  = CARRY((\inst16|inst3|inst|inst|auto_generated|result[6]~12_combout  & !\inst16|inst2|inst|auto_generated|result[5]~11 ))

	.dataa(\inst16|inst3|inst|inst|auto_generated|result[6]~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|inst2|inst|auto_generated|result[5]~11 ),
	.combout(\inst16|inst2|inst|auto_generated|result[6]~12_combout ),
	.cout(\inst16|inst2|inst|auto_generated|result[6]~13 ));
// synopsys translate_off
defparam \inst16|inst2|inst|auto_generated|result[6]~12 .lut_mask = 16'hA50A;
defparam \inst16|inst2|inst|auto_generated|result[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst16|Y_PRIME_REG|auto_generated|counter_reg_bit[6] (
	.clk(\CLOCK~input_o ),
	.d(\inst16|inst2|inst|auto_generated|result[6]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst16|inst9|Sum_Y_Prime_Sload~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|Y_PRIME_REG|auto_generated|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|Y_PRIME_REG|auto_generated|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \inst16|Y_PRIME_REG|auto_generated|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst16|inst3|inst|inst12|$00000|auto_generated|result_node[7]~8 (
// Equation(s):
// \inst16|inst3|inst|inst12|$00000|auto_generated|result_node[7]~8_combout  = (!\inst16|inst9|MUX_Y_Select~1_combout  & ((\inst16|inst|STEP_PC|auto_generated|counter_reg_bit [0] & (\inst16|Y_PRIME_REG|auto_generated|counter_reg_bit [6])) # 
// (!\inst16|inst|STEP_PC|auto_generated|counter_reg_bit [0] & ((\inst16|Y_PRIME_REG|auto_generated|counter_reg_bit [7])))))

	.dataa(\inst16|Y_PRIME_REG|auto_generated|counter_reg_bit [6]),
	.datab(\inst16|Y_PRIME_REG|auto_generated|counter_reg_bit [7]),
	.datac(\inst16|inst|STEP_PC|auto_generated|counter_reg_bit [0]),
	.datad(\inst16|inst9|MUX_Y_Select~1_combout ),
	.cin(gnd),
	.combout(\inst16|inst3|inst|inst12|$00000|auto_generated|result_node[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|inst3|inst|inst12|$00000|auto_generated|result_node[7]~8 .lut_mask = 16'h00AC;
defparam \inst16|inst3|inst|inst12|$00000|auto_generated|result_node[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst16|inst3|inst|inst10|dffs[7] (
	.clk(\CLOCK~input_o ),
	.d(\inst16|inst3|inst|inst|auto_generated|result[7]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|inst3|inst|inst10|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|inst3|inst|inst10|dffs[7] .is_wysiwyg = "true";
defparam \inst16|inst3|inst|inst10|dffs[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst16|inst3|inst|inst8|$00000|auto_generated|result_node[7]~8 (
// Equation(s):
// \inst16|inst3|inst|inst8|$00000|auto_generated|result_node[7]~8_combout  = (\inst16|inst|STEP_PC|auto_generated|counter_reg_bit [0] & \inst16|inst3|inst|inst10|dffs [7])

	.dataa(\inst16|inst|STEP_PC|auto_generated|counter_reg_bit [0]),
	.datab(\inst16|inst3|inst|inst10|dffs [7]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst16|inst3|inst|inst8|$00000|auto_generated|result_node[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|inst3|inst|inst8|$00000|auto_generated|result_node[7]~8 .lut_mask = 16'h8888;
defparam \inst16|inst3|inst|inst8|$00000|auto_generated|result_node[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst16|inst3|inst|inst|auto_generated|result[7]~14 (
// Equation(s):
// \inst16|inst3|inst|inst|auto_generated|result[7]~14_combout  = (\inst16|inst3|inst|inst12|$00000|auto_generated|result_node[7]~8_combout  & ((\inst16|inst3|inst|inst8|$00000|auto_generated|result_node[7]~8_combout  & 
// (\inst16|inst3|inst|inst|auto_generated|result[6]~13  & VCC)) # (!\inst16|inst3|inst|inst8|$00000|auto_generated|result_node[7]~8_combout  & (!\inst16|inst3|inst|inst|auto_generated|result[6]~13 )))) # 
// (!\inst16|inst3|inst|inst12|$00000|auto_generated|result_node[7]~8_combout  & ((\inst16|inst3|inst|inst8|$00000|auto_generated|result_node[7]~8_combout  & (!\inst16|inst3|inst|inst|auto_generated|result[6]~13 )) # 
// (!\inst16|inst3|inst|inst8|$00000|auto_generated|result_node[7]~8_combout  & ((\inst16|inst3|inst|inst|auto_generated|result[6]~13 ) # (GND)))))
// \inst16|inst3|inst|inst|auto_generated|result[7]~15  = CARRY((\inst16|inst3|inst|inst12|$00000|auto_generated|result_node[7]~8_combout  & (!\inst16|inst3|inst|inst8|$00000|auto_generated|result_node[7]~8_combout  & 
// !\inst16|inst3|inst|inst|auto_generated|result[6]~13 )) # (!\inst16|inst3|inst|inst12|$00000|auto_generated|result_node[7]~8_combout  & ((!\inst16|inst3|inst|inst|auto_generated|result[6]~13 ) # 
// (!\inst16|inst3|inst|inst8|$00000|auto_generated|result_node[7]~8_combout ))))

	.dataa(\inst16|inst3|inst|inst12|$00000|auto_generated|result_node[7]~8_combout ),
	.datab(\inst16|inst3|inst|inst8|$00000|auto_generated|result_node[7]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|inst3|inst|inst|auto_generated|result[6]~13 ),
	.combout(\inst16|inst3|inst|inst|auto_generated|result[7]~14_combout ),
	.cout(\inst16|inst3|inst|inst|auto_generated|result[7]~15 ));
// synopsys translate_off
defparam \inst16|inst3|inst|inst|auto_generated|result[7]~14 .lut_mask = 16'h9617;
defparam \inst16|inst3|inst|inst|auto_generated|result[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst16|inst2|inst|auto_generated|result[7]~14 (
// Equation(s):
// \inst16|inst2|inst|auto_generated|result[7]~14_combout  = (\inst16|inst3|inst|inst|auto_generated|result[7]~14_combout  & (!\inst16|inst2|inst|auto_generated|result[6]~13 )) # (!\inst16|inst3|inst|inst|auto_generated|result[7]~14_combout  & 
// ((\inst16|inst2|inst|auto_generated|result[6]~13 ) # (GND)))
// \inst16|inst2|inst|auto_generated|result[7]~15  = CARRY((!\inst16|inst2|inst|auto_generated|result[6]~13 ) # (!\inst16|inst3|inst|inst|auto_generated|result[7]~14_combout ))

	.dataa(\inst16|inst3|inst|inst|auto_generated|result[7]~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|inst2|inst|auto_generated|result[6]~13 ),
	.combout(\inst16|inst2|inst|auto_generated|result[7]~14_combout ),
	.cout(\inst16|inst2|inst|auto_generated|result[7]~15 ));
// synopsys translate_off
defparam \inst16|inst2|inst|auto_generated|result[7]~14 .lut_mask = 16'h5A5F;
defparam \inst16|inst2|inst|auto_generated|result[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst16|Y_PRIME_REG|auto_generated|counter_reg_bit[7] (
	.clk(\CLOCK~input_o ),
	.d(\inst16|inst2|inst|auto_generated|result[7]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst16|inst9|Sum_Y_Prime_Sload~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|Y_PRIME_REG|auto_generated|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|Y_PRIME_REG|auto_generated|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \inst16|Y_PRIME_REG|auto_generated|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst16|inst3|inst|inst12|$00000|auto_generated|result_node[8]~7 (
// Equation(s):
// \inst16|inst3|inst|inst12|$00000|auto_generated|result_node[8]~7_combout  = (!\inst16|inst9|MUX_Y_Select~1_combout  & ((\inst16|inst|STEP_PC|auto_generated|counter_reg_bit [0] & (\inst16|Y_PRIME_REG|auto_generated|counter_reg_bit [7])) # 
// (!\inst16|inst|STEP_PC|auto_generated|counter_reg_bit [0] & ((\inst16|Y_PRIME_REG|auto_generated|counter_reg_bit [8])))))

	.dataa(\inst16|Y_PRIME_REG|auto_generated|counter_reg_bit [7]),
	.datab(\inst16|Y_PRIME_REG|auto_generated|counter_reg_bit [8]),
	.datac(\inst16|inst|STEP_PC|auto_generated|counter_reg_bit [0]),
	.datad(\inst16|inst9|MUX_Y_Select~1_combout ),
	.cin(gnd),
	.combout(\inst16|inst3|inst|inst12|$00000|auto_generated|result_node[8]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|inst3|inst|inst12|$00000|auto_generated|result_node[8]~7 .lut_mask = 16'h00AC;
defparam \inst16|inst3|inst|inst12|$00000|auto_generated|result_node[8]~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst16|inst3|inst|inst10|dffs[8] (
	.clk(\CLOCK~input_o ),
	.d(\inst16|inst3|inst|inst|auto_generated|result[8]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|inst3|inst|inst10|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|inst3|inst|inst10|dffs[8] .is_wysiwyg = "true";
defparam \inst16|inst3|inst|inst10|dffs[8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst16|inst3|inst|inst8|$00000|auto_generated|result_node[8]~7 (
// Equation(s):
// \inst16|inst3|inst|inst8|$00000|auto_generated|result_node[8]~7_combout  = (\inst16|inst|STEP_PC|auto_generated|counter_reg_bit [0] & \inst16|inst3|inst|inst10|dffs [8])

	.dataa(\inst16|inst|STEP_PC|auto_generated|counter_reg_bit [0]),
	.datab(\inst16|inst3|inst|inst10|dffs [8]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst16|inst3|inst|inst8|$00000|auto_generated|result_node[8]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|inst3|inst|inst8|$00000|auto_generated|result_node[8]~7 .lut_mask = 16'h8888;
defparam \inst16|inst3|inst|inst8|$00000|auto_generated|result_node[8]~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst16|inst3|inst|inst|auto_generated|result[8]~16 (
// Equation(s):
// \inst16|inst3|inst|inst|auto_generated|result[8]~16_combout  = ((\inst16|inst3|inst|inst12|$00000|auto_generated|result_node[8]~7_combout  $ (\inst16|inst3|inst|inst8|$00000|auto_generated|result_node[8]~7_combout  $ 
// (!\inst16|inst3|inst|inst|auto_generated|result[7]~15 )))) # (GND)
// \inst16|inst3|inst|inst|auto_generated|result[8]~17  = CARRY((\inst16|inst3|inst|inst12|$00000|auto_generated|result_node[8]~7_combout  & ((\inst16|inst3|inst|inst8|$00000|auto_generated|result_node[8]~7_combout ) # 
// (!\inst16|inst3|inst|inst|auto_generated|result[7]~15 ))) # (!\inst16|inst3|inst|inst12|$00000|auto_generated|result_node[8]~7_combout  & (\inst16|inst3|inst|inst8|$00000|auto_generated|result_node[8]~7_combout  & 
// !\inst16|inst3|inst|inst|auto_generated|result[7]~15 )))

	.dataa(\inst16|inst3|inst|inst12|$00000|auto_generated|result_node[8]~7_combout ),
	.datab(\inst16|inst3|inst|inst8|$00000|auto_generated|result_node[8]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|inst3|inst|inst|auto_generated|result[7]~15 ),
	.combout(\inst16|inst3|inst|inst|auto_generated|result[8]~16_combout ),
	.cout(\inst16|inst3|inst|inst|auto_generated|result[8]~17 ));
// synopsys translate_off
defparam \inst16|inst3|inst|inst|auto_generated|result[8]~16 .lut_mask = 16'h698E;
defparam \inst16|inst3|inst|inst|auto_generated|result[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst16|inst2|inst|auto_generated|result[8]~16 (
// Equation(s):
// \inst16|inst2|inst|auto_generated|result[8]~16_combout  = (\inst16|inst3|inst|inst|auto_generated|result[8]~16_combout  & (\inst16|inst2|inst|auto_generated|result[7]~15  $ (GND))) # (!\inst16|inst3|inst|inst|auto_generated|result[8]~16_combout  & 
// (!\inst16|inst2|inst|auto_generated|result[7]~15  & VCC))
// \inst16|inst2|inst|auto_generated|result[8]~17  = CARRY((\inst16|inst3|inst|inst|auto_generated|result[8]~16_combout  & !\inst16|inst2|inst|auto_generated|result[7]~15 ))

	.dataa(\inst16|inst3|inst|inst|auto_generated|result[8]~16_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|inst2|inst|auto_generated|result[7]~15 ),
	.combout(\inst16|inst2|inst|auto_generated|result[8]~16_combout ),
	.cout(\inst16|inst2|inst|auto_generated|result[8]~17 ));
// synopsys translate_off
defparam \inst16|inst2|inst|auto_generated|result[8]~16 .lut_mask = 16'hA50A;
defparam \inst16|inst2|inst|auto_generated|result[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst16|Y_PRIME_REG|auto_generated|counter_reg_bit[8] (
	.clk(\CLOCK~input_o ),
	.d(\inst16|inst2|inst|auto_generated|result[8]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst16|inst9|Sum_Y_Prime_Sload~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|Y_PRIME_REG|auto_generated|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|Y_PRIME_REG|auto_generated|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \inst16|Y_PRIME_REG|auto_generated|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst16|inst3|inst|inst12|$00000|auto_generated|result_node[9]~6 (
// Equation(s):
// \inst16|inst3|inst|inst12|$00000|auto_generated|result_node[9]~6_combout  = (!\inst16|inst9|MUX_Y_Select~1_combout  & ((\inst16|inst|STEP_PC|auto_generated|counter_reg_bit [0] & (\inst16|Y_PRIME_REG|auto_generated|counter_reg_bit [8])) # 
// (!\inst16|inst|STEP_PC|auto_generated|counter_reg_bit [0] & ((\inst16|Y_PRIME_REG|auto_generated|counter_reg_bit [9])))))

	.dataa(\inst16|Y_PRIME_REG|auto_generated|counter_reg_bit [8]),
	.datab(\inst16|Y_PRIME_REG|auto_generated|counter_reg_bit [9]),
	.datac(\inst16|inst|STEP_PC|auto_generated|counter_reg_bit [0]),
	.datad(\inst16|inst9|MUX_Y_Select~1_combout ),
	.cin(gnd),
	.combout(\inst16|inst3|inst|inst12|$00000|auto_generated|result_node[9]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|inst3|inst|inst12|$00000|auto_generated|result_node[9]~6 .lut_mask = 16'h00AC;
defparam \inst16|inst3|inst|inst12|$00000|auto_generated|result_node[9]~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst16|inst3|inst|inst10|dffs[9] (
	.clk(\CLOCK~input_o ),
	.d(\inst16|inst3|inst|inst|auto_generated|result[9]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|inst3|inst|inst10|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|inst3|inst|inst10|dffs[9] .is_wysiwyg = "true";
defparam \inst16|inst3|inst|inst10|dffs[9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst16|inst3|inst|inst8|$00000|auto_generated|result_node[9]~6 (
// Equation(s):
// \inst16|inst3|inst|inst8|$00000|auto_generated|result_node[9]~6_combout  = (\inst16|inst|STEP_PC|auto_generated|counter_reg_bit [0] & \inst16|inst3|inst|inst10|dffs [9])

	.dataa(\inst16|inst|STEP_PC|auto_generated|counter_reg_bit [0]),
	.datab(\inst16|inst3|inst|inst10|dffs [9]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst16|inst3|inst|inst8|$00000|auto_generated|result_node[9]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|inst3|inst|inst8|$00000|auto_generated|result_node[9]~6 .lut_mask = 16'h8888;
defparam \inst16|inst3|inst|inst8|$00000|auto_generated|result_node[9]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst16|inst3|inst|inst|auto_generated|result[9]~18 (
// Equation(s):
// \inst16|inst3|inst|inst|auto_generated|result[9]~18_combout  = (\inst16|inst3|inst|inst12|$00000|auto_generated|result_node[9]~6_combout  & ((\inst16|inst3|inst|inst8|$00000|auto_generated|result_node[9]~6_combout  & 
// (\inst16|inst3|inst|inst|auto_generated|result[8]~17  & VCC)) # (!\inst16|inst3|inst|inst8|$00000|auto_generated|result_node[9]~6_combout  & (!\inst16|inst3|inst|inst|auto_generated|result[8]~17 )))) # 
// (!\inst16|inst3|inst|inst12|$00000|auto_generated|result_node[9]~6_combout  & ((\inst16|inst3|inst|inst8|$00000|auto_generated|result_node[9]~6_combout  & (!\inst16|inst3|inst|inst|auto_generated|result[8]~17 )) # 
// (!\inst16|inst3|inst|inst8|$00000|auto_generated|result_node[9]~6_combout  & ((\inst16|inst3|inst|inst|auto_generated|result[8]~17 ) # (GND)))))
// \inst16|inst3|inst|inst|auto_generated|result[9]~19  = CARRY((\inst16|inst3|inst|inst12|$00000|auto_generated|result_node[9]~6_combout  & (!\inst16|inst3|inst|inst8|$00000|auto_generated|result_node[9]~6_combout  & 
// !\inst16|inst3|inst|inst|auto_generated|result[8]~17 )) # (!\inst16|inst3|inst|inst12|$00000|auto_generated|result_node[9]~6_combout  & ((!\inst16|inst3|inst|inst|auto_generated|result[8]~17 ) # 
// (!\inst16|inst3|inst|inst8|$00000|auto_generated|result_node[9]~6_combout ))))

	.dataa(\inst16|inst3|inst|inst12|$00000|auto_generated|result_node[9]~6_combout ),
	.datab(\inst16|inst3|inst|inst8|$00000|auto_generated|result_node[9]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|inst3|inst|inst|auto_generated|result[8]~17 ),
	.combout(\inst16|inst3|inst|inst|auto_generated|result[9]~18_combout ),
	.cout(\inst16|inst3|inst|inst|auto_generated|result[9]~19 ));
// synopsys translate_off
defparam \inst16|inst3|inst|inst|auto_generated|result[9]~18 .lut_mask = 16'h9617;
defparam \inst16|inst3|inst|inst|auto_generated|result[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst16|inst2|inst|auto_generated|result[9]~18 (
// Equation(s):
// \inst16|inst2|inst|auto_generated|result[9]~18_combout  = (\inst16|inst3|inst|inst|auto_generated|result[9]~18_combout  & (!\inst16|inst2|inst|auto_generated|result[8]~17 )) # (!\inst16|inst3|inst|inst|auto_generated|result[9]~18_combout  & 
// ((\inst16|inst2|inst|auto_generated|result[8]~17 ) # (GND)))
// \inst16|inst2|inst|auto_generated|result[9]~19  = CARRY((!\inst16|inst2|inst|auto_generated|result[8]~17 ) # (!\inst16|inst3|inst|inst|auto_generated|result[9]~18_combout ))

	.dataa(\inst16|inst3|inst|inst|auto_generated|result[9]~18_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|inst2|inst|auto_generated|result[8]~17 ),
	.combout(\inst16|inst2|inst|auto_generated|result[9]~18_combout ),
	.cout(\inst16|inst2|inst|auto_generated|result[9]~19 ));
// synopsys translate_off
defparam \inst16|inst2|inst|auto_generated|result[9]~18 .lut_mask = 16'h5A5F;
defparam \inst16|inst2|inst|auto_generated|result[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst16|Y_PRIME_REG|auto_generated|counter_reg_bit[9] (
	.clk(\CLOCK~input_o ),
	.d(\inst16|inst2|inst|auto_generated|result[9]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst16|inst9|Sum_Y_Prime_Sload~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|Y_PRIME_REG|auto_generated|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|Y_PRIME_REG|auto_generated|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \inst16|Y_PRIME_REG|auto_generated|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst16|inst3|inst|inst12|$00000|auto_generated|result_node[10]~5 (
// Equation(s):
// \inst16|inst3|inst|inst12|$00000|auto_generated|result_node[10]~5_combout  = (!\inst16|inst9|MUX_Y_Select~1_combout  & ((\inst16|inst|STEP_PC|auto_generated|counter_reg_bit [0] & (\inst16|Y_PRIME_REG|auto_generated|counter_reg_bit [9])) # 
// (!\inst16|inst|STEP_PC|auto_generated|counter_reg_bit [0] & ((\inst16|Y_PRIME_REG|auto_generated|counter_reg_bit [10])))))

	.dataa(\inst16|Y_PRIME_REG|auto_generated|counter_reg_bit [9]),
	.datab(\inst16|Y_PRIME_REG|auto_generated|counter_reg_bit [10]),
	.datac(\inst16|inst|STEP_PC|auto_generated|counter_reg_bit [0]),
	.datad(\inst16|inst9|MUX_Y_Select~1_combout ),
	.cin(gnd),
	.combout(\inst16|inst3|inst|inst12|$00000|auto_generated|result_node[10]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|inst3|inst|inst12|$00000|auto_generated|result_node[10]~5 .lut_mask = 16'h00AC;
defparam \inst16|inst3|inst|inst12|$00000|auto_generated|result_node[10]~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst16|inst3|inst|inst10|dffs[10] (
	.clk(\CLOCK~input_o ),
	.d(\inst16|inst3|inst|inst|auto_generated|result[10]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|inst3|inst|inst10|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|inst3|inst|inst10|dffs[10] .is_wysiwyg = "true";
defparam \inst16|inst3|inst|inst10|dffs[10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst16|inst3|inst|inst8|$00000|auto_generated|result_node[10]~5 (
// Equation(s):
// \inst16|inst3|inst|inst8|$00000|auto_generated|result_node[10]~5_combout  = (\inst16|inst|STEP_PC|auto_generated|counter_reg_bit [0] & \inst16|inst3|inst|inst10|dffs [10])

	.dataa(\inst16|inst|STEP_PC|auto_generated|counter_reg_bit [0]),
	.datab(\inst16|inst3|inst|inst10|dffs [10]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst16|inst3|inst|inst8|$00000|auto_generated|result_node[10]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|inst3|inst|inst8|$00000|auto_generated|result_node[10]~5 .lut_mask = 16'h8888;
defparam \inst16|inst3|inst|inst8|$00000|auto_generated|result_node[10]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst16|inst3|inst|inst|auto_generated|result[10]~20 (
// Equation(s):
// \inst16|inst3|inst|inst|auto_generated|result[10]~20_combout  = ((\inst16|inst3|inst|inst12|$00000|auto_generated|result_node[10]~5_combout  $ (\inst16|inst3|inst|inst8|$00000|auto_generated|result_node[10]~5_combout  $ 
// (!\inst16|inst3|inst|inst|auto_generated|result[9]~19 )))) # (GND)
// \inst16|inst3|inst|inst|auto_generated|result[10]~21  = CARRY((\inst16|inst3|inst|inst12|$00000|auto_generated|result_node[10]~5_combout  & ((\inst16|inst3|inst|inst8|$00000|auto_generated|result_node[10]~5_combout ) # 
// (!\inst16|inst3|inst|inst|auto_generated|result[9]~19 ))) # (!\inst16|inst3|inst|inst12|$00000|auto_generated|result_node[10]~5_combout  & (\inst16|inst3|inst|inst8|$00000|auto_generated|result_node[10]~5_combout  & 
// !\inst16|inst3|inst|inst|auto_generated|result[9]~19 )))

	.dataa(\inst16|inst3|inst|inst12|$00000|auto_generated|result_node[10]~5_combout ),
	.datab(\inst16|inst3|inst|inst8|$00000|auto_generated|result_node[10]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|inst3|inst|inst|auto_generated|result[9]~19 ),
	.combout(\inst16|inst3|inst|inst|auto_generated|result[10]~20_combout ),
	.cout(\inst16|inst3|inst|inst|auto_generated|result[10]~21 ));
// synopsys translate_off
defparam \inst16|inst3|inst|inst|auto_generated|result[10]~20 .lut_mask = 16'h698E;
defparam \inst16|inst3|inst|inst|auto_generated|result[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst16|inst2|inst|auto_generated|result[10]~20 (
// Equation(s):
// \inst16|inst2|inst|auto_generated|result[10]~20_combout  = (\inst16|inst3|inst|inst|auto_generated|result[10]~20_combout  & (\inst16|inst2|inst|auto_generated|result[9]~19  $ (GND))) # (!\inst16|inst3|inst|inst|auto_generated|result[10]~20_combout  & 
// (!\inst16|inst2|inst|auto_generated|result[9]~19  & VCC))
// \inst16|inst2|inst|auto_generated|result[10]~21  = CARRY((\inst16|inst3|inst|inst|auto_generated|result[10]~20_combout  & !\inst16|inst2|inst|auto_generated|result[9]~19 ))

	.dataa(\inst16|inst3|inst|inst|auto_generated|result[10]~20_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|inst2|inst|auto_generated|result[9]~19 ),
	.combout(\inst16|inst2|inst|auto_generated|result[10]~20_combout ),
	.cout(\inst16|inst2|inst|auto_generated|result[10]~21 ));
// synopsys translate_off
defparam \inst16|inst2|inst|auto_generated|result[10]~20 .lut_mask = 16'hA50A;
defparam \inst16|inst2|inst|auto_generated|result[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst16|Y_PRIME_REG|auto_generated|counter_reg_bit[10] (
	.clk(\CLOCK~input_o ),
	.d(\inst16|inst2|inst|auto_generated|result[10]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst16|inst9|Sum_Y_Prime_Sload~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|Y_PRIME_REG|auto_generated|counter_reg_bit [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|Y_PRIME_REG|auto_generated|counter_reg_bit[10] .is_wysiwyg = "true";
defparam \inst16|Y_PRIME_REG|auto_generated|counter_reg_bit[10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst16|inst3|inst|inst12|$00000|auto_generated|result_node[11]~4 (
// Equation(s):
// \inst16|inst3|inst|inst12|$00000|auto_generated|result_node[11]~4_combout  = (!\inst16|inst9|MUX_Y_Select~1_combout  & ((\inst16|inst|STEP_PC|auto_generated|counter_reg_bit [0] & (\inst16|Y_PRIME_REG|auto_generated|counter_reg_bit [10])) # 
// (!\inst16|inst|STEP_PC|auto_generated|counter_reg_bit [0] & ((\inst16|Y_PRIME_REG|auto_generated|counter_reg_bit [11])))))

	.dataa(\inst16|Y_PRIME_REG|auto_generated|counter_reg_bit [10]),
	.datab(\inst16|Y_PRIME_REG|auto_generated|counter_reg_bit [11]),
	.datac(\inst16|inst|STEP_PC|auto_generated|counter_reg_bit [0]),
	.datad(\inst16|inst9|MUX_Y_Select~1_combout ),
	.cin(gnd),
	.combout(\inst16|inst3|inst|inst12|$00000|auto_generated|result_node[11]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|inst3|inst|inst12|$00000|auto_generated|result_node[11]~4 .lut_mask = 16'h00AC;
defparam \inst16|inst3|inst|inst12|$00000|auto_generated|result_node[11]~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst16|inst3|inst|inst10|dffs[11] (
	.clk(\CLOCK~input_o ),
	.d(\inst16|inst3|inst|inst|auto_generated|result[11]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|inst3|inst|inst10|dffs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|inst3|inst|inst10|dffs[11] .is_wysiwyg = "true";
defparam \inst16|inst3|inst|inst10|dffs[11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst16|inst3|inst|inst8|$00000|auto_generated|result_node[11]~4 (
// Equation(s):
// \inst16|inst3|inst|inst8|$00000|auto_generated|result_node[11]~4_combout  = (\inst16|inst|STEP_PC|auto_generated|counter_reg_bit [0] & \inst16|inst3|inst|inst10|dffs [11])

	.dataa(\inst16|inst|STEP_PC|auto_generated|counter_reg_bit [0]),
	.datab(\inst16|inst3|inst|inst10|dffs [11]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst16|inst3|inst|inst8|$00000|auto_generated|result_node[11]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|inst3|inst|inst8|$00000|auto_generated|result_node[11]~4 .lut_mask = 16'h8888;
defparam \inst16|inst3|inst|inst8|$00000|auto_generated|result_node[11]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst16|inst3|inst|inst|auto_generated|result[11]~22 (
// Equation(s):
// \inst16|inst3|inst|inst|auto_generated|result[11]~22_combout  = (\inst16|inst3|inst|inst12|$00000|auto_generated|result_node[11]~4_combout  & ((\inst16|inst3|inst|inst8|$00000|auto_generated|result_node[11]~4_combout  & 
// (\inst16|inst3|inst|inst|auto_generated|result[10]~21  & VCC)) # (!\inst16|inst3|inst|inst8|$00000|auto_generated|result_node[11]~4_combout  & (!\inst16|inst3|inst|inst|auto_generated|result[10]~21 )))) # 
// (!\inst16|inst3|inst|inst12|$00000|auto_generated|result_node[11]~4_combout  & ((\inst16|inst3|inst|inst8|$00000|auto_generated|result_node[11]~4_combout  & (!\inst16|inst3|inst|inst|auto_generated|result[10]~21 )) # 
// (!\inst16|inst3|inst|inst8|$00000|auto_generated|result_node[11]~4_combout  & ((\inst16|inst3|inst|inst|auto_generated|result[10]~21 ) # (GND)))))
// \inst16|inst3|inst|inst|auto_generated|result[11]~23  = CARRY((\inst16|inst3|inst|inst12|$00000|auto_generated|result_node[11]~4_combout  & (!\inst16|inst3|inst|inst8|$00000|auto_generated|result_node[11]~4_combout  & 
// !\inst16|inst3|inst|inst|auto_generated|result[10]~21 )) # (!\inst16|inst3|inst|inst12|$00000|auto_generated|result_node[11]~4_combout  & ((!\inst16|inst3|inst|inst|auto_generated|result[10]~21 ) # 
// (!\inst16|inst3|inst|inst8|$00000|auto_generated|result_node[11]~4_combout ))))

	.dataa(\inst16|inst3|inst|inst12|$00000|auto_generated|result_node[11]~4_combout ),
	.datab(\inst16|inst3|inst|inst8|$00000|auto_generated|result_node[11]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|inst3|inst|inst|auto_generated|result[10]~21 ),
	.combout(\inst16|inst3|inst|inst|auto_generated|result[11]~22_combout ),
	.cout(\inst16|inst3|inst|inst|auto_generated|result[11]~23 ));
// synopsys translate_off
defparam \inst16|inst3|inst|inst|auto_generated|result[11]~22 .lut_mask = 16'h9617;
defparam \inst16|inst3|inst|inst|auto_generated|result[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst16|inst2|inst|auto_generated|result[11]~22 (
// Equation(s):
// \inst16|inst2|inst|auto_generated|result[11]~22_combout  = (\inst16|inst3|inst|inst|auto_generated|result[11]~22_combout  & (!\inst16|inst2|inst|auto_generated|result[10]~21 )) # (!\inst16|inst3|inst|inst|auto_generated|result[11]~22_combout  & 
// ((\inst16|inst2|inst|auto_generated|result[10]~21 ) # (GND)))
// \inst16|inst2|inst|auto_generated|result[11]~23  = CARRY((!\inst16|inst2|inst|auto_generated|result[10]~21 ) # (!\inst16|inst3|inst|inst|auto_generated|result[11]~22_combout ))

	.dataa(\inst16|inst3|inst|inst|auto_generated|result[11]~22_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|inst2|inst|auto_generated|result[10]~21 ),
	.combout(\inst16|inst2|inst|auto_generated|result[11]~22_combout ),
	.cout(\inst16|inst2|inst|auto_generated|result[11]~23 ));
// synopsys translate_off
defparam \inst16|inst2|inst|auto_generated|result[11]~22 .lut_mask = 16'h5A5F;
defparam \inst16|inst2|inst|auto_generated|result[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst16|Y_PRIME_REG|auto_generated|counter_reg_bit[11] (
	.clk(\CLOCK~input_o ),
	.d(\inst16|inst2|inst|auto_generated|result[11]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst16|inst9|Sum_Y_Prime_Sload~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|Y_PRIME_REG|auto_generated|counter_reg_bit [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|Y_PRIME_REG|auto_generated|counter_reg_bit[11] .is_wysiwyg = "true";
defparam \inst16|Y_PRIME_REG|auto_generated|counter_reg_bit[11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst16|inst3|inst|inst12|$00000|auto_generated|result_node[12]~3 (
// Equation(s):
// \inst16|inst3|inst|inst12|$00000|auto_generated|result_node[12]~3_combout  = (!\inst16|inst9|MUX_Y_Select~1_combout  & ((\inst16|inst|STEP_PC|auto_generated|counter_reg_bit [0] & (\inst16|Y_PRIME_REG|auto_generated|counter_reg_bit [11])) # 
// (!\inst16|inst|STEP_PC|auto_generated|counter_reg_bit [0] & ((\inst16|Y_PRIME_REG|auto_generated|counter_reg_bit [12])))))

	.dataa(\inst16|Y_PRIME_REG|auto_generated|counter_reg_bit [11]),
	.datab(\inst16|Y_PRIME_REG|auto_generated|counter_reg_bit [12]),
	.datac(\inst16|inst|STEP_PC|auto_generated|counter_reg_bit [0]),
	.datad(\inst16|inst9|MUX_Y_Select~1_combout ),
	.cin(gnd),
	.combout(\inst16|inst3|inst|inst12|$00000|auto_generated|result_node[12]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|inst3|inst|inst12|$00000|auto_generated|result_node[12]~3 .lut_mask = 16'h00AC;
defparam \inst16|inst3|inst|inst12|$00000|auto_generated|result_node[12]~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst16|inst3|inst|inst10|dffs[12] (
	.clk(\CLOCK~input_o ),
	.d(\inst16|inst3|inst|inst|auto_generated|result[12]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|inst3|inst|inst10|dffs [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|inst3|inst|inst10|dffs[12] .is_wysiwyg = "true";
defparam \inst16|inst3|inst|inst10|dffs[12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst16|inst3|inst|inst8|$00000|auto_generated|result_node[12]~3 (
// Equation(s):
// \inst16|inst3|inst|inst8|$00000|auto_generated|result_node[12]~3_combout  = (\inst16|inst|STEP_PC|auto_generated|counter_reg_bit [0] & \inst16|inst3|inst|inst10|dffs [12])

	.dataa(\inst16|inst|STEP_PC|auto_generated|counter_reg_bit [0]),
	.datab(\inst16|inst3|inst|inst10|dffs [12]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst16|inst3|inst|inst8|$00000|auto_generated|result_node[12]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|inst3|inst|inst8|$00000|auto_generated|result_node[12]~3 .lut_mask = 16'h8888;
defparam \inst16|inst3|inst|inst8|$00000|auto_generated|result_node[12]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst16|inst3|inst|inst|auto_generated|result[12]~24 (
// Equation(s):
// \inst16|inst3|inst|inst|auto_generated|result[12]~24_combout  = ((\inst16|inst3|inst|inst12|$00000|auto_generated|result_node[12]~3_combout  $ (\inst16|inst3|inst|inst8|$00000|auto_generated|result_node[12]~3_combout  $ 
// (!\inst16|inst3|inst|inst|auto_generated|result[11]~23 )))) # (GND)
// \inst16|inst3|inst|inst|auto_generated|result[12]~25  = CARRY((\inst16|inst3|inst|inst12|$00000|auto_generated|result_node[12]~3_combout  & ((\inst16|inst3|inst|inst8|$00000|auto_generated|result_node[12]~3_combout ) # 
// (!\inst16|inst3|inst|inst|auto_generated|result[11]~23 ))) # (!\inst16|inst3|inst|inst12|$00000|auto_generated|result_node[12]~3_combout  & (\inst16|inst3|inst|inst8|$00000|auto_generated|result_node[12]~3_combout  & 
// !\inst16|inst3|inst|inst|auto_generated|result[11]~23 )))

	.dataa(\inst16|inst3|inst|inst12|$00000|auto_generated|result_node[12]~3_combout ),
	.datab(\inst16|inst3|inst|inst8|$00000|auto_generated|result_node[12]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|inst3|inst|inst|auto_generated|result[11]~23 ),
	.combout(\inst16|inst3|inst|inst|auto_generated|result[12]~24_combout ),
	.cout(\inst16|inst3|inst|inst|auto_generated|result[12]~25 ));
// synopsys translate_off
defparam \inst16|inst3|inst|inst|auto_generated|result[12]~24 .lut_mask = 16'h698E;
defparam \inst16|inst3|inst|inst|auto_generated|result[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst16|inst2|inst|auto_generated|result[12]~24 (
// Equation(s):
// \inst16|inst2|inst|auto_generated|result[12]~24_combout  = (\inst16|inst3|inst|inst|auto_generated|result[12]~24_combout  & (\inst16|inst2|inst|auto_generated|result[11]~23  $ (GND))) # (!\inst16|inst3|inst|inst|auto_generated|result[12]~24_combout  & 
// (!\inst16|inst2|inst|auto_generated|result[11]~23  & VCC))
// \inst16|inst2|inst|auto_generated|result[12]~25  = CARRY((\inst16|inst3|inst|inst|auto_generated|result[12]~24_combout  & !\inst16|inst2|inst|auto_generated|result[11]~23 ))

	.dataa(\inst16|inst3|inst|inst|auto_generated|result[12]~24_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|inst2|inst|auto_generated|result[11]~23 ),
	.combout(\inst16|inst2|inst|auto_generated|result[12]~24_combout ),
	.cout(\inst16|inst2|inst|auto_generated|result[12]~25 ));
// synopsys translate_off
defparam \inst16|inst2|inst|auto_generated|result[12]~24 .lut_mask = 16'hA50A;
defparam \inst16|inst2|inst|auto_generated|result[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst16|Y_PRIME_REG|auto_generated|counter_reg_bit[12] (
	.clk(\CLOCK~input_o ),
	.d(\inst16|inst2|inst|auto_generated|result[12]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst16|inst9|Sum_Y_Prime_Sload~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|Y_PRIME_REG|auto_generated|counter_reg_bit [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|Y_PRIME_REG|auto_generated|counter_reg_bit[12] .is_wysiwyg = "true";
defparam \inst16|Y_PRIME_REG|auto_generated|counter_reg_bit[12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst16|inst3|inst|inst12|$00000|auto_generated|result_node[13]~2 (
// Equation(s):
// \inst16|inst3|inst|inst12|$00000|auto_generated|result_node[13]~2_combout  = (!\inst16|inst9|MUX_Y_Select~1_combout  & ((\inst16|inst|STEP_PC|auto_generated|counter_reg_bit [0] & (\inst16|Y_PRIME_REG|auto_generated|counter_reg_bit [12])) # 
// (!\inst16|inst|STEP_PC|auto_generated|counter_reg_bit [0] & ((\inst16|Y_PRIME_REG|auto_generated|counter_reg_bit [13])))))

	.dataa(\inst16|Y_PRIME_REG|auto_generated|counter_reg_bit [12]),
	.datab(\inst16|Y_PRIME_REG|auto_generated|counter_reg_bit [13]),
	.datac(\inst16|inst|STEP_PC|auto_generated|counter_reg_bit [0]),
	.datad(\inst16|inst9|MUX_Y_Select~1_combout ),
	.cin(gnd),
	.combout(\inst16|inst3|inst|inst12|$00000|auto_generated|result_node[13]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|inst3|inst|inst12|$00000|auto_generated|result_node[13]~2 .lut_mask = 16'h00AC;
defparam \inst16|inst3|inst|inst12|$00000|auto_generated|result_node[13]~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst16|inst3|inst|inst10|dffs[13] (
	.clk(\CLOCK~input_o ),
	.d(\inst16|inst3|inst|inst|auto_generated|result[13]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|inst3|inst|inst10|dffs [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|inst3|inst|inst10|dffs[13] .is_wysiwyg = "true";
defparam \inst16|inst3|inst|inst10|dffs[13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst16|inst3|inst|inst8|$00000|auto_generated|result_node[13]~2 (
// Equation(s):
// \inst16|inst3|inst|inst8|$00000|auto_generated|result_node[13]~2_combout  = (\inst16|inst|STEP_PC|auto_generated|counter_reg_bit [0] & \inst16|inst3|inst|inst10|dffs [13])

	.dataa(\inst16|inst|STEP_PC|auto_generated|counter_reg_bit [0]),
	.datab(\inst16|inst3|inst|inst10|dffs [13]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst16|inst3|inst|inst8|$00000|auto_generated|result_node[13]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|inst3|inst|inst8|$00000|auto_generated|result_node[13]~2 .lut_mask = 16'h8888;
defparam \inst16|inst3|inst|inst8|$00000|auto_generated|result_node[13]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst16|inst3|inst|inst|auto_generated|result[13]~26 (
// Equation(s):
// \inst16|inst3|inst|inst|auto_generated|result[13]~26_combout  = (\inst16|inst3|inst|inst12|$00000|auto_generated|result_node[13]~2_combout  & ((\inst16|inst3|inst|inst8|$00000|auto_generated|result_node[13]~2_combout  & 
// (\inst16|inst3|inst|inst|auto_generated|result[12]~25  & VCC)) # (!\inst16|inst3|inst|inst8|$00000|auto_generated|result_node[13]~2_combout  & (!\inst16|inst3|inst|inst|auto_generated|result[12]~25 )))) # 
// (!\inst16|inst3|inst|inst12|$00000|auto_generated|result_node[13]~2_combout  & ((\inst16|inst3|inst|inst8|$00000|auto_generated|result_node[13]~2_combout  & (!\inst16|inst3|inst|inst|auto_generated|result[12]~25 )) # 
// (!\inst16|inst3|inst|inst8|$00000|auto_generated|result_node[13]~2_combout  & ((\inst16|inst3|inst|inst|auto_generated|result[12]~25 ) # (GND)))))
// \inst16|inst3|inst|inst|auto_generated|result[13]~27  = CARRY((\inst16|inst3|inst|inst12|$00000|auto_generated|result_node[13]~2_combout  & (!\inst16|inst3|inst|inst8|$00000|auto_generated|result_node[13]~2_combout  & 
// !\inst16|inst3|inst|inst|auto_generated|result[12]~25 )) # (!\inst16|inst3|inst|inst12|$00000|auto_generated|result_node[13]~2_combout  & ((!\inst16|inst3|inst|inst|auto_generated|result[12]~25 ) # 
// (!\inst16|inst3|inst|inst8|$00000|auto_generated|result_node[13]~2_combout ))))

	.dataa(\inst16|inst3|inst|inst12|$00000|auto_generated|result_node[13]~2_combout ),
	.datab(\inst16|inst3|inst|inst8|$00000|auto_generated|result_node[13]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|inst3|inst|inst|auto_generated|result[12]~25 ),
	.combout(\inst16|inst3|inst|inst|auto_generated|result[13]~26_combout ),
	.cout(\inst16|inst3|inst|inst|auto_generated|result[13]~27 ));
// synopsys translate_off
defparam \inst16|inst3|inst|inst|auto_generated|result[13]~26 .lut_mask = 16'h9617;
defparam \inst16|inst3|inst|inst|auto_generated|result[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst16|inst2|inst|auto_generated|result[13]~26 (
// Equation(s):
// \inst16|inst2|inst|auto_generated|result[13]~26_combout  = (\inst16|inst3|inst|inst|auto_generated|result[13]~26_combout  & (!\inst16|inst2|inst|auto_generated|result[12]~25 )) # (!\inst16|inst3|inst|inst|auto_generated|result[13]~26_combout  & 
// ((\inst16|inst2|inst|auto_generated|result[12]~25 ) # (GND)))
// \inst16|inst2|inst|auto_generated|result[13]~27  = CARRY((!\inst16|inst2|inst|auto_generated|result[12]~25 ) # (!\inst16|inst3|inst|inst|auto_generated|result[13]~26_combout ))

	.dataa(\inst16|inst3|inst|inst|auto_generated|result[13]~26_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|inst2|inst|auto_generated|result[12]~25 ),
	.combout(\inst16|inst2|inst|auto_generated|result[13]~26_combout ),
	.cout(\inst16|inst2|inst|auto_generated|result[13]~27 ));
// synopsys translate_off
defparam \inst16|inst2|inst|auto_generated|result[13]~26 .lut_mask = 16'h5A5F;
defparam \inst16|inst2|inst|auto_generated|result[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst16|Y_PRIME_REG|auto_generated|counter_reg_bit[13] (
	.clk(\CLOCK~input_o ),
	.d(\inst16|inst2|inst|auto_generated|result[13]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst16|inst9|Sum_Y_Prime_Sload~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|Y_PRIME_REG|auto_generated|counter_reg_bit [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|Y_PRIME_REG|auto_generated|counter_reg_bit[13] .is_wysiwyg = "true";
defparam \inst16|Y_PRIME_REG|auto_generated|counter_reg_bit[13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst16|inst3|inst|inst12|$00000|auto_generated|result_node[14]~1 (
// Equation(s):
// \inst16|inst3|inst|inst12|$00000|auto_generated|result_node[14]~1_combout  = (!\inst16|inst9|MUX_Y_Select~1_combout  & ((\inst16|inst|STEP_PC|auto_generated|counter_reg_bit [0] & (\inst16|Y_PRIME_REG|auto_generated|counter_reg_bit [13])) # 
// (!\inst16|inst|STEP_PC|auto_generated|counter_reg_bit [0] & ((\inst16|Y_PRIME_REG|auto_generated|counter_reg_bit [14])))))

	.dataa(\inst16|Y_PRIME_REG|auto_generated|counter_reg_bit [13]),
	.datab(\inst16|Y_PRIME_REG|auto_generated|counter_reg_bit [14]),
	.datac(\inst16|inst|STEP_PC|auto_generated|counter_reg_bit [0]),
	.datad(\inst16|inst9|MUX_Y_Select~1_combout ),
	.cin(gnd),
	.combout(\inst16|inst3|inst|inst12|$00000|auto_generated|result_node[14]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|inst3|inst|inst12|$00000|auto_generated|result_node[14]~1 .lut_mask = 16'h00AC;
defparam \inst16|inst3|inst|inst12|$00000|auto_generated|result_node[14]~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst16|inst3|inst|inst10|dffs[14] (
	.clk(\CLOCK~input_o ),
	.d(\inst16|inst3|inst|inst|auto_generated|result[14]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|inst3|inst|inst10|dffs [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|inst3|inst|inst10|dffs[14] .is_wysiwyg = "true";
defparam \inst16|inst3|inst|inst10|dffs[14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst16|inst3|inst|inst8|$00000|auto_generated|result_node[14]~1 (
// Equation(s):
// \inst16|inst3|inst|inst8|$00000|auto_generated|result_node[14]~1_combout  = (\inst16|inst|STEP_PC|auto_generated|counter_reg_bit [0] & \inst16|inst3|inst|inst10|dffs [14])

	.dataa(\inst16|inst|STEP_PC|auto_generated|counter_reg_bit [0]),
	.datab(\inst16|inst3|inst|inst10|dffs [14]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst16|inst3|inst|inst8|$00000|auto_generated|result_node[14]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|inst3|inst|inst8|$00000|auto_generated|result_node[14]~1 .lut_mask = 16'h8888;
defparam \inst16|inst3|inst|inst8|$00000|auto_generated|result_node[14]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst16|inst3|inst|inst|auto_generated|result[14]~28 (
// Equation(s):
// \inst16|inst3|inst|inst|auto_generated|result[14]~28_combout  = ((\inst16|inst3|inst|inst12|$00000|auto_generated|result_node[14]~1_combout  $ (\inst16|inst3|inst|inst8|$00000|auto_generated|result_node[14]~1_combout  $ 
// (!\inst16|inst3|inst|inst|auto_generated|result[13]~27 )))) # (GND)
// \inst16|inst3|inst|inst|auto_generated|result[14]~29  = CARRY((\inst16|inst3|inst|inst12|$00000|auto_generated|result_node[14]~1_combout  & ((\inst16|inst3|inst|inst8|$00000|auto_generated|result_node[14]~1_combout ) # 
// (!\inst16|inst3|inst|inst|auto_generated|result[13]~27 ))) # (!\inst16|inst3|inst|inst12|$00000|auto_generated|result_node[14]~1_combout  & (\inst16|inst3|inst|inst8|$00000|auto_generated|result_node[14]~1_combout  & 
// !\inst16|inst3|inst|inst|auto_generated|result[13]~27 )))

	.dataa(\inst16|inst3|inst|inst12|$00000|auto_generated|result_node[14]~1_combout ),
	.datab(\inst16|inst3|inst|inst8|$00000|auto_generated|result_node[14]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|inst3|inst|inst|auto_generated|result[13]~27 ),
	.combout(\inst16|inst3|inst|inst|auto_generated|result[14]~28_combout ),
	.cout(\inst16|inst3|inst|inst|auto_generated|result[14]~29 ));
// synopsys translate_off
defparam \inst16|inst3|inst|inst|auto_generated|result[14]~28 .lut_mask = 16'h698E;
defparam \inst16|inst3|inst|inst|auto_generated|result[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst16|inst2|inst|auto_generated|result[14]~28 (
// Equation(s):
// \inst16|inst2|inst|auto_generated|result[14]~28_combout  = (\inst16|inst3|inst|inst|auto_generated|result[14]~28_combout  & (\inst16|inst2|inst|auto_generated|result[13]~27  $ (GND))) # (!\inst16|inst3|inst|inst|auto_generated|result[14]~28_combout  & 
// (!\inst16|inst2|inst|auto_generated|result[13]~27  & VCC))
// \inst16|inst2|inst|auto_generated|result[14]~29  = CARRY((\inst16|inst3|inst|inst|auto_generated|result[14]~28_combout  & !\inst16|inst2|inst|auto_generated|result[13]~27 ))

	.dataa(\inst16|inst3|inst|inst|auto_generated|result[14]~28_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|inst2|inst|auto_generated|result[13]~27 ),
	.combout(\inst16|inst2|inst|auto_generated|result[14]~28_combout ),
	.cout(\inst16|inst2|inst|auto_generated|result[14]~29 ));
// synopsys translate_off
defparam \inst16|inst2|inst|auto_generated|result[14]~28 .lut_mask = 16'hA50A;
defparam \inst16|inst2|inst|auto_generated|result[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst16|Y_PRIME_REG|auto_generated|counter_reg_bit[14] (
	.clk(\CLOCK~input_o ),
	.d(\inst16|inst2|inst|auto_generated|result[14]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst16|inst9|Sum_Y_Prime_Sload~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|Y_PRIME_REG|auto_generated|counter_reg_bit [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|Y_PRIME_REG|auto_generated|counter_reg_bit[14] .is_wysiwyg = "true";
defparam \inst16|Y_PRIME_REG|auto_generated|counter_reg_bit[14] .power_up = "low";
// synopsys translate_on

dffeas \inst16|Y_PRIME_REG|auto_generated|counter_reg_bit[15] (
	.clk(\CLOCK~input_o ),
	.d(\inst16|inst2|inst|auto_generated|result[15]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst16|inst9|Sum_Y_Prime_Sload~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|Y_PRIME_REG|auto_generated|counter_reg_bit [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|Y_PRIME_REG|auto_generated|counter_reg_bit[15] .is_wysiwyg = "true";
defparam \inst16|Y_PRIME_REG|auto_generated|counter_reg_bit[15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst16|inst3|inst|inst12|$00000|auto_generated|result_node[15]~0 (
// Equation(s):
// \inst16|inst3|inst|inst12|$00000|auto_generated|result_node[15]~0_combout  = (!\inst16|inst9|MUX_Y_Select~1_combout  & ((\inst16|inst|STEP_PC|auto_generated|counter_reg_bit [0] & (\inst16|Y_PRIME_REG|auto_generated|counter_reg_bit [14])) # 
// (!\inst16|inst|STEP_PC|auto_generated|counter_reg_bit [0] & ((\inst16|Y_PRIME_REG|auto_generated|counter_reg_bit [15])))))

	.dataa(\inst16|Y_PRIME_REG|auto_generated|counter_reg_bit [14]),
	.datab(\inst16|Y_PRIME_REG|auto_generated|counter_reg_bit [15]),
	.datac(\inst16|inst|STEP_PC|auto_generated|counter_reg_bit [0]),
	.datad(\inst16|inst9|MUX_Y_Select~1_combout ),
	.cin(gnd),
	.combout(\inst16|inst3|inst|inst12|$00000|auto_generated|result_node[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|inst3|inst|inst12|$00000|auto_generated|result_node[15]~0 .lut_mask = 16'h00AC;
defparam \inst16|inst3|inst|inst12|$00000|auto_generated|result_node[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst16|inst3|inst|inst10|dffs[15] (
	.clk(\CLOCK~input_o ),
	.d(\inst16|inst3|inst|inst|auto_generated|result[15]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|inst3|inst|inst10|dffs [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|inst3|inst|inst10|dffs[15] .is_wysiwyg = "true";
defparam \inst16|inst3|inst|inst10|dffs[15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst16|inst3|inst|inst8|$00000|auto_generated|result_node[15]~0 (
// Equation(s):
// \inst16|inst3|inst|inst8|$00000|auto_generated|result_node[15]~0_combout  = (\inst16|inst|STEP_PC|auto_generated|counter_reg_bit [0] & \inst16|inst3|inst|inst10|dffs [15])

	.dataa(\inst16|inst|STEP_PC|auto_generated|counter_reg_bit [0]),
	.datab(\inst16|inst3|inst|inst10|dffs [15]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst16|inst3|inst|inst8|$00000|auto_generated|result_node[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|inst3|inst|inst8|$00000|auto_generated|result_node[15]~0 .lut_mask = 16'h8888;
defparam \inst16|inst3|inst|inst8|$00000|auto_generated|result_node[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst16|inst3|inst|inst|auto_generated|result[15]~30 (
// Equation(s):
// \inst16|inst3|inst|inst|auto_generated|result[15]~30_combout  = \inst16|inst3|inst|inst12|$00000|auto_generated|result_node[15]~0_combout  $ (\inst16|inst3|inst|inst8|$00000|auto_generated|result_node[15]~0_combout  $ 
// (\inst16|inst3|inst|inst|auto_generated|result[14]~29 ))

	.dataa(\inst16|inst3|inst|inst12|$00000|auto_generated|result_node[15]~0_combout ),
	.datab(\inst16|inst3|inst|inst8|$00000|auto_generated|result_node[15]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst16|inst3|inst|inst|auto_generated|result[14]~29 ),
	.combout(\inst16|inst3|inst|inst|auto_generated|result[15]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|inst3|inst|inst|auto_generated|result[15]~30 .lut_mask = 16'h9696;
defparam \inst16|inst3|inst|inst|auto_generated|result[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst16|inst2|inst|auto_generated|result[15]~30 (
// Equation(s):
// \inst16|inst2|inst|auto_generated|result[15]~30_combout  = \inst16|inst3|inst|inst|auto_generated|result[15]~30_combout  $ (\inst16|inst2|inst|auto_generated|result[14]~29 )

	.dataa(\inst16|inst3|inst|inst|auto_generated|result[15]~30_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst16|inst2|inst|auto_generated|result[14]~29 ),
	.combout(\inst16|inst2|inst|auto_generated|result[15]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|inst2|inst|auto_generated|result[15]~30 .lut_mask = 16'h5A5A;
defparam \inst16|inst2|inst|auto_generated|result[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst16|inst2|inst3|auto_generated|result[0]~0 (
// Equation(s):
// \inst16|inst2|inst3|auto_generated|result[0]~0_combout  = (\inst16|PREV_SUM_REG|auto_generated|counter_reg_bit [0] & (\inst16|inst2|inst|auto_generated|result[0]~0_combout  $ (VCC))) # (!\inst16|PREV_SUM_REG|auto_generated|counter_reg_bit [0] & 
// (\inst16|inst2|inst|auto_generated|result[0]~0_combout  & VCC))
// \inst16|inst2|inst3|auto_generated|result[0]~1  = CARRY((\inst16|PREV_SUM_REG|auto_generated|counter_reg_bit [0] & \inst16|inst2|inst|auto_generated|result[0]~0_combout ))

	.dataa(\inst16|PREV_SUM_REG|auto_generated|counter_reg_bit [0]),
	.datab(\inst16|inst2|inst|auto_generated|result[0]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst16|inst2|inst3|auto_generated|result[0]~0_combout ),
	.cout(\inst16|inst2|inst3|auto_generated|result[0]~1 ));
// synopsys translate_off
defparam \inst16|inst2|inst3|auto_generated|result[0]~0 .lut_mask = 16'h6688;
defparam \inst16|inst2|inst3|auto_generated|result[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst16|PREV_SUM_REG|auto_generated|counter_reg_bit[0] (
	.clk(\CLOCK~input_o ),
	.d(\inst16|inst2|inst3|auto_generated|result[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst16|inst9|Sum_Y_Prime_Sload~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|PREV_SUM_REG|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|PREV_SUM_REG|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \inst16|PREV_SUM_REG|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst16|inst2|inst3|auto_generated|result[1]~2 (
// Equation(s):
// \inst16|inst2|inst3|auto_generated|result[1]~2_combout  = (\inst16|PREV_SUM_REG|auto_generated|counter_reg_bit [1] & ((\inst16|inst2|inst|auto_generated|result[1]~2_combout  & (\inst16|inst2|inst3|auto_generated|result[0]~1  & VCC)) # 
// (!\inst16|inst2|inst|auto_generated|result[1]~2_combout  & (!\inst16|inst2|inst3|auto_generated|result[0]~1 )))) # (!\inst16|PREV_SUM_REG|auto_generated|counter_reg_bit [1] & ((\inst16|inst2|inst|auto_generated|result[1]~2_combout  & 
// (!\inst16|inst2|inst3|auto_generated|result[0]~1 )) # (!\inst16|inst2|inst|auto_generated|result[1]~2_combout  & ((\inst16|inst2|inst3|auto_generated|result[0]~1 ) # (GND)))))
// \inst16|inst2|inst3|auto_generated|result[1]~3  = CARRY((\inst16|PREV_SUM_REG|auto_generated|counter_reg_bit [1] & (!\inst16|inst2|inst|auto_generated|result[1]~2_combout  & !\inst16|inst2|inst3|auto_generated|result[0]~1 )) # 
// (!\inst16|PREV_SUM_REG|auto_generated|counter_reg_bit [1] & ((!\inst16|inst2|inst3|auto_generated|result[0]~1 ) # (!\inst16|inst2|inst|auto_generated|result[1]~2_combout ))))

	.dataa(\inst16|PREV_SUM_REG|auto_generated|counter_reg_bit [1]),
	.datab(\inst16|inst2|inst|auto_generated|result[1]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|inst2|inst3|auto_generated|result[0]~1 ),
	.combout(\inst16|inst2|inst3|auto_generated|result[1]~2_combout ),
	.cout(\inst16|inst2|inst3|auto_generated|result[1]~3 ));
// synopsys translate_off
defparam \inst16|inst2|inst3|auto_generated|result[1]~2 .lut_mask = 16'h9617;
defparam \inst16|inst2|inst3|auto_generated|result[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst16|PREV_SUM_REG|auto_generated|counter_reg_bit[1] (
	.clk(\CLOCK~input_o ),
	.d(\inst16|inst2|inst3|auto_generated|result[1]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst16|inst9|Sum_Y_Prime_Sload~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|PREV_SUM_REG|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|PREV_SUM_REG|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \inst16|PREV_SUM_REG|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst16|inst2|inst3|auto_generated|result[2]~4 (
// Equation(s):
// \inst16|inst2|inst3|auto_generated|result[2]~4_combout  = ((\inst16|PREV_SUM_REG|auto_generated|counter_reg_bit [2] $ (\inst16|inst2|inst|auto_generated|result[2]~4_combout  $ (!\inst16|inst2|inst3|auto_generated|result[1]~3 )))) # (GND)
// \inst16|inst2|inst3|auto_generated|result[2]~5  = CARRY((\inst16|PREV_SUM_REG|auto_generated|counter_reg_bit [2] & ((\inst16|inst2|inst|auto_generated|result[2]~4_combout ) # (!\inst16|inst2|inst3|auto_generated|result[1]~3 ))) # 
// (!\inst16|PREV_SUM_REG|auto_generated|counter_reg_bit [2] & (\inst16|inst2|inst|auto_generated|result[2]~4_combout  & !\inst16|inst2|inst3|auto_generated|result[1]~3 )))

	.dataa(\inst16|PREV_SUM_REG|auto_generated|counter_reg_bit [2]),
	.datab(\inst16|inst2|inst|auto_generated|result[2]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|inst2|inst3|auto_generated|result[1]~3 ),
	.combout(\inst16|inst2|inst3|auto_generated|result[2]~4_combout ),
	.cout(\inst16|inst2|inst3|auto_generated|result[2]~5 ));
// synopsys translate_off
defparam \inst16|inst2|inst3|auto_generated|result[2]~4 .lut_mask = 16'h698E;
defparam \inst16|inst2|inst3|auto_generated|result[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst16|PREV_SUM_REG|auto_generated|counter_reg_bit[2] (
	.clk(\CLOCK~input_o ),
	.d(\inst16|inst2|inst3|auto_generated|result[2]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst16|inst9|Sum_Y_Prime_Sload~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|PREV_SUM_REG|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|PREV_SUM_REG|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \inst16|PREV_SUM_REG|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst16|inst2|inst3|auto_generated|result[3]~6 (
// Equation(s):
// \inst16|inst2|inst3|auto_generated|result[3]~6_combout  = (\inst16|PREV_SUM_REG|auto_generated|counter_reg_bit [3] & ((\inst16|inst2|inst|auto_generated|result[3]~6_combout  & (\inst16|inst2|inst3|auto_generated|result[2]~5  & VCC)) # 
// (!\inst16|inst2|inst|auto_generated|result[3]~6_combout  & (!\inst16|inst2|inst3|auto_generated|result[2]~5 )))) # (!\inst16|PREV_SUM_REG|auto_generated|counter_reg_bit [3] & ((\inst16|inst2|inst|auto_generated|result[3]~6_combout  & 
// (!\inst16|inst2|inst3|auto_generated|result[2]~5 )) # (!\inst16|inst2|inst|auto_generated|result[3]~6_combout  & ((\inst16|inst2|inst3|auto_generated|result[2]~5 ) # (GND)))))
// \inst16|inst2|inst3|auto_generated|result[3]~7  = CARRY((\inst16|PREV_SUM_REG|auto_generated|counter_reg_bit [3] & (!\inst16|inst2|inst|auto_generated|result[3]~6_combout  & !\inst16|inst2|inst3|auto_generated|result[2]~5 )) # 
// (!\inst16|PREV_SUM_REG|auto_generated|counter_reg_bit [3] & ((!\inst16|inst2|inst3|auto_generated|result[2]~5 ) # (!\inst16|inst2|inst|auto_generated|result[3]~6_combout ))))

	.dataa(\inst16|PREV_SUM_REG|auto_generated|counter_reg_bit [3]),
	.datab(\inst16|inst2|inst|auto_generated|result[3]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|inst2|inst3|auto_generated|result[2]~5 ),
	.combout(\inst16|inst2|inst3|auto_generated|result[3]~6_combout ),
	.cout(\inst16|inst2|inst3|auto_generated|result[3]~7 ));
// synopsys translate_off
defparam \inst16|inst2|inst3|auto_generated|result[3]~6 .lut_mask = 16'h9617;
defparam \inst16|inst2|inst3|auto_generated|result[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst16|PREV_SUM_REG|auto_generated|counter_reg_bit[3] (
	.clk(\CLOCK~input_o ),
	.d(\inst16|inst2|inst3|auto_generated|result[3]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst16|inst9|Sum_Y_Prime_Sload~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|PREV_SUM_REG|auto_generated|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|PREV_SUM_REG|auto_generated|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \inst16|PREV_SUM_REG|auto_generated|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst16|inst2|inst3|auto_generated|result[4]~8 (
// Equation(s):
// \inst16|inst2|inst3|auto_generated|result[4]~8_combout  = ((\inst16|PREV_SUM_REG|auto_generated|counter_reg_bit [4] $ (\inst16|inst2|inst|auto_generated|result[4]~8_combout  $ (!\inst16|inst2|inst3|auto_generated|result[3]~7 )))) # (GND)
// \inst16|inst2|inst3|auto_generated|result[4]~9  = CARRY((\inst16|PREV_SUM_REG|auto_generated|counter_reg_bit [4] & ((\inst16|inst2|inst|auto_generated|result[4]~8_combout ) # (!\inst16|inst2|inst3|auto_generated|result[3]~7 ))) # 
// (!\inst16|PREV_SUM_REG|auto_generated|counter_reg_bit [4] & (\inst16|inst2|inst|auto_generated|result[4]~8_combout  & !\inst16|inst2|inst3|auto_generated|result[3]~7 )))

	.dataa(\inst16|PREV_SUM_REG|auto_generated|counter_reg_bit [4]),
	.datab(\inst16|inst2|inst|auto_generated|result[4]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|inst2|inst3|auto_generated|result[3]~7 ),
	.combout(\inst16|inst2|inst3|auto_generated|result[4]~8_combout ),
	.cout(\inst16|inst2|inst3|auto_generated|result[4]~9 ));
// synopsys translate_off
defparam \inst16|inst2|inst3|auto_generated|result[4]~8 .lut_mask = 16'h698E;
defparam \inst16|inst2|inst3|auto_generated|result[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst16|PREV_SUM_REG|auto_generated|counter_reg_bit[4] (
	.clk(\CLOCK~input_o ),
	.d(\inst16|inst2|inst3|auto_generated|result[4]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst16|inst9|Sum_Y_Prime_Sload~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|PREV_SUM_REG|auto_generated|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|PREV_SUM_REG|auto_generated|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \inst16|PREV_SUM_REG|auto_generated|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst16|inst2|inst3|auto_generated|result[5]~10 (
// Equation(s):
// \inst16|inst2|inst3|auto_generated|result[5]~10_combout  = (\inst16|PREV_SUM_REG|auto_generated|counter_reg_bit [5] & ((\inst16|inst2|inst|auto_generated|result[5]~10_combout  & (\inst16|inst2|inst3|auto_generated|result[4]~9  & VCC)) # 
// (!\inst16|inst2|inst|auto_generated|result[5]~10_combout  & (!\inst16|inst2|inst3|auto_generated|result[4]~9 )))) # (!\inst16|PREV_SUM_REG|auto_generated|counter_reg_bit [5] & ((\inst16|inst2|inst|auto_generated|result[5]~10_combout  & 
// (!\inst16|inst2|inst3|auto_generated|result[4]~9 )) # (!\inst16|inst2|inst|auto_generated|result[5]~10_combout  & ((\inst16|inst2|inst3|auto_generated|result[4]~9 ) # (GND)))))
// \inst16|inst2|inst3|auto_generated|result[5]~11  = CARRY((\inst16|PREV_SUM_REG|auto_generated|counter_reg_bit [5] & (!\inst16|inst2|inst|auto_generated|result[5]~10_combout  & !\inst16|inst2|inst3|auto_generated|result[4]~9 )) # 
// (!\inst16|PREV_SUM_REG|auto_generated|counter_reg_bit [5] & ((!\inst16|inst2|inst3|auto_generated|result[4]~9 ) # (!\inst16|inst2|inst|auto_generated|result[5]~10_combout ))))

	.dataa(\inst16|PREV_SUM_REG|auto_generated|counter_reg_bit [5]),
	.datab(\inst16|inst2|inst|auto_generated|result[5]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|inst2|inst3|auto_generated|result[4]~9 ),
	.combout(\inst16|inst2|inst3|auto_generated|result[5]~10_combout ),
	.cout(\inst16|inst2|inst3|auto_generated|result[5]~11 ));
// synopsys translate_off
defparam \inst16|inst2|inst3|auto_generated|result[5]~10 .lut_mask = 16'h9617;
defparam \inst16|inst2|inst3|auto_generated|result[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst16|PREV_SUM_REG|auto_generated|counter_reg_bit[5] (
	.clk(\CLOCK~input_o ),
	.d(\inst16|inst2|inst3|auto_generated|result[5]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst16|inst9|Sum_Y_Prime_Sload~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|PREV_SUM_REG|auto_generated|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|PREV_SUM_REG|auto_generated|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \inst16|PREV_SUM_REG|auto_generated|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst16|inst2|inst3|auto_generated|result[6]~12 (
// Equation(s):
// \inst16|inst2|inst3|auto_generated|result[6]~12_combout  = ((\inst16|PREV_SUM_REG|auto_generated|counter_reg_bit [6] $ (\inst16|inst2|inst|auto_generated|result[6]~12_combout  $ (!\inst16|inst2|inst3|auto_generated|result[5]~11 )))) # (GND)
// \inst16|inst2|inst3|auto_generated|result[6]~13  = CARRY((\inst16|PREV_SUM_REG|auto_generated|counter_reg_bit [6] & ((\inst16|inst2|inst|auto_generated|result[6]~12_combout ) # (!\inst16|inst2|inst3|auto_generated|result[5]~11 ))) # 
// (!\inst16|PREV_SUM_REG|auto_generated|counter_reg_bit [6] & (\inst16|inst2|inst|auto_generated|result[6]~12_combout  & !\inst16|inst2|inst3|auto_generated|result[5]~11 )))

	.dataa(\inst16|PREV_SUM_REG|auto_generated|counter_reg_bit [6]),
	.datab(\inst16|inst2|inst|auto_generated|result[6]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|inst2|inst3|auto_generated|result[5]~11 ),
	.combout(\inst16|inst2|inst3|auto_generated|result[6]~12_combout ),
	.cout(\inst16|inst2|inst3|auto_generated|result[6]~13 ));
// synopsys translate_off
defparam \inst16|inst2|inst3|auto_generated|result[6]~12 .lut_mask = 16'h698E;
defparam \inst16|inst2|inst3|auto_generated|result[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst16|PREV_SUM_REG|auto_generated|counter_reg_bit[6] (
	.clk(\CLOCK~input_o ),
	.d(\inst16|inst2|inst3|auto_generated|result[6]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst16|inst9|Sum_Y_Prime_Sload~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|PREV_SUM_REG|auto_generated|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|PREV_SUM_REG|auto_generated|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \inst16|PREV_SUM_REG|auto_generated|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst16|inst2|inst3|auto_generated|result[7]~14 (
// Equation(s):
// \inst16|inst2|inst3|auto_generated|result[7]~14_combout  = (\inst16|PREV_SUM_REG|auto_generated|counter_reg_bit [7] & ((\inst16|inst2|inst|auto_generated|result[7]~14_combout  & (\inst16|inst2|inst3|auto_generated|result[6]~13  & VCC)) # 
// (!\inst16|inst2|inst|auto_generated|result[7]~14_combout  & (!\inst16|inst2|inst3|auto_generated|result[6]~13 )))) # (!\inst16|PREV_SUM_REG|auto_generated|counter_reg_bit [7] & ((\inst16|inst2|inst|auto_generated|result[7]~14_combout  & 
// (!\inst16|inst2|inst3|auto_generated|result[6]~13 )) # (!\inst16|inst2|inst|auto_generated|result[7]~14_combout  & ((\inst16|inst2|inst3|auto_generated|result[6]~13 ) # (GND)))))
// \inst16|inst2|inst3|auto_generated|result[7]~15  = CARRY((\inst16|PREV_SUM_REG|auto_generated|counter_reg_bit [7] & (!\inst16|inst2|inst|auto_generated|result[7]~14_combout  & !\inst16|inst2|inst3|auto_generated|result[6]~13 )) # 
// (!\inst16|PREV_SUM_REG|auto_generated|counter_reg_bit [7] & ((!\inst16|inst2|inst3|auto_generated|result[6]~13 ) # (!\inst16|inst2|inst|auto_generated|result[7]~14_combout ))))

	.dataa(\inst16|PREV_SUM_REG|auto_generated|counter_reg_bit [7]),
	.datab(\inst16|inst2|inst|auto_generated|result[7]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|inst2|inst3|auto_generated|result[6]~13 ),
	.combout(\inst16|inst2|inst3|auto_generated|result[7]~14_combout ),
	.cout(\inst16|inst2|inst3|auto_generated|result[7]~15 ));
// synopsys translate_off
defparam \inst16|inst2|inst3|auto_generated|result[7]~14 .lut_mask = 16'h9617;
defparam \inst16|inst2|inst3|auto_generated|result[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst16|PREV_SUM_REG|auto_generated|counter_reg_bit[7] (
	.clk(\CLOCK~input_o ),
	.d(\inst16|inst2|inst3|auto_generated|result[7]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst16|inst9|Sum_Y_Prime_Sload~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|PREV_SUM_REG|auto_generated|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|PREV_SUM_REG|auto_generated|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \inst16|PREV_SUM_REG|auto_generated|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst16|inst2|inst3|auto_generated|result[8]~16 (
// Equation(s):
// \inst16|inst2|inst3|auto_generated|result[8]~16_combout  = ((\inst16|PREV_SUM_REG|auto_generated|counter_reg_bit [8] $ (\inst16|inst2|inst|auto_generated|result[8]~16_combout  $ (!\inst16|inst2|inst3|auto_generated|result[7]~15 )))) # (GND)
// \inst16|inst2|inst3|auto_generated|result[8]~17  = CARRY((\inst16|PREV_SUM_REG|auto_generated|counter_reg_bit [8] & ((\inst16|inst2|inst|auto_generated|result[8]~16_combout ) # (!\inst16|inst2|inst3|auto_generated|result[7]~15 ))) # 
// (!\inst16|PREV_SUM_REG|auto_generated|counter_reg_bit [8] & (\inst16|inst2|inst|auto_generated|result[8]~16_combout  & !\inst16|inst2|inst3|auto_generated|result[7]~15 )))

	.dataa(\inst16|PREV_SUM_REG|auto_generated|counter_reg_bit [8]),
	.datab(\inst16|inst2|inst|auto_generated|result[8]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|inst2|inst3|auto_generated|result[7]~15 ),
	.combout(\inst16|inst2|inst3|auto_generated|result[8]~16_combout ),
	.cout(\inst16|inst2|inst3|auto_generated|result[8]~17 ));
// synopsys translate_off
defparam \inst16|inst2|inst3|auto_generated|result[8]~16 .lut_mask = 16'h698E;
defparam \inst16|inst2|inst3|auto_generated|result[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst16|PREV_SUM_REG|auto_generated|counter_reg_bit[8] (
	.clk(\CLOCK~input_o ),
	.d(\inst16|inst2|inst3|auto_generated|result[8]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst16|inst9|Sum_Y_Prime_Sload~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|PREV_SUM_REG|auto_generated|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|PREV_SUM_REG|auto_generated|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \inst16|PREV_SUM_REG|auto_generated|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst16|inst2|inst3|auto_generated|result[9]~18 (
// Equation(s):
// \inst16|inst2|inst3|auto_generated|result[9]~18_combout  = (\inst16|PREV_SUM_REG|auto_generated|counter_reg_bit [9] & ((\inst16|inst2|inst|auto_generated|result[9]~18_combout  & (\inst16|inst2|inst3|auto_generated|result[8]~17  & VCC)) # 
// (!\inst16|inst2|inst|auto_generated|result[9]~18_combout  & (!\inst16|inst2|inst3|auto_generated|result[8]~17 )))) # (!\inst16|PREV_SUM_REG|auto_generated|counter_reg_bit [9] & ((\inst16|inst2|inst|auto_generated|result[9]~18_combout  & 
// (!\inst16|inst2|inst3|auto_generated|result[8]~17 )) # (!\inst16|inst2|inst|auto_generated|result[9]~18_combout  & ((\inst16|inst2|inst3|auto_generated|result[8]~17 ) # (GND)))))
// \inst16|inst2|inst3|auto_generated|result[9]~19  = CARRY((\inst16|PREV_SUM_REG|auto_generated|counter_reg_bit [9] & (!\inst16|inst2|inst|auto_generated|result[9]~18_combout  & !\inst16|inst2|inst3|auto_generated|result[8]~17 )) # 
// (!\inst16|PREV_SUM_REG|auto_generated|counter_reg_bit [9] & ((!\inst16|inst2|inst3|auto_generated|result[8]~17 ) # (!\inst16|inst2|inst|auto_generated|result[9]~18_combout ))))

	.dataa(\inst16|PREV_SUM_REG|auto_generated|counter_reg_bit [9]),
	.datab(\inst16|inst2|inst|auto_generated|result[9]~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|inst2|inst3|auto_generated|result[8]~17 ),
	.combout(\inst16|inst2|inst3|auto_generated|result[9]~18_combout ),
	.cout(\inst16|inst2|inst3|auto_generated|result[9]~19 ));
// synopsys translate_off
defparam \inst16|inst2|inst3|auto_generated|result[9]~18 .lut_mask = 16'h9617;
defparam \inst16|inst2|inst3|auto_generated|result[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst16|PREV_SUM_REG|auto_generated|counter_reg_bit[9] (
	.clk(\CLOCK~input_o ),
	.d(\inst16|inst2|inst3|auto_generated|result[9]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst16|inst9|Sum_Y_Prime_Sload~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|PREV_SUM_REG|auto_generated|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|PREV_SUM_REG|auto_generated|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \inst16|PREV_SUM_REG|auto_generated|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst16|inst2|inst3|auto_generated|result[10]~20 (
// Equation(s):
// \inst16|inst2|inst3|auto_generated|result[10]~20_combout  = ((\inst16|PREV_SUM_REG|auto_generated|counter_reg_bit [10] $ (\inst16|inst2|inst|auto_generated|result[10]~20_combout  $ (!\inst16|inst2|inst3|auto_generated|result[9]~19 )))) # (GND)
// \inst16|inst2|inst3|auto_generated|result[10]~21  = CARRY((\inst16|PREV_SUM_REG|auto_generated|counter_reg_bit [10] & ((\inst16|inst2|inst|auto_generated|result[10]~20_combout ) # (!\inst16|inst2|inst3|auto_generated|result[9]~19 ))) # 
// (!\inst16|PREV_SUM_REG|auto_generated|counter_reg_bit [10] & (\inst16|inst2|inst|auto_generated|result[10]~20_combout  & !\inst16|inst2|inst3|auto_generated|result[9]~19 )))

	.dataa(\inst16|PREV_SUM_REG|auto_generated|counter_reg_bit [10]),
	.datab(\inst16|inst2|inst|auto_generated|result[10]~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|inst2|inst3|auto_generated|result[9]~19 ),
	.combout(\inst16|inst2|inst3|auto_generated|result[10]~20_combout ),
	.cout(\inst16|inst2|inst3|auto_generated|result[10]~21 ));
// synopsys translate_off
defparam \inst16|inst2|inst3|auto_generated|result[10]~20 .lut_mask = 16'h698E;
defparam \inst16|inst2|inst3|auto_generated|result[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst16|PREV_SUM_REG|auto_generated|counter_reg_bit[10] (
	.clk(\CLOCK~input_o ),
	.d(\inst16|inst2|inst3|auto_generated|result[10]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst16|inst9|Sum_Y_Prime_Sload~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|PREV_SUM_REG|auto_generated|counter_reg_bit [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|PREV_SUM_REG|auto_generated|counter_reg_bit[10] .is_wysiwyg = "true";
defparam \inst16|PREV_SUM_REG|auto_generated|counter_reg_bit[10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst16|inst2|inst3|auto_generated|result[11]~22 (
// Equation(s):
// \inst16|inst2|inst3|auto_generated|result[11]~22_combout  = (\inst16|PREV_SUM_REG|auto_generated|counter_reg_bit [11] & ((\inst16|inst2|inst|auto_generated|result[11]~22_combout  & (\inst16|inst2|inst3|auto_generated|result[10]~21  & VCC)) # 
// (!\inst16|inst2|inst|auto_generated|result[11]~22_combout  & (!\inst16|inst2|inst3|auto_generated|result[10]~21 )))) # (!\inst16|PREV_SUM_REG|auto_generated|counter_reg_bit [11] & ((\inst16|inst2|inst|auto_generated|result[11]~22_combout  & 
// (!\inst16|inst2|inst3|auto_generated|result[10]~21 )) # (!\inst16|inst2|inst|auto_generated|result[11]~22_combout  & ((\inst16|inst2|inst3|auto_generated|result[10]~21 ) # (GND)))))
// \inst16|inst2|inst3|auto_generated|result[11]~23  = CARRY((\inst16|PREV_SUM_REG|auto_generated|counter_reg_bit [11] & (!\inst16|inst2|inst|auto_generated|result[11]~22_combout  & !\inst16|inst2|inst3|auto_generated|result[10]~21 )) # 
// (!\inst16|PREV_SUM_REG|auto_generated|counter_reg_bit [11] & ((!\inst16|inst2|inst3|auto_generated|result[10]~21 ) # (!\inst16|inst2|inst|auto_generated|result[11]~22_combout ))))

	.dataa(\inst16|PREV_SUM_REG|auto_generated|counter_reg_bit [11]),
	.datab(\inst16|inst2|inst|auto_generated|result[11]~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|inst2|inst3|auto_generated|result[10]~21 ),
	.combout(\inst16|inst2|inst3|auto_generated|result[11]~22_combout ),
	.cout(\inst16|inst2|inst3|auto_generated|result[11]~23 ));
// synopsys translate_off
defparam \inst16|inst2|inst3|auto_generated|result[11]~22 .lut_mask = 16'h9617;
defparam \inst16|inst2|inst3|auto_generated|result[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst16|PREV_SUM_REG|auto_generated|counter_reg_bit[11] (
	.clk(\CLOCK~input_o ),
	.d(\inst16|inst2|inst3|auto_generated|result[11]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst16|inst9|Sum_Y_Prime_Sload~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|PREV_SUM_REG|auto_generated|counter_reg_bit [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|PREV_SUM_REG|auto_generated|counter_reg_bit[11] .is_wysiwyg = "true";
defparam \inst16|PREV_SUM_REG|auto_generated|counter_reg_bit[11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst16|inst2|inst3|auto_generated|result[12]~24 (
// Equation(s):
// \inst16|inst2|inst3|auto_generated|result[12]~24_combout  = ((\inst16|PREV_SUM_REG|auto_generated|counter_reg_bit [12] $ (\inst16|inst2|inst|auto_generated|result[12]~24_combout  $ (!\inst16|inst2|inst3|auto_generated|result[11]~23 )))) # (GND)
// \inst16|inst2|inst3|auto_generated|result[12]~25  = CARRY((\inst16|PREV_SUM_REG|auto_generated|counter_reg_bit [12] & ((\inst16|inst2|inst|auto_generated|result[12]~24_combout ) # (!\inst16|inst2|inst3|auto_generated|result[11]~23 ))) # 
// (!\inst16|PREV_SUM_REG|auto_generated|counter_reg_bit [12] & (\inst16|inst2|inst|auto_generated|result[12]~24_combout  & !\inst16|inst2|inst3|auto_generated|result[11]~23 )))

	.dataa(\inst16|PREV_SUM_REG|auto_generated|counter_reg_bit [12]),
	.datab(\inst16|inst2|inst|auto_generated|result[12]~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|inst2|inst3|auto_generated|result[11]~23 ),
	.combout(\inst16|inst2|inst3|auto_generated|result[12]~24_combout ),
	.cout(\inst16|inst2|inst3|auto_generated|result[12]~25 ));
// synopsys translate_off
defparam \inst16|inst2|inst3|auto_generated|result[12]~24 .lut_mask = 16'h698E;
defparam \inst16|inst2|inst3|auto_generated|result[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst16|PREV_SUM_REG|auto_generated|counter_reg_bit[12] (
	.clk(\CLOCK~input_o ),
	.d(\inst16|inst2|inst3|auto_generated|result[12]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst16|inst9|Sum_Y_Prime_Sload~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|PREV_SUM_REG|auto_generated|counter_reg_bit [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|PREV_SUM_REG|auto_generated|counter_reg_bit[12] .is_wysiwyg = "true";
defparam \inst16|PREV_SUM_REG|auto_generated|counter_reg_bit[12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst16|inst2|inst3|auto_generated|result[13]~26 (
// Equation(s):
// \inst16|inst2|inst3|auto_generated|result[13]~26_combout  = (\inst16|PREV_SUM_REG|auto_generated|counter_reg_bit [13] & ((\inst16|inst2|inst|auto_generated|result[13]~26_combout  & (\inst16|inst2|inst3|auto_generated|result[12]~25  & VCC)) # 
// (!\inst16|inst2|inst|auto_generated|result[13]~26_combout  & (!\inst16|inst2|inst3|auto_generated|result[12]~25 )))) # (!\inst16|PREV_SUM_REG|auto_generated|counter_reg_bit [13] & ((\inst16|inst2|inst|auto_generated|result[13]~26_combout  & 
// (!\inst16|inst2|inst3|auto_generated|result[12]~25 )) # (!\inst16|inst2|inst|auto_generated|result[13]~26_combout  & ((\inst16|inst2|inst3|auto_generated|result[12]~25 ) # (GND)))))
// \inst16|inst2|inst3|auto_generated|result[13]~27  = CARRY((\inst16|PREV_SUM_REG|auto_generated|counter_reg_bit [13] & (!\inst16|inst2|inst|auto_generated|result[13]~26_combout  & !\inst16|inst2|inst3|auto_generated|result[12]~25 )) # 
// (!\inst16|PREV_SUM_REG|auto_generated|counter_reg_bit [13] & ((!\inst16|inst2|inst3|auto_generated|result[12]~25 ) # (!\inst16|inst2|inst|auto_generated|result[13]~26_combout ))))

	.dataa(\inst16|PREV_SUM_REG|auto_generated|counter_reg_bit [13]),
	.datab(\inst16|inst2|inst|auto_generated|result[13]~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|inst2|inst3|auto_generated|result[12]~25 ),
	.combout(\inst16|inst2|inst3|auto_generated|result[13]~26_combout ),
	.cout(\inst16|inst2|inst3|auto_generated|result[13]~27 ));
// synopsys translate_off
defparam \inst16|inst2|inst3|auto_generated|result[13]~26 .lut_mask = 16'h9617;
defparam \inst16|inst2|inst3|auto_generated|result[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst16|PREV_SUM_REG|auto_generated|counter_reg_bit[13] (
	.clk(\CLOCK~input_o ),
	.d(\inst16|inst2|inst3|auto_generated|result[13]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst16|inst9|Sum_Y_Prime_Sload~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|PREV_SUM_REG|auto_generated|counter_reg_bit [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|PREV_SUM_REG|auto_generated|counter_reg_bit[13] .is_wysiwyg = "true";
defparam \inst16|PREV_SUM_REG|auto_generated|counter_reg_bit[13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst16|inst2|inst3|auto_generated|result[14]~28 (
// Equation(s):
// \inst16|inst2|inst3|auto_generated|result[14]~28_combout  = ((\inst16|PREV_SUM_REG|auto_generated|counter_reg_bit [14] $ (\inst16|inst2|inst|auto_generated|result[14]~28_combout  $ (!\inst16|inst2|inst3|auto_generated|result[13]~27 )))) # (GND)
// \inst16|inst2|inst3|auto_generated|result[14]~29  = CARRY((\inst16|PREV_SUM_REG|auto_generated|counter_reg_bit [14] & ((\inst16|inst2|inst|auto_generated|result[14]~28_combout ) # (!\inst16|inst2|inst3|auto_generated|result[13]~27 ))) # 
// (!\inst16|PREV_SUM_REG|auto_generated|counter_reg_bit [14] & (\inst16|inst2|inst|auto_generated|result[14]~28_combout  & !\inst16|inst2|inst3|auto_generated|result[13]~27 )))

	.dataa(\inst16|PREV_SUM_REG|auto_generated|counter_reg_bit [14]),
	.datab(\inst16|inst2|inst|auto_generated|result[14]~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|inst2|inst3|auto_generated|result[13]~27 ),
	.combout(\inst16|inst2|inst3|auto_generated|result[14]~28_combout ),
	.cout(\inst16|inst2|inst3|auto_generated|result[14]~29 ));
// synopsys translate_off
defparam \inst16|inst2|inst3|auto_generated|result[14]~28 .lut_mask = 16'h698E;
defparam \inst16|inst2|inst3|auto_generated|result[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst16|PREV_SUM_REG|auto_generated|counter_reg_bit[14] (
	.clk(\CLOCK~input_o ),
	.d(\inst16|inst2|inst3|auto_generated|result[14]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst16|inst9|Sum_Y_Prime_Sload~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|PREV_SUM_REG|auto_generated|counter_reg_bit [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|PREV_SUM_REG|auto_generated|counter_reg_bit[14] .is_wysiwyg = "true";
defparam \inst16|PREV_SUM_REG|auto_generated|counter_reg_bit[14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst16|inst2|inst3|auto_generated|result[15]~30 (
// Equation(s):
// \inst16|inst2|inst3|auto_generated|result[15]~30_combout  = \inst16|PREV_SUM_REG|auto_generated|counter_reg_bit [15] $ (\inst16|inst2|inst|auto_generated|result[15]~30_combout  $ (\inst16|inst2|inst3|auto_generated|result[14]~29 ))

	.dataa(\inst16|PREV_SUM_REG|auto_generated|counter_reg_bit [15]),
	.datab(\inst16|inst2|inst|auto_generated|result[15]~30_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst16|inst2|inst3|auto_generated|result[14]~29 ),
	.combout(\inst16|inst2|inst3|auto_generated|result[15]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|inst2|inst3|auto_generated|result[15]~30 .lut_mask = 16'h9696;
defparam \inst16|inst2|inst3|auto_generated|result[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

endmodule
