
bootloader_iot_box.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000045c4  080001e4  080001e4  000011e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000288  080047a8  080047a8  000057a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004a30  08004a30  0000605c  2**0
                  CONTENTS
  4 .ARM          00000008  08004a30  08004a30  00005a30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004a38  08004a38  0000605c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004a38  08004a38  00005a38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004a3c  08004a3c  00005a3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08004a40  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000a88  20000060  08004a9c  00006060  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000ae8  08004a9c  00006ae8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000605c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e136  00000000  00000000  00006085  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002785  00000000  00000000  000141bb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e40  00000000  00000000  00016940  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b13  00000000  00000000  00017780  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001abc4  00000000  00000000  00018293  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011aeb  00000000  00000000  00032e57  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009a06a  00000000  00000000  00044942  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000086  00000000  00000000  000de9ac  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004038  00000000  00000000  000dea34  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000058  00000000  00000000  000e2a6c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e4 <__do_global_dtors_aux>:
 80001e4:	b510      	push	{r4, lr}
 80001e6:	4c05      	ldr	r4, [pc, #20]	@ (80001fc <__do_global_dtors_aux+0x18>)
 80001e8:	7823      	ldrb	r3, [r4, #0]
 80001ea:	b933      	cbnz	r3, 80001fa <__do_global_dtors_aux+0x16>
 80001ec:	4b04      	ldr	r3, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x1c>)
 80001ee:	b113      	cbz	r3, 80001f6 <__do_global_dtors_aux+0x12>
 80001f0:	4804      	ldr	r0, [pc, #16]	@ (8000204 <__do_global_dtors_aux+0x20>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	2301      	movs	r3, #1
 80001f8:	7023      	strb	r3, [r4, #0]
 80001fa:	bd10      	pop	{r4, pc}
 80001fc:	20000060 	.word	0x20000060
 8000200:	00000000 	.word	0x00000000
 8000204:	08004790 	.word	0x08004790

08000208 <frame_dummy>:
 8000208:	b508      	push	{r3, lr}
 800020a:	4b03      	ldr	r3, [pc, #12]	@ (8000218 <frame_dummy+0x10>)
 800020c:	b11b      	cbz	r3, 8000216 <frame_dummy+0xe>
 800020e:	4903      	ldr	r1, [pc, #12]	@ (800021c <frame_dummy+0x14>)
 8000210:	4803      	ldr	r0, [pc, #12]	@ (8000220 <frame_dummy+0x18>)
 8000212:	f3af 8000 	nop.w
 8000216:	bd08      	pop	{r3, pc}
 8000218:	00000000 	.word	0x00000000
 800021c:	20000064 	.word	0x20000064
 8000220:	08004790 	.word	0x08004790

08000224 <strlen>:
 8000224:	4603      	mov	r3, r0
 8000226:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022a:	2a00      	cmp	r2, #0
 800022c:	d1fb      	bne.n	8000226 <strlen+0x2>
 800022e:	1a18      	subs	r0, r3, r0
 8000230:	3801      	subs	r0, #1
 8000232:	4770      	bx	lr

08000234 <GetPage>:
 * Some STM32F103C8 have 64 KB FLASH Memory, so I guess they have Page 0 to Page 63 only.
 */

/* FLASH_PAGE_SIZE should be able to get the size of the Page according to the controller */
static uint32_t GetPage(uint32_t Address)
{
 8000234:	b480      	push	{r7}
 8000236:	b085      	sub	sp, #20
 8000238:	af00      	add	r7, sp, #0
 800023a:	6078      	str	r0, [r7, #4]
  for (int indx=0; indx<128; indx++)
 800023c:	2300      	movs	r3, #0
 800023e:	60fb      	str	r3, [r7, #12]
 8000240:	e015      	b.n	800026e <GetPage+0x3a>
  {
	  if((Address < (0x08000000 + (FLASH_PAGE_SIZE *(indx+1))) ) && (Address >= (0x08000000 + FLASH_PAGE_SIZE*indx)))
 8000242:	68fb      	ldr	r3, [r7, #12]
 8000244:	f103 1301 	add.w	r3, r3, #65537	@ 0x10001
 8000248:	02db      	lsls	r3, r3, #11
 800024a:	687a      	ldr	r2, [r7, #4]
 800024c:	429a      	cmp	r2, r3
 800024e:	d20b      	bcs.n	8000268 <GetPage+0x34>
 8000250:	68fb      	ldr	r3, [r7, #12]
 8000252:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 8000256:	02db      	lsls	r3, r3, #11
 8000258:	687a      	ldr	r2, [r7, #4]
 800025a:	429a      	cmp	r2, r3
 800025c:	d304      	bcc.n	8000268 <GetPage+0x34>
	  {
		  return (0x08000000 + FLASH_PAGE_SIZE*indx);
 800025e:	68fb      	ldr	r3, [r7, #12]
 8000260:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 8000264:	02db      	lsls	r3, r3, #11
 8000266:	e006      	b.n	8000276 <GetPage+0x42>
  for (int indx=0; indx<128; indx++)
 8000268:	68fb      	ldr	r3, [r7, #12]
 800026a:	3301      	adds	r3, #1
 800026c:	60fb      	str	r3, [r7, #12]
 800026e:	68fb      	ldr	r3, [r7, #12]
 8000270:	2b7f      	cmp	r3, #127	@ 0x7f
 8000272:	dde6      	ble.n	8000242 <GetPage+0xe>
	  }
  }

  return 0;
 8000274:	2300      	movs	r3, #0
}
 8000276:	4618      	mov	r0, r3
 8000278:	3714      	adds	r7, #20
 800027a:	46bd      	mov	sp, r7
 800027c:	bc80      	pop	{r7}
 800027e:	4770      	bx	lr

08000280 <Flash_Write_Data>:
   float float_variable =  thing.a;
   return float_variable;
}

uint32_t Flash_Write_Data (uint32_t StartPageAddress, uint32_t *Data, uint16_t numberofwords)
{
 8000280:	b5b0      	push	{r4, r5, r7, lr}
 8000282:	b08a      	sub	sp, #40	@ 0x28
 8000284:	af00      	add	r7, sp, #0
 8000286:	60f8      	str	r0, [r7, #12]
 8000288:	60b9      	str	r1, [r7, #8]
 800028a:	4613      	mov	r3, r2
 800028c:	80fb      	strh	r3, [r7, #6]

	static FLASH_EraseInitTypeDef EraseInitStruct;
	uint32_t PAGEError;
	int sofar=0;
 800028e:	2300      	movs	r3, #0
 8000290:	627b      	str	r3, [r7, #36]	@ 0x24

	  /* Unlock the Flash to enable the flash control register access *************/
	   HAL_FLASH_Unlock();
 8000292:	f001 f9fb 	bl	800168c <HAL_FLASH_Unlock>

	   /* Erase the user Flash area*/

	  uint32_t StartPage = GetPage(StartPageAddress);
 8000296:	68f8      	ldr	r0, [r7, #12]
 8000298:	f7ff ffcc 	bl	8000234 <GetPage>
 800029c:	6238      	str	r0, [r7, #32]
	  uint32_t EndPageAdress = StartPageAddress + numberofwords*4;
 800029e:	88fb      	ldrh	r3, [r7, #6]
 80002a0:	009b      	lsls	r3, r3, #2
 80002a2:	461a      	mov	r2, r3
 80002a4:	68fb      	ldr	r3, [r7, #12]
 80002a6:	4413      	add	r3, r2
 80002a8:	61fb      	str	r3, [r7, #28]
	  uint32_t EndPage = GetPage(EndPageAdress);
 80002aa:	69f8      	ldr	r0, [r7, #28]
 80002ac:	f7ff ffc2 	bl	8000234 <GetPage>
 80002b0:	61b8      	str	r0, [r7, #24]

	   /* Fill EraseInit structure*/
	   EraseInitStruct.TypeErase   = FLASH_TYPEERASE_PAGES;
 80002b2:	4b20      	ldr	r3, [pc, #128]	@ (8000334 <Flash_Write_Data+0xb4>)
 80002b4:	2200      	movs	r2, #0
 80002b6:	601a      	str	r2, [r3, #0]
	   EraseInitStruct.PageAddress = StartPage;
 80002b8:	4a1e      	ldr	r2, [pc, #120]	@ (8000334 <Flash_Write_Data+0xb4>)
 80002ba:	6a3b      	ldr	r3, [r7, #32]
 80002bc:	6093      	str	r3, [r2, #8]
	   EraseInitStruct.NbPages     = ((EndPage - StartPage)/FLASH_PAGE_SIZE) +1;
 80002be:	69ba      	ldr	r2, [r7, #24]
 80002c0:	6a3b      	ldr	r3, [r7, #32]
 80002c2:	1ad3      	subs	r3, r2, r3
 80002c4:	0adb      	lsrs	r3, r3, #11
 80002c6:	3301      	adds	r3, #1
 80002c8:	4a1a      	ldr	r2, [pc, #104]	@ (8000334 <Flash_Write_Data+0xb4>)
 80002ca:	60d3      	str	r3, [r2, #12]

	   if (HAL_FLASHEx_Erase(&EraseInitStruct, &PAGEError) != HAL_OK)
 80002cc:	f107 0314 	add.w	r3, r7, #20
 80002d0:	4619      	mov	r1, r3
 80002d2:	4818      	ldr	r0, [pc, #96]	@ (8000334 <Flash_Write_Data+0xb4>)
 80002d4:	f001 facc 	bl	8001870 <HAL_FLASHEx_Erase>
 80002d8:	4603      	mov	r3, r0
 80002da:	2b00      	cmp	r3, #0
 80002dc:	d01f      	beq.n	800031e <Flash_Write_Data+0x9e>
	   {
	     /*Error occurred while page erase.*/
		  return HAL_FLASH_GetError ();
 80002de:	f001 fa0b 	bl	80016f8 <HAL_FLASH_GetError>
 80002e2:	4603      	mov	r3, r0
 80002e4:	e022      	b.n	800032c <Flash_Write_Data+0xac>

	   /* Program the user Flash area word by word*/

	   while (sofar<numberofwords)
	   {
	     if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, StartPageAddress, Data[sofar]) == HAL_OK)
 80002e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80002e8:	009b      	lsls	r3, r3, #2
 80002ea:	68ba      	ldr	r2, [r7, #8]
 80002ec:	4413      	add	r3, r2
 80002ee:	681b      	ldr	r3, [r3, #0]
 80002f0:	2200      	movs	r2, #0
 80002f2:	461c      	mov	r4, r3
 80002f4:	4615      	mov	r5, r2
 80002f6:	4622      	mov	r2, r4
 80002f8:	462b      	mov	r3, r5
 80002fa:	68f9      	ldr	r1, [r7, #12]
 80002fc:	2002      	movs	r0, #2
 80002fe:	f001 f955 	bl	80015ac <HAL_FLASH_Program>
 8000302:	4603      	mov	r3, r0
 8000304:	2b00      	cmp	r3, #0
 8000306:	d106      	bne.n	8000316 <Flash_Write_Data+0x96>
	     {
	    	 StartPageAddress += 4;  // use StartPageAddress += 2 for half word and 8 for double word
 8000308:	68fb      	ldr	r3, [r7, #12]
 800030a:	3304      	adds	r3, #4
 800030c:	60fb      	str	r3, [r7, #12]
	    	 sofar++;
 800030e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000310:	3301      	adds	r3, #1
 8000312:	627b      	str	r3, [r7, #36]	@ 0x24
 8000314:	e003      	b.n	800031e <Flash_Write_Data+0x9e>
	     }
	     else
	     {
	       /* Error occurred while writing data in Flash memory*/
	    	 return HAL_FLASH_GetError ();
 8000316:	f001 f9ef 	bl	80016f8 <HAL_FLASH_GetError>
 800031a:	4603      	mov	r3, r0
 800031c:	e006      	b.n	800032c <Flash_Write_Data+0xac>
	   while (sofar<numberofwords)
 800031e:	88fb      	ldrh	r3, [r7, #6]
 8000320:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000322:	429a      	cmp	r2, r3
 8000324:	dbdf      	blt.n	80002e6 <Flash_Write_Data+0x66>
	     }
	   }

	   /* Lock the Flash to disable the flash control register access (recommended
	      to protect the FLASH memory against possible unwanted operation) *********/
	   HAL_FLASH_Lock();
 8000326:	f001 f9d7 	bl	80016d8 <HAL_FLASH_Lock>

	   return 0;
 800032a:	2300      	movs	r3, #0
}
 800032c:	4618      	mov	r0, r3
 800032e:	3728      	adds	r7, #40	@ 0x28
 8000330:	46bd      	mov	sp, r7
 8000332:	bdb0      	pop	{r4, r5, r7, pc}
 8000334:	2000007c 	.word	0x2000007c

08000338 <Flash_Write_Array>:
	Flash_Read_Data(StartSectorAddress, (uint32_t *)buffer, 1);
	value = Bytes2float(buffer);
	return value;
}
uint32_t Flash_Write_Array(uint32_t StartAddress, uint8_t *data, uint16_t len)
{
 8000338:	b5b0      	push	{r4, r5, r7, lr}
 800033a:	b08e      	sub	sp, #56	@ 0x38
 800033c:	af00      	add	r7, sp, #0
 800033e:	60f8      	str	r0, [r7, #12]
 8000340:	60b9      	str	r1, [r7, #8]
 8000342:	4613      	mov	r3, r2
 8000344:	80fb      	strh	r3, [r7, #6]
    FLASH_EraseInitTypeDef EraseInitStruct;
    uint32_t PAGEError;
    uint32_t CurrentAddress = StartAddress;
 8000346:	68fb      	ldr	r3, [r7, #12]
 8000348:	637b      	str	r3, [r7, #52]	@ 0x34
    uint32_t tempData = 0;
 800034a:	2300      	movs	r3, #0
 800034c:	633b      	str	r3, [r7, #48]	@ 0x30
    uint16_t i = 0;
 800034e:	2300      	movs	r3, #0
 8000350:	85fb      	strh	r3, [r7, #46]	@ 0x2e

    // Mở khóa Flash
    HAL_FLASH_Unlock();
 8000352:	f001 f99b 	bl	800168c <HAL_FLASH_Unlock>

    // Xóa Flash từ trang bắt đầu
    uint32_t StartPage = StartAddress & ~(FLASH_PAGE_SIZE - 1); // Căn chỉnh về đầu trang
 8000356:	68fb      	ldr	r3, [r7, #12]
 8000358:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800035c:	f023 0307 	bic.w	r3, r3, #7
 8000360:	62bb      	str	r3, [r7, #40]	@ 0x28
    EraseInitStruct.TypeErase = FLASH_TYPEERASE_PAGES;
 8000362:	2300      	movs	r3, #0
 8000364:	61bb      	str	r3, [r7, #24]
    EraseInitStruct.PageAddress = StartPage;
 8000366:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000368:	623b      	str	r3, [r7, #32]
    EraseInitStruct.NbPages = ((len + FLASH_PAGE_SIZE - 1) / FLASH_PAGE_SIZE); // Tính số trang cần xóa
 800036a:	88fb      	ldrh	r3, [r7, #6]
 800036c:	f203 73ff 	addw	r3, r3, #2047	@ 0x7ff
 8000370:	0adb      	lsrs	r3, r3, #11
 8000372:	627b      	str	r3, [r7, #36]	@ 0x24

    if (HAL_FLASHEx_Erase(&EraseInitStruct, &PAGEError) != HAL_OK)
 8000374:	f107 0214 	add.w	r2, r7, #20
 8000378:	f107 0318 	add.w	r3, r7, #24
 800037c:	4611      	mov	r1, r2
 800037e:	4618      	mov	r0, r3
 8000380:	f001 fa76 	bl	8001870 <HAL_FLASHEx_Erase>
 8000384:	4603      	mov	r3, r0
 8000386:	2b00      	cmp	r3, #0
 8000388:	d03f      	beq.n	800040a <Flash_Write_Array+0xd2>
    {
        // Xử lý lỗi xóa
        HAL_FLASH_Lock();
 800038a:	f001 f9a5 	bl	80016d8 <HAL_FLASH_Lock>
        return HAL_FLASH_GetError();
 800038e:	f001 f9b3 	bl	80016f8 <HAL_FLASH_GetError>
 8000392:	4603      	mov	r3, r0
 8000394:	e040      	b.n	8000418 <Flash_Write_Array+0xe0>

    // Ghi dữ liệu
    while (i < len)
    {
        // Ghép 4 byte (hoặc ít hơn nếu còn lại < 4 byte)
        tempData = 0;
 8000396:	2300      	movs	r3, #0
 8000398:	633b      	str	r3, [r7, #48]	@ 0x30
        for (uint8_t j = 0; j < 4; j++)
 800039a:	2300      	movs	r3, #0
 800039c:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 80003a0:	e019      	b.n	80003d6 <Flash_Write_Array+0x9e>
        {
            if (i < len)
 80003a2:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 80003a4:	88fb      	ldrh	r3, [r7, #6]
 80003a6:	429a      	cmp	r2, r3
 80003a8:	d210      	bcs.n	80003cc <Flash_Write_Array+0x94>
            {
                tempData |= (data[i] << (8 * j));
 80003aa:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80003ac:	68ba      	ldr	r2, [r7, #8]
 80003ae:	4413      	add	r3, r2
 80003b0:	781b      	ldrb	r3, [r3, #0]
 80003b2:	461a      	mov	r2, r3
 80003b4:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80003b8:	00db      	lsls	r3, r3, #3
 80003ba:	fa02 f303 	lsl.w	r3, r2, r3
 80003be:	461a      	mov	r2, r3
 80003c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80003c2:	4313      	orrs	r3, r2
 80003c4:	633b      	str	r3, [r7, #48]	@ 0x30
                i++;
 80003c6:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80003c8:	3301      	adds	r3, #1
 80003ca:	85fb      	strh	r3, [r7, #46]	@ 0x2e
        for (uint8_t j = 0; j < 4; j++)
 80003cc:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80003d0:	3301      	adds	r3, #1
 80003d2:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 80003d6:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80003da:	2b03      	cmp	r3, #3
 80003dc:	d9e1      	bls.n	80003a2 <Flash_Write_Array+0x6a>
            }
        }

        if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, CurrentAddress, tempData) != HAL_OK)
 80003de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80003e0:	2200      	movs	r2, #0
 80003e2:	461c      	mov	r4, r3
 80003e4:	4615      	mov	r5, r2
 80003e6:	4622      	mov	r2, r4
 80003e8:	462b      	mov	r3, r5
 80003ea:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80003ec:	2002      	movs	r0, #2
 80003ee:	f001 f8dd 	bl	80015ac <HAL_FLASH_Program>
 80003f2:	4603      	mov	r3, r0
 80003f4:	2b00      	cmp	r3, #0
 80003f6:	d005      	beq.n	8000404 <Flash_Write_Array+0xcc>
        {
            // Xử lý lỗi ghi
            HAL_FLASH_Lock();
 80003f8:	f001 f96e 	bl	80016d8 <HAL_FLASH_Lock>
            return HAL_FLASH_GetError();
 80003fc:	f001 f97c 	bl	80016f8 <HAL_FLASH_GetError>
 8000400:	4603      	mov	r3, r0
 8000402:	e009      	b.n	8000418 <Flash_Write_Array+0xe0>
        }

        CurrentAddress += 4; // Tiến đến địa chỉ tiếp theo (ghi 4 byte mỗi lần)
 8000404:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000406:	3304      	adds	r3, #4
 8000408:	637b      	str	r3, [r7, #52]	@ 0x34
    while (i < len)
 800040a:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800040c:	88fb      	ldrh	r3, [r7, #6]
 800040e:	429a      	cmp	r2, r3
 8000410:	d3c1      	bcc.n	8000396 <Flash_Write_Array+0x5e>
    }

    // Khóa Flash sau khi ghi xong
    HAL_FLASH_Lock();
 8000412:	f001 f961 	bl	80016d8 <HAL_FLASH_Lock>

    return 0; // Thành công
 8000416:	2300      	movs	r3, #0
}
 8000418:	4618      	mov	r0, r3
 800041a:	3738      	adds	r7, #56	@ 0x38
 800041c:	46bd      	mov	sp, r7
 800041e:	bdb0      	pop	{r4, r5, r7, pc}

08000420 <debugPrint>:
extern CRC_HandleTypeDef hcrc;
extern UART_HandleTypeDef huart1;


void debugPrint(const char *fmt, ...)
{
 8000420:	b40f      	push	{r0, r1, r2, r3}
 8000422:	b580      	push	{r7, lr}
 8000424:	f5ad 7d1c 	sub.w	sp, sp, #624	@ 0x270
 8000428:	af00      	add	r7, sp, #0
	char buff[300] = {0};
 800042a:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 800042e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000432:	2200      	movs	r2, #0
 8000434:	601a      	str	r2, [r3, #0]
 8000436:	3304      	adds	r3, #4
 8000438:	f44f 7294 	mov.w	r2, #296	@ 0x128
 800043c:	2100      	movs	r1, #0
 800043e:	4618      	mov	r0, r3
 8000440:	f003 fd16 	bl	8003e70 <memset>
	char buff2[320] = {0};
 8000444:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 8000448:	f5a3 731b 	sub.w	r3, r3, #620	@ 0x26c
 800044c:	2200      	movs	r2, #0
 800044e:	601a      	str	r2, [r3, #0]
 8000450:	3304      	adds	r3, #4
 8000452:	f44f 729e 	mov.w	r2, #316	@ 0x13c
 8000456:	2100      	movs	r1, #0
 8000458:	4618      	mov	r0, r3
 800045a:	f003 fd09 	bl	8003e70 <memset>
	va_list arg;
	va_start(arg, fmt);
 800045e:	f507 721f 	add.w	r2, r7, #636	@ 0x27c
 8000462:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 8000466:	f5a3 731c 	sub.w	r3, r3, #624	@ 0x270
 800046a:	601a      	str	r2, [r3, #0]
	vsprintf(buff, fmt, arg);
 800046c:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 8000470:	f5a3 731c 	sub.w	r3, r3, #624	@ 0x270
 8000474:	f507 70a2 	add.w	r0, r7, #324	@ 0x144
 8000478:	681a      	ldr	r2, [r3, #0]
 800047a:	f8d7 1278 	ldr.w	r1, [r7, #632]	@ 0x278
 800047e:	f003 fced 	bl	8003e5c <vsiprintf>
	va_end(arg);
	sprintf(buff2,"@>%03d%s",strlen(buff),buff);
 8000482:	f507 73a2 	add.w	r3, r7, #324	@ 0x144
 8000486:	4618      	mov	r0, r3
 8000488:	f7ff fecc 	bl	8000224 <strlen>
 800048c:	4602      	mov	r2, r0
 800048e:	f507 73a2 	add.w	r3, r7, #324	@ 0x144
 8000492:	1d38      	adds	r0, r7, #4
 8000494:	490a      	ldr	r1, [pc, #40]	@ (80004c0 <debugPrint+0xa0>)
 8000496:	f003 fcab 	bl	8003df0 <siprintf>
	HAL_UART_Transmit(&huart1,(uint8_t*)buff2,strlen(buff2),100);
 800049a:	1d3b      	adds	r3, r7, #4
 800049c:	4618      	mov	r0, r3
 800049e:	f7ff fec1 	bl	8000224 <strlen>
 80004a2:	4603      	mov	r3, r0
 80004a4:	b29a      	uxth	r2, r3
 80004a6:	1d39      	adds	r1, r7, #4
 80004a8:	2364      	movs	r3, #100	@ 0x64
 80004aa:	4806      	ldr	r0, [pc, #24]	@ (80004c4 <debugPrint+0xa4>)
 80004ac:	f002 feda 	bl	8003264 <HAL_UART_Transmit>
}
 80004b0:	bf00      	nop
 80004b2:	f507 771c 	add.w	r7, r7, #624	@ 0x270
 80004b6:	46bd      	mov	sp, r7
 80004b8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80004bc:	b004      	add	sp, #16
 80004be:	4770      	bx	lr
 80004c0:	080047a8 	.word	0x080047a8
 80004c4:	200008e8 	.word	0x200008e8

080004c8 <round_up_u32>:
//	.isNeedUpdateFirmware = 1,
//	.crc32 = 0x96655B80
//};
uint8_t buffer_page_read_write[CODE_PAGE_SIZE];//buffer to read write flash, assurance roundup 4 byte unit write flash
static uint32_t round_up_u32(uint32_t len)
{
 80004c8:	b480      	push	{r7}
 80004ca:	b083      	sub	sp, #12
 80004cc:	af00      	add	r7, sp, #0
 80004ce:	6078      	str	r0, [r7, #4]
    if (len % sizeof(uint32_t))
 80004d0:	687b      	ldr	r3, [r7, #4]
 80004d2:	f003 0303 	and.w	r3, r3, #3
 80004d6:	2b00      	cmp	r3, #0
 80004d8:	d004      	beq.n	80004e4 <round_up_u32+0x1c>
    {
        return (len + sizeof(uint32_t) - (len % sizeof(uint32_t)));
 80004da:	687b      	ldr	r3, [r7, #4]
 80004dc:	f023 0303 	bic.w	r3, r3, #3
 80004e0:	3304      	adds	r3, #4
 80004e2:	e000      	b.n	80004e6 <round_up_u32+0x1e>
    }

    return len;
 80004e4:	687b      	ldr	r3, [r7, #4]
}
 80004e6:	4618      	mov	r0, r3
 80004e8:	370c      	adds	r7, #12
 80004ea:	46bd      	mov	sp, r7
 80004ec:	bc80      	pop	{r7}
 80004ee:	4770      	bx	lr

080004f0 <firmware_update_commitStateFirmware>:
    	debugPrint("%02X ", *((uint8_t*)buf + i));
    }
    debugPrint("\n");
}
void firmware_update_commitStateFirmware(bool isSuccess)
{
 80004f0:	b580      	push	{r7, lr}
 80004f2:	b084      	sub	sp, #16
 80004f4:	af00      	add	r7, sp, #0
 80004f6:	4603      	mov	r3, r0
 80004f8:	71fb      	strb	r3, [r7, #7]
		fwUpdateInfo.isNeedUpdateFirmware = false;
 80004fa:	4b11      	ldr	r3, [pc, #68]	@ (8000540 <firmware_update_commitStateFirmware+0x50>)
 80004fc:	2200      	movs	r2, #0
 80004fe:	605a      	str	r2, [r3, #4]
		uint32_t crc32 = HAL_CRC_Calculate(&hcrc, (uint32_t*)&fwUpdateInfo, 2);
 8000500:	2202      	movs	r2, #2
 8000502:	490f      	ldr	r1, [pc, #60]	@ (8000540 <firmware_update_commitStateFirmware+0x50>)
 8000504:	480f      	ldr	r0, [pc, #60]	@ (8000544 <firmware_update_commitStateFirmware+0x54>)
 8000506:	f000 fedc 	bl	80012c2 <HAL_CRC_Calculate>
 800050a:	60f8      	str	r0, [r7, #12]
//		uint32_t crc32 = crc32_compute((uint8_t*)&fwUpdateInfo,sizeof(firmware_update_info_t) - 4, NULL);
		fwUpdateInfo.crc32 = crc32;
 800050c:	4a0c      	ldr	r2, [pc, #48]	@ (8000540 <firmware_update_commitStateFirmware+0x50>)
 800050e:	68fb      	ldr	r3, [r7, #12]
 8000510:	6093      	str	r3, [r2, #8]
		memset(buffer_page_read_write, 0, CODE_PAGE_SIZE);
 8000512:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000516:	2100      	movs	r1, #0
 8000518:	480b      	ldr	r0, [pc, #44]	@ (8000548 <firmware_update_commitStateFirmware+0x58>)
 800051a:	f003 fca9 	bl	8003e70 <memset>
		memcpy(buffer_page_read_write, &fwUpdateInfo, sizeof(fwUpdateInfo));
 800051e:	4b0a      	ldr	r3, [pc, #40]	@ (8000548 <firmware_update_commitStateFirmware+0x58>)
 8000520:	4a07      	ldr	r2, [pc, #28]	@ (8000540 <firmware_update_commitStateFirmware+0x50>)
 8000522:	ca07      	ldmia	r2, {r0, r1, r2}
 8000524:	e883 0007 	stmia.w	r3, {r0, r1, r2}
		FLASH_PageErase(FLASH_ADDR_FIRMWARE_UPDATE_INFO);
 8000528:	4808      	ldr	r0, [pc, #32]	@ (800054c <firmware_update_commitStateFirmware+0x5c>)
 800052a:	f001 fa29 	bl	8001980 <FLASH_PageErase>
		Flash_Write_Data(FLASH_ADDR_FIRMWARE_UPDATE_INFO, (uint32_t*)buffer_page_read_write,3);
 800052e:	2203      	movs	r2, #3
 8000530:	4905      	ldr	r1, [pc, #20]	@ (8000548 <firmware_update_commitStateFirmware+0x58>)
 8000532:	4806      	ldr	r0, [pc, #24]	@ (800054c <firmware_update_commitStateFirmware+0x5c>)
 8000534:	f7ff fea4 	bl	8000280 <Flash_Write_Data>
//		fmc_erase_page_address(FLASH_ADDR_FIRMWARE_UPDATE_INFO);
//		fmc_program(FLASH_ADDR_FIRMWARE_UPDATE_INFO, (uint32_t*)buffer_page_read_write, round_up_u32(sizeof(fwUpdateInfo))/4);

}
 8000538:	bf00      	nop
 800053a:	3710      	adds	r7, #16
 800053c:	46bd      	mov	sp, r7
 800053e:	bd80      	pop	{r7, pc}
 8000540:	2000008c 	.word	0x2000008c
 8000544:	20000898 	.word	0x20000898
 8000548:	20000098 	.word	0x20000098
 800054c:	0803f000 	.word	0x0803f000

08000550 <firmware_update_checkHaveNewFimrware>:
bool firmware_update_checkHaveNewFimrware()
{
 8000550:	b580      	push	{r7, lr}
 8000552:	b082      	sub	sp, #8
 8000554:	af00      	add	r7, sp, #0
//		memset(buffer_page_read_write, 0, CODE_PAGE_SIZE);
//		memcpy(buffer_page_read_write, &fwUpdateInfo, sizeof(fwUpdateInfo));
//		user_flash_erase(FLASH_ADDR_FIRMWARE_UPDATE_INFO, 1);
//		user_flash_writeToFlash(FLASH_ADDR_FIRMWARE_UPDATE_INFO, (uint8_t*)buffer_page_read_write, round_up_u32(sizeof(fwUpdateInfo))/4);

		memcpy((void*)&fwUpdateInfo, (void*)FLASH_ADDR_FIRMWARE_UPDATE_INFO, sizeof(fwUpdateInfo));
 8000556:	4b1f      	ldr	r3, [pc, #124]	@ (80005d4 <firmware_update_checkHaveNewFimrware+0x84>)
 8000558:	4a1f      	ldr	r2, [pc, #124]	@ (80005d8 <firmware_update_checkHaveNewFimrware+0x88>)
 800055a:	ca07      	ldmia	r2, {r0, r1, r2}
 800055c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
		FIRMWARE_UPDATE_DGB("firmware info size %d: crc - 0x%08X\n", sizeof(firmware_update_info_t), fwUpdateInfo.crc32);
 8000560:	4b1c      	ldr	r3, [pc, #112]	@ (80005d4 <firmware_update_checkHaveNewFimrware+0x84>)
 8000562:	689b      	ldr	r3, [r3, #8]
 8000564:	461a      	mov	r2, r3
 8000566:	210c      	movs	r1, #12
 8000568:	481c      	ldr	r0, [pc, #112]	@ (80005dc <firmware_update_checkHaveNewFimrware+0x8c>)
 800056a:	f7ff ff59 	bl	8000420 <debugPrint>
//		NRF_LOG_HEXDUMP_INFO(&fwUpdateInfo, sizeof(firmware_update_info_t));
		uint32_t crc32 = HAL_CRC_Calculate(&hcrc, (uint32_t*)&fwUpdateInfo, 2);
 800056e:	2202      	movs	r2, #2
 8000570:	4918      	ldr	r1, [pc, #96]	@ (80005d4 <firmware_update_checkHaveNewFimrware+0x84>)
 8000572:	481b      	ldr	r0, [pc, #108]	@ (80005e0 <firmware_update_checkHaveNewFimrware+0x90>)
 8000574:	f000 fea5 	bl	80012c2 <HAL_CRC_Calculate>
 8000578:	6078      	str	r0, [r7, #4]
//		uint32_t crc32 = crc32_compute((uint8_t*)&fwUpdateInfo,sizeof(firmware_update_info_t) - 4, NULL);
		FIRMWARE_UPDATE_DGB("crc cal: 0x%08X\n", crc32);
 800057a:	6879      	ldr	r1, [r7, #4]
 800057c:	4819      	ldr	r0, [pc, #100]	@ (80005e4 <firmware_update_checkHaveNewFimrware+0x94>)
 800057e:	f7ff ff4f 	bl	8000420 <debugPrint>
		if(fwUpdateInfo.crc32 == 0xFFFFFFFF || fwUpdateInfo.crc32 != crc32)
 8000582:	4b14      	ldr	r3, [pc, #80]	@ (80005d4 <firmware_update_checkHaveNewFimrware+0x84>)
 8000584:	689b      	ldr	r3, [r3, #8]
 8000586:	f1b3 3fff 	cmp.w	r3, #4294967295
 800058a:	d004      	beq.n	8000596 <firmware_update_checkHaveNewFimrware+0x46>
 800058c:	4b11      	ldr	r3, [pc, #68]	@ (80005d4 <firmware_update_checkHaveNewFimrware+0x84>)
 800058e:	689b      	ldr	r3, [r3, #8]
 8000590:	687a      	ldr	r2, [r7, #4]
 8000592:	429a      	cmp	r2, r3
 8000594:	d003      	beq.n	800059e <firmware_update_checkHaveNewFimrware+0x4e>
		{
				FIRMWARE_UPDATE_DGB("fw info empty\n");
 8000596:	4814      	ldr	r0, [pc, #80]	@ (80005e8 <firmware_update_checkHaveNewFimrware+0x98>)
 8000598:	f7ff ff42 	bl	8000420 <debugPrint>
 800059c:	e00b      	b.n	80005b6 <firmware_update_checkHaveNewFimrware+0x66>
		}
		else
		{
				if(fwUpdateInfo.isNeedUpdateFirmware != 0)
 800059e:	4b0d      	ldr	r3, [pc, #52]	@ (80005d4 <firmware_update_checkHaveNewFimrware+0x84>)
 80005a0:	685b      	ldr	r3, [r3, #4]
 80005a2:	2b00      	cmp	r3, #0
 80005a4:	d007      	beq.n	80005b6 <firmware_update_checkHaveNewFimrware+0x66>
				{
						FIRMWARE_UPDATE_DGB("Need update new firmware size %d byte\n",fwUpdateInfo.firmwareSize);
 80005a6:	4b0b      	ldr	r3, [pc, #44]	@ (80005d4 <firmware_update_checkHaveNewFimrware+0x84>)
 80005a8:	681b      	ldr	r3, [r3, #0]
 80005aa:	4619      	mov	r1, r3
 80005ac:	480f      	ldr	r0, [pc, #60]	@ (80005ec <firmware_update_checkHaveNewFimrware+0x9c>)
 80005ae:	f7ff ff37 	bl	8000420 <debugPrint>
						return true;
 80005b2:	2301      	movs	r3, #1
 80005b4:	e009      	b.n	80005ca <firmware_update_checkHaveNewFimrware+0x7a>
				}
		}
		FIRMWARE_UPDATE_DGB("No need update firmware\n");
 80005b6:	480e      	ldr	r0, [pc, #56]	@ (80005f0 <firmware_update_checkHaveNewFimrware+0xa0>)
 80005b8:	f7ff ff32 	bl	8000420 <debugPrint>
		FIRMWARE_UPDATE_DGB("Current firmware size %d byte\n",fwUpdateInfo.firmwareSize);
 80005bc:	4b05      	ldr	r3, [pc, #20]	@ (80005d4 <firmware_update_checkHaveNewFimrware+0x84>)
 80005be:	681b      	ldr	r3, [r3, #0]
 80005c0:	4619      	mov	r1, r3
 80005c2:	480c      	ldr	r0, [pc, #48]	@ (80005f4 <firmware_update_checkHaveNewFimrware+0xa4>)
 80005c4:	f7ff ff2c 	bl	8000420 <debugPrint>
		return false;
 80005c8:	2300      	movs	r3, #0
}
 80005ca:	4618      	mov	r0, r3
 80005cc:	3708      	adds	r7, #8
 80005ce:	46bd      	mov	sp, r7
 80005d0:	bd80      	pop	{r7, pc}
 80005d2:	bf00      	nop
 80005d4:	2000008c 	.word	0x2000008c
 80005d8:	0803f000 	.word	0x0803f000
 80005dc:	080047c4 	.word	0x080047c4
 80005e0:	20000898 	.word	0x20000898
 80005e4:	080047ec 	.word	0x080047ec
 80005e8:	08004800 	.word	0x08004800
 80005ec:	08004810 	.word	0x08004810
 80005f0:	08004838 	.word	0x08004838
 80005f4:	08004854 	.word	0x08004854

080005f8 <firmware_update_updateNewFirmware>:


bool firmware_update_updateNewFirmware()
{
 80005f8:	b580      	push	{r7, lr}
 80005fa:	b088      	sub	sp, #32
 80005fc:	af00      	add	r7, sp, #0
		uint32_t firmware_size = fwUpdateInfo.firmwareSize;
 80005fe:	4b30      	ldr	r3, [pc, #192]	@ (80006c0 <firmware_update_updateNewFirmware+0xc8>)
 8000600:	681b      	ldr	r3, [r3, #0]
 8000602:	60bb      	str	r3, [r7, #8]
		uint32_t num_page_need_erase;
		uint32_t firmware_bytes_left = firmware_size % CODE_PAGE_SIZE;
 8000604:	68bb      	ldr	r3, [r7, #8]
 8000606:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800060a:	607b      	str	r3, [r7, #4]
		if(firmware_bytes_left == 0)
 800060c:	687b      	ldr	r3, [r7, #4]
 800060e:	2b00      	cmp	r3, #0
 8000610:	d103      	bne.n	800061a <firmware_update_updateNewFirmware+0x22>
		{
				num_page_need_erase = firmware_size/CODE_PAGE_SIZE;
 8000612:	68bb      	ldr	r3, [r7, #8]
 8000614:	0adb      	lsrs	r3, r3, #11
 8000616:	61fb      	str	r3, [r7, #28]
 8000618:	e003      	b.n	8000622 <firmware_update_updateNewFirmware+0x2a>
		}
		else
		{
				num_page_need_erase = 1 + firmware_size/CODE_PAGE_SIZE;
 800061a:	68bb      	ldr	r3, [r7, #8]
 800061c:	0adb      	lsrs	r3, r3, #11
 800061e:	3301      	adds	r3, #1
 8000620:	61fb      	str	r3, [r7, #28]
		}

		uint32_t dst_addr = FLASH_ADDR_START_APPLICATION;
 8000622:	4b28      	ldr	r3, [pc, #160]	@ (80006c4 <firmware_update_updateNewFirmware+0xcc>)
 8000624:	61bb      	str	r3, [r7, #24]
		uint32_t src_addr = FLASH_ADDR_FIRMWARE_UPDATE_DOWNLOAD;
 8000626:	4b28      	ldr	r3, [pc, #160]	@ (80006c8 <firmware_update_updateNewFirmware+0xd0>)
 8000628:	617b      	str	r3, [r7, #20]


		FIRMWARE_UPDATE_DGB("Firmware size: %d bytes, num page erase: %d\n",firmware_size, num_page_need_erase);
 800062a:	69fa      	ldr	r2, [r7, #28]
 800062c:	68b9      	ldr	r1, [r7, #8]
 800062e:	4827      	ldr	r0, [pc, #156]	@ (80006cc <firmware_update_updateNewFirmware+0xd4>)
 8000630:	f7ff fef6 	bl	8000420 <debugPrint>

		FIRMWARE_UPDATE_DGB("src_start_addr: 0x%08X, dst_start_addr: 0x%08X\n",src_addr,dst_addr);
 8000634:	69ba      	ldr	r2, [r7, #24]
 8000636:	6979      	ldr	r1, [r7, #20]
 8000638:	4825      	ldr	r0, [pc, #148]	@ (80006d0 <firmware_update_updateNewFirmware+0xd8>)
 800063a:	f7ff fef1 	bl	8000420 <debugPrint>

		for(uint32_t page_idx = 0; page_idx < num_page_need_erase; page_idx++)
 800063e:	2300      	movs	r3, #0
 8000640:	613b      	str	r3, [r7, #16]
 8000642:	e02f      	b.n	80006a4 <firmware_update_updateNewFirmware+0xac>
		{
				uint32_t size_copy = CODE_PAGE_SIZE;
 8000644:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000648:	60fb      	str	r3, [r7, #12]
				FLASH_PageErase(dst_addr);
 800064a:	69b8      	ldr	r0, [r7, #24]
 800064c:	f001 f998 	bl	8001980 <FLASH_PageErase>
				if((page_idx	== num_page_need_erase - 1) && firmware_bytes_left > 0)
 8000650:	69fb      	ldr	r3, [r7, #28]
 8000652:	3b01      	subs	r3, #1
 8000654:	693a      	ldr	r2, [r7, #16]
 8000656:	429a      	cmp	r2, r3
 8000658:	d106      	bne.n	8000668 <firmware_update_updateNewFirmware+0x70>
 800065a:	687b      	ldr	r3, [r7, #4]
 800065c:	2b00      	cmp	r3, #0
 800065e:	d003      	beq.n	8000668 <firmware_update_updateNewFirmware+0x70>
				{
						size_copy = round_up_u32(firmware_bytes_left);
 8000660:	6878      	ldr	r0, [r7, #4]
 8000662:	f7ff ff31 	bl	80004c8 <round_up_u32>
 8000666:	60f8      	str	r0, [r7, #12]
				}
				FIRMWARE_UPDATE_DGB("copy from 0x%08X to 0x%08X with %d bytes\n",src_addr, dst_addr, size_copy);
 8000668:	68fb      	ldr	r3, [r7, #12]
 800066a:	69ba      	ldr	r2, [r7, #24]
 800066c:	6979      	ldr	r1, [r7, #20]
 800066e:	4819      	ldr	r0, [pc, #100]	@ (80006d4 <firmware_update_updateNewFirmware+0xdc>)
 8000670:	f7ff fed6 	bl	8000420 <debugPrint>
				memcpy(buffer_page_read_write, (void*)src_addr, size_copy);
 8000674:	697b      	ldr	r3, [r7, #20]
 8000676:	68fa      	ldr	r2, [r7, #12]
 8000678:	4619      	mov	r1, r3
 800067a:	4817      	ldr	r0, [pc, #92]	@ (80006d8 <firmware_update_updateNewFirmware+0xe0>)
 800067c:	f003 fc2c 	bl	8003ed8 <memcpy>
				Flash_Write_Array(dst_addr, (uint8_t*)buffer_page_read_write, size_copy);
 8000680:	68fb      	ldr	r3, [r7, #12]
 8000682:	b29b      	uxth	r3, r3
 8000684:	461a      	mov	r2, r3
 8000686:	4914      	ldr	r1, [pc, #80]	@ (80006d8 <firmware_update_updateNewFirmware+0xe0>)
 8000688:	69b8      	ldr	r0, [r7, #24]
 800068a:	f7ff fe55 	bl	8000338 <Flash_Write_Array>

				dst_addr = dst_addr + CODE_PAGE_SIZE;
 800068e:	69bb      	ldr	r3, [r7, #24]
 8000690:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8000694:	61bb      	str	r3, [r7, #24]
				src_addr = src_addr + CODE_PAGE_SIZE;
 8000696:	697b      	ldr	r3, [r7, #20]
 8000698:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800069c:	617b      	str	r3, [r7, #20]
		for(uint32_t page_idx = 0; page_idx < num_page_need_erase; page_idx++)
 800069e:	693b      	ldr	r3, [r7, #16]
 80006a0:	3301      	adds	r3, #1
 80006a2:	613b      	str	r3, [r7, #16]
 80006a4:	693a      	ldr	r2, [r7, #16]
 80006a6:	69fb      	ldr	r3, [r7, #28]
 80006a8:	429a      	cmp	r2, r3
 80006aa:	d3cb      	bcc.n	8000644 <firmware_update_updateNewFirmware+0x4c>
		}

		//calculate checksum or hash to verify
		dst_addr = FLASH_ADDR_START_APPLICATION;
 80006ac:	4b05      	ldr	r3, [pc, #20]	@ (80006c4 <firmware_update_updateNewFirmware+0xcc>)
 80006ae:	61bb      	str	r3, [r7, #24]
//		{
//				FIRMWARE_UPDATE_DGB("hash not match\n");
//				return false;
//		}
//		FIRMWARE_UPDATE_DGB("hash check OK\n");
		firmware_update_commitStateFirmware(true);
 80006b0:	2001      	movs	r0, #1
 80006b2:	f7ff ff1d 	bl	80004f0 <firmware_update_commitStateFirmware>
		return true;
 80006b6:	2301      	movs	r3, #1
//			FIRMWARE_UPDATE_DGB("Something error!!!\n");
//
//		//return false if verify fails or any error
//		return false;
//
}
 80006b8:	4618      	mov	r0, r3
 80006ba:	3720      	adds	r7, #32
 80006bc:	46bd      	mov	sp, r7
 80006be:	bd80      	pop	{r7, pc}
 80006c0:	2000008c 	.word	0x2000008c
 80006c4:	08005000 	.word	0x08005000
 80006c8:	08021800 	.word	0x08021800
 80006cc:	08004874 	.word	0x08004874
 80006d0:	080048a4 	.word	0x080048a4
 80006d4:	080048d4 	.word	0x080048d4
 80006d8:	20000098 	.word	0x20000098

080006dc <BootJumpToApplication>:
#include "stdio.h"
#define ADDR_APP_PROGRAM 0x08005000
#include "stm32f1xx_hal.h"

void BootJumpToApplication(uint32_t appAddress)
{
 80006dc:	b580      	push	{r7, lr}
 80006de:	b086      	sub	sp, #24
 80006e0:	af00      	add	r7, sp, #0
 80006e2:	6078      	str	r0, [r7, #4]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80006e4:	b672      	cpsid	i
}
 80006e6:	bf00      	nop
    // VÃ´ hiá»‡u hÃ³a táº¥t cáº£ cÃ¡c ngáº¯t

	__disable_irq();
    // Reset táº¥t cáº£ cÃ¡c ngáº¯t pending trong NVIC
    for (uint32_t i = 0; i < 8; i++) {
 80006e8:	2300      	movs	r3, #0
 80006ea:	617b      	str	r3, [r7, #20]
 80006ec:	e010      	b.n	8000710 <BootJumpToApplication+0x34>
        NVIC->ICER[i] = 0xFFFFFFFF;
 80006ee:	4a1c      	ldr	r2, [pc, #112]	@ (8000760 <BootJumpToApplication+0x84>)
 80006f0:	697b      	ldr	r3, [r7, #20]
 80006f2:	3320      	adds	r3, #32
 80006f4:	f04f 31ff 	mov.w	r1, #4294967295
 80006f8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        NVIC->ICPR[i] = 0xFFFFFFFF;
 80006fc:	4a18      	ldr	r2, [pc, #96]	@ (8000760 <BootJumpToApplication+0x84>)
 80006fe:	697b      	ldr	r3, [r7, #20]
 8000700:	3360      	adds	r3, #96	@ 0x60
 8000702:	f04f 31ff 	mov.w	r1, #4294967295
 8000706:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (uint32_t i = 0; i < 8; i++) {
 800070a:	697b      	ldr	r3, [r7, #20]
 800070c:	3301      	adds	r3, #1
 800070e:	617b      	str	r3, [r7, #20]
 8000710:	697b      	ldr	r3, [r7, #20]
 8000712:	2b07      	cmp	r3, #7
 8000714:	d9eb      	bls.n	80006ee <BootJumpToApplication+0x12>
    }
    // Táº¯t bá»™ Ä‘áº¿m SysTick
    SysTick->CTRL = 0;
 8000716:	4b13      	ldr	r3, [pc, #76]	@ (8000764 <BootJumpToApplication+0x88>)
 8000718:	2200      	movs	r2, #0
 800071a:	601a      	str	r2, [r3, #0]
    SCB->ICSR |= SCB_ICSR_PENDSTCLR_Msk;
 800071c:	4b12      	ldr	r3, [pc, #72]	@ (8000768 <BootJumpToApplication+0x8c>)
 800071e:	685b      	ldr	r3, [r3, #4]
 8000720:	4a11      	ldr	r2, [pc, #68]	@ (8000768 <BootJumpToApplication+0x8c>)
 8000722:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000726:	6053      	str	r3, [r2, #4]

    // VÃ´ hiá»‡u hÃ³a cÃ¡c lá»—i há»‡ thá»‘ng (usage, bus, memory faults)
    SCB->SHCSR &= ~(SCB_SHCSR_USGFAULTENA_Msk |
 8000728:	4b0f      	ldr	r3, [pc, #60]	@ (8000768 <BootJumpToApplication+0x8c>)
 800072a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800072c:	4a0e      	ldr	r2, [pc, #56]	@ (8000768 <BootJumpToApplication+0x8c>)
 800072e:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8000732:	6253      	str	r3, [r2, #36]	@ 0x24
                    SCB_SHCSR_BUSFAULTENA_Msk |
                    SCB_SHCSR_MEMFAULTENA_Msk);

    // Thiáº¿t láº­p láº¡i vector table Ä‘á»ƒ trá»? Ä‘áº¿n á»©ng dá»¥ng
    SCB->VTOR = appAddress;
 8000734:	4a0c      	ldr	r2, [pc, #48]	@ (8000768 <BootJumpToApplication+0x8c>)
 8000736:	687b      	ldr	r3, [r7, #4]
 8000738:	6093      	str	r3, [r2, #8]

    // Thiáº¿t láº­p Main Stack Pointer tá»« vector table cá»§a á»©ng dá»¥ng
    __set_MSP(*((volatile uint32_t*)appAddress));
 800073a:	687b      	ldr	r3, [r7, #4]
 800073c:	681b      	ldr	r3, [r3, #0]
 800073e:	60bb      	str	r3, [r7, #8]
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 8000740:	68bb      	ldr	r3, [r7, #8]
 8000742:	f383 8808 	msr	MSP, r3
}
 8000746:	bf00      	nop

    // Láº¥y Ä‘á»‹a chá»‰ cá»§a hÃ m reset handler tá»« vector table
    uint32_t jumpAddress = *((volatile uint32_t*)(appAddress + 4));
 8000748:	687b      	ldr	r3, [r7, #4]
 800074a:	3304      	adds	r3, #4
 800074c:	681b      	ldr	r3, [r3, #0]
 800074e:	613b      	str	r3, [r7, #16]
    void (*resetHandler)(void) = (void*)jumpAddress;
 8000750:	693b      	ldr	r3, [r7, #16]
 8000752:	60fb      	str	r3, [r7, #12]
    // Nháº£y Ä‘áº¿n hÃ m reset handler cá»§a á»©ng dá»¥ng
    resetHandler();
 8000754:	68fb      	ldr	r3, [r7, #12]
 8000756:	4798      	blx	r3
}
 8000758:	bf00      	nop
 800075a:	3718      	adds	r7, #24
 800075c:	46bd      	mov	sp, r7
 800075e:	bd80      	pop	{r7, pc}
 8000760:	e000e100 	.word	0xe000e100
 8000764:	e000e010 	.word	0xe000e010
 8000768:	e000ed00 	.word	0xe000ed00

0800076c <SOFT_RESET>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void SOFT_RESET(void)
{
 800076c:	b580      	push	{r7, lr}
 800076e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000770:	b672      	cpsid	i
}
 8000772:	bf00      	nop
    __disable_irq();// Close all interrupts
	HAL_NVIC_SystemReset();//RESET MCU
 8000774:	f000 fd79 	bl	800126a <HAL_NVIC_SystemReset>
}
 8000778:	bf00      	nop
 800077a:	bd80      	pop	{r7, pc}

0800077c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800077c:	b580      	push	{r7, lr}
 800077e:	b082      	sub	sp, #8
 8000780:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsie i" : : : "memory");
 8000782:	b662      	cpsie	i
}
 8000784:	bf00      	nop
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000786:	f000 fbd3 	bl	8000f30 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800078a:	f000 f871 	bl	8000870 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800078e:	f000 f995 	bl	8000abc <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000792:	f000 f93f 	bl	8000a14 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8000796:	f000 f967 	bl	8000a68 <MX_USART2_UART_Init>
  MX_CRC_Init();
 800079a:	f000 f8af 	bl	80008fc <MX_CRC_Init>
  MX_TIM3_Init();
 800079e:	f000 f8c1 	bl	8000924 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 80007a2:	210c      	movs	r1, #12
 80007a4:	4829      	ldr	r0, [pc, #164]	@ (800084c <main+0xd0>)
 80007a6:	f001 ff71 	bl	800268c <HAL_TIM_PWM_Start>
  htim3.Instance->CCR4 = 200;
 80007aa:	4b28      	ldr	r3, [pc, #160]	@ (800084c <main+0xd0>)
 80007ac:	681b      	ldr	r3, [r3, #0]
 80007ae:	22c8      	movs	r2, #200	@ 0xc8
 80007b0:	641a      	str	r2, [r3, #64]	@ 0x40
  debugPrint("BOOTLOADER: Init done\r\n");
 80007b2:	4827      	ldr	r0, [pc, #156]	@ (8000850 <main+0xd4>)
 80007b4:	f7ff fe34 	bl	8000420 <debugPrint>
  debugPrint("BOOTLOADER: HW_VER: %d, FW_VER: %d\n", HW_VER_NUMBER, FIRM_VER);
 80007b8:	2201      	movs	r2, #1
 80007ba:	2101      	movs	r1, #1
 80007bc:	4825      	ldr	r0, [pc, #148]	@ (8000854 <main+0xd8>)
 80007be:	f7ff fe2f 	bl	8000420 <debugPrint>
//  uint16_t cnt = 0;
  debugPrint("Bootloader custom start!\n");
 80007c2:	4825      	ldr	r0, [pc, #148]	@ (8000858 <main+0xdc>)
 80007c4:	f7ff fe2c 	bl	8000420 <debugPrint>
  HAL_Delay(100);
 80007c8:	2064      	movs	r0, #100	@ 0x64
 80007ca:	f000 fc13 	bl	8000ff4 <HAL_Delay>
  volatile uint8_t retry = 4;
 80007ce:	2304      	movs	r3, #4
 80007d0:	71fb      	strb	r3, [r7, #7]

  if(firmware_update_checkHaveNewFimrware())
 80007d2:	f7ff febd 	bl	8000550 <firmware_update_checkHaveNewFimrware>
 80007d6:	4603      	mov	r3, r0
 80007d8:	2b00      	cmp	r3, #0
 80007da:	d02a      	beq.n	8000832 <main+0xb6>
  		{
  			while (--retry)
 80007dc:	e012      	b.n	8000804 <main+0x88>
  			{
  				if(firmware_update_updateNewFirmware())
 80007de:	f7ff ff0b 	bl	80005f8 <firmware_update_updateNewFirmware>
 80007e2:	4603      	mov	r3, r0
 80007e4:	2b00      	cmp	r3, #0
 80007e6:	d003      	beq.n	80007f0 <main+0x74>
  				{
  					debugPrint("update firmware success!\n");
 80007e8:	481c      	ldr	r0, [pc, #112]	@ (800085c <main+0xe0>)
 80007ea:	f7ff fe19 	bl	8000420 <debugPrint>
  						break;
 80007ee:	e011      	b.n	8000814 <main+0x98>
  				}
  				else
  				{
  					debugPrint("update firmware fail, retry left %d",retry);
 80007f0:	79fb      	ldrb	r3, [r7, #7]
 80007f2:	b2db      	uxtb	r3, r3
 80007f4:	4619      	mov	r1, r3
 80007f6:	481a      	ldr	r0, [pc, #104]	@ (8000860 <main+0xe4>)
 80007f8:	f7ff fe12 	bl	8000420 <debugPrint>
  				}
  				HAL_Delay(5000);
 80007fc:	f241 3088 	movw	r0, #5000	@ 0x1388
 8000800:	f000 fbf8 	bl	8000ff4 <HAL_Delay>
  			while (--retry)
 8000804:	79fb      	ldrb	r3, [r7, #7]
 8000806:	b2db      	uxtb	r3, r3
 8000808:	3b01      	subs	r3, #1
 800080a:	b2db      	uxtb	r3, r3
 800080c:	461a      	mov	r2, r3
 800080e:	71fa      	strb	r2, [r7, #7]
 8000810:	2b00      	cmp	r3, #0
 8000812:	d1e4      	bne.n	80007de <main+0x62>
  			}
  			if(retry == 0)
 8000814:	79fb      	ldrb	r3, [r7, #7]
 8000816:	b2db      	uxtb	r3, r3
 8000818:	2b00      	cmp	r3, #0
 800081a:	d10a      	bne.n	8000832 <main+0xb6>
  			{
  				debugPrint("restart....\n");
 800081c:	4811      	ldr	r0, [pc, #68]	@ (8000864 <main+0xe8>)
 800081e:	f7ff fdff 	bl	8000420 <debugPrint>
  				HAL_Delay(10000);
 8000822:	f242 7010 	movw	r0, #10000	@ 0x2710
 8000826:	f000 fbe5 	bl	8000ff4 <HAL_Delay>
  				SOFT_RESET();
 800082a:	f7ff ff9f 	bl	800076c <SOFT_RESET>
  				while(1);
 800082e:	bf00      	nop
 8000830:	e7fd      	b.n	800082e <main+0xb2>
//		debugPrint("jump to app ... %d\n",i);
////		 HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
//		 HAL_Delay(1000);
//      }
//				cnt++;
				break;
 8000832:	bf00      	nop
  }
  BootJumpToApplication(FLASH_ADDR_START_APPLICATION);
 8000834:	480c      	ldr	r0, [pc, #48]	@ (8000868 <main+0xec>)
 8000836:	f7ff ff51 	bl	80006dc <BootJumpToApplication>
  debugPrint("After main, should never be reached.\n");
 800083a:	480c      	ldr	r0, [pc, #48]	@ (800086c <main+0xf0>)
 800083c:	f7ff fdf0 	bl	8000420 <debugPrint>
 8000840:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8000842:	4618      	mov	r0, r3
 8000844:	3708      	adds	r7, #8
 8000846:	46bd      	mov	sp, r7
 8000848:	bd80      	pop	{r7, pc}
 800084a:	bf00      	nop
 800084c:	200008a0 	.word	0x200008a0
 8000850:	08004900 	.word	0x08004900
 8000854:	08004918 	.word	0x08004918
 8000858:	0800493c 	.word	0x0800493c
 800085c:	08004958 	.word	0x08004958
 8000860:	08004974 	.word	0x08004974
 8000864:	08004998 	.word	0x08004998
 8000868:	08005000 	.word	0x08005000
 800086c:	080049a8 	.word	0x080049a8

08000870 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000870:	b580      	push	{r7, lr}
 8000872:	b090      	sub	sp, #64	@ 0x40
 8000874:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000876:	f107 0318 	add.w	r3, r7, #24
 800087a:	2228      	movs	r2, #40	@ 0x28
 800087c:	2100      	movs	r1, #0
 800087e:	4618      	mov	r0, r3
 8000880:	f003 faf6 	bl	8003e70 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000884:	1d3b      	adds	r3, r7, #4
 8000886:	2200      	movs	r2, #0
 8000888:	601a      	str	r2, [r3, #0]
 800088a:	605a      	str	r2, [r3, #4]
 800088c:	609a      	str	r2, [r3, #8]
 800088e:	60da      	str	r2, [r3, #12]
 8000890:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000892:	2301      	movs	r3, #1
 8000894:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000896:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800089a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV2;
 800089c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80008a0:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80008a2:	2301      	movs	r3, #1
 80008a4:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80008a6:	2302      	movs	r3, #2
 80008a8:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80008aa:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80008ae:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80008b0:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80008b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008b6:	f107 0318 	add.w	r3, r7, #24
 80008ba:	4618      	mov	r0, r3
 80008bc:	f001 fa2c 	bl	8001d18 <HAL_RCC_OscConfig>
 80008c0:	4603      	mov	r3, r0
 80008c2:	2b00      	cmp	r3, #0
 80008c4:	d001      	beq.n	80008ca <SystemClock_Config+0x5a>
  {
    Error_Handler();
 80008c6:	f000 f957 	bl	8000b78 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008ca:	230f      	movs	r3, #15
 80008cc:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80008ce:	2302      	movs	r3, #2
 80008d0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008d2:	2300      	movs	r3, #0
 80008d4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80008d6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80008da:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80008dc:	2300      	movs	r3, #0
 80008de:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80008e0:	1d3b      	adds	r3, r7, #4
 80008e2:	2102      	movs	r1, #2
 80008e4:	4618      	mov	r0, r3
 80008e6:	f001 fc99 	bl	800221c <HAL_RCC_ClockConfig>
 80008ea:	4603      	mov	r3, r0
 80008ec:	2b00      	cmp	r3, #0
 80008ee:	d001      	beq.n	80008f4 <SystemClock_Config+0x84>
  {
    Error_Handler();
 80008f0:	f000 f942 	bl	8000b78 <Error_Handler>
  }
}
 80008f4:	bf00      	nop
 80008f6:	3740      	adds	r7, #64	@ 0x40
 80008f8:	46bd      	mov	sp, r7
 80008fa:	bd80      	pop	{r7, pc}

080008fc <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 80008fc:	b580      	push	{r7, lr}
 80008fe:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8000900:	4b06      	ldr	r3, [pc, #24]	@ (800091c <MX_CRC_Init+0x20>)
 8000902:	4a07      	ldr	r2, [pc, #28]	@ (8000920 <MX_CRC_Init+0x24>)
 8000904:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8000906:	4805      	ldr	r0, [pc, #20]	@ (800091c <MX_CRC_Init+0x20>)
 8000908:	f000 fcbf 	bl	800128a <HAL_CRC_Init>
 800090c:	4603      	mov	r3, r0
 800090e:	2b00      	cmp	r3, #0
 8000910:	d001      	beq.n	8000916 <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 8000912:	f000 f931 	bl	8000b78 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8000916:	bf00      	nop
 8000918:	bd80      	pop	{r7, pc}
 800091a:	bf00      	nop
 800091c:	20000898 	.word	0x20000898
 8000920:	40023000 	.word	0x40023000

08000924 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000924:	b580      	push	{r7, lr}
 8000926:	b08e      	sub	sp, #56	@ 0x38
 8000928:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800092a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800092e:	2200      	movs	r2, #0
 8000930:	601a      	str	r2, [r3, #0]
 8000932:	605a      	str	r2, [r3, #4]
 8000934:	609a      	str	r2, [r3, #8]
 8000936:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000938:	f107 0320 	add.w	r3, r7, #32
 800093c:	2200      	movs	r2, #0
 800093e:	601a      	str	r2, [r3, #0]
 8000940:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000942:	1d3b      	adds	r3, r7, #4
 8000944:	2200      	movs	r2, #0
 8000946:	601a      	str	r2, [r3, #0]
 8000948:	605a      	str	r2, [r3, #4]
 800094a:	609a      	str	r2, [r3, #8]
 800094c:	60da      	str	r2, [r3, #12]
 800094e:	611a      	str	r2, [r3, #16]
 8000950:	615a      	str	r2, [r3, #20]
 8000952:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000954:	4b2d      	ldr	r3, [pc, #180]	@ (8000a0c <MX_TIM3_Init+0xe8>)
 8000956:	4a2e      	ldr	r2, [pc, #184]	@ (8000a10 <MX_TIM3_Init+0xec>)
 8000958:	601a      	str	r2, [r3, #0]
    htim3.Init.Prescaler = 18000-1;
 800095a:	4b2c      	ldr	r3, [pc, #176]	@ (8000a0c <MX_TIM3_Init+0xe8>)
 800095c:	f244 624f 	movw	r2, #17999	@ 0x464f
 8000960:	605a      	str	r2, [r3, #4]
    htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000962:	4b2a      	ldr	r3, [pc, #168]	@ (8000a0c <MX_TIM3_Init+0xe8>)
 8000964:	2200      	movs	r2, #0
 8000966:	609a      	str	r2, [r3, #8]
    htim3.Init.Period = 2000-1;
 8000968:	4b28      	ldr	r3, [pc, #160]	@ (8000a0c <MX_TIM3_Init+0xe8>)
 800096a:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 800096e:	60da      	str	r2, [r3, #12]
    htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000970:	4b26      	ldr	r3, [pc, #152]	@ (8000a0c <MX_TIM3_Init+0xe8>)
 8000972:	2200      	movs	r2, #0
 8000974:	611a      	str	r2, [r3, #16]
    htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000976:	4b25      	ldr	r3, [pc, #148]	@ (8000a0c <MX_TIM3_Init+0xe8>)
 8000978:	2200      	movs	r2, #0
 800097a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800097c:	4823      	ldr	r0, [pc, #140]	@ (8000a0c <MX_TIM3_Init+0xe8>)
 800097e:	f001 fddd 	bl	800253c <HAL_TIM_Base_Init>
 8000982:	4603      	mov	r3, r0
 8000984:	2b00      	cmp	r3, #0
 8000986:	d001      	beq.n	800098c <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8000988:	f000 f8f6 	bl	8000b78 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800098c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000990:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000992:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000996:	4619      	mov	r1, r3
 8000998:	481c      	ldr	r0, [pc, #112]	@ (8000a0c <MX_TIM3_Init+0xe8>)
 800099a:	f001 fff3 	bl	8002984 <HAL_TIM_ConfigClockSource>
 800099e:	4603      	mov	r3, r0
 80009a0:	2b00      	cmp	r3, #0
 80009a2:	d001      	beq.n	80009a8 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 80009a4:	f000 f8e8 	bl	8000b78 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80009a8:	4818      	ldr	r0, [pc, #96]	@ (8000a0c <MX_TIM3_Init+0xe8>)
 80009aa:	f001 fe16 	bl	80025da <HAL_TIM_PWM_Init>
 80009ae:	4603      	mov	r3, r0
 80009b0:	2b00      	cmp	r3, #0
 80009b2:	d001      	beq.n	80009b8 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 80009b4:	f000 f8e0 	bl	8000b78 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80009b8:	2300      	movs	r3, #0
 80009ba:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80009bc:	2300      	movs	r3, #0
 80009be:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80009c0:	f107 0320 	add.w	r3, r7, #32
 80009c4:	4619      	mov	r1, r3
 80009c6:	4811      	ldr	r0, [pc, #68]	@ (8000a0c <MX_TIM3_Init+0xe8>)
 80009c8:	f002 fb90 	bl	80030ec <HAL_TIMEx_MasterConfigSynchronization>
 80009cc:	4603      	mov	r3, r0
 80009ce:	2b00      	cmp	r3, #0
 80009d0:	d001      	beq.n	80009d6 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 80009d2:	f000 f8d1 	bl	8000b78 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80009d6:	2360      	movs	r3, #96	@ 0x60
 80009d8:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80009da:	2300      	movs	r3, #0
 80009dc:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80009de:	2300      	movs	r3, #0
 80009e0:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80009e2:	2300      	movs	r3, #0
 80009e4:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80009e6:	1d3b      	adds	r3, r7, #4
 80009e8:	220c      	movs	r2, #12
 80009ea:	4619      	mov	r1, r3
 80009ec:	4807      	ldr	r0, [pc, #28]	@ (8000a0c <MX_TIM3_Init+0xe8>)
 80009ee:	f001 ff07 	bl	8002800 <HAL_TIM_PWM_ConfigChannel>
 80009f2:	4603      	mov	r3, r0
 80009f4:	2b00      	cmp	r3, #0
 80009f6:	d001      	beq.n	80009fc <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 80009f8:	f000 f8be 	bl	8000b78 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80009fc:	4803      	ldr	r0, [pc, #12]	@ (8000a0c <MX_TIM3_Init+0xe8>)
 80009fe:	f000 f92f 	bl	8000c60 <HAL_TIM_MspPostInit>

}
 8000a02:	bf00      	nop
 8000a04:	3738      	adds	r7, #56	@ 0x38
 8000a06:	46bd      	mov	sp, r7
 8000a08:	bd80      	pop	{r7, pc}
 8000a0a:	bf00      	nop
 8000a0c:	200008a0 	.word	0x200008a0
 8000a10:	40000400 	.word	0x40000400

08000a14 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000a14:	b580      	push	{r7, lr}
 8000a16:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000a18:	4b11      	ldr	r3, [pc, #68]	@ (8000a60 <MX_USART1_UART_Init+0x4c>)
 8000a1a:	4a12      	ldr	r2, [pc, #72]	@ (8000a64 <MX_USART1_UART_Init+0x50>)
 8000a1c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 38400;
 8000a1e:	4b10      	ldr	r3, [pc, #64]	@ (8000a60 <MX_USART1_UART_Init+0x4c>)
 8000a20:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 8000a24:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000a26:	4b0e      	ldr	r3, [pc, #56]	@ (8000a60 <MX_USART1_UART_Init+0x4c>)
 8000a28:	2200      	movs	r2, #0
 8000a2a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000a2c:	4b0c      	ldr	r3, [pc, #48]	@ (8000a60 <MX_USART1_UART_Init+0x4c>)
 8000a2e:	2200      	movs	r2, #0
 8000a30:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000a32:	4b0b      	ldr	r3, [pc, #44]	@ (8000a60 <MX_USART1_UART_Init+0x4c>)
 8000a34:	2200      	movs	r2, #0
 8000a36:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000a38:	4b09      	ldr	r3, [pc, #36]	@ (8000a60 <MX_USART1_UART_Init+0x4c>)
 8000a3a:	220c      	movs	r2, #12
 8000a3c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a3e:	4b08      	ldr	r3, [pc, #32]	@ (8000a60 <MX_USART1_UART_Init+0x4c>)
 8000a40:	2200      	movs	r2, #0
 8000a42:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a44:	4b06      	ldr	r3, [pc, #24]	@ (8000a60 <MX_USART1_UART_Init+0x4c>)
 8000a46:	2200      	movs	r2, #0
 8000a48:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000a4a:	4805      	ldr	r0, [pc, #20]	@ (8000a60 <MX_USART1_UART_Init+0x4c>)
 8000a4c:	f002 fbba 	bl	80031c4 <HAL_UART_Init>
 8000a50:	4603      	mov	r3, r0
 8000a52:	2b00      	cmp	r3, #0
 8000a54:	d001      	beq.n	8000a5a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000a56:	f000 f88f 	bl	8000b78 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000a5a:	bf00      	nop
 8000a5c:	bd80      	pop	{r7, pc}
 8000a5e:	bf00      	nop
 8000a60:	200008e8 	.word	0x200008e8
 8000a64:	40013800 	.word	0x40013800

08000a68 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000a6c:	4b11      	ldr	r3, [pc, #68]	@ (8000ab4 <MX_USART2_UART_Init+0x4c>)
 8000a6e:	4a12      	ldr	r2, [pc, #72]	@ (8000ab8 <MX_USART2_UART_Init+0x50>)
 8000a70:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000a72:	4b10      	ldr	r3, [pc, #64]	@ (8000ab4 <MX_USART2_UART_Init+0x4c>)
 8000a74:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000a78:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000a7a:	4b0e      	ldr	r3, [pc, #56]	@ (8000ab4 <MX_USART2_UART_Init+0x4c>)
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000a80:	4b0c      	ldr	r3, [pc, #48]	@ (8000ab4 <MX_USART2_UART_Init+0x4c>)
 8000a82:	2200      	movs	r2, #0
 8000a84:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000a86:	4b0b      	ldr	r3, [pc, #44]	@ (8000ab4 <MX_USART2_UART_Init+0x4c>)
 8000a88:	2200      	movs	r2, #0
 8000a8a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000a8c:	4b09      	ldr	r3, [pc, #36]	@ (8000ab4 <MX_USART2_UART_Init+0x4c>)
 8000a8e:	220c      	movs	r2, #12
 8000a90:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a92:	4b08      	ldr	r3, [pc, #32]	@ (8000ab4 <MX_USART2_UART_Init+0x4c>)
 8000a94:	2200      	movs	r2, #0
 8000a96:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a98:	4b06      	ldr	r3, [pc, #24]	@ (8000ab4 <MX_USART2_UART_Init+0x4c>)
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000a9e:	4805      	ldr	r0, [pc, #20]	@ (8000ab4 <MX_USART2_UART_Init+0x4c>)
 8000aa0:	f002 fb90 	bl	80031c4 <HAL_UART_Init>
 8000aa4:	4603      	mov	r3, r0
 8000aa6:	2b00      	cmp	r3, #0
 8000aa8:	d001      	beq.n	8000aae <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000aaa:	f000 f865 	bl	8000b78 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000aae:	bf00      	nop
 8000ab0:	bd80      	pop	{r7, pc}
 8000ab2:	bf00      	nop
 8000ab4:	20000930 	.word	0x20000930
 8000ab8:	40004400 	.word	0x40004400

08000abc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000abc:	b580      	push	{r7, lr}
 8000abe:	b088      	sub	sp, #32
 8000ac0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ac2:	f107 0310 	add.w	r3, r7, #16
 8000ac6:	2200      	movs	r2, #0
 8000ac8:	601a      	str	r2, [r3, #0]
 8000aca:	605a      	str	r2, [r3, #4]
 8000acc:	609a      	str	r2, [r3, #8]
 8000ace:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000ad0:	4b26      	ldr	r3, [pc, #152]	@ (8000b6c <MX_GPIO_Init+0xb0>)
 8000ad2:	699b      	ldr	r3, [r3, #24]
 8000ad4:	4a25      	ldr	r2, [pc, #148]	@ (8000b6c <MX_GPIO_Init+0xb0>)
 8000ad6:	f043 0320 	orr.w	r3, r3, #32
 8000ada:	6193      	str	r3, [r2, #24]
 8000adc:	4b23      	ldr	r3, [pc, #140]	@ (8000b6c <MX_GPIO_Init+0xb0>)
 8000ade:	699b      	ldr	r3, [r3, #24]
 8000ae0:	f003 0320 	and.w	r3, r3, #32
 8000ae4:	60fb      	str	r3, [r7, #12]
 8000ae6:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ae8:	4b20      	ldr	r3, [pc, #128]	@ (8000b6c <MX_GPIO_Init+0xb0>)
 8000aea:	699b      	ldr	r3, [r3, #24]
 8000aec:	4a1f      	ldr	r2, [pc, #124]	@ (8000b6c <MX_GPIO_Init+0xb0>)
 8000aee:	f043 0304 	orr.w	r3, r3, #4
 8000af2:	6193      	str	r3, [r2, #24]
 8000af4:	4b1d      	ldr	r3, [pc, #116]	@ (8000b6c <MX_GPIO_Init+0xb0>)
 8000af6:	699b      	ldr	r3, [r3, #24]
 8000af8:	f003 0304 	and.w	r3, r3, #4
 8000afc:	60bb      	str	r3, [r7, #8]
 8000afe:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b00:	4b1a      	ldr	r3, [pc, #104]	@ (8000b6c <MX_GPIO_Init+0xb0>)
 8000b02:	699b      	ldr	r3, [r3, #24]
 8000b04:	4a19      	ldr	r2, [pc, #100]	@ (8000b6c <MX_GPIO_Init+0xb0>)
 8000b06:	f043 0308 	orr.w	r3, r3, #8
 8000b0a:	6193      	str	r3, [r2, #24]
 8000b0c:	4b17      	ldr	r3, [pc, #92]	@ (8000b6c <MX_GPIO_Init+0xb0>)
 8000b0e:	699b      	ldr	r3, [r3, #24]
 8000b10:	f003 0308 	and.w	r3, r3, #8
 8000b14:	607b      	str	r3, [r7, #4]
 8000b16:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RS485_DE_GPIO_Port, RS485_DE_Pin, GPIO_PIN_RESET);
 8000b18:	2200      	movs	r2, #0
 8000b1a:	2102      	movs	r1, #2
 8000b1c:	4814      	ldr	r0, [pc, #80]	@ (8000b70 <MX_GPIO_Init+0xb4>)
 8000b1e:	f001 f8e3 	bl	8001ce8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8000b22:	2200      	movs	r2, #0
 8000b24:	2101      	movs	r1, #1
 8000b26:	4813      	ldr	r0, [pc, #76]	@ (8000b74 <MX_GPIO_Init+0xb8>)
 8000b28:	f001 f8de 	bl	8001ce8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : RS485_DE_Pin */
  GPIO_InitStruct.Pin = RS485_DE_Pin;
 8000b2c:	2302      	movs	r3, #2
 8000b2e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b30:	2301      	movs	r3, #1
 8000b32:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b34:	2300      	movs	r3, #0
 8000b36:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b38:	2302      	movs	r3, #2
 8000b3a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(RS485_DE_GPIO_Port, &GPIO_InitStruct);
 8000b3c:	f107 0310 	add.w	r3, r7, #16
 8000b40:	4619      	mov	r1, r3
 8000b42:	480b      	ldr	r0, [pc, #44]	@ (8000b70 <MX_GPIO_Init+0xb4>)
 8000b44:	f000 ff3c 	bl	80019c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8000b48:	2301      	movs	r3, #1
 8000b4a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b4c:	2301      	movs	r3, #1
 8000b4e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b50:	2300      	movs	r3, #0
 8000b52:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b54:	2302      	movs	r3, #2
 8000b56:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8000b58:	f107 0310 	add.w	r3, r7, #16
 8000b5c:	4619      	mov	r1, r3
 8000b5e:	4805      	ldr	r0, [pc, #20]	@ (8000b74 <MX_GPIO_Init+0xb8>)
 8000b60:	f000 ff2e 	bl	80019c0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000b64:	bf00      	nop
 8000b66:	3720      	adds	r7, #32
 8000b68:	46bd      	mov	sp, r7
 8000b6a:	bd80      	pop	{r7, pc}
 8000b6c:	40021000 	.word	0x40021000
 8000b70:	40010800 	.word	0x40010800
 8000b74:	40010c00 	.word	0x40010c00

08000b78 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b78:	b480      	push	{r7}
 8000b7a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000b7c:	b672      	cpsid	i
}
 8000b7e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b80:	bf00      	nop
 8000b82:	e7fd      	b.n	8000b80 <Error_Handler+0x8>

08000b84 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b84:	b480      	push	{r7}
 8000b86:	b085      	sub	sp, #20
 8000b88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000b8a:	4b15      	ldr	r3, [pc, #84]	@ (8000be0 <HAL_MspInit+0x5c>)
 8000b8c:	699b      	ldr	r3, [r3, #24]
 8000b8e:	4a14      	ldr	r2, [pc, #80]	@ (8000be0 <HAL_MspInit+0x5c>)
 8000b90:	f043 0301 	orr.w	r3, r3, #1
 8000b94:	6193      	str	r3, [r2, #24]
 8000b96:	4b12      	ldr	r3, [pc, #72]	@ (8000be0 <HAL_MspInit+0x5c>)
 8000b98:	699b      	ldr	r3, [r3, #24]
 8000b9a:	f003 0301 	and.w	r3, r3, #1
 8000b9e:	60bb      	str	r3, [r7, #8]
 8000ba0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ba2:	4b0f      	ldr	r3, [pc, #60]	@ (8000be0 <HAL_MspInit+0x5c>)
 8000ba4:	69db      	ldr	r3, [r3, #28]
 8000ba6:	4a0e      	ldr	r2, [pc, #56]	@ (8000be0 <HAL_MspInit+0x5c>)
 8000ba8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000bac:	61d3      	str	r3, [r2, #28]
 8000bae:	4b0c      	ldr	r3, [pc, #48]	@ (8000be0 <HAL_MspInit+0x5c>)
 8000bb0:	69db      	ldr	r3, [r3, #28]
 8000bb2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000bb6:	607b      	str	r3, [r7, #4]
 8000bb8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000bba:	4b0a      	ldr	r3, [pc, #40]	@ (8000be4 <HAL_MspInit+0x60>)
 8000bbc:	685b      	ldr	r3, [r3, #4]
 8000bbe:	60fb      	str	r3, [r7, #12]
 8000bc0:	68fb      	ldr	r3, [r7, #12]
 8000bc2:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000bc6:	60fb      	str	r3, [r7, #12]
 8000bc8:	68fb      	ldr	r3, [r7, #12]
 8000bca:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000bce:	60fb      	str	r3, [r7, #12]
 8000bd0:	4a04      	ldr	r2, [pc, #16]	@ (8000be4 <HAL_MspInit+0x60>)
 8000bd2:	68fb      	ldr	r3, [r7, #12]
 8000bd4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000bd6:	bf00      	nop
 8000bd8:	3714      	adds	r7, #20
 8000bda:	46bd      	mov	sp, r7
 8000bdc:	bc80      	pop	{r7}
 8000bde:	4770      	bx	lr
 8000be0:	40021000 	.word	0x40021000
 8000be4:	40010000 	.word	0x40010000

08000be8 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8000be8:	b480      	push	{r7}
 8000bea:	b085      	sub	sp, #20
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	4a09      	ldr	r2, [pc, #36]	@ (8000c1c <HAL_CRC_MspInit+0x34>)
 8000bf6:	4293      	cmp	r3, r2
 8000bf8:	d10b      	bne.n	8000c12 <HAL_CRC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8000bfa:	4b09      	ldr	r3, [pc, #36]	@ (8000c20 <HAL_CRC_MspInit+0x38>)
 8000bfc:	695b      	ldr	r3, [r3, #20]
 8000bfe:	4a08      	ldr	r2, [pc, #32]	@ (8000c20 <HAL_CRC_MspInit+0x38>)
 8000c00:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000c04:	6153      	str	r3, [r2, #20]
 8000c06:	4b06      	ldr	r3, [pc, #24]	@ (8000c20 <HAL_CRC_MspInit+0x38>)
 8000c08:	695b      	ldr	r3, [r3, #20]
 8000c0a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000c0e:	60fb      	str	r3, [r7, #12]
 8000c10:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END CRC_MspInit 1 */

  }

}
 8000c12:	bf00      	nop
 8000c14:	3714      	adds	r7, #20
 8000c16:	46bd      	mov	sp, r7
 8000c18:	bc80      	pop	{r7}
 8000c1a:	4770      	bx	lr
 8000c1c:	40023000 	.word	0x40023000
 8000c20:	40021000 	.word	0x40021000

08000c24 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000c24:	b480      	push	{r7}
 8000c26:	b085      	sub	sp, #20
 8000c28:	af00      	add	r7, sp, #0
 8000c2a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	681b      	ldr	r3, [r3, #0]
 8000c30:	4a09      	ldr	r2, [pc, #36]	@ (8000c58 <HAL_TIM_Base_MspInit+0x34>)
 8000c32:	4293      	cmp	r3, r2
 8000c34:	d10b      	bne.n	8000c4e <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000c36:	4b09      	ldr	r3, [pc, #36]	@ (8000c5c <HAL_TIM_Base_MspInit+0x38>)
 8000c38:	69db      	ldr	r3, [r3, #28]
 8000c3a:	4a08      	ldr	r2, [pc, #32]	@ (8000c5c <HAL_TIM_Base_MspInit+0x38>)
 8000c3c:	f043 0302 	orr.w	r3, r3, #2
 8000c40:	61d3      	str	r3, [r2, #28]
 8000c42:	4b06      	ldr	r3, [pc, #24]	@ (8000c5c <HAL_TIM_Base_MspInit+0x38>)
 8000c44:	69db      	ldr	r3, [r3, #28]
 8000c46:	f003 0302 	and.w	r3, r3, #2
 8000c4a:	60fb      	str	r3, [r7, #12]
 8000c4c:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM3_MspInit 1 */

  }

}
 8000c4e:	bf00      	nop
 8000c50:	3714      	adds	r7, #20
 8000c52:	46bd      	mov	sp, r7
 8000c54:	bc80      	pop	{r7}
 8000c56:	4770      	bx	lr
 8000c58:	40000400 	.word	0x40000400
 8000c5c:	40021000 	.word	0x40021000

08000c60 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000c60:	b580      	push	{r7, lr}
 8000c62:	b088      	sub	sp, #32
 8000c64:	af00      	add	r7, sp, #0
 8000c66:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c68:	f107 0310 	add.w	r3, r7, #16
 8000c6c:	2200      	movs	r2, #0
 8000c6e:	601a      	str	r2, [r3, #0]
 8000c70:	605a      	str	r2, [r3, #4]
 8000c72:	609a      	str	r2, [r3, #8]
 8000c74:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM3)
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	681b      	ldr	r3, [r3, #0]
 8000c7a:	4a0f      	ldr	r2, [pc, #60]	@ (8000cb8 <HAL_TIM_MspPostInit+0x58>)
 8000c7c:	4293      	cmp	r3, r2
 8000c7e:	d117      	bne.n	8000cb0 <HAL_TIM_MspPostInit+0x50>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c80:	4b0e      	ldr	r3, [pc, #56]	@ (8000cbc <HAL_TIM_MspPostInit+0x5c>)
 8000c82:	699b      	ldr	r3, [r3, #24]
 8000c84:	4a0d      	ldr	r2, [pc, #52]	@ (8000cbc <HAL_TIM_MspPostInit+0x5c>)
 8000c86:	f043 0308 	orr.w	r3, r3, #8
 8000c8a:	6193      	str	r3, [r2, #24]
 8000c8c:	4b0b      	ldr	r3, [pc, #44]	@ (8000cbc <HAL_TIM_MspPostInit+0x5c>)
 8000c8e:	699b      	ldr	r3, [r3, #24]
 8000c90:	f003 0308 	and.w	r3, r3, #8
 8000c94:	60fb      	str	r3, [r7, #12]
 8000c96:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000c98:	2302      	movs	r3, #2
 8000c9a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c9c:	2302      	movs	r3, #2
 8000c9e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ca0:	2302      	movs	r3, #2
 8000ca2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ca4:	f107 0310 	add.w	r3, r7, #16
 8000ca8:	4619      	mov	r1, r3
 8000caa:	4805      	ldr	r0, [pc, #20]	@ (8000cc0 <HAL_TIM_MspPostInit+0x60>)
 8000cac:	f000 fe88 	bl	80019c0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8000cb0:	bf00      	nop
 8000cb2:	3720      	adds	r7, #32
 8000cb4:	46bd      	mov	sp, r7
 8000cb6:	bd80      	pop	{r7, pc}
 8000cb8:	40000400 	.word	0x40000400
 8000cbc:	40021000 	.word	0x40021000
 8000cc0:	40010c00 	.word	0x40010c00

08000cc4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	b08a      	sub	sp, #40	@ 0x28
 8000cc8:	af00      	add	r7, sp, #0
 8000cca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ccc:	f107 0318 	add.w	r3, r7, #24
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	601a      	str	r2, [r3, #0]
 8000cd4:	605a      	str	r2, [r3, #4]
 8000cd6:	609a      	str	r2, [r3, #8]
 8000cd8:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	681b      	ldr	r3, [r3, #0]
 8000cde:	4a3f      	ldr	r2, [pc, #252]	@ (8000ddc <HAL_UART_MspInit+0x118>)
 8000ce0:	4293      	cmp	r3, r2
 8000ce2:	d13a      	bne.n	8000d5a <HAL_UART_MspInit+0x96>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000ce4:	4b3e      	ldr	r3, [pc, #248]	@ (8000de0 <HAL_UART_MspInit+0x11c>)
 8000ce6:	699b      	ldr	r3, [r3, #24]
 8000ce8:	4a3d      	ldr	r2, [pc, #244]	@ (8000de0 <HAL_UART_MspInit+0x11c>)
 8000cea:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000cee:	6193      	str	r3, [r2, #24]
 8000cf0:	4b3b      	ldr	r3, [pc, #236]	@ (8000de0 <HAL_UART_MspInit+0x11c>)
 8000cf2:	699b      	ldr	r3, [r3, #24]
 8000cf4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000cf8:	617b      	str	r3, [r7, #20]
 8000cfa:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cfc:	4b38      	ldr	r3, [pc, #224]	@ (8000de0 <HAL_UART_MspInit+0x11c>)
 8000cfe:	699b      	ldr	r3, [r3, #24]
 8000d00:	4a37      	ldr	r2, [pc, #220]	@ (8000de0 <HAL_UART_MspInit+0x11c>)
 8000d02:	f043 0304 	orr.w	r3, r3, #4
 8000d06:	6193      	str	r3, [r2, #24]
 8000d08:	4b35      	ldr	r3, [pc, #212]	@ (8000de0 <HAL_UART_MspInit+0x11c>)
 8000d0a:	699b      	ldr	r3, [r3, #24]
 8000d0c:	f003 0304 	and.w	r3, r3, #4
 8000d10:	613b      	str	r3, [r7, #16]
 8000d12:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = TX_MCU_Pin;
 8000d14:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000d18:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d1a:	2302      	movs	r3, #2
 8000d1c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000d1e:	2303      	movs	r3, #3
 8000d20:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(TX_MCU_GPIO_Port, &GPIO_InitStruct);
 8000d22:	f107 0318 	add.w	r3, r7, #24
 8000d26:	4619      	mov	r1, r3
 8000d28:	482e      	ldr	r0, [pc, #184]	@ (8000de4 <HAL_UART_MspInit+0x120>)
 8000d2a:	f000 fe49 	bl	80019c0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RX_MCU_Pin;
 8000d2e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000d32:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d34:	2300      	movs	r3, #0
 8000d36:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d38:	2300      	movs	r3, #0
 8000d3a:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(RX_MCU_GPIO_Port, &GPIO_InitStruct);
 8000d3c:	f107 0318 	add.w	r3, r7, #24
 8000d40:	4619      	mov	r1, r3
 8000d42:	4828      	ldr	r0, [pc, #160]	@ (8000de4 <HAL_UART_MspInit+0x120>)
 8000d44:	f000 fe3c 	bl	80019c0 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000d48:	2200      	movs	r2, #0
 8000d4a:	2100      	movs	r1, #0
 8000d4c:	2025      	movs	r0, #37	@ 0x25
 8000d4e:	f000 fa62 	bl	8001216 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000d52:	2025      	movs	r0, #37	@ 0x25
 8000d54:	f000 fa7b 	bl	800124e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000d58:	e03c      	b.n	8000dd4 <HAL_UART_MspInit+0x110>
  else if(huart->Instance==USART2)
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	681b      	ldr	r3, [r3, #0]
 8000d5e:	4a22      	ldr	r2, [pc, #136]	@ (8000de8 <HAL_UART_MspInit+0x124>)
 8000d60:	4293      	cmp	r3, r2
 8000d62:	d137      	bne.n	8000dd4 <HAL_UART_MspInit+0x110>
    __HAL_RCC_USART2_CLK_ENABLE();
 8000d64:	4b1e      	ldr	r3, [pc, #120]	@ (8000de0 <HAL_UART_MspInit+0x11c>)
 8000d66:	69db      	ldr	r3, [r3, #28]
 8000d68:	4a1d      	ldr	r2, [pc, #116]	@ (8000de0 <HAL_UART_MspInit+0x11c>)
 8000d6a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000d6e:	61d3      	str	r3, [r2, #28]
 8000d70:	4b1b      	ldr	r3, [pc, #108]	@ (8000de0 <HAL_UART_MspInit+0x11c>)
 8000d72:	69db      	ldr	r3, [r3, #28]
 8000d74:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000d78:	60fb      	str	r3, [r7, #12]
 8000d7a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d7c:	4b18      	ldr	r3, [pc, #96]	@ (8000de0 <HAL_UART_MspInit+0x11c>)
 8000d7e:	699b      	ldr	r3, [r3, #24]
 8000d80:	4a17      	ldr	r2, [pc, #92]	@ (8000de0 <HAL_UART_MspInit+0x11c>)
 8000d82:	f043 0304 	orr.w	r3, r3, #4
 8000d86:	6193      	str	r3, [r2, #24]
 8000d88:	4b15      	ldr	r3, [pc, #84]	@ (8000de0 <HAL_UART_MspInit+0x11c>)
 8000d8a:	699b      	ldr	r3, [r3, #24]
 8000d8c:	f003 0304 	and.w	r3, r3, #4
 8000d90:	60bb      	str	r3, [r7, #8]
 8000d92:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = RS485_TX_Pin;
 8000d94:	2304      	movs	r3, #4
 8000d96:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d98:	2302      	movs	r3, #2
 8000d9a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000d9c:	2303      	movs	r3, #3
 8000d9e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(RS485_TX_GPIO_Port, &GPIO_InitStruct);
 8000da0:	f107 0318 	add.w	r3, r7, #24
 8000da4:	4619      	mov	r1, r3
 8000da6:	480f      	ldr	r0, [pc, #60]	@ (8000de4 <HAL_UART_MspInit+0x120>)
 8000da8:	f000 fe0a 	bl	80019c0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = RS485_RX_Pin;
 8000dac:	2308      	movs	r3, #8
 8000dae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000db0:	2300      	movs	r3, #0
 8000db2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000db4:	2300      	movs	r3, #0
 8000db6:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(RS485_RX_GPIO_Port, &GPIO_InitStruct);
 8000db8:	f107 0318 	add.w	r3, r7, #24
 8000dbc:	4619      	mov	r1, r3
 8000dbe:	4809      	ldr	r0, [pc, #36]	@ (8000de4 <HAL_UART_MspInit+0x120>)
 8000dc0:	f000 fdfe 	bl	80019c0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	2100      	movs	r1, #0
 8000dc8:	2026      	movs	r0, #38	@ 0x26
 8000dca:	f000 fa24 	bl	8001216 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000dce:	2026      	movs	r0, #38	@ 0x26
 8000dd0:	f000 fa3d 	bl	800124e <HAL_NVIC_EnableIRQ>
}
 8000dd4:	bf00      	nop
 8000dd6:	3728      	adds	r7, #40	@ 0x28
 8000dd8:	46bd      	mov	sp, r7
 8000dda:	bd80      	pop	{r7, pc}
 8000ddc:	40013800 	.word	0x40013800
 8000de0:	40021000 	.word	0x40021000
 8000de4:	40010800 	.word	0x40010800
 8000de8:	40004400 	.word	0x40004400

08000dec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000dec:	b480      	push	{r7}
 8000dee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000df0:	bf00      	nop
 8000df2:	e7fd      	b.n	8000df0 <NMI_Handler+0x4>

08000df4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000df4:	b480      	push	{r7}
 8000df6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000df8:	bf00      	nop
 8000dfa:	e7fd      	b.n	8000df8 <HardFault_Handler+0x4>

08000dfc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000dfc:	b480      	push	{r7}
 8000dfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e00:	bf00      	nop
 8000e02:	e7fd      	b.n	8000e00 <MemManage_Handler+0x4>

08000e04 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e04:	b480      	push	{r7}
 8000e06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e08:	bf00      	nop
 8000e0a:	e7fd      	b.n	8000e08 <BusFault_Handler+0x4>

08000e0c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e0c:	b480      	push	{r7}
 8000e0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e10:	bf00      	nop
 8000e12:	e7fd      	b.n	8000e10 <UsageFault_Handler+0x4>

08000e14 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e14:	b480      	push	{r7}
 8000e16:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e18:	bf00      	nop
 8000e1a:	46bd      	mov	sp, r7
 8000e1c:	bc80      	pop	{r7}
 8000e1e:	4770      	bx	lr

08000e20 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e20:	b480      	push	{r7}
 8000e22:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e24:	bf00      	nop
 8000e26:	46bd      	mov	sp, r7
 8000e28:	bc80      	pop	{r7}
 8000e2a:	4770      	bx	lr

08000e2c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e2c:	b480      	push	{r7}
 8000e2e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e30:	bf00      	nop
 8000e32:	46bd      	mov	sp, r7
 8000e34:	bc80      	pop	{r7}
 8000e36:	4770      	bx	lr

08000e38 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
//  HAL_GPIO_TogglePin(WDI_GPIO_Port, WDI_Pin);
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e3c:	f000 f8be 	bl	8000fbc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e40:	bf00      	nop
 8000e42:	bd80      	pop	{r7, pc}

08000e44 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000e48:	4802      	ldr	r0, [pc, #8]	@ (8000e54 <USART1_IRQHandler+0x10>)
 8000e4a:	f002 fa97 	bl	800337c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000e4e:	bf00      	nop
 8000e50:	bd80      	pop	{r7, pc}
 8000e52:	bf00      	nop
 8000e54:	200008e8 	.word	0x200008e8

08000e58 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000e5c:	4802      	ldr	r0, [pc, #8]	@ (8000e68 <USART2_IRQHandler+0x10>)
 8000e5e:	f002 fa8d 	bl	800337c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000e62:	bf00      	nop
 8000e64:	bd80      	pop	{r7, pc}
 8000e66:	bf00      	nop
 8000e68:	20000930 	.word	0x20000930

08000e6c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	b086      	sub	sp, #24
 8000e70:	af00      	add	r7, sp, #0
 8000e72:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000e74:	4a14      	ldr	r2, [pc, #80]	@ (8000ec8 <_sbrk+0x5c>)
 8000e76:	4b15      	ldr	r3, [pc, #84]	@ (8000ecc <_sbrk+0x60>)
 8000e78:	1ad3      	subs	r3, r2, r3
 8000e7a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000e7c:	697b      	ldr	r3, [r7, #20]
 8000e7e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000e80:	4b13      	ldr	r3, [pc, #76]	@ (8000ed0 <_sbrk+0x64>)
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	d102      	bne.n	8000e8e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000e88:	4b11      	ldr	r3, [pc, #68]	@ (8000ed0 <_sbrk+0x64>)
 8000e8a:	4a12      	ldr	r2, [pc, #72]	@ (8000ed4 <_sbrk+0x68>)
 8000e8c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000e8e:	4b10      	ldr	r3, [pc, #64]	@ (8000ed0 <_sbrk+0x64>)
 8000e90:	681a      	ldr	r2, [r3, #0]
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	4413      	add	r3, r2
 8000e96:	693a      	ldr	r2, [r7, #16]
 8000e98:	429a      	cmp	r2, r3
 8000e9a:	d207      	bcs.n	8000eac <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000e9c:	f002 fff0 	bl	8003e80 <__errno>
 8000ea0:	4603      	mov	r3, r0
 8000ea2:	220c      	movs	r2, #12
 8000ea4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000ea6:	f04f 33ff 	mov.w	r3, #4294967295
 8000eaa:	e009      	b.n	8000ec0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000eac:	4b08      	ldr	r3, [pc, #32]	@ (8000ed0 <_sbrk+0x64>)
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000eb2:	4b07      	ldr	r3, [pc, #28]	@ (8000ed0 <_sbrk+0x64>)
 8000eb4:	681a      	ldr	r2, [r3, #0]
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	4413      	add	r3, r2
 8000eba:	4a05      	ldr	r2, [pc, #20]	@ (8000ed0 <_sbrk+0x64>)
 8000ebc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000ebe:	68fb      	ldr	r3, [r7, #12]
}
 8000ec0:	4618      	mov	r0, r3
 8000ec2:	3718      	adds	r7, #24
 8000ec4:	46bd      	mov	sp, r7
 8000ec6:	bd80      	pop	{r7, pc}
 8000ec8:	2000c000 	.word	0x2000c000
 8000ecc:	00000400 	.word	0x00000400
 8000ed0:	20000978 	.word	0x20000978
 8000ed4:	20000ae8 	.word	0x20000ae8

08000ed8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000ed8:	b480      	push	{r7}
 8000eda:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000edc:	bf00      	nop
 8000ede:	46bd      	mov	sp, r7
 8000ee0:	bc80      	pop	{r7}
 8000ee2:	4770      	bx	lr

08000ee4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000ee4:	f7ff fff8 	bl	8000ed8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000ee8:	480b      	ldr	r0, [pc, #44]	@ (8000f18 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000eea:	490c      	ldr	r1, [pc, #48]	@ (8000f1c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000eec:	4a0c      	ldr	r2, [pc, #48]	@ (8000f20 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000eee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ef0:	e002      	b.n	8000ef8 <LoopCopyDataInit>

08000ef2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ef2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ef4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ef6:	3304      	adds	r3, #4

08000ef8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ef8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000efa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000efc:	d3f9      	bcc.n	8000ef2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000efe:	4a09      	ldr	r2, [pc, #36]	@ (8000f24 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000f00:	4c09      	ldr	r4, [pc, #36]	@ (8000f28 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000f02:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f04:	e001      	b.n	8000f0a <LoopFillZerobss>

08000f06 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f06:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000f08:	3204      	adds	r2, #4

08000f0a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000f0a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f0c:	d3fb      	bcc.n	8000f06 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000f0e:	f002 ffbd 	bl	8003e8c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000f12:	f7ff fc33 	bl	800077c <main>
  bx lr
 8000f16:	4770      	bx	lr
  ldr r0, =_sdata
 8000f18:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000f1c:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000f20:	08004a40 	.word	0x08004a40
  ldr r2, =_sbss
 8000f24:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8000f28:	20000ae8 	.word	0x20000ae8

08000f2c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000f2c:	e7fe      	b.n	8000f2c <ADC1_2_IRQHandler>
	...

08000f30 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f30:	b580      	push	{r7, lr}
 8000f32:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f34:	4b08      	ldr	r3, [pc, #32]	@ (8000f58 <HAL_Init+0x28>)
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	4a07      	ldr	r2, [pc, #28]	@ (8000f58 <HAL_Init+0x28>)
 8000f3a:	f043 0310 	orr.w	r3, r3, #16
 8000f3e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f40:	2003      	movs	r0, #3
 8000f42:	f000 f95d 	bl	8001200 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f46:	200f      	movs	r0, #15
 8000f48:	f000 f808 	bl	8000f5c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000f4c:	f7ff fe1a 	bl	8000b84 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000f50:	2300      	movs	r3, #0
}
 8000f52:	4618      	mov	r0, r3
 8000f54:	bd80      	pop	{r7, pc}
 8000f56:	bf00      	nop
 8000f58:	40022000 	.word	0x40022000

08000f5c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	b082      	sub	sp, #8
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000f64:	4b12      	ldr	r3, [pc, #72]	@ (8000fb0 <HAL_InitTick+0x54>)
 8000f66:	681a      	ldr	r2, [r3, #0]
 8000f68:	4b12      	ldr	r3, [pc, #72]	@ (8000fb4 <HAL_InitTick+0x58>)
 8000f6a:	781b      	ldrb	r3, [r3, #0]
 8000f6c:	4619      	mov	r1, r3
 8000f6e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000f72:	fbb3 f3f1 	udiv	r3, r3, r1
 8000f76:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f7a:	4618      	mov	r0, r3
 8000f7c:	f000 f979 	bl	8001272 <HAL_SYSTICK_Config>
 8000f80:	4603      	mov	r3, r0
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d001      	beq.n	8000f8a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000f86:	2301      	movs	r3, #1
 8000f88:	e00e      	b.n	8000fa8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	2b0f      	cmp	r3, #15
 8000f8e:	d80a      	bhi.n	8000fa6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f90:	2200      	movs	r2, #0
 8000f92:	6879      	ldr	r1, [r7, #4]
 8000f94:	f04f 30ff 	mov.w	r0, #4294967295
 8000f98:	f000 f93d 	bl	8001216 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000f9c:	4a06      	ldr	r2, [pc, #24]	@ (8000fb8 <HAL_InitTick+0x5c>)
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	e000      	b.n	8000fa8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000fa6:	2301      	movs	r3, #1
}
 8000fa8:	4618      	mov	r0, r3
 8000faa:	3708      	adds	r7, #8
 8000fac:	46bd      	mov	sp, r7
 8000fae:	bd80      	pop	{r7, pc}
 8000fb0:	20000000 	.word	0x20000000
 8000fb4:	20000008 	.word	0x20000008
 8000fb8:	20000004 	.word	0x20000004

08000fbc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000fbc:	b480      	push	{r7}
 8000fbe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000fc0:	4b05      	ldr	r3, [pc, #20]	@ (8000fd8 <HAL_IncTick+0x1c>)
 8000fc2:	781b      	ldrb	r3, [r3, #0]
 8000fc4:	461a      	mov	r2, r3
 8000fc6:	4b05      	ldr	r3, [pc, #20]	@ (8000fdc <HAL_IncTick+0x20>)
 8000fc8:	681b      	ldr	r3, [r3, #0]
 8000fca:	4413      	add	r3, r2
 8000fcc:	4a03      	ldr	r2, [pc, #12]	@ (8000fdc <HAL_IncTick+0x20>)
 8000fce:	6013      	str	r3, [r2, #0]
}
 8000fd0:	bf00      	nop
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	bc80      	pop	{r7}
 8000fd6:	4770      	bx	lr
 8000fd8:	20000008 	.word	0x20000008
 8000fdc:	2000097c 	.word	0x2000097c

08000fe0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000fe0:	b480      	push	{r7}
 8000fe2:	af00      	add	r7, sp, #0
  return uwTick;
 8000fe4:	4b02      	ldr	r3, [pc, #8]	@ (8000ff0 <HAL_GetTick+0x10>)
 8000fe6:	681b      	ldr	r3, [r3, #0]
}
 8000fe8:	4618      	mov	r0, r3
 8000fea:	46bd      	mov	sp, r7
 8000fec:	bc80      	pop	{r7}
 8000fee:	4770      	bx	lr
 8000ff0:	2000097c 	.word	0x2000097c

08000ff4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b084      	sub	sp, #16
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000ffc:	f7ff fff0 	bl	8000fe0 <HAL_GetTick>
 8001000:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001006:	68fb      	ldr	r3, [r7, #12]
 8001008:	f1b3 3fff 	cmp.w	r3, #4294967295
 800100c:	d005      	beq.n	800101a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800100e:	4b0a      	ldr	r3, [pc, #40]	@ (8001038 <HAL_Delay+0x44>)
 8001010:	781b      	ldrb	r3, [r3, #0]
 8001012:	461a      	mov	r2, r3
 8001014:	68fb      	ldr	r3, [r7, #12]
 8001016:	4413      	add	r3, r2
 8001018:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800101a:	bf00      	nop
 800101c:	f7ff ffe0 	bl	8000fe0 <HAL_GetTick>
 8001020:	4602      	mov	r2, r0
 8001022:	68bb      	ldr	r3, [r7, #8]
 8001024:	1ad3      	subs	r3, r2, r3
 8001026:	68fa      	ldr	r2, [r7, #12]
 8001028:	429a      	cmp	r2, r3
 800102a:	d8f7      	bhi.n	800101c <HAL_Delay+0x28>
  {
  }
}
 800102c:	bf00      	nop
 800102e:	bf00      	nop
 8001030:	3710      	adds	r7, #16
 8001032:	46bd      	mov	sp, r7
 8001034:	bd80      	pop	{r7, pc}
 8001036:	bf00      	nop
 8001038:	20000008 	.word	0x20000008

0800103c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800103c:	b480      	push	{r7}
 800103e:	b085      	sub	sp, #20
 8001040:	af00      	add	r7, sp, #0
 8001042:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	f003 0307 	and.w	r3, r3, #7
 800104a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800104c:	4b0c      	ldr	r3, [pc, #48]	@ (8001080 <__NVIC_SetPriorityGrouping+0x44>)
 800104e:	68db      	ldr	r3, [r3, #12]
 8001050:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001052:	68ba      	ldr	r2, [r7, #8]
 8001054:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001058:	4013      	ands	r3, r2
 800105a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800105c:	68fb      	ldr	r3, [r7, #12]
 800105e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001060:	68bb      	ldr	r3, [r7, #8]
 8001062:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001064:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001068:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800106c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800106e:	4a04      	ldr	r2, [pc, #16]	@ (8001080 <__NVIC_SetPriorityGrouping+0x44>)
 8001070:	68bb      	ldr	r3, [r7, #8]
 8001072:	60d3      	str	r3, [r2, #12]
}
 8001074:	bf00      	nop
 8001076:	3714      	adds	r7, #20
 8001078:	46bd      	mov	sp, r7
 800107a:	bc80      	pop	{r7}
 800107c:	4770      	bx	lr
 800107e:	bf00      	nop
 8001080:	e000ed00 	.word	0xe000ed00

08001084 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001084:	b480      	push	{r7}
 8001086:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001088:	4b04      	ldr	r3, [pc, #16]	@ (800109c <__NVIC_GetPriorityGrouping+0x18>)
 800108a:	68db      	ldr	r3, [r3, #12]
 800108c:	0a1b      	lsrs	r3, r3, #8
 800108e:	f003 0307 	and.w	r3, r3, #7
}
 8001092:	4618      	mov	r0, r3
 8001094:	46bd      	mov	sp, r7
 8001096:	bc80      	pop	{r7}
 8001098:	4770      	bx	lr
 800109a:	bf00      	nop
 800109c:	e000ed00 	.word	0xe000ed00

080010a0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80010a0:	b480      	push	{r7}
 80010a2:	b083      	sub	sp, #12
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	4603      	mov	r3, r0
 80010a8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80010aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	db0b      	blt.n	80010ca <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80010b2:	79fb      	ldrb	r3, [r7, #7]
 80010b4:	f003 021f 	and.w	r2, r3, #31
 80010b8:	4906      	ldr	r1, [pc, #24]	@ (80010d4 <__NVIC_EnableIRQ+0x34>)
 80010ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010be:	095b      	lsrs	r3, r3, #5
 80010c0:	2001      	movs	r0, #1
 80010c2:	fa00 f202 	lsl.w	r2, r0, r2
 80010c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80010ca:	bf00      	nop
 80010cc:	370c      	adds	r7, #12
 80010ce:	46bd      	mov	sp, r7
 80010d0:	bc80      	pop	{r7}
 80010d2:	4770      	bx	lr
 80010d4:	e000e100 	.word	0xe000e100

080010d8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80010d8:	b480      	push	{r7}
 80010da:	b083      	sub	sp, #12
 80010dc:	af00      	add	r7, sp, #0
 80010de:	4603      	mov	r3, r0
 80010e0:	6039      	str	r1, [r7, #0]
 80010e2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80010e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	db0a      	blt.n	8001102 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010ec:	683b      	ldr	r3, [r7, #0]
 80010ee:	b2da      	uxtb	r2, r3
 80010f0:	490c      	ldr	r1, [pc, #48]	@ (8001124 <__NVIC_SetPriority+0x4c>)
 80010f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010f6:	0112      	lsls	r2, r2, #4
 80010f8:	b2d2      	uxtb	r2, r2
 80010fa:	440b      	add	r3, r1
 80010fc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001100:	e00a      	b.n	8001118 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001102:	683b      	ldr	r3, [r7, #0]
 8001104:	b2da      	uxtb	r2, r3
 8001106:	4908      	ldr	r1, [pc, #32]	@ (8001128 <__NVIC_SetPriority+0x50>)
 8001108:	79fb      	ldrb	r3, [r7, #7]
 800110a:	f003 030f 	and.w	r3, r3, #15
 800110e:	3b04      	subs	r3, #4
 8001110:	0112      	lsls	r2, r2, #4
 8001112:	b2d2      	uxtb	r2, r2
 8001114:	440b      	add	r3, r1
 8001116:	761a      	strb	r2, [r3, #24]
}
 8001118:	bf00      	nop
 800111a:	370c      	adds	r7, #12
 800111c:	46bd      	mov	sp, r7
 800111e:	bc80      	pop	{r7}
 8001120:	4770      	bx	lr
 8001122:	bf00      	nop
 8001124:	e000e100 	.word	0xe000e100
 8001128:	e000ed00 	.word	0xe000ed00

0800112c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800112c:	b480      	push	{r7}
 800112e:	b089      	sub	sp, #36	@ 0x24
 8001130:	af00      	add	r7, sp, #0
 8001132:	60f8      	str	r0, [r7, #12]
 8001134:	60b9      	str	r1, [r7, #8]
 8001136:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001138:	68fb      	ldr	r3, [r7, #12]
 800113a:	f003 0307 	and.w	r3, r3, #7
 800113e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001140:	69fb      	ldr	r3, [r7, #28]
 8001142:	f1c3 0307 	rsb	r3, r3, #7
 8001146:	2b04      	cmp	r3, #4
 8001148:	bf28      	it	cs
 800114a:	2304      	movcs	r3, #4
 800114c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800114e:	69fb      	ldr	r3, [r7, #28]
 8001150:	3304      	adds	r3, #4
 8001152:	2b06      	cmp	r3, #6
 8001154:	d902      	bls.n	800115c <NVIC_EncodePriority+0x30>
 8001156:	69fb      	ldr	r3, [r7, #28]
 8001158:	3b03      	subs	r3, #3
 800115a:	e000      	b.n	800115e <NVIC_EncodePriority+0x32>
 800115c:	2300      	movs	r3, #0
 800115e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001160:	f04f 32ff 	mov.w	r2, #4294967295
 8001164:	69bb      	ldr	r3, [r7, #24]
 8001166:	fa02 f303 	lsl.w	r3, r2, r3
 800116a:	43da      	mvns	r2, r3
 800116c:	68bb      	ldr	r3, [r7, #8]
 800116e:	401a      	ands	r2, r3
 8001170:	697b      	ldr	r3, [r7, #20]
 8001172:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001174:	f04f 31ff 	mov.w	r1, #4294967295
 8001178:	697b      	ldr	r3, [r7, #20]
 800117a:	fa01 f303 	lsl.w	r3, r1, r3
 800117e:	43d9      	mvns	r1, r3
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001184:	4313      	orrs	r3, r2
         );
}
 8001186:	4618      	mov	r0, r3
 8001188:	3724      	adds	r7, #36	@ 0x24
 800118a:	46bd      	mov	sp, r7
 800118c:	bc80      	pop	{r7}
 800118e:	4770      	bx	lr

08001190 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8001190:	b480      	push	{r7}
 8001192:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001194:	f3bf 8f4f 	dsb	sy
}
 8001198:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800119a:	4b06      	ldr	r3, [pc, #24]	@ (80011b4 <__NVIC_SystemReset+0x24>)
 800119c:	68db      	ldr	r3, [r3, #12]
 800119e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80011a2:	4904      	ldr	r1, [pc, #16]	@ (80011b4 <__NVIC_SystemReset+0x24>)
 80011a4:	4b04      	ldr	r3, [pc, #16]	@ (80011b8 <__NVIC_SystemReset+0x28>)
 80011a6:	4313      	orrs	r3, r2
 80011a8:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80011aa:	f3bf 8f4f 	dsb	sy
}
 80011ae:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80011b0:	bf00      	nop
 80011b2:	e7fd      	b.n	80011b0 <__NVIC_SystemReset+0x20>
 80011b4:	e000ed00 	.word	0xe000ed00
 80011b8:	05fa0004 	.word	0x05fa0004

080011bc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	b082      	sub	sp, #8
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	3b01      	subs	r3, #1
 80011c8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80011cc:	d301      	bcc.n	80011d2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80011ce:	2301      	movs	r3, #1
 80011d0:	e00f      	b.n	80011f2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80011d2:	4a0a      	ldr	r2, [pc, #40]	@ (80011fc <SysTick_Config+0x40>)
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	3b01      	subs	r3, #1
 80011d8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80011da:	210f      	movs	r1, #15
 80011dc:	f04f 30ff 	mov.w	r0, #4294967295
 80011e0:	f7ff ff7a 	bl	80010d8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80011e4:	4b05      	ldr	r3, [pc, #20]	@ (80011fc <SysTick_Config+0x40>)
 80011e6:	2200      	movs	r2, #0
 80011e8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80011ea:	4b04      	ldr	r3, [pc, #16]	@ (80011fc <SysTick_Config+0x40>)
 80011ec:	2207      	movs	r2, #7
 80011ee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80011f0:	2300      	movs	r3, #0
}
 80011f2:	4618      	mov	r0, r3
 80011f4:	3708      	adds	r7, #8
 80011f6:	46bd      	mov	sp, r7
 80011f8:	bd80      	pop	{r7, pc}
 80011fa:	bf00      	nop
 80011fc:	e000e010 	.word	0xe000e010

08001200 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	b082      	sub	sp, #8
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001208:	6878      	ldr	r0, [r7, #4]
 800120a:	f7ff ff17 	bl	800103c <__NVIC_SetPriorityGrouping>
}
 800120e:	bf00      	nop
 8001210:	3708      	adds	r7, #8
 8001212:	46bd      	mov	sp, r7
 8001214:	bd80      	pop	{r7, pc}

08001216 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001216:	b580      	push	{r7, lr}
 8001218:	b086      	sub	sp, #24
 800121a:	af00      	add	r7, sp, #0
 800121c:	4603      	mov	r3, r0
 800121e:	60b9      	str	r1, [r7, #8]
 8001220:	607a      	str	r2, [r7, #4]
 8001222:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001224:	2300      	movs	r3, #0
 8001226:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001228:	f7ff ff2c 	bl	8001084 <__NVIC_GetPriorityGrouping>
 800122c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800122e:	687a      	ldr	r2, [r7, #4]
 8001230:	68b9      	ldr	r1, [r7, #8]
 8001232:	6978      	ldr	r0, [r7, #20]
 8001234:	f7ff ff7a 	bl	800112c <NVIC_EncodePriority>
 8001238:	4602      	mov	r2, r0
 800123a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800123e:	4611      	mov	r1, r2
 8001240:	4618      	mov	r0, r3
 8001242:	f7ff ff49 	bl	80010d8 <__NVIC_SetPriority>
}
 8001246:	bf00      	nop
 8001248:	3718      	adds	r7, #24
 800124a:	46bd      	mov	sp, r7
 800124c:	bd80      	pop	{r7, pc}

0800124e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800124e:	b580      	push	{r7, lr}
 8001250:	b082      	sub	sp, #8
 8001252:	af00      	add	r7, sp, #0
 8001254:	4603      	mov	r3, r0
 8001256:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001258:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800125c:	4618      	mov	r0, r3
 800125e:	f7ff ff1f 	bl	80010a0 <__NVIC_EnableIRQ>
}
 8001262:	bf00      	nop
 8001264:	3708      	adds	r7, #8
 8001266:	46bd      	mov	sp, r7
 8001268:	bd80      	pop	{r7, pc}

0800126a <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiates a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 800126a:	b580      	push	{r7, lr}
 800126c:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 800126e:	f7ff ff8f 	bl	8001190 <__NVIC_SystemReset>

08001272 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001272:	b580      	push	{r7, lr}
 8001274:	b082      	sub	sp, #8
 8001276:	af00      	add	r7, sp, #0
 8001278:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800127a:	6878      	ldr	r0, [r7, #4]
 800127c:	f7ff ff9e 	bl	80011bc <SysTick_Config>
 8001280:	4603      	mov	r3, r0
}
 8001282:	4618      	mov	r0, r3
 8001284:	3708      	adds	r7, #8
 8001286:	46bd      	mov	sp, r7
 8001288:	bd80      	pop	{r7, pc}

0800128a <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 800128a:	b580      	push	{r7, lr}
 800128c:	b082      	sub	sp, #8
 800128e:	af00      	add	r7, sp, #0
 8001290:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	2b00      	cmp	r3, #0
 8001296:	d101      	bne.n	800129c <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8001298:	2301      	movs	r3, #1
 800129a:	e00e      	b.n	80012ba <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	795b      	ldrb	r3, [r3, #5]
 80012a0:	b2db      	uxtb	r3, r3
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d105      	bne.n	80012b2 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	2200      	movs	r2, #0
 80012aa:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 80012ac:	6878      	ldr	r0, [r7, #4]
 80012ae:	f7ff fc9b 	bl	8000be8 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	2201      	movs	r2, #1
 80012b6:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80012b8:	2300      	movs	r3, #0
}
 80012ba:	4618      	mov	r0, r3
 80012bc:	3708      	adds	r7, #8
 80012be:	46bd      	mov	sp, r7
 80012c0:	bd80      	pop	{r7, pc}

080012c2 <HAL_CRC_Calculate>:
  * @param  pBuffer pointer to the input data buffer.
  * @param  BufferLength input data buffer length (number of uint32_t words).
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
uint32_t HAL_CRC_Calculate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
{
 80012c2:	b480      	push	{r7}
 80012c4:	b087      	sub	sp, #28
 80012c6:	af00      	add	r7, sp, #0
 80012c8:	60f8      	str	r0, [r7, #12]
 80012ca:	60b9      	str	r1, [r7, #8]
 80012cc:	607a      	str	r2, [r7, #4]
  uint32_t index;      /* CRC input data buffer index */
  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */
 80012ce:	2300      	movs	r3, #0
 80012d0:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 80012d2:	68fb      	ldr	r3, [r7, #12]
 80012d4:	2202      	movs	r2, #2
 80012d6:	715a      	strb	r2, [r3, #5]

  /* Reset CRC Calculation Unit (hcrc->Instance->INIT is
  *  written in hcrc->Instance->DR) */
  __HAL_CRC_DR_RESET(hcrc);
 80012d8:	68fb      	ldr	r3, [r7, #12]
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	689a      	ldr	r2, [r3, #8]
 80012de:	68fb      	ldr	r3, [r7, #12]
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	f042 0201 	orr.w	r2, r2, #1
 80012e6:	609a      	str	r2, [r3, #8]

  /* Enter 32-bit input data to the CRC calculator */
  for (index = 0U; index < BufferLength; index++)
 80012e8:	2300      	movs	r3, #0
 80012ea:	617b      	str	r3, [r7, #20]
 80012ec:	e00a      	b.n	8001304 <HAL_CRC_Calculate+0x42>
  {
    hcrc->Instance->DR = pBuffer[index];
 80012ee:	697b      	ldr	r3, [r7, #20]
 80012f0:	009b      	lsls	r3, r3, #2
 80012f2:	68ba      	ldr	r2, [r7, #8]
 80012f4:	441a      	add	r2, r3
 80012f6:	68fb      	ldr	r3, [r7, #12]
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	6812      	ldr	r2, [r2, #0]
 80012fc:	601a      	str	r2, [r3, #0]
  for (index = 0U; index < BufferLength; index++)
 80012fe:	697b      	ldr	r3, [r7, #20]
 8001300:	3301      	adds	r3, #1
 8001302:	617b      	str	r3, [r7, #20]
 8001304:	697a      	ldr	r2, [r7, #20]
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	429a      	cmp	r2, r3
 800130a:	d3f0      	bcc.n	80012ee <HAL_CRC_Calculate+0x2c>
  }
  temp = hcrc->Instance->DR;
 800130c:	68fb      	ldr	r3, [r7, #12]
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8001314:	68fb      	ldr	r3, [r7, #12]
 8001316:	2201      	movs	r2, #1
 8001318:	715a      	strb	r2, [r3, #5]

  /* Return the CRC computed value */
  return temp;
 800131a:	693b      	ldr	r3, [r7, #16]
}
 800131c:	4618      	mov	r0, r3
 800131e:	371c      	adds	r7, #28
 8001320:	46bd      	mov	sp, r7
 8001322:	bc80      	pop	{r7}
 8001324:	4770      	bx	lr

08001326 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001326:	b480      	push	{r7}
 8001328:	b085      	sub	sp, #20
 800132a:	af00      	add	r7, sp, #0
 800132c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800132e:	2300      	movs	r3, #0
 8001330:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001338:	b2db      	uxtb	r3, r3
 800133a:	2b02      	cmp	r3, #2
 800133c:	d008      	beq.n	8001350 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	2204      	movs	r2, #4
 8001342:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	2200      	movs	r2, #0
 8001348:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 800134c:	2301      	movs	r3, #1
 800134e:	e020      	b.n	8001392 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	681a      	ldr	r2, [r3, #0]
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	f022 020e 	bic.w	r2, r2, #14
 800135e:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	681a      	ldr	r2, [r3, #0]
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	f022 0201 	bic.w	r2, r2, #1
 800136e:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001378:	2101      	movs	r1, #1
 800137a:	fa01 f202 	lsl.w	r2, r1, r2
 800137e:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	2201      	movs	r2, #1
 8001384:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	2200      	movs	r2, #0
 800138c:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8001390:	7bfb      	ldrb	r3, [r7, #15]
}
 8001392:	4618      	mov	r0, r3
 8001394:	3714      	adds	r7, #20
 8001396:	46bd      	mov	sp, r7
 8001398:	bc80      	pop	{r7}
 800139a:	4770      	bx	lr

0800139c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 800139c:	b580      	push	{r7, lr}
 800139e:	b084      	sub	sp, #16
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80013a4:	2300      	movs	r3, #0
 80013a6:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80013ae:	b2db      	uxtb	r3, r3
 80013b0:	2b02      	cmp	r3, #2
 80013b2:	d005      	beq.n	80013c0 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	2204      	movs	r2, #4
 80013b8:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 80013ba:	2301      	movs	r3, #1
 80013bc:	73fb      	strb	r3, [r7, #15]
 80013be:	e0d6      	b.n	800156e <HAL_DMA_Abort_IT+0x1d2>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	681a      	ldr	r2, [r3, #0]
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	f022 020e 	bic.w	r2, r2, #14
 80013ce:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	681a      	ldr	r2, [r3, #0]
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	f022 0201 	bic.w	r2, r2, #1
 80013de:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	461a      	mov	r2, r3
 80013e6:	4b64      	ldr	r3, [pc, #400]	@ (8001578 <HAL_DMA_Abort_IT+0x1dc>)
 80013e8:	429a      	cmp	r2, r3
 80013ea:	d958      	bls.n	800149e <HAL_DMA_Abort_IT+0x102>
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	4a62      	ldr	r2, [pc, #392]	@ (800157c <HAL_DMA_Abort_IT+0x1e0>)
 80013f2:	4293      	cmp	r3, r2
 80013f4:	d04f      	beq.n	8001496 <HAL_DMA_Abort_IT+0xfa>
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	4a61      	ldr	r2, [pc, #388]	@ (8001580 <HAL_DMA_Abort_IT+0x1e4>)
 80013fc:	4293      	cmp	r3, r2
 80013fe:	d048      	beq.n	8001492 <HAL_DMA_Abort_IT+0xf6>
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	4a5f      	ldr	r2, [pc, #380]	@ (8001584 <HAL_DMA_Abort_IT+0x1e8>)
 8001406:	4293      	cmp	r3, r2
 8001408:	d040      	beq.n	800148c <HAL_DMA_Abort_IT+0xf0>
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	4a5e      	ldr	r2, [pc, #376]	@ (8001588 <HAL_DMA_Abort_IT+0x1ec>)
 8001410:	4293      	cmp	r3, r2
 8001412:	d038      	beq.n	8001486 <HAL_DMA_Abort_IT+0xea>
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	4a5c      	ldr	r2, [pc, #368]	@ (800158c <HAL_DMA_Abort_IT+0x1f0>)
 800141a:	4293      	cmp	r3, r2
 800141c:	d030      	beq.n	8001480 <HAL_DMA_Abort_IT+0xe4>
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	4a5b      	ldr	r2, [pc, #364]	@ (8001590 <HAL_DMA_Abort_IT+0x1f4>)
 8001424:	4293      	cmp	r3, r2
 8001426:	d028      	beq.n	800147a <HAL_DMA_Abort_IT+0xde>
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	4a52      	ldr	r2, [pc, #328]	@ (8001578 <HAL_DMA_Abort_IT+0x1dc>)
 800142e:	4293      	cmp	r3, r2
 8001430:	d020      	beq.n	8001474 <HAL_DMA_Abort_IT+0xd8>
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	4a57      	ldr	r2, [pc, #348]	@ (8001594 <HAL_DMA_Abort_IT+0x1f8>)
 8001438:	4293      	cmp	r3, r2
 800143a:	d019      	beq.n	8001470 <HAL_DMA_Abort_IT+0xd4>
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	4a55      	ldr	r2, [pc, #340]	@ (8001598 <HAL_DMA_Abort_IT+0x1fc>)
 8001442:	4293      	cmp	r3, r2
 8001444:	d012      	beq.n	800146c <HAL_DMA_Abort_IT+0xd0>
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	4a54      	ldr	r2, [pc, #336]	@ (800159c <HAL_DMA_Abort_IT+0x200>)
 800144c:	4293      	cmp	r3, r2
 800144e:	d00a      	beq.n	8001466 <HAL_DMA_Abort_IT+0xca>
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	4a52      	ldr	r2, [pc, #328]	@ (80015a0 <HAL_DMA_Abort_IT+0x204>)
 8001456:	4293      	cmp	r3, r2
 8001458:	d102      	bne.n	8001460 <HAL_DMA_Abort_IT+0xc4>
 800145a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800145e:	e01b      	b.n	8001498 <HAL_DMA_Abort_IT+0xfc>
 8001460:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001464:	e018      	b.n	8001498 <HAL_DMA_Abort_IT+0xfc>
 8001466:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800146a:	e015      	b.n	8001498 <HAL_DMA_Abort_IT+0xfc>
 800146c:	2310      	movs	r3, #16
 800146e:	e013      	b.n	8001498 <HAL_DMA_Abort_IT+0xfc>
 8001470:	2301      	movs	r3, #1
 8001472:	e011      	b.n	8001498 <HAL_DMA_Abort_IT+0xfc>
 8001474:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001478:	e00e      	b.n	8001498 <HAL_DMA_Abort_IT+0xfc>
 800147a:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800147e:	e00b      	b.n	8001498 <HAL_DMA_Abort_IT+0xfc>
 8001480:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001484:	e008      	b.n	8001498 <HAL_DMA_Abort_IT+0xfc>
 8001486:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800148a:	e005      	b.n	8001498 <HAL_DMA_Abort_IT+0xfc>
 800148c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001490:	e002      	b.n	8001498 <HAL_DMA_Abort_IT+0xfc>
 8001492:	2310      	movs	r3, #16
 8001494:	e000      	b.n	8001498 <HAL_DMA_Abort_IT+0xfc>
 8001496:	2301      	movs	r3, #1
 8001498:	4a42      	ldr	r2, [pc, #264]	@ (80015a4 <HAL_DMA_Abort_IT+0x208>)
 800149a:	6053      	str	r3, [r2, #4]
 800149c:	e057      	b.n	800154e <HAL_DMA_Abort_IT+0x1b2>
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	4a36      	ldr	r2, [pc, #216]	@ (800157c <HAL_DMA_Abort_IT+0x1e0>)
 80014a4:	4293      	cmp	r3, r2
 80014a6:	d04f      	beq.n	8001548 <HAL_DMA_Abort_IT+0x1ac>
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	4a34      	ldr	r2, [pc, #208]	@ (8001580 <HAL_DMA_Abort_IT+0x1e4>)
 80014ae:	4293      	cmp	r3, r2
 80014b0:	d048      	beq.n	8001544 <HAL_DMA_Abort_IT+0x1a8>
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	4a33      	ldr	r2, [pc, #204]	@ (8001584 <HAL_DMA_Abort_IT+0x1e8>)
 80014b8:	4293      	cmp	r3, r2
 80014ba:	d040      	beq.n	800153e <HAL_DMA_Abort_IT+0x1a2>
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	4a31      	ldr	r2, [pc, #196]	@ (8001588 <HAL_DMA_Abort_IT+0x1ec>)
 80014c2:	4293      	cmp	r3, r2
 80014c4:	d038      	beq.n	8001538 <HAL_DMA_Abort_IT+0x19c>
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	4a30      	ldr	r2, [pc, #192]	@ (800158c <HAL_DMA_Abort_IT+0x1f0>)
 80014cc:	4293      	cmp	r3, r2
 80014ce:	d030      	beq.n	8001532 <HAL_DMA_Abort_IT+0x196>
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	4a2e      	ldr	r2, [pc, #184]	@ (8001590 <HAL_DMA_Abort_IT+0x1f4>)
 80014d6:	4293      	cmp	r3, r2
 80014d8:	d028      	beq.n	800152c <HAL_DMA_Abort_IT+0x190>
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	4a26      	ldr	r2, [pc, #152]	@ (8001578 <HAL_DMA_Abort_IT+0x1dc>)
 80014e0:	4293      	cmp	r3, r2
 80014e2:	d020      	beq.n	8001526 <HAL_DMA_Abort_IT+0x18a>
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	4a2a      	ldr	r2, [pc, #168]	@ (8001594 <HAL_DMA_Abort_IT+0x1f8>)
 80014ea:	4293      	cmp	r3, r2
 80014ec:	d019      	beq.n	8001522 <HAL_DMA_Abort_IT+0x186>
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	4a29      	ldr	r2, [pc, #164]	@ (8001598 <HAL_DMA_Abort_IT+0x1fc>)
 80014f4:	4293      	cmp	r3, r2
 80014f6:	d012      	beq.n	800151e <HAL_DMA_Abort_IT+0x182>
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	4a27      	ldr	r2, [pc, #156]	@ (800159c <HAL_DMA_Abort_IT+0x200>)
 80014fe:	4293      	cmp	r3, r2
 8001500:	d00a      	beq.n	8001518 <HAL_DMA_Abort_IT+0x17c>
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	4a26      	ldr	r2, [pc, #152]	@ (80015a0 <HAL_DMA_Abort_IT+0x204>)
 8001508:	4293      	cmp	r3, r2
 800150a:	d102      	bne.n	8001512 <HAL_DMA_Abort_IT+0x176>
 800150c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001510:	e01b      	b.n	800154a <HAL_DMA_Abort_IT+0x1ae>
 8001512:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001516:	e018      	b.n	800154a <HAL_DMA_Abort_IT+0x1ae>
 8001518:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800151c:	e015      	b.n	800154a <HAL_DMA_Abort_IT+0x1ae>
 800151e:	2310      	movs	r3, #16
 8001520:	e013      	b.n	800154a <HAL_DMA_Abort_IT+0x1ae>
 8001522:	2301      	movs	r3, #1
 8001524:	e011      	b.n	800154a <HAL_DMA_Abort_IT+0x1ae>
 8001526:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800152a:	e00e      	b.n	800154a <HAL_DMA_Abort_IT+0x1ae>
 800152c:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8001530:	e00b      	b.n	800154a <HAL_DMA_Abort_IT+0x1ae>
 8001532:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001536:	e008      	b.n	800154a <HAL_DMA_Abort_IT+0x1ae>
 8001538:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800153c:	e005      	b.n	800154a <HAL_DMA_Abort_IT+0x1ae>
 800153e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001542:	e002      	b.n	800154a <HAL_DMA_Abort_IT+0x1ae>
 8001544:	2310      	movs	r3, #16
 8001546:	e000      	b.n	800154a <HAL_DMA_Abort_IT+0x1ae>
 8001548:	2301      	movs	r3, #1
 800154a:	4a17      	ldr	r2, [pc, #92]	@ (80015a8 <HAL_DMA_Abort_IT+0x20c>)
 800154c:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	2201      	movs	r2, #1
 8001552:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	2200      	movs	r2, #0
 800155a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001562:	2b00      	cmp	r3, #0
 8001564:	d003      	beq.n	800156e <HAL_DMA_Abort_IT+0x1d2>
    {
      hdma->XferAbortCallback(hdma);
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800156a:	6878      	ldr	r0, [r7, #4]
 800156c:	4798      	blx	r3
    } 
  }
  return status;
 800156e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001570:	4618      	mov	r0, r3
 8001572:	3710      	adds	r7, #16
 8001574:	46bd      	mov	sp, r7
 8001576:	bd80      	pop	{r7, pc}
 8001578:	40020080 	.word	0x40020080
 800157c:	40020008 	.word	0x40020008
 8001580:	4002001c 	.word	0x4002001c
 8001584:	40020030 	.word	0x40020030
 8001588:	40020044 	.word	0x40020044
 800158c:	40020058 	.word	0x40020058
 8001590:	4002006c 	.word	0x4002006c
 8001594:	40020408 	.word	0x40020408
 8001598:	4002041c 	.word	0x4002041c
 800159c:	40020430 	.word	0x40020430
 80015a0:	40020444 	.word	0x40020444
 80015a4:	40020400 	.word	0x40020400
 80015a8:	40020000 	.word	0x40020000

080015ac <HAL_FLASH_Program>:
  * @param  Data:         Specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 80015ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80015ae:	b087      	sub	sp, #28
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	60f8      	str	r0, [r7, #12]
 80015b4:	60b9      	str	r1, [r7, #8]
 80015b6:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 80015ba:	2301      	movs	r3, #1
 80015bc:	75fb      	strb	r3, [r7, #23]
  uint8_t index = 0;
 80015be:	2300      	movs	r3, #0
 80015c0:	75bb      	strb	r3, [r7, #22]
  uint8_t nbiterations = 0;
 80015c2:	2300      	movs	r3, #0
 80015c4:	757b      	strb	r3, [r7, #21]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80015c6:	4b2f      	ldr	r3, [pc, #188]	@ (8001684 <HAL_FLASH_Program+0xd8>)
 80015c8:	7e1b      	ldrb	r3, [r3, #24]
 80015ca:	2b01      	cmp	r3, #1
 80015cc:	d101      	bne.n	80015d2 <HAL_FLASH_Program+0x26>
 80015ce:	2302      	movs	r3, #2
 80015d0:	e054      	b.n	800167c <HAL_FLASH_Program+0xd0>
 80015d2:	4b2c      	ldr	r3, [pc, #176]	@ (8001684 <HAL_FLASH_Program+0xd8>)
 80015d4:	2201      	movs	r2, #1
 80015d6:	761a      	strb	r2, [r3, #24]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80015d8:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80015dc:	f000 f8b2 	bl	8001744 <FLASH_WaitForLastOperation>
 80015e0:	4603      	mov	r3, r0
 80015e2:	75fb      	strb	r3, [r7, #23]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperationBank2(FLASH_TIMEOUT_VALUE);
  }
#endif /* FLASH_BANK2_END */
  
  if(status == HAL_OK)
 80015e4:	7dfb      	ldrb	r3, [r7, #23]
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d144      	bne.n	8001674 <HAL_FLASH_Program+0xc8>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 80015ea:	68fb      	ldr	r3, [r7, #12]
 80015ec:	2b01      	cmp	r3, #1
 80015ee:	d102      	bne.n	80015f6 <HAL_FLASH_Program+0x4a>
    {
      /* Program halfword (16-bit) at a specified address. */
      nbiterations = 1U;
 80015f0:	2301      	movs	r3, #1
 80015f2:	757b      	strb	r3, [r7, #21]
 80015f4:	e007      	b.n	8001606 <HAL_FLASH_Program+0x5a>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 80015f6:	68fb      	ldr	r3, [r7, #12]
 80015f8:	2b02      	cmp	r3, #2
 80015fa:	d102      	bne.n	8001602 <HAL_FLASH_Program+0x56>
    {
      /* Program word (32-bit = 2*16-bit) at a specified address. */
      nbiterations = 2U;
 80015fc:	2302      	movs	r3, #2
 80015fe:	757b      	strb	r3, [r7, #21]
 8001600:	e001      	b.n	8001606 <HAL_FLASH_Program+0x5a>
    }
    else
    {
      /* Program double word (64-bit = 4*16-bit) at a specified address. */
      nbiterations = 4U;
 8001602:	2304      	movs	r3, #4
 8001604:	757b      	strb	r3, [r7, #21]
    }

    for (index = 0U; index < nbiterations; index++)
 8001606:	2300      	movs	r3, #0
 8001608:	75bb      	strb	r3, [r7, #22]
 800160a:	e02d      	b.n	8001668 <HAL_FLASH_Program+0xbc>
    {
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 800160c:	7dbb      	ldrb	r3, [r7, #22]
 800160e:	005a      	lsls	r2, r3, #1
 8001610:	68bb      	ldr	r3, [r7, #8]
 8001612:	eb02 0c03 	add.w	ip, r2, r3
 8001616:	7dbb      	ldrb	r3, [r7, #22]
 8001618:	0119      	lsls	r1, r3, #4
 800161a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800161e:	f1c1 0620 	rsb	r6, r1, #32
 8001622:	f1a1 0020 	sub.w	r0, r1, #32
 8001626:	fa22 f401 	lsr.w	r4, r2, r1
 800162a:	fa03 f606 	lsl.w	r6, r3, r6
 800162e:	4334      	orrs	r4, r6
 8001630:	fa23 f000 	lsr.w	r0, r3, r0
 8001634:	4304      	orrs	r4, r0
 8001636:	fa23 f501 	lsr.w	r5, r3, r1
 800163a:	b2a3      	uxth	r3, r4
 800163c:	4619      	mov	r1, r3
 800163e:	4660      	mov	r0, ip
 8001640:	f000 f864 	bl	800170c <FLASH_Program_HalfWord>
#if defined(FLASH_BANK2_END)
      if(Address <= FLASH_BANK1_END)
      {
#endif /* FLASH_BANK2_END */
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8001644:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8001648:	f000 f87c 	bl	8001744 <FLASH_WaitForLastOperation>
 800164c:	4603      	mov	r3, r0
 800164e:	75fb      	strb	r3, [r7, #23]
    
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8001650:	4b0d      	ldr	r3, [pc, #52]	@ (8001688 <HAL_FLASH_Program+0xdc>)
 8001652:	691b      	ldr	r3, [r3, #16]
 8001654:	4a0c      	ldr	r2, [pc, #48]	@ (8001688 <HAL_FLASH_Program+0xdc>)
 8001656:	f023 0301 	bic.w	r3, r3, #1
 800165a:	6113      	str	r3, [r2, #16]
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR2, FLASH_CR2_PG);
      }
#endif /* FLASH_BANK2_END */
      /* In case of error, stop programation procedure */
      if (status != HAL_OK)
 800165c:	7dfb      	ldrb	r3, [r7, #23]
 800165e:	2b00      	cmp	r3, #0
 8001660:	d107      	bne.n	8001672 <HAL_FLASH_Program+0xc6>
    for (index = 0U; index < nbiterations; index++)
 8001662:	7dbb      	ldrb	r3, [r7, #22]
 8001664:	3301      	adds	r3, #1
 8001666:	75bb      	strb	r3, [r7, #22]
 8001668:	7dba      	ldrb	r2, [r7, #22]
 800166a:	7d7b      	ldrb	r3, [r7, #21]
 800166c:	429a      	cmp	r2, r3
 800166e:	d3cd      	bcc.n	800160c <HAL_FLASH_Program+0x60>
 8001670:	e000      	b.n	8001674 <HAL_FLASH_Program+0xc8>
      {
        break;
 8001672:	bf00      	nop
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8001674:	4b03      	ldr	r3, [pc, #12]	@ (8001684 <HAL_FLASH_Program+0xd8>)
 8001676:	2200      	movs	r2, #0
 8001678:	761a      	strb	r2, [r3, #24]

  return status;
 800167a:	7dfb      	ldrb	r3, [r7, #23]
}
 800167c:	4618      	mov	r0, r3
 800167e:	371c      	adds	r7, #28
 8001680:	46bd      	mov	sp, r7
 8001682:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001684:	20000980 	.word	0x20000980
 8001688:	40022000 	.word	0x40022000

0800168c <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 800168c:	b480      	push	{r7}
 800168e:	b083      	sub	sp, #12
 8001690:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8001692:	2300      	movs	r3, #0
 8001694:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8001696:	4b0d      	ldr	r3, [pc, #52]	@ (80016cc <HAL_FLASH_Unlock+0x40>)
 8001698:	691b      	ldr	r3, [r3, #16]
 800169a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d00d      	beq.n	80016be <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 80016a2:	4b0a      	ldr	r3, [pc, #40]	@ (80016cc <HAL_FLASH_Unlock+0x40>)
 80016a4:	4a0a      	ldr	r2, [pc, #40]	@ (80016d0 <HAL_FLASH_Unlock+0x44>)
 80016a6:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 80016a8:	4b08      	ldr	r3, [pc, #32]	@ (80016cc <HAL_FLASH_Unlock+0x40>)
 80016aa:	4a0a      	ldr	r2, [pc, #40]	@ (80016d4 <HAL_FLASH_Unlock+0x48>)
 80016ac:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80016ae:	4b07      	ldr	r3, [pc, #28]	@ (80016cc <HAL_FLASH_Unlock+0x40>)
 80016b0:	691b      	ldr	r3, [r3, #16]
 80016b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d001      	beq.n	80016be <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 80016ba:	2301      	movs	r3, #1
 80016bc:	71fb      	strb	r3, [r7, #7]
      status = HAL_ERROR;
    }
  }
#endif /* FLASH_BANK2_END */

  return status;
 80016be:	79fb      	ldrb	r3, [r7, #7]
}
 80016c0:	4618      	mov	r0, r3
 80016c2:	370c      	adds	r7, #12
 80016c4:	46bd      	mov	sp, r7
 80016c6:	bc80      	pop	{r7}
 80016c8:	4770      	bx	lr
 80016ca:	bf00      	nop
 80016cc:	40022000 	.word	0x40022000
 80016d0:	45670123 	.word	0x45670123
 80016d4:	cdef89ab 	.word	0xcdef89ab

080016d8 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 80016d8:	b480      	push	{r7}
 80016da:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 80016dc:	4b05      	ldr	r3, [pc, #20]	@ (80016f4 <HAL_FLASH_Lock+0x1c>)
 80016de:	691b      	ldr	r3, [r3, #16]
 80016e0:	4a04      	ldr	r2, [pc, #16]	@ (80016f4 <HAL_FLASH_Lock+0x1c>)
 80016e2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80016e6:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  /* Set the LOCK Bit to lock the FLASH BANK2 Registers access */
  SET_BIT(FLASH->CR2, FLASH_CR2_LOCK);

#endif /* FLASH_BANK2_END */
  return HAL_OK;  
 80016e8:	2300      	movs	r3, #0
}
 80016ea:	4618      	mov	r0, r3
 80016ec:	46bd      	mov	sp, r7
 80016ee:	bc80      	pop	{r7}
 80016f0:	4770      	bx	lr
 80016f2:	bf00      	nop
 80016f4:	40022000 	.word	0x40022000

080016f8 <HAL_FLASH_GetError>:
  * @brief  Get the specific FLASH error flag.
  * @retval FLASH_ErrorCode The returned value can be:
  *            @ref FLASH_Error_Codes
  */
uint32_t HAL_FLASH_GetError(void)
{
 80016f8:	b480      	push	{r7}
 80016fa:	af00      	add	r7, sp, #0
   return pFlash.ErrorCode;
 80016fc:	4b02      	ldr	r3, [pc, #8]	@ (8001708 <HAL_FLASH_GetError+0x10>)
 80016fe:	69db      	ldr	r3, [r3, #28]
}
 8001700:	4618      	mov	r0, r3
 8001702:	46bd      	mov	sp, r7
 8001704:	bc80      	pop	{r7}
 8001706:	4770      	bx	lr
 8001708:	20000980 	.word	0x20000980

0800170c <FLASH_Program_HalfWord>:
  * @param  Address specify the address to be programmed.
  * @param  Data    specify the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 800170c:	b480      	push	{r7}
 800170e:	b083      	sub	sp, #12
 8001710:	af00      	add	r7, sp, #0
 8001712:	6078      	str	r0, [r7, #4]
 8001714:	460b      	mov	r3, r1
 8001716:	807b      	strh	r3, [r7, #2]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001718:	4b08      	ldr	r3, [pc, #32]	@ (800173c <FLASH_Program_HalfWord+0x30>)
 800171a:	2200      	movs	r2, #0
 800171c:	61da      	str	r2, [r3, #28]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 800171e:	4b08      	ldr	r3, [pc, #32]	@ (8001740 <FLASH_Program_HalfWord+0x34>)
 8001720:	691b      	ldr	r3, [r3, #16]
 8001722:	4a07      	ldr	r2, [pc, #28]	@ (8001740 <FLASH_Program_HalfWord+0x34>)
 8001724:	f043 0301 	orr.w	r3, r3, #1
 8001728:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR2, FLASH_CR2_PG);
  }
#endif /* FLASH_BANK2_END */

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	887a      	ldrh	r2, [r7, #2]
 800172e:	801a      	strh	r2, [r3, #0]
}
 8001730:	bf00      	nop
 8001732:	370c      	adds	r7, #12
 8001734:	46bd      	mov	sp, r7
 8001736:	bc80      	pop	{r7}
 8001738:	4770      	bx	lr
 800173a:	bf00      	nop
 800173c:	20000980 	.word	0x20000980
 8001740:	40022000 	.word	0x40022000

08001744 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	b084      	sub	sp, #16
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 800174c:	f7ff fc48 	bl	8000fe0 <HAL_GetTick>
 8001750:	60f8      	str	r0, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8001752:	e010      	b.n	8001776 <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	f1b3 3fff 	cmp.w	r3, #4294967295
 800175a:	d00c      	beq.n	8001776 <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	2b00      	cmp	r3, #0
 8001760:	d007      	beq.n	8001772 <FLASH_WaitForLastOperation+0x2e>
 8001762:	f7ff fc3d 	bl	8000fe0 <HAL_GetTick>
 8001766:	4602      	mov	r2, r0
 8001768:	68fb      	ldr	r3, [r7, #12]
 800176a:	1ad3      	subs	r3, r2, r3
 800176c:	687a      	ldr	r2, [r7, #4]
 800176e:	429a      	cmp	r2, r3
 8001770:	d201      	bcs.n	8001776 <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 8001772:	2303      	movs	r3, #3
 8001774:	e025      	b.n	80017c2 <FLASH_WaitForLastOperation+0x7e>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8001776:	4b15      	ldr	r3, [pc, #84]	@ (80017cc <FLASH_WaitForLastOperation+0x88>)
 8001778:	68db      	ldr	r3, [r3, #12]
 800177a:	f003 0301 	and.w	r3, r3, #1
 800177e:	2b00      	cmp	r3, #0
 8001780:	d1e8      	bne.n	8001754 <FLASH_WaitForLastOperation+0x10>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8001782:	4b12      	ldr	r3, [pc, #72]	@ (80017cc <FLASH_WaitForLastOperation+0x88>)
 8001784:	68db      	ldr	r3, [r3, #12]
 8001786:	f003 0320 	and.w	r3, r3, #32
 800178a:	2b00      	cmp	r3, #0
 800178c:	d002      	beq.n	8001794 <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 800178e:	4b0f      	ldr	r3, [pc, #60]	@ (80017cc <FLASH_WaitForLastOperation+0x88>)
 8001790:	2220      	movs	r2, #32
 8001792:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8001794:	4b0d      	ldr	r3, [pc, #52]	@ (80017cc <FLASH_WaitForLastOperation+0x88>)
 8001796:	68db      	ldr	r3, [r3, #12]
 8001798:	f003 0310 	and.w	r3, r3, #16
 800179c:	2b00      	cmp	r3, #0
 800179e:	d10b      	bne.n	80017b8 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 80017a0:	4b0a      	ldr	r3, [pc, #40]	@ (80017cc <FLASH_WaitForLastOperation+0x88>)
 80017a2:	69db      	ldr	r3, [r3, #28]
 80017a4:	f003 0301 	and.w	r3, r3, #1
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d105      	bne.n	80017b8 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 80017ac:	4b07      	ldr	r3, [pc, #28]	@ (80017cc <FLASH_WaitForLastOperation+0x88>)
 80017ae:	68db      	ldr	r3, [r3, #12]
 80017b0:	f003 0304 	and.w	r3, r3, #4
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d003      	beq.n	80017c0 <FLASH_WaitForLastOperation+0x7c>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 80017b8:	f000 f80a 	bl	80017d0 <FLASH_SetErrorCode>
    return HAL_ERROR;
 80017bc:	2301      	movs	r3, #1
 80017be:	e000      	b.n	80017c2 <FLASH_WaitForLastOperation+0x7e>
  }

  /* There is no error flag set */
  return HAL_OK;
 80017c0:	2300      	movs	r3, #0
}
 80017c2:	4618      	mov	r0, r3
 80017c4:	3710      	adds	r7, #16
 80017c6:	46bd      	mov	sp, r7
 80017c8:	bd80      	pop	{r7, pc}
 80017ca:	bf00      	nop
 80017cc:	40022000 	.word	0x40022000

080017d0 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 80017d0:	b480      	push	{r7}
 80017d2:	b083      	sub	sp, #12
 80017d4:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 80017d6:	2300      	movs	r3, #0
 80017d8:	607b      	str	r3, [r7, #4]
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 80017da:	4b23      	ldr	r3, [pc, #140]	@ (8001868 <FLASH_SetErrorCode+0x98>)
 80017dc:	68db      	ldr	r3, [r3, #12]
 80017de:	f003 0310 	and.w	r3, r3, #16
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d009      	beq.n	80017fa <FLASH_SetErrorCode+0x2a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 80017e6:	4b21      	ldr	r3, [pc, #132]	@ (800186c <FLASH_SetErrorCode+0x9c>)
 80017e8:	69db      	ldr	r3, [r3, #28]
 80017ea:	f043 0302 	orr.w	r3, r3, #2
 80017ee:	4a1f      	ldr	r2, [pc, #124]	@ (800186c <FLASH_SetErrorCode+0x9c>)
 80017f0:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	f043 0310 	orr.w	r3, r3, #16
 80017f8:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 80017fa:	4b1b      	ldr	r3, [pc, #108]	@ (8001868 <FLASH_SetErrorCode+0x98>)
 80017fc:	68db      	ldr	r3, [r3, #12]
 80017fe:	f003 0304 	and.w	r3, r3, #4
 8001802:	2b00      	cmp	r3, #0
 8001804:	d009      	beq.n	800181a <FLASH_SetErrorCode+0x4a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8001806:	4b19      	ldr	r3, [pc, #100]	@ (800186c <FLASH_SetErrorCode+0x9c>)
 8001808:	69db      	ldr	r3, [r3, #28]
 800180a:	f043 0301 	orr.w	r3, r3, #1
 800180e:	4a17      	ldr	r2, [pc, #92]	@ (800186c <FLASH_SetErrorCode+0x9c>)
 8001810:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	f043 0304 	orr.w	r3, r3, #4
 8001818:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 800181a:	4b13      	ldr	r3, [pc, #76]	@ (8001868 <FLASH_SetErrorCode+0x98>)
 800181c:	69db      	ldr	r3, [r3, #28]
 800181e:	f003 0301 	and.w	r3, r3, #1
 8001822:	2b00      	cmp	r3, #0
 8001824:	d00b      	beq.n	800183e <FLASH_SetErrorCode+0x6e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 8001826:	4b11      	ldr	r3, [pc, #68]	@ (800186c <FLASH_SetErrorCode+0x9c>)
 8001828:	69db      	ldr	r3, [r3, #28]
 800182a:	f043 0304 	orr.w	r3, r3, #4
 800182e:	4a0f      	ldr	r2, [pc, #60]	@ (800186c <FLASH_SetErrorCode+0x9c>)
 8001830:	61d3      	str	r3, [r2, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8001832:	4b0d      	ldr	r3, [pc, #52]	@ (8001868 <FLASH_SetErrorCode+0x98>)
 8001834:	69db      	ldr	r3, [r3, #28]
 8001836:	4a0c      	ldr	r2, [pc, #48]	@ (8001868 <FLASH_SetErrorCode+0x98>)
 8001838:	f023 0301 	bic.w	r3, r3, #1
 800183c:	61d3      	str	r3, [r2, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	f240 1201 	movw	r2, #257	@ 0x101
 8001844:	4293      	cmp	r3, r2
 8001846:	d106      	bne.n	8001856 <FLASH_SetErrorCode+0x86>
 8001848:	4b07      	ldr	r3, [pc, #28]	@ (8001868 <FLASH_SetErrorCode+0x98>)
 800184a:	69db      	ldr	r3, [r3, #28]
 800184c:	4a06      	ldr	r2, [pc, #24]	@ (8001868 <FLASH_SetErrorCode+0x98>)
 800184e:	f023 0301 	bic.w	r3, r3, #1
 8001852:	61d3      	str	r3, [r2, #28]
}  
 8001854:	e002      	b.n	800185c <FLASH_SetErrorCode+0x8c>
  __HAL_FLASH_CLEAR_FLAG(flags);
 8001856:	4a04      	ldr	r2, [pc, #16]	@ (8001868 <FLASH_SetErrorCode+0x98>)
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	60d3      	str	r3, [r2, #12]
}  
 800185c:	bf00      	nop
 800185e:	370c      	adds	r7, #12
 8001860:	46bd      	mov	sp, r7
 8001862:	bc80      	pop	{r7}
 8001864:	4770      	bx	lr
 8001866:	bf00      	nop
 8001868:	40022000 	.word	0x40022000
 800186c:	20000980 	.word	0x20000980

08001870 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the pages have been correctly erased)
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8001870:	b580      	push	{r7, lr}
 8001872:	b084      	sub	sp, #16
 8001874:	af00      	add	r7, sp, #0
 8001876:	6078      	str	r0, [r7, #4]
 8001878:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 800187a:	2301      	movs	r3, #1
 800187c:	73fb      	strb	r3, [r7, #15]
  uint32_t address = 0U;
 800187e:	2300      	movs	r3, #0
 8001880:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8001882:	4b2f      	ldr	r3, [pc, #188]	@ (8001940 <HAL_FLASHEx_Erase+0xd0>)
 8001884:	7e1b      	ldrb	r3, [r3, #24]
 8001886:	2b01      	cmp	r3, #1
 8001888:	d101      	bne.n	800188e <HAL_FLASHEx_Erase+0x1e>
 800188a:	2302      	movs	r3, #2
 800188c:	e053      	b.n	8001936 <HAL_FLASHEx_Erase+0xc6>
 800188e:	4b2c      	ldr	r3, [pc, #176]	@ (8001940 <HAL_FLASHEx_Erase+0xd0>)
 8001890:	2201      	movs	r2, #1
 8001892:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	2b02      	cmp	r3, #2
 800189a:	d116      	bne.n	80018ca <HAL_FLASHEx_Erase+0x5a>
    else 
#endif /* FLASH_BANK2_END */
    {
      /* Mass Erase requested for Bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 800189c:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80018a0:	f7ff ff50 	bl	8001744 <FLASH_WaitForLastOperation>
 80018a4:	4603      	mov	r3, r0
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d141      	bne.n	800192e <HAL_FLASHEx_Erase+0xbe>
      {
        /*Mass erase to be done*/
        FLASH_MassErase(FLASH_BANK_1);
 80018aa:	2001      	movs	r0, #1
 80018ac:	f000 f84c 	bl	8001948 <FLASH_MassErase>
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80018b0:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80018b4:	f7ff ff46 	bl	8001744 <FLASH_WaitForLastOperation>
 80018b8:	4603      	mov	r3, r0
 80018ba:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the MER Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 80018bc:	4b21      	ldr	r3, [pc, #132]	@ (8001944 <HAL_FLASHEx_Erase+0xd4>)
 80018be:	691b      	ldr	r3, [r3, #16]
 80018c0:	4a20      	ldr	r2, [pc, #128]	@ (8001944 <HAL_FLASHEx_Erase+0xd4>)
 80018c2:	f023 0304 	bic.w	r3, r3, #4
 80018c6:	6113      	str	r3, [r2, #16]
 80018c8:	e031      	b.n	800192e <HAL_FLASHEx_Erase+0xbe>
    else
#endif /* FLASH_BANK2_END */
   {
      /* Page Erase requested on address located on bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 80018ca:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80018ce:	f7ff ff39 	bl	8001744 <FLASH_WaitForLastOperation>
 80018d2:	4603      	mov	r3, r0
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d12a      	bne.n	800192e <HAL_FLASHEx_Erase+0xbe>
      {
        /*Initialization of PageError variable*/
        *PageError = 0xFFFFFFFFU;
 80018d8:	683b      	ldr	r3, [r7, #0]
 80018da:	f04f 32ff 	mov.w	r2, #4294967295
 80018de:	601a      	str	r2, [r3, #0]
        
        /* Erase page by page to be done*/
        for(address = pEraseInit->PageAddress;
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	689b      	ldr	r3, [r3, #8]
 80018e4:	60bb      	str	r3, [r7, #8]
 80018e6:	e019      	b.n	800191c <HAL_FLASHEx_Erase+0xac>
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
            address += FLASH_PAGE_SIZE)
        {
          FLASH_PageErase(address);
 80018e8:	68b8      	ldr	r0, [r7, #8]
 80018ea:	f000 f849 	bl	8001980 <FLASH_PageErase>
          
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80018ee:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80018f2:	f7ff ff27 	bl	8001744 <FLASH_WaitForLastOperation>
 80018f6:	4603      	mov	r3, r0
 80018f8:	73fb      	strb	r3, [r7, #15]
          
          /* If the erase operation is completed, disable the PER Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 80018fa:	4b12      	ldr	r3, [pc, #72]	@ (8001944 <HAL_FLASHEx_Erase+0xd4>)
 80018fc:	691b      	ldr	r3, [r3, #16]
 80018fe:	4a11      	ldr	r2, [pc, #68]	@ (8001944 <HAL_FLASHEx_Erase+0xd4>)
 8001900:	f023 0302 	bic.w	r3, r3, #2
 8001904:	6113      	str	r3, [r2, #16]
          
          if (status != HAL_OK)
 8001906:	7bfb      	ldrb	r3, [r7, #15]
 8001908:	2b00      	cmp	r3, #0
 800190a:	d003      	beq.n	8001914 <HAL_FLASHEx_Erase+0xa4>
          {
            /* In case of error, stop erase procedure and return the faulty address */
            *PageError = address;
 800190c:	683b      	ldr	r3, [r7, #0]
 800190e:	68ba      	ldr	r2, [r7, #8]
 8001910:	601a      	str	r2, [r3, #0]
            break;
 8001912:	e00c      	b.n	800192e <HAL_FLASHEx_Erase+0xbe>
            address += FLASH_PAGE_SIZE)
 8001914:	68bb      	ldr	r3, [r7, #8]
 8001916:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800191a:	60bb      	str	r3, [r7, #8]
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	68db      	ldr	r3, [r3, #12]
 8001920:	02da      	lsls	r2, r3, #11
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	689b      	ldr	r3, [r3, #8]
 8001926:	4413      	add	r3, r2
 8001928:	68ba      	ldr	r2, [r7, #8]
 800192a:	429a      	cmp	r2, r3
 800192c:	d3dc      	bcc.n	80018e8 <HAL_FLASHEx_Erase+0x78>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800192e:	4b04      	ldr	r3, [pc, #16]	@ (8001940 <HAL_FLASHEx_Erase+0xd0>)
 8001930:	2200      	movs	r2, #0
 8001932:	761a      	strb	r2, [r3, #24]

  return status;
 8001934:	7bfb      	ldrb	r3, [r7, #15]
}
 8001936:	4618      	mov	r0, r3
 8001938:	3710      	adds	r7, #16
 800193a:	46bd      	mov	sp, r7
 800193c:	bd80      	pop	{r7, pc}
 800193e:	bf00      	nop
 8001940:	20000980 	.word	0x20000980
 8001944:	40022000 	.word	0x40022000

08001948 <FLASH_MassErase>:
  @endif
  *
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 8001948:	b480      	push	{r7}
 800194a:	b083      	sub	sp, #12
 800194c:	af00      	add	r7, sp, #0
 800194e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001950:	4b09      	ldr	r3, [pc, #36]	@ (8001978 <FLASH_MassErase+0x30>)
 8001952:	2200      	movs	r2, #0
 8001954:	61da      	str	r2, [r3, #28]
#if !defined(FLASH_BANK2_END)
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_BANK2_END */  
    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 8001956:	4b09      	ldr	r3, [pc, #36]	@ (800197c <FLASH_MassErase+0x34>)
 8001958:	691b      	ldr	r3, [r3, #16]
 800195a:	4a08      	ldr	r2, [pc, #32]	@ (800197c <FLASH_MassErase+0x34>)
 800195c:	f043 0304 	orr.w	r3, r3, #4
 8001960:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8001962:	4b06      	ldr	r3, [pc, #24]	@ (800197c <FLASH_MassErase+0x34>)
 8001964:	691b      	ldr	r3, [r3, #16]
 8001966:	4a05      	ldr	r2, [pc, #20]	@ (800197c <FLASH_MassErase+0x34>)
 8001968:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800196c:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 800196e:	bf00      	nop
 8001970:	370c      	adds	r7, #12
 8001972:	46bd      	mov	sp, r7
 8001974:	bc80      	pop	{r7}
 8001976:	4770      	bx	lr
 8001978:	20000980 	.word	0x20000980
 800197c:	40022000 	.word	0x40022000

08001980 <FLASH_PageErase>:
  *         The value of this parameter depend on device used within the same series      
  * 
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 8001980:	b480      	push	{r7}
 8001982:	b083      	sub	sp, #12
 8001984:	af00      	add	r7, sp, #0
 8001986:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001988:	4b0b      	ldr	r3, [pc, #44]	@ (80019b8 <FLASH_PageErase+0x38>)
 800198a:	2200      	movs	r2, #0
 800198c:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 800198e:	4b0b      	ldr	r3, [pc, #44]	@ (80019bc <FLASH_PageErase+0x3c>)
 8001990:	691b      	ldr	r3, [r3, #16]
 8001992:	4a0a      	ldr	r2, [pc, #40]	@ (80019bc <FLASH_PageErase+0x3c>)
 8001994:	f043 0302 	orr.w	r3, r3, #2
 8001998:	6113      	str	r3, [r2, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 800199a:	4a08      	ldr	r2, [pc, #32]	@ (80019bc <FLASH_PageErase+0x3c>)
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80019a0:	4b06      	ldr	r3, [pc, #24]	@ (80019bc <FLASH_PageErase+0x3c>)
 80019a2:	691b      	ldr	r3, [r3, #16]
 80019a4:	4a05      	ldr	r2, [pc, #20]	@ (80019bc <FLASH_PageErase+0x3c>)
 80019a6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80019aa:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 80019ac:	bf00      	nop
 80019ae:	370c      	adds	r7, #12
 80019b0:	46bd      	mov	sp, r7
 80019b2:	bc80      	pop	{r7}
 80019b4:	4770      	bx	lr
 80019b6:	bf00      	nop
 80019b8:	20000980 	.word	0x20000980
 80019bc:	40022000 	.word	0x40022000

080019c0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80019c0:	b480      	push	{r7}
 80019c2:	b08b      	sub	sp, #44	@ 0x2c
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	6078      	str	r0, [r7, #4]
 80019c8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80019ca:	2300      	movs	r3, #0
 80019cc:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80019ce:	2300      	movs	r3, #0
 80019d0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80019d2:	e179      	b.n	8001cc8 <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80019d4:	2201      	movs	r2, #1
 80019d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019d8:	fa02 f303 	lsl.w	r3, r2, r3
 80019dc:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80019de:	683b      	ldr	r3, [r7, #0]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	69fa      	ldr	r2, [r7, #28]
 80019e4:	4013      	ands	r3, r2
 80019e6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80019e8:	69ba      	ldr	r2, [r7, #24]
 80019ea:	69fb      	ldr	r3, [r7, #28]
 80019ec:	429a      	cmp	r2, r3
 80019ee:	f040 8168 	bne.w	8001cc2 <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80019f2:	683b      	ldr	r3, [r7, #0]
 80019f4:	685b      	ldr	r3, [r3, #4]
 80019f6:	4a96      	ldr	r2, [pc, #600]	@ (8001c50 <HAL_GPIO_Init+0x290>)
 80019f8:	4293      	cmp	r3, r2
 80019fa:	d05e      	beq.n	8001aba <HAL_GPIO_Init+0xfa>
 80019fc:	4a94      	ldr	r2, [pc, #592]	@ (8001c50 <HAL_GPIO_Init+0x290>)
 80019fe:	4293      	cmp	r3, r2
 8001a00:	d875      	bhi.n	8001aee <HAL_GPIO_Init+0x12e>
 8001a02:	4a94      	ldr	r2, [pc, #592]	@ (8001c54 <HAL_GPIO_Init+0x294>)
 8001a04:	4293      	cmp	r3, r2
 8001a06:	d058      	beq.n	8001aba <HAL_GPIO_Init+0xfa>
 8001a08:	4a92      	ldr	r2, [pc, #584]	@ (8001c54 <HAL_GPIO_Init+0x294>)
 8001a0a:	4293      	cmp	r3, r2
 8001a0c:	d86f      	bhi.n	8001aee <HAL_GPIO_Init+0x12e>
 8001a0e:	4a92      	ldr	r2, [pc, #584]	@ (8001c58 <HAL_GPIO_Init+0x298>)
 8001a10:	4293      	cmp	r3, r2
 8001a12:	d052      	beq.n	8001aba <HAL_GPIO_Init+0xfa>
 8001a14:	4a90      	ldr	r2, [pc, #576]	@ (8001c58 <HAL_GPIO_Init+0x298>)
 8001a16:	4293      	cmp	r3, r2
 8001a18:	d869      	bhi.n	8001aee <HAL_GPIO_Init+0x12e>
 8001a1a:	4a90      	ldr	r2, [pc, #576]	@ (8001c5c <HAL_GPIO_Init+0x29c>)
 8001a1c:	4293      	cmp	r3, r2
 8001a1e:	d04c      	beq.n	8001aba <HAL_GPIO_Init+0xfa>
 8001a20:	4a8e      	ldr	r2, [pc, #568]	@ (8001c5c <HAL_GPIO_Init+0x29c>)
 8001a22:	4293      	cmp	r3, r2
 8001a24:	d863      	bhi.n	8001aee <HAL_GPIO_Init+0x12e>
 8001a26:	4a8e      	ldr	r2, [pc, #568]	@ (8001c60 <HAL_GPIO_Init+0x2a0>)
 8001a28:	4293      	cmp	r3, r2
 8001a2a:	d046      	beq.n	8001aba <HAL_GPIO_Init+0xfa>
 8001a2c:	4a8c      	ldr	r2, [pc, #560]	@ (8001c60 <HAL_GPIO_Init+0x2a0>)
 8001a2e:	4293      	cmp	r3, r2
 8001a30:	d85d      	bhi.n	8001aee <HAL_GPIO_Init+0x12e>
 8001a32:	2b12      	cmp	r3, #18
 8001a34:	d82a      	bhi.n	8001a8c <HAL_GPIO_Init+0xcc>
 8001a36:	2b12      	cmp	r3, #18
 8001a38:	d859      	bhi.n	8001aee <HAL_GPIO_Init+0x12e>
 8001a3a:	a201      	add	r2, pc, #4	@ (adr r2, 8001a40 <HAL_GPIO_Init+0x80>)
 8001a3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a40:	08001abb 	.word	0x08001abb
 8001a44:	08001a95 	.word	0x08001a95
 8001a48:	08001aa7 	.word	0x08001aa7
 8001a4c:	08001ae9 	.word	0x08001ae9
 8001a50:	08001aef 	.word	0x08001aef
 8001a54:	08001aef 	.word	0x08001aef
 8001a58:	08001aef 	.word	0x08001aef
 8001a5c:	08001aef 	.word	0x08001aef
 8001a60:	08001aef 	.word	0x08001aef
 8001a64:	08001aef 	.word	0x08001aef
 8001a68:	08001aef 	.word	0x08001aef
 8001a6c:	08001aef 	.word	0x08001aef
 8001a70:	08001aef 	.word	0x08001aef
 8001a74:	08001aef 	.word	0x08001aef
 8001a78:	08001aef 	.word	0x08001aef
 8001a7c:	08001aef 	.word	0x08001aef
 8001a80:	08001aef 	.word	0x08001aef
 8001a84:	08001a9d 	.word	0x08001a9d
 8001a88:	08001ab1 	.word	0x08001ab1
 8001a8c:	4a75      	ldr	r2, [pc, #468]	@ (8001c64 <HAL_GPIO_Init+0x2a4>)
 8001a8e:	4293      	cmp	r3, r2
 8001a90:	d013      	beq.n	8001aba <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001a92:	e02c      	b.n	8001aee <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001a94:	683b      	ldr	r3, [r7, #0]
 8001a96:	68db      	ldr	r3, [r3, #12]
 8001a98:	623b      	str	r3, [r7, #32]
          break;
 8001a9a:	e029      	b.n	8001af0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001a9c:	683b      	ldr	r3, [r7, #0]
 8001a9e:	68db      	ldr	r3, [r3, #12]
 8001aa0:	3304      	adds	r3, #4
 8001aa2:	623b      	str	r3, [r7, #32]
          break;
 8001aa4:	e024      	b.n	8001af0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001aa6:	683b      	ldr	r3, [r7, #0]
 8001aa8:	68db      	ldr	r3, [r3, #12]
 8001aaa:	3308      	adds	r3, #8
 8001aac:	623b      	str	r3, [r7, #32]
          break;
 8001aae:	e01f      	b.n	8001af0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001ab0:	683b      	ldr	r3, [r7, #0]
 8001ab2:	68db      	ldr	r3, [r3, #12]
 8001ab4:	330c      	adds	r3, #12
 8001ab6:	623b      	str	r3, [r7, #32]
          break;
 8001ab8:	e01a      	b.n	8001af0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001aba:	683b      	ldr	r3, [r7, #0]
 8001abc:	689b      	ldr	r3, [r3, #8]
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d102      	bne.n	8001ac8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001ac2:	2304      	movs	r3, #4
 8001ac4:	623b      	str	r3, [r7, #32]
          break;
 8001ac6:	e013      	b.n	8001af0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001ac8:	683b      	ldr	r3, [r7, #0]
 8001aca:	689b      	ldr	r3, [r3, #8]
 8001acc:	2b01      	cmp	r3, #1
 8001ace:	d105      	bne.n	8001adc <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001ad0:	2308      	movs	r3, #8
 8001ad2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	69fa      	ldr	r2, [r7, #28]
 8001ad8:	611a      	str	r2, [r3, #16]
          break;
 8001ada:	e009      	b.n	8001af0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001adc:	2308      	movs	r3, #8
 8001ade:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	69fa      	ldr	r2, [r7, #28]
 8001ae4:	615a      	str	r2, [r3, #20]
          break;
 8001ae6:	e003      	b.n	8001af0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001ae8:	2300      	movs	r3, #0
 8001aea:	623b      	str	r3, [r7, #32]
          break;
 8001aec:	e000      	b.n	8001af0 <HAL_GPIO_Init+0x130>
          break;
 8001aee:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001af0:	69bb      	ldr	r3, [r7, #24]
 8001af2:	2bff      	cmp	r3, #255	@ 0xff
 8001af4:	d801      	bhi.n	8001afa <HAL_GPIO_Init+0x13a>
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	e001      	b.n	8001afe <HAL_GPIO_Init+0x13e>
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	3304      	adds	r3, #4
 8001afe:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001b00:	69bb      	ldr	r3, [r7, #24]
 8001b02:	2bff      	cmp	r3, #255	@ 0xff
 8001b04:	d802      	bhi.n	8001b0c <HAL_GPIO_Init+0x14c>
 8001b06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b08:	009b      	lsls	r3, r3, #2
 8001b0a:	e002      	b.n	8001b12 <HAL_GPIO_Init+0x152>
 8001b0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b0e:	3b08      	subs	r3, #8
 8001b10:	009b      	lsls	r3, r3, #2
 8001b12:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001b14:	697b      	ldr	r3, [r7, #20]
 8001b16:	681a      	ldr	r2, [r3, #0]
 8001b18:	210f      	movs	r1, #15
 8001b1a:	693b      	ldr	r3, [r7, #16]
 8001b1c:	fa01 f303 	lsl.w	r3, r1, r3
 8001b20:	43db      	mvns	r3, r3
 8001b22:	401a      	ands	r2, r3
 8001b24:	6a39      	ldr	r1, [r7, #32]
 8001b26:	693b      	ldr	r3, [r7, #16]
 8001b28:	fa01 f303 	lsl.w	r3, r1, r3
 8001b2c:	431a      	orrs	r2, r3
 8001b2e:	697b      	ldr	r3, [r7, #20]
 8001b30:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001b32:	683b      	ldr	r3, [r7, #0]
 8001b34:	685b      	ldr	r3, [r3, #4]
 8001b36:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	f000 80c1 	beq.w	8001cc2 <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001b40:	4b49      	ldr	r3, [pc, #292]	@ (8001c68 <HAL_GPIO_Init+0x2a8>)
 8001b42:	699b      	ldr	r3, [r3, #24]
 8001b44:	4a48      	ldr	r2, [pc, #288]	@ (8001c68 <HAL_GPIO_Init+0x2a8>)
 8001b46:	f043 0301 	orr.w	r3, r3, #1
 8001b4a:	6193      	str	r3, [r2, #24]
 8001b4c:	4b46      	ldr	r3, [pc, #280]	@ (8001c68 <HAL_GPIO_Init+0x2a8>)
 8001b4e:	699b      	ldr	r3, [r3, #24]
 8001b50:	f003 0301 	and.w	r3, r3, #1
 8001b54:	60bb      	str	r3, [r7, #8]
 8001b56:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001b58:	4a44      	ldr	r2, [pc, #272]	@ (8001c6c <HAL_GPIO_Init+0x2ac>)
 8001b5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b5c:	089b      	lsrs	r3, r3, #2
 8001b5e:	3302      	adds	r3, #2
 8001b60:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b64:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001b66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b68:	f003 0303 	and.w	r3, r3, #3
 8001b6c:	009b      	lsls	r3, r3, #2
 8001b6e:	220f      	movs	r2, #15
 8001b70:	fa02 f303 	lsl.w	r3, r2, r3
 8001b74:	43db      	mvns	r3, r3
 8001b76:	68fa      	ldr	r2, [r7, #12]
 8001b78:	4013      	ands	r3, r2
 8001b7a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	4a3c      	ldr	r2, [pc, #240]	@ (8001c70 <HAL_GPIO_Init+0x2b0>)
 8001b80:	4293      	cmp	r3, r2
 8001b82:	d01f      	beq.n	8001bc4 <HAL_GPIO_Init+0x204>
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	4a3b      	ldr	r2, [pc, #236]	@ (8001c74 <HAL_GPIO_Init+0x2b4>)
 8001b88:	4293      	cmp	r3, r2
 8001b8a:	d019      	beq.n	8001bc0 <HAL_GPIO_Init+0x200>
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	4a3a      	ldr	r2, [pc, #232]	@ (8001c78 <HAL_GPIO_Init+0x2b8>)
 8001b90:	4293      	cmp	r3, r2
 8001b92:	d013      	beq.n	8001bbc <HAL_GPIO_Init+0x1fc>
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	4a39      	ldr	r2, [pc, #228]	@ (8001c7c <HAL_GPIO_Init+0x2bc>)
 8001b98:	4293      	cmp	r3, r2
 8001b9a:	d00d      	beq.n	8001bb8 <HAL_GPIO_Init+0x1f8>
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	4a38      	ldr	r2, [pc, #224]	@ (8001c80 <HAL_GPIO_Init+0x2c0>)
 8001ba0:	4293      	cmp	r3, r2
 8001ba2:	d007      	beq.n	8001bb4 <HAL_GPIO_Init+0x1f4>
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	4a37      	ldr	r2, [pc, #220]	@ (8001c84 <HAL_GPIO_Init+0x2c4>)
 8001ba8:	4293      	cmp	r3, r2
 8001baa:	d101      	bne.n	8001bb0 <HAL_GPIO_Init+0x1f0>
 8001bac:	2305      	movs	r3, #5
 8001bae:	e00a      	b.n	8001bc6 <HAL_GPIO_Init+0x206>
 8001bb0:	2306      	movs	r3, #6
 8001bb2:	e008      	b.n	8001bc6 <HAL_GPIO_Init+0x206>
 8001bb4:	2304      	movs	r3, #4
 8001bb6:	e006      	b.n	8001bc6 <HAL_GPIO_Init+0x206>
 8001bb8:	2303      	movs	r3, #3
 8001bba:	e004      	b.n	8001bc6 <HAL_GPIO_Init+0x206>
 8001bbc:	2302      	movs	r3, #2
 8001bbe:	e002      	b.n	8001bc6 <HAL_GPIO_Init+0x206>
 8001bc0:	2301      	movs	r3, #1
 8001bc2:	e000      	b.n	8001bc6 <HAL_GPIO_Init+0x206>
 8001bc4:	2300      	movs	r3, #0
 8001bc6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001bc8:	f002 0203 	and.w	r2, r2, #3
 8001bcc:	0092      	lsls	r2, r2, #2
 8001bce:	4093      	lsls	r3, r2
 8001bd0:	68fa      	ldr	r2, [r7, #12]
 8001bd2:	4313      	orrs	r3, r2
 8001bd4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001bd6:	4925      	ldr	r1, [pc, #148]	@ (8001c6c <HAL_GPIO_Init+0x2ac>)
 8001bd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bda:	089b      	lsrs	r3, r3, #2
 8001bdc:	3302      	adds	r3, #2
 8001bde:	68fa      	ldr	r2, [r7, #12]
 8001be0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001be4:	683b      	ldr	r3, [r7, #0]
 8001be6:	685b      	ldr	r3, [r3, #4]
 8001be8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d006      	beq.n	8001bfe <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001bf0:	4b25      	ldr	r3, [pc, #148]	@ (8001c88 <HAL_GPIO_Init+0x2c8>)
 8001bf2:	689a      	ldr	r2, [r3, #8]
 8001bf4:	4924      	ldr	r1, [pc, #144]	@ (8001c88 <HAL_GPIO_Init+0x2c8>)
 8001bf6:	69bb      	ldr	r3, [r7, #24]
 8001bf8:	4313      	orrs	r3, r2
 8001bfa:	608b      	str	r3, [r1, #8]
 8001bfc:	e006      	b.n	8001c0c <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001bfe:	4b22      	ldr	r3, [pc, #136]	@ (8001c88 <HAL_GPIO_Init+0x2c8>)
 8001c00:	689a      	ldr	r2, [r3, #8]
 8001c02:	69bb      	ldr	r3, [r7, #24]
 8001c04:	43db      	mvns	r3, r3
 8001c06:	4920      	ldr	r1, [pc, #128]	@ (8001c88 <HAL_GPIO_Init+0x2c8>)
 8001c08:	4013      	ands	r3, r2
 8001c0a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001c0c:	683b      	ldr	r3, [r7, #0]
 8001c0e:	685b      	ldr	r3, [r3, #4]
 8001c10:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d006      	beq.n	8001c26 <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001c18:	4b1b      	ldr	r3, [pc, #108]	@ (8001c88 <HAL_GPIO_Init+0x2c8>)
 8001c1a:	68da      	ldr	r2, [r3, #12]
 8001c1c:	491a      	ldr	r1, [pc, #104]	@ (8001c88 <HAL_GPIO_Init+0x2c8>)
 8001c1e:	69bb      	ldr	r3, [r7, #24]
 8001c20:	4313      	orrs	r3, r2
 8001c22:	60cb      	str	r3, [r1, #12]
 8001c24:	e006      	b.n	8001c34 <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001c26:	4b18      	ldr	r3, [pc, #96]	@ (8001c88 <HAL_GPIO_Init+0x2c8>)
 8001c28:	68da      	ldr	r2, [r3, #12]
 8001c2a:	69bb      	ldr	r3, [r7, #24]
 8001c2c:	43db      	mvns	r3, r3
 8001c2e:	4916      	ldr	r1, [pc, #88]	@ (8001c88 <HAL_GPIO_Init+0x2c8>)
 8001c30:	4013      	ands	r3, r2
 8001c32:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001c34:	683b      	ldr	r3, [r7, #0]
 8001c36:	685b      	ldr	r3, [r3, #4]
 8001c38:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d025      	beq.n	8001c8c <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001c40:	4b11      	ldr	r3, [pc, #68]	@ (8001c88 <HAL_GPIO_Init+0x2c8>)
 8001c42:	685a      	ldr	r2, [r3, #4]
 8001c44:	4910      	ldr	r1, [pc, #64]	@ (8001c88 <HAL_GPIO_Init+0x2c8>)
 8001c46:	69bb      	ldr	r3, [r7, #24]
 8001c48:	4313      	orrs	r3, r2
 8001c4a:	604b      	str	r3, [r1, #4]
 8001c4c:	e025      	b.n	8001c9a <HAL_GPIO_Init+0x2da>
 8001c4e:	bf00      	nop
 8001c50:	10320000 	.word	0x10320000
 8001c54:	10310000 	.word	0x10310000
 8001c58:	10220000 	.word	0x10220000
 8001c5c:	10210000 	.word	0x10210000
 8001c60:	10120000 	.word	0x10120000
 8001c64:	10110000 	.word	0x10110000
 8001c68:	40021000 	.word	0x40021000
 8001c6c:	40010000 	.word	0x40010000
 8001c70:	40010800 	.word	0x40010800
 8001c74:	40010c00 	.word	0x40010c00
 8001c78:	40011000 	.word	0x40011000
 8001c7c:	40011400 	.word	0x40011400
 8001c80:	40011800 	.word	0x40011800
 8001c84:	40011c00 	.word	0x40011c00
 8001c88:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001c8c:	4b15      	ldr	r3, [pc, #84]	@ (8001ce4 <HAL_GPIO_Init+0x324>)
 8001c8e:	685a      	ldr	r2, [r3, #4]
 8001c90:	69bb      	ldr	r3, [r7, #24]
 8001c92:	43db      	mvns	r3, r3
 8001c94:	4913      	ldr	r1, [pc, #76]	@ (8001ce4 <HAL_GPIO_Init+0x324>)
 8001c96:	4013      	ands	r3, r2
 8001c98:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001c9a:	683b      	ldr	r3, [r7, #0]
 8001c9c:	685b      	ldr	r3, [r3, #4]
 8001c9e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d006      	beq.n	8001cb4 <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001ca6:	4b0f      	ldr	r3, [pc, #60]	@ (8001ce4 <HAL_GPIO_Init+0x324>)
 8001ca8:	681a      	ldr	r2, [r3, #0]
 8001caa:	490e      	ldr	r1, [pc, #56]	@ (8001ce4 <HAL_GPIO_Init+0x324>)
 8001cac:	69bb      	ldr	r3, [r7, #24]
 8001cae:	4313      	orrs	r3, r2
 8001cb0:	600b      	str	r3, [r1, #0]
 8001cb2:	e006      	b.n	8001cc2 <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001cb4:	4b0b      	ldr	r3, [pc, #44]	@ (8001ce4 <HAL_GPIO_Init+0x324>)
 8001cb6:	681a      	ldr	r2, [r3, #0]
 8001cb8:	69bb      	ldr	r3, [r7, #24]
 8001cba:	43db      	mvns	r3, r3
 8001cbc:	4909      	ldr	r1, [pc, #36]	@ (8001ce4 <HAL_GPIO_Init+0x324>)
 8001cbe:	4013      	ands	r3, r2
 8001cc0:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001cc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cc4:	3301      	adds	r3, #1
 8001cc6:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001cc8:	683b      	ldr	r3, [r7, #0]
 8001cca:	681a      	ldr	r2, [r3, #0]
 8001ccc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cce:	fa22 f303 	lsr.w	r3, r2, r3
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	f47f ae7e 	bne.w	80019d4 <HAL_GPIO_Init+0x14>
  }
}
 8001cd8:	bf00      	nop
 8001cda:	bf00      	nop
 8001cdc:	372c      	adds	r7, #44	@ 0x2c
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	bc80      	pop	{r7}
 8001ce2:	4770      	bx	lr
 8001ce4:	40010400 	.word	0x40010400

08001ce8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001ce8:	b480      	push	{r7}
 8001cea:	b083      	sub	sp, #12
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	6078      	str	r0, [r7, #4]
 8001cf0:	460b      	mov	r3, r1
 8001cf2:	807b      	strh	r3, [r7, #2]
 8001cf4:	4613      	mov	r3, r2
 8001cf6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001cf8:	787b      	ldrb	r3, [r7, #1]
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d003      	beq.n	8001d06 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001cfe:	887a      	ldrh	r2, [r7, #2]
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001d04:	e003      	b.n	8001d0e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001d06:	887b      	ldrh	r3, [r7, #2]
 8001d08:	041a      	lsls	r2, r3, #16
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	611a      	str	r2, [r3, #16]
}
 8001d0e:	bf00      	nop
 8001d10:	370c      	adds	r7, #12
 8001d12:	46bd      	mov	sp, r7
 8001d14:	bc80      	pop	{r7}
 8001d16:	4770      	bx	lr

08001d18 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	b086      	sub	sp, #24
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d101      	bne.n	8001d2a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001d26:	2301      	movs	r3, #1
 8001d28:	e272      	b.n	8002210 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	f003 0301 	and.w	r3, r3, #1
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	f000 8087 	beq.w	8001e46 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001d38:	4b92      	ldr	r3, [pc, #584]	@ (8001f84 <HAL_RCC_OscConfig+0x26c>)
 8001d3a:	685b      	ldr	r3, [r3, #4]
 8001d3c:	f003 030c 	and.w	r3, r3, #12
 8001d40:	2b04      	cmp	r3, #4
 8001d42:	d00c      	beq.n	8001d5e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001d44:	4b8f      	ldr	r3, [pc, #572]	@ (8001f84 <HAL_RCC_OscConfig+0x26c>)
 8001d46:	685b      	ldr	r3, [r3, #4]
 8001d48:	f003 030c 	and.w	r3, r3, #12
 8001d4c:	2b08      	cmp	r3, #8
 8001d4e:	d112      	bne.n	8001d76 <HAL_RCC_OscConfig+0x5e>
 8001d50:	4b8c      	ldr	r3, [pc, #560]	@ (8001f84 <HAL_RCC_OscConfig+0x26c>)
 8001d52:	685b      	ldr	r3, [r3, #4]
 8001d54:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001d58:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001d5c:	d10b      	bne.n	8001d76 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d5e:	4b89      	ldr	r3, [pc, #548]	@ (8001f84 <HAL_RCC_OscConfig+0x26c>)
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d06c      	beq.n	8001e44 <HAL_RCC_OscConfig+0x12c>
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	685b      	ldr	r3, [r3, #4]
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d168      	bne.n	8001e44 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001d72:	2301      	movs	r3, #1
 8001d74:	e24c      	b.n	8002210 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	685b      	ldr	r3, [r3, #4]
 8001d7a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001d7e:	d106      	bne.n	8001d8e <HAL_RCC_OscConfig+0x76>
 8001d80:	4b80      	ldr	r3, [pc, #512]	@ (8001f84 <HAL_RCC_OscConfig+0x26c>)
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	4a7f      	ldr	r2, [pc, #508]	@ (8001f84 <HAL_RCC_OscConfig+0x26c>)
 8001d86:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001d8a:	6013      	str	r3, [r2, #0]
 8001d8c:	e02e      	b.n	8001dec <HAL_RCC_OscConfig+0xd4>
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	685b      	ldr	r3, [r3, #4]
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d10c      	bne.n	8001db0 <HAL_RCC_OscConfig+0x98>
 8001d96:	4b7b      	ldr	r3, [pc, #492]	@ (8001f84 <HAL_RCC_OscConfig+0x26c>)
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	4a7a      	ldr	r2, [pc, #488]	@ (8001f84 <HAL_RCC_OscConfig+0x26c>)
 8001d9c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001da0:	6013      	str	r3, [r2, #0]
 8001da2:	4b78      	ldr	r3, [pc, #480]	@ (8001f84 <HAL_RCC_OscConfig+0x26c>)
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	4a77      	ldr	r2, [pc, #476]	@ (8001f84 <HAL_RCC_OscConfig+0x26c>)
 8001da8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001dac:	6013      	str	r3, [r2, #0]
 8001dae:	e01d      	b.n	8001dec <HAL_RCC_OscConfig+0xd4>
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	685b      	ldr	r3, [r3, #4]
 8001db4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001db8:	d10c      	bne.n	8001dd4 <HAL_RCC_OscConfig+0xbc>
 8001dba:	4b72      	ldr	r3, [pc, #456]	@ (8001f84 <HAL_RCC_OscConfig+0x26c>)
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	4a71      	ldr	r2, [pc, #452]	@ (8001f84 <HAL_RCC_OscConfig+0x26c>)
 8001dc0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001dc4:	6013      	str	r3, [r2, #0]
 8001dc6:	4b6f      	ldr	r3, [pc, #444]	@ (8001f84 <HAL_RCC_OscConfig+0x26c>)
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	4a6e      	ldr	r2, [pc, #440]	@ (8001f84 <HAL_RCC_OscConfig+0x26c>)
 8001dcc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001dd0:	6013      	str	r3, [r2, #0]
 8001dd2:	e00b      	b.n	8001dec <HAL_RCC_OscConfig+0xd4>
 8001dd4:	4b6b      	ldr	r3, [pc, #428]	@ (8001f84 <HAL_RCC_OscConfig+0x26c>)
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	4a6a      	ldr	r2, [pc, #424]	@ (8001f84 <HAL_RCC_OscConfig+0x26c>)
 8001dda:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001dde:	6013      	str	r3, [r2, #0]
 8001de0:	4b68      	ldr	r3, [pc, #416]	@ (8001f84 <HAL_RCC_OscConfig+0x26c>)
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	4a67      	ldr	r2, [pc, #412]	@ (8001f84 <HAL_RCC_OscConfig+0x26c>)
 8001de6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001dea:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	685b      	ldr	r3, [r3, #4]
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d013      	beq.n	8001e1c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001df4:	f7ff f8f4 	bl	8000fe0 <HAL_GetTick>
 8001df8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001dfa:	e008      	b.n	8001e0e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001dfc:	f7ff f8f0 	bl	8000fe0 <HAL_GetTick>
 8001e00:	4602      	mov	r2, r0
 8001e02:	693b      	ldr	r3, [r7, #16]
 8001e04:	1ad3      	subs	r3, r2, r3
 8001e06:	2b64      	cmp	r3, #100	@ 0x64
 8001e08:	d901      	bls.n	8001e0e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001e0a:	2303      	movs	r3, #3
 8001e0c:	e200      	b.n	8002210 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e0e:	4b5d      	ldr	r3, [pc, #372]	@ (8001f84 <HAL_RCC_OscConfig+0x26c>)
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d0f0      	beq.n	8001dfc <HAL_RCC_OscConfig+0xe4>
 8001e1a:	e014      	b.n	8001e46 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e1c:	f7ff f8e0 	bl	8000fe0 <HAL_GetTick>
 8001e20:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e22:	e008      	b.n	8001e36 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001e24:	f7ff f8dc 	bl	8000fe0 <HAL_GetTick>
 8001e28:	4602      	mov	r2, r0
 8001e2a:	693b      	ldr	r3, [r7, #16]
 8001e2c:	1ad3      	subs	r3, r2, r3
 8001e2e:	2b64      	cmp	r3, #100	@ 0x64
 8001e30:	d901      	bls.n	8001e36 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001e32:	2303      	movs	r3, #3
 8001e34:	e1ec      	b.n	8002210 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e36:	4b53      	ldr	r3, [pc, #332]	@ (8001f84 <HAL_RCC_OscConfig+0x26c>)
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d1f0      	bne.n	8001e24 <HAL_RCC_OscConfig+0x10c>
 8001e42:	e000      	b.n	8001e46 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e44:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	f003 0302 	and.w	r3, r3, #2
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d063      	beq.n	8001f1a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001e52:	4b4c      	ldr	r3, [pc, #304]	@ (8001f84 <HAL_RCC_OscConfig+0x26c>)
 8001e54:	685b      	ldr	r3, [r3, #4]
 8001e56:	f003 030c 	and.w	r3, r3, #12
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d00b      	beq.n	8001e76 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001e5e:	4b49      	ldr	r3, [pc, #292]	@ (8001f84 <HAL_RCC_OscConfig+0x26c>)
 8001e60:	685b      	ldr	r3, [r3, #4]
 8001e62:	f003 030c 	and.w	r3, r3, #12
 8001e66:	2b08      	cmp	r3, #8
 8001e68:	d11c      	bne.n	8001ea4 <HAL_RCC_OscConfig+0x18c>
 8001e6a:	4b46      	ldr	r3, [pc, #280]	@ (8001f84 <HAL_RCC_OscConfig+0x26c>)
 8001e6c:	685b      	ldr	r3, [r3, #4]
 8001e6e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d116      	bne.n	8001ea4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e76:	4b43      	ldr	r3, [pc, #268]	@ (8001f84 <HAL_RCC_OscConfig+0x26c>)
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	f003 0302 	and.w	r3, r3, #2
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d005      	beq.n	8001e8e <HAL_RCC_OscConfig+0x176>
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	691b      	ldr	r3, [r3, #16]
 8001e86:	2b01      	cmp	r3, #1
 8001e88:	d001      	beq.n	8001e8e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001e8a:	2301      	movs	r3, #1
 8001e8c:	e1c0      	b.n	8002210 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e8e:	4b3d      	ldr	r3, [pc, #244]	@ (8001f84 <HAL_RCC_OscConfig+0x26c>)
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	695b      	ldr	r3, [r3, #20]
 8001e9a:	00db      	lsls	r3, r3, #3
 8001e9c:	4939      	ldr	r1, [pc, #228]	@ (8001f84 <HAL_RCC_OscConfig+0x26c>)
 8001e9e:	4313      	orrs	r3, r2
 8001ea0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001ea2:	e03a      	b.n	8001f1a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	691b      	ldr	r3, [r3, #16]
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d020      	beq.n	8001eee <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001eac:	4b36      	ldr	r3, [pc, #216]	@ (8001f88 <HAL_RCC_OscConfig+0x270>)
 8001eae:	2201      	movs	r2, #1
 8001eb0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001eb2:	f7ff f895 	bl	8000fe0 <HAL_GetTick>
 8001eb6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001eb8:	e008      	b.n	8001ecc <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001eba:	f7ff f891 	bl	8000fe0 <HAL_GetTick>
 8001ebe:	4602      	mov	r2, r0
 8001ec0:	693b      	ldr	r3, [r7, #16]
 8001ec2:	1ad3      	subs	r3, r2, r3
 8001ec4:	2b02      	cmp	r3, #2
 8001ec6:	d901      	bls.n	8001ecc <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001ec8:	2303      	movs	r3, #3
 8001eca:	e1a1      	b.n	8002210 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ecc:	4b2d      	ldr	r3, [pc, #180]	@ (8001f84 <HAL_RCC_OscConfig+0x26c>)
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	f003 0302 	and.w	r3, r3, #2
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d0f0      	beq.n	8001eba <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ed8:	4b2a      	ldr	r3, [pc, #168]	@ (8001f84 <HAL_RCC_OscConfig+0x26c>)
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	695b      	ldr	r3, [r3, #20]
 8001ee4:	00db      	lsls	r3, r3, #3
 8001ee6:	4927      	ldr	r1, [pc, #156]	@ (8001f84 <HAL_RCC_OscConfig+0x26c>)
 8001ee8:	4313      	orrs	r3, r2
 8001eea:	600b      	str	r3, [r1, #0]
 8001eec:	e015      	b.n	8001f1a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001eee:	4b26      	ldr	r3, [pc, #152]	@ (8001f88 <HAL_RCC_OscConfig+0x270>)
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ef4:	f7ff f874 	bl	8000fe0 <HAL_GetTick>
 8001ef8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001efa:	e008      	b.n	8001f0e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001efc:	f7ff f870 	bl	8000fe0 <HAL_GetTick>
 8001f00:	4602      	mov	r2, r0
 8001f02:	693b      	ldr	r3, [r7, #16]
 8001f04:	1ad3      	subs	r3, r2, r3
 8001f06:	2b02      	cmp	r3, #2
 8001f08:	d901      	bls.n	8001f0e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001f0a:	2303      	movs	r3, #3
 8001f0c:	e180      	b.n	8002210 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001f0e:	4b1d      	ldr	r3, [pc, #116]	@ (8001f84 <HAL_RCC_OscConfig+0x26c>)
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	f003 0302 	and.w	r3, r3, #2
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d1f0      	bne.n	8001efc <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	f003 0308 	and.w	r3, r3, #8
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d03a      	beq.n	8001f9c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	699b      	ldr	r3, [r3, #24]
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d019      	beq.n	8001f62 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001f2e:	4b17      	ldr	r3, [pc, #92]	@ (8001f8c <HAL_RCC_OscConfig+0x274>)
 8001f30:	2201      	movs	r2, #1
 8001f32:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f34:	f7ff f854 	bl	8000fe0 <HAL_GetTick>
 8001f38:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001f3a:	e008      	b.n	8001f4e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f3c:	f7ff f850 	bl	8000fe0 <HAL_GetTick>
 8001f40:	4602      	mov	r2, r0
 8001f42:	693b      	ldr	r3, [r7, #16]
 8001f44:	1ad3      	subs	r3, r2, r3
 8001f46:	2b02      	cmp	r3, #2
 8001f48:	d901      	bls.n	8001f4e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001f4a:	2303      	movs	r3, #3
 8001f4c:	e160      	b.n	8002210 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001f4e:	4b0d      	ldr	r3, [pc, #52]	@ (8001f84 <HAL_RCC_OscConfig+0x26c>)
 8001f50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f52:	f003 0302 	and.w	r3, r3, #2
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d0f0      	beq.n	8001f3c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001f5a:	2001      	movs	r0, #1
 8001f5c:	f000 fad0 	bl	8002500 <RCC_Delay>
 8001f60:	e01c      	b.n	8001f9c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001f62:	4b0a      	ldr	r3, [pc, #40]	@ (8001f8c <HAL_RCC_OscConfig+0x274>)
 8001f64:	2200      	movs	r2, #0
 8001f66:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f68:	f7ff f83a 	bl	8000fe0 <HAL_GetTick>
 8001f6c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f6e:	e00f      	b.n	8001f90 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f70:	f7ff f836 	bl	8000fe0 <HAL_GetTick>
 8001f74:	4602      	mov	r2, r0
 8001f76:	693b      	ldr	r3, [r7, #16]
 8001f78:	1ad3      	subs	r3, r2, r3
 8001f7a:	2b02      	cmp	r3, #2
 8001f7c:	d908      	bls.n	8001f90 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001f7e:	2303      	movs	r3, #3
 8001f80:	e146      	b.n	8002210 <HAL_RCC_OscConfig+0x4f8>
 8001f82:	bf00      	nop
 8001f84:	40021000 	.word	0x40021000
 8001f88:	42420000 	.word	0x42420000
 8001f8c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f90:	4b92      	ldr	r3, [pc, #584]	@ (80021dc <HAL_RCC_OscConfig+0x4c4>)
 8001f92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f94:	f003 0302 	and.w	r3, r3, #2
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d1e9      	bne.n	8001f70 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	f003 0304 	and.w	r3, r3, #4
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	f000 80a6 	beq.w	80020f6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001faa:	2300      	movs	r3, #0
 8001fac:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001fae:	4b8b      	ldr	r3, [pc, #556]	@ (80021dc <HAL_RCC_OscConfig+0x4c4>)
 8001fb0:	69db      	ldr	r3, [r3, #28]
 8001fb2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d10d      	bne.n	8001fd6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001fba:	4b88      	ldr	r3, [pc, #544]	@ (80021dc <HAL_RCC_OscConfig+0x4c4>)
 8001fbc:	69db      	ldr	r3, [r3, #28]
 8001fbe:	4a87      	ldr	r2, [pc, #540]	@ (80021dc <HAL_RCC_OscConfig+0x4c4>)
 8001fc0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001fc4:	61d3      	str	r3, [r2, #28]
 8001fc6:	4b85      	ldr	r3, [pc, #532]	@ (80021dc <HAL_RCC_OscConfig+0x4c4>)
 8001fc8:	69db      	ldr	r3, [r3, #28]
 8001fca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001fce:	60bb      	str	r3, [r7, #8]
 8001fd0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001fd2:	2301      	movs	r3, #1
 8001fd4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fd6:	4b82      	ldr	r3, [pc, #520]	@ (80021e0 <HAL_RCC_OscConfig+0x4c8>)
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d118      	bne.n	8002014 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001fe2:	4b7f      	ldr	r3, [pc, #508]	@ (80021e0 <HAL_RCC_OscConfig+0x4c8>)
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	4a7e      	ldr	r2, [pc, #504]	@ (80021e0 <HAL_RCC_OscConfig+0x4c8>)
 8001fe8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001fec:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001fee:	f7fe fff7 	bl	8000fe0 <HAL_GetTick>
 8001ff2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ff4:	e008      	b.n	8002008 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001ff6:	f7fe fff3 	bl	8000fe0 <HAL_GetTick>
 8001ffa:	4602      	mov	r2, r0
 8001ffc:	693b      	ldr	r3, [r7, #16]
 8001ffe:	1ad3      	subs	r3, r2, r3
 8002000:	2b64      	cmp	r3, #100	@ 0x64
 8002002:	d901      	bls.n	8002008 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002004:	2303      	movs	r3, #3
 8002006:	e103      	b.n	8002210 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002008:	4b75      	ldr	r3, [pc, #468]	@ (80021e0 <HAL_RCC_OscConfig+0x4c8>)
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002010:	2b00      	cmp	r3, #0
 8002012:	d0f0      	beq.n	8001ff6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	68db      	ldr	r3, [r3, #12]
 8002018:	2b01      	cmp	r3, #1
 800201a:	d106      	bne.n	800202a <HAL_RCC_OscConfig+0x312>
 800201c:	4b6f      	ldr	r3, [pc, #444]	@ (80021dc <HAL_RCC_OscConfig+0x4c4>)
 800201e:	6a1b      	ldr	r3, [r3, #32]
 8002020:	4a6e      	ldr	r2, [pc, #440]	@ (80021dc <HAL_RCC_OscConfig+0x4c4>)
 8002022:	f043 0301 	orr.w	r3, r3, #1
 8002026:	6213      	str	r3, [r2, #32]
 8002028:	e02d      	b.n	8002086 <HAL_RCC_OscConfig+0x36e>
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	68db      	ldr	r3, [r3, #12]
 800202e:	2b00      	cmp	r3, #0
 8002030:	d10c      	bne.n	800204c <HAL_RCC_OscConfig+0x334>
 8002032:	4b6a      	ldr	r3, [pc, #424]	@ (80021dc <HAL_RCC_OscConfig+0x4c4>)
 8002034:	6a1b      	ldr	r3, [r3, #32]
 8002036:	4a69      	ldr	r2, [pc, #420]	@ (80021dc <HAL_RCC_OscConfig+0x4c4>)
 8002038:	f023 0301 	bic.w	r3, r3, #1
 800203c:	6213      	str	r3, [r2, #32]
 800203e:	4b67      	ldr	r3, [pc, #412]	@ (80021dc <HAL_RCC_OscConfig+0x4c4>)
 8002040:	6a1b      	ldr	r3, [r3, #32]
 8002042:	4a66      	ldr	r2, [pc, #408]	@ (80021dc <HAL_RCC_OscConfig+0x4c4>)
 8002044:	f023 0304 	bic.w	r3, r3, #4
 8002048:	6213      	str	r3, [r2, #32]
 800204a:	e01c      	b.n	8002086 <HAL_RCC_OscConfig+0x36e>
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	68db      	ldr	r3, [r3, #12]
 8002050:	2b05      	cmp	r3, #5
 8002052:	d10c      	bne.n	800206e <HAL_RCC_OscConfig+0x356>
 8002054:	4b61      	ldr	r3, [pc, #388]	@ (80021dc <HAL_RCC_OscConfig+0x4c4>)
 8002056:	6a1b      	ldr	r3, [r3, #32]
 8002058:	4a60      	ldr	r2, [pc, #384]	@ (80021dc <HAL_RCC_OscConfig+0x4c4>)
 800205a:	f043 0304 	orr.w	r3, r3, #4
 800205e:	6213      	str	r3, [r2, #32]
 8002060:	4b5e      	ldr	r3, [pc, #376]	@ (80021dc <HAL_RCC_OscConfig+0x4c4>)
 8002062:	6a1b      	ldr	r3, [r3, #32]
 8002064:	4a5d      	ldr	r2, [pc, #372]	@ (80021dc <HAL_RCC_OscConfig+0x4c4>)
 8002066:	f043 0301 	orr.w	r3, r3, #1
 800206a:	6213      	str	r3, [r2, #32]
 800206c:	e00b      	b.n	8002086 <HAL_RCC_OscConfig+0x36e>
 800206e:	4b5b      	ldr	r3, [pc, #364]	@ (80021dc <HAL_RCC_OscConfig+0x4c4>)
 8002070:	6a1b      	ldr	r3, [r3, #32]
 8002072:	4a5a      	ldr	r2, [pc, #360]	@ (80021dc <HAL_RCC_OscConfig+0x4c4>)
 8002074:	f023 0301 	bic.w	r3, r3, #1
 8002078:	6213      	str	r3, [r2, #32]
 800207a:	4b58      	ldr	r3, [pc, #352]	@ (80021dc <HAL_RCC_OscConfig+0x4c4>)
 800207c:	6a1b      	ldr	r3, [r3, #32]
 800207e:	4a57      	ldr	r2, [pc, #348]	@ (80021dc <HAL_RCC_OscConfig+0x4c4>)
 8002080:	f023 0304 	bic.w	r3, r3, #4
 8002084:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	68db      	ldr	r3, [r3, #12]
 800208a:	2b00      	cmp	r3, #0
 800208c:	d015      	beq.n	80020ba <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800208e:	f7fe ffa7 	bl	8000fe0 <HAL_GetTick>
 8002092:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002094:	e00a      	b.n	80020ac <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002096:	f7fe ffa3 	bl	8000fe0 <HAL_GetTick>
 800209a:	4602      	mov	r2, r0
 800209c:	693b      	ldr	r3, [r7, #16]
 800209e:	1ad3      	subs	r3, r2, r3
 80020a0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80020a4:	4293      	cmp	r3, r2
 80020a6:	d901      	bls.n	80020ac <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80020a8:	2303      	movs	r3, #3
 80020aa:	e0b1      	b.n	8002210 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80020ac:	4b4b      	ldr	r3, [pc, #300]	@ (80021dc <HAL_RCC_OscConfig+0x4c4>)
 80020ae:	6a1b      	ldr	r3, [r3, #32]
 80020b0:	f003 0302 	and.w	r3, r3, #2
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d0ee      	beq.n	8002096 <HAL_RCC_OscConfig+0x37e>
 80020b8:	e014      	b.n	80020e4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80020ba:	f7fe ff91 	bl	8000fe0 <HAL_GetTick>
 80020be:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80020c0:	e00a      	b.n	80020d8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80020c2:	f7fe ff8d 	bl	8000fe0 <HAL_GetTick>
 80020c6:	4602      	mov	r2, r0
 80020c8:	693b      	ldr	r3, [r7, #16]
 80020ca:	1ad3      	subs	r3, r2, r3
 80020cc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80020d0:	4293      	cmp	r3, r2
 80020d2:	d901      	bls.n	80020d8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80020d4:	2303      	movs	r3, #3
 80020d6:	e09b      	b.n	8002210 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80020d8:	4b40      	ldr	r3, [pc, #256]	@ (80021dc <HAL_RCC_OscConfig+0x4c4>)
 80020da:	6a1b      	ldr	r3, [r3, #32]
 80020dc:	f003 0302 	and.w	r3, r3, #2
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d1ee      	bne.n	80020c2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80020e4:	7dfb      	ldrb	r3, [r7, #23]
 80020e6:	2b01      	cmp	r3, #1
 80020e8:	d105      	bne.n	80020f6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80020ea:	4b3c      	ldr	r3, [pc, #240]	@ (80021dc <HAL_RCC_OscConfig+0x4c4>)
 80020ec:	69db      	ldr	r3, [r3, #28]
 80020ee:	4a3b      	ldr	r2, [pc, #236]	@ (80021dc <HAL_RCC_OscConfig+0x4c4>)
 80020f0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80020f4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	69db      	ldr	r3, [r3, #28]
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	f000 8087 	beq.w	800220e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002100:	4b36      	ldr	r3, [pc, #216]	@ (80021dc <HAL_RCC_OscConfig+0x4c4>)
 8002102:	685b      	ldr	r3, [r3, #4]
 8002104:	f003 030c 	and.w	r3, r3, #12
 8002108:	2b08      	cmp	r3, #8
 800210a:	d061      	beq.n	80021d0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	69db      	ldr	r3, [r3, #28]
 8002110:	2b02      	cmp	r3, #2
 8002112:	d146      	bne.n	80021a2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002114:	4b33      	ldr	r3, [pc, #204]	@ (80021e4 <HAL_RCC_OscConfig+0x4cc>)
 8002116:	2200      	movs	r2, #0
 8002118:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800211a:	f7fe ff61 	bl	8000fe0 <HAL_GetTick>
 800211e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002120:	e008      	b.n	8002134 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002122:	f7fe ff5d 	bl	8000fe0 <HAL_GetTick>
 8002126:	4602      	mov	r2, r0
 8002128:	693b      	ldr	r3, [r7, #16]
 800212a:	1ad3      	subs	r3, r2, r3
 800212c:	2b02      	cmp	r3, #2
 800212e:	d901      	bls.n	8002134 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002130:	2303      	movs	r3, #3
 8002132:	e06d      	b.n	8002210 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002134:	4b29      	ldr	r3, [pc, #164]	@ (80021dc <HAL_RCC_OscConfig+0x4c4>)
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800213c:	2b00      	cmp	r3, #0
 800213e:	d1f0      	bne.n	8002122 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	6a1b      	ldr	r3, [r3, #32]
 8002144:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002148:	d108      	bne.n	800215c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800214a:	4b24      	ldr	r3, [pc, #144]	@ (80021dc <HAL_RCC_OscConfig+0x4c4>)
 800214c:	685b      	ldr	r3, [r3, #4]
 800214e:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	689b      	ldr	r3, [r3, #8]
 8002156:	4921      	ldr	r1, [pc, #132]	@ (80021dc <HAL_RCC_OscConfig+0x4c4>)
 8002158:	4313      	orrs	r3, r2
 800215a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800215c:	4b1f      	ldr	r3, [pc, #124]	@ (80021dc <HAL_RCC_OscConfig+0x4c4>)
 800215e:	685b      	ldr	r3, [r3, #4]
 8002160:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	6a19      	ldr	r1, [r3, #32]
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800216c:	430b      	orrs	r3, r1
 800216e:	491b      	ldr	r1, [pc, #108]	@ (80021dc <HAL_RCC_OscConfig+0x4c4>)
 8002170:	4313      	orrs	r3, r2
 8002172:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002174:	4b1b      	ldr	r3, [pc, #108]	@ (80021e4 <HAL_RCC_OscConfig+0x4cc>)
 8002176:	2201      	movs	r2, #1
 8002178:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800217a:	f7fe ff31 	bl	8000fe0 <HAL_GetTick>
 800217e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002180:	e008      	b.n	8002194 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002182:	f7fe ff2d 	bl	8000fe0 <HAL_GetTick>
 8002186:	4602      	mov	r2, r0
 8002188:	693b      	ldr	r3, [r7, #16]
 800218a:	1ad3      	subs	r3, r2, r3
 800218c:	2b02      	cmp	r3, #2
 800218e:	d901      	bls.n	8002194 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002190:	2303      	movs	r3, #3
 8002192:	e03d      	b.n	8002210 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002194:	4b11      	ldr	r3, [pc, #68]	@ (80021dc <HAL_RCC_OscConfig+0x4c4>)
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800219c:	2b00      	cmp	r3, #0
 800219e:	d0f0      	beq.n	8002182 <HAL_RCC_OscConfig+0x46a>
 80021a0:	e035      	b.n	800220e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80021a2:	4b10      	ldr	r3, [pc, #64]	@ (80021e4 <HAL_RCC_OscConfig+0x4cc>)
 80021a4:	2200      	movs	r2, #0
 80021a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021a8:	f7fe ff1a 	bl	8000fe0 <HAL_GetTick>
 80021ac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80021ae:	e008      	b.n	80021c2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80021b0:	f7fe ff16 	bl	8000fe0 <HAL_GetTick>
 80021b4:	4602      	mov	r2, r0
 80021b6:	693b      	ldr	r3, [r7, #16]
 80021b8:	1ad3      	subs	r3, r2, r3
 80021ba:	2b02      	cmp	r3, #2
 80021bc:	d901      	bls.n	80021c2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80021be:	2303      	movs	r3, #3
 80021c0:	e026      	b.n	8002210 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80021c2:	4b06      	ldr	r3, [pc, #24]	@ (80021dc <HAL_RCC_OscConfig+0x4c4>)
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d1f0      	bne.n	80021b0 <HAL_RCC_OscConfig+0x498>
 80021ce:	e01e      	b.n	800220e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	69db      	ldr	r3, [r3, #28]
 80021d4:	2b01      	cmp	r3, #1
 80021d6:	d107      	bne.n	80021e8 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80021d8:	2301      	movs	r3, #1
 80021da:	e019      	b.n	8002210 <HAL_RCC_OscConfig+0x4f8>
 80021dc:	40021000 	.word	0x40021000
 80021e0:	40007000 	.word	0x40007000
 80021e4:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80021e8:	4b0b      	ldr	r3, [pc, #44]	@ (8002218 <HAL_RCC_OscConfig+0x500>)
 80021ea:	685b      	ldr	r3, [r3, #4]
 80021ec:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	6a1b      	ldr	r3, [r3, #32]
 80021f8:	429a      	cmp	r2, r3
 80021fa:	d106      	bne.n	800220a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002206:	429a      	cmp	r2, r3
 8002208:	d001      	beq.n	800220e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800220a:	2301      	movs	r3, #1
 800220c:	e000      	b.n	8002210 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800220e:	2300      	movs	r3, #0
}
 8002210:	4618      	mov	r0, r3
 8002212:	3718      	adds	r7, #24
 8002214:	46bd      	mov	sp, r7
 8002216:	bd80      	pop	{r7, pc}
 8002218:	40021000 	.word	0x40021000

0800221c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800221c:	b580      	push	{r7, lr}
 800221e:	b084      	sub	sp, #16
 8002220:	af00      	add	r7, sp, #0
 8002222:	6078      	str	r0, [r7, #4]
 8002224:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	2b00      	cmp	r3, #0
 800222a:	d101      	bne.n	8002230 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800222c:	2301      	movs	r3, #1
 800222e:	e0d0      	b.n	80023d2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002230:	4b6a      	ldr	r3, [pc, #424]	@ (80023dc <HAL_RCC_ClockConfig+0x1c0>)
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	f003 0307 	and.w	r3, r3, #7
 8002238:	683a      	ldr	r2, [r7, #0]
 800223a:	429a      	cmp	r2, r3
 800223c:	d910      	bls.n	8002260 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800223e:	4b67      	ldr	r3, [pc, #412]	@ (80023dc <HAL_RCC_ClockConfig+0x1c0>)
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	f023 0207 	bic.w	r2, r3, #7
 8002246:	4965      	ldr	r1, [pc, #404]	@ (80023dc <HAL_RCC_ClockConfig+0x1c0>)
 8002248:	683b      	ldr	r3, [r7, #0]
 800224a:	4313      	orrs	r3, r2
 800224c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800224e:	4b63      	ldr	r3, [pc, #396]	@ (80023dc <HAL_RCC_ClockConfig+0x1c0>)
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	f003 0307 	and.w	r3, r3, #7
 8002256:	683a      	ldr	r2, [r7, #0]
 8002258:	429a      	cmp	r2, r3
 800225a:	d001      	beq.n	8002260 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800225c:	2301      	movs	r3, #1
 800225e:	e0b8      	b.n	80023d2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	f003 0302 	and.w	r3, r3, #2
 8002268:	2b00      	cmp	r3, #0
 800226a:	d020      	beq.n	80022ae <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	f003 0304 	and.w	r3, r3, #4
 8002274:	2b00      	cmp	r3, #0
 8002276:	d005      	beq.n	8002284 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002278:	4b59      	ldr	r3, [pc, #356]	@ (80023e0 <HAL_RCC_ClockConfig+0x1c4>)
 800227a:	685b      	ldr	r3, [r3, #4]
 800227c:	4a58      	ldr	r2, [pc, #352]	@ (80023e0 <HAL_RCC_ClockConfig+0x1c4>)
 800227e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002282:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	f003 0308 	and.w	r3, r3, #8
 800228c:	2b00      	cmp	r3, #0
 800228e:	d005      	beq.n	800229c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002290:	4b53      	ldr	r3, [pc, #332]	@ (80023e0 <HAL_RCC_ClockConfig+0x1c4>)
 8002292:	685b      	ldr	r3, [r3, #4]
 8002294:	4a52      	ldr	r2, [pc, #328]	@ (80023e0 <HAL_RCC_ClockConfig+0x1c4>)
 8002296:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800229a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800229c:	4b50      	ldr	r3, [pc, #320]	@ (80023e0 <HAL_RCC_ClockConfig+0x1c4>)
 800229e:	685b      	ldr	r3, [r3, #4]
 80022a0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	689b      	ldr	r3, [r3, #8]
 80022a8:	494d      	ldr	r1, [pc, #308]	@ (80023e0 <HAL_RCC_ClockConfig+0x1c4>)
 80022aa:	4313      	orrs	r3, r2
 80022ac:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	f003 0301 	and.w	r3, r3, #1
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d040      	beq.n	800233c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	685b      	ldr	r3, [r3, #4]
 80022be:	2b01      	cmp	r3, #1
 80022c0:	d107      	bne.n	80022d2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022c2:	4b47      	ldr	r3, [pc, #284]	@ (80023e0 <HAL_RCC_ClockConfig+0x1c4>)
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d115      	bne.n	80022fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80022ce:	2301      	movs	r3, #1
 80022d0:	e07f      	b.n	80023d2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	685b      	ldr	r3, [r3, #4]
 80022d6:	2b02      	cmp	r3, #2
 80022d8:	d107      	bne.n	80022ea <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80022da:	4b41      	ldr	r3, [pc, #260]	@ (80023e0 <HAL_RCC_ClockConfig+0x1c4>)
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d109      	bne.n	80022fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80022e6:	2301      	movs	r3, #1
 80022e8:	e073      	b.n	80023d2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022ea:	4b3d      	ldr	r3, [pc, #244]	@ (80023e0 <HAL_RCC_ClockConfig+0x1c4>)
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	f003 0302 	and.w	r3, r3, #2
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d101      	bne.n	80022fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80022f6:	2301      	movs	r3, #1
 80022f8:	e06b      	b.n	80023d2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80022fa:	4b39      	ldr	r3, [pc, #228]	@ (80023e0 <HAL_RCC_ClockConfig+0x1c4>)
 80022fc:	685b      	ldr	r3, [r3, #4]
 80022fe:	f023 0203 	bic.w	r2, r3, #3
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	685b      	ldr	r3, [r3, #4]
 8002306:	4936      	ldr	r1, [pc, #216]	@ (80023e0 <HAL_RCC_ClockConfig+0x1c4>)
 8002308:	4313      	orrs	r3, r2
 800230a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800230c:	f7fe fe68 	bl	8000fe0 <HAL_GetTick>
 8002310:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002312:	e00a      	b.n	800232a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002314:	f7fe fe64 	bl	8000fe0 <HAL_GetTick>
 8002318:	4602      	mov	r2, r0
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	1ad3      	subs	r3, r2, r3
 800231e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002322:	4293      	cmp	r3, r2
 8002324:	d901      	bls.n	800232a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002326:	2303      	movs	r3, #3
 8002328:	e053      	b.n	80023d2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800232a:	4b2d      	ldr	r3, [pc, #180]	@ (80023e0 <HAL_RCC_ClockConfig+0x1c4>)
 800232c:	685b      	ldr	r3, [r3, #4]
 800232e:	f003 020c 	and.w	r2, r3, #12
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	685b      	ldr	r3, [r3, #4]
 8002336:	009b      	lsls	r3, r3, #2
 8002338:	429a      	cmp	r2, r3
 800233a:	d1eb      	bne.n	8002314 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800233c:	4b27      	ldr	r3, [pc, #156]	@ (80023dc <HAL_RCC_ClockConfig+0x1c0>)
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	f003 0307 	and.w	r3, r3, #7
 8002344:	683a      	ldr	r2, [r7, #0]
 8002346:	429a      	cmp	r2, r3
 8002348:	d210      	bcs.n	800236c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800234a:	4b24      	ldr	r3, [pc, #144]	@ (80023dc <HAL_RCC_ClockConfig+0x1c0>)
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	f023 0207 	bic.w	r2, r3, #7
 8002352:	4922      	ldr	r1, [pc, #136]	@ (80023dc <HAL_RCC_ClockConfig+0x1c0>)
 8002354:	683b      	ldr	r3, [r7, #0]
 8002356:	4313      	orrs	r3, r2
 8002358:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800235a:	4b20      	ldr	r3, [pc, #128]	@ (80023dc <HAL_RCC_ClockConfig+0x1c0>)
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	f003 0307 	and.w	r3, r3, #7
 8002362:	683a      	ldr	r2, [r7, #0]
 8002364:	429a      	cmp	r2, r3
 8002366:	d001      	beq.n	800236c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002368:	2301      	movs	r3, #1
 800236a:	e032      	b.n	80023d2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	f003 0304 	and.w	r3, r3, #4
 8002374:	2b00      	cmp	r3, #0
 8002376:	d008      	beq.n	800238a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002378:	4b19      	ldr	r3, [pc, #100]	@ (80023e0 <HAL_RCC_ClockConfig+0x1c4>)
 800237a:	685b      	ldr	r3, [r3, #4]
 800237c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	68db      	ldr	r3, [r3, #12]
 8002384:	4916      	ldr	r1, [pc, #88]	@ (80023e0 <HAL_RCC_ClockConfig+0x1c4>)
 8002386:	4313      	orrs	r3, r2
 8002388:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	f003 0308 	and.w	r3, r3, #8
 8002392:	2b00      	cmp	r3, #0
 8002394:	d009      	beq.n	80023aa <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002396:	4b12      	ldr	r3, [pc, #72]	@ (80023e0 <HAL_RCC_ClockConfig+0x1c4>)
 8002398:	685b      	ldr	r3, [r3, #4]
 800239a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	691b      	ldr	r3, [r3, #16]
 80023a2:	00db      	lsls	r3, r3, #3
 80023a4:	490e      	ldr	r1, [pc, #56]	@ (80023e0 <HAL_RCC_ClockConfig+0x1c4>)
 80023a6:	4313      	orrs	r3, r2
 80023a8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80023aa:	f000 f821 	bl	80023f0 <HAL_RCC_GetSysClockFreq>
 80023ae:	4602      	mov	r2, r0
 80023b0:	4b0b      	ldr	r3, [pc, #44]	@ (80023e0 <HAL_RCC_ClockConfig+0x1c4>)
 80023b2:	685b      	ldr	r3, [r3, #4]
 80023b4:	091b      	lsrs	r3, r3, #4
 80023b6:	f003 030f 	and.w	r3, r3, #15
 80023ba:	490a      	ldr	r1, [pc, #40]	@ (80023e4 <HAL_RCC_ClockConfig+0x1c8>)
 80023bc:	5ccb      	ldrb	r3, [r1, r3]
 80023be:	fa22 f303 	lsr.w	r3, r2, r3
 80023c2:	4a09      	ldr	r2, [pc, #36]	@ (80023e8 <HAL_RCC_ClockConfig+0x1cc>)
 80023c4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80023c6:	4b09      	ldr	r3, [pc, #36]	@ (80023ec <HAL_RCC_ClockConfig+0x1d0>)
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	4618      	mov	r0, r3
 80023cc:	f7fe fdc6 	bl	8000f5c <HAL_InitTick>

  return HAL_OK;
 80023d0:	2300      	movs	r3, #0
}
 80023d2:	4618      	mov	r0, r3
 80023d4:	3710      	adds	r7, #16
 80023d6:	46bd      	mov	sp, r7
 80023d8:	bd80      	pop	{r7, pc}
 80023da:	bf00      	nop
 80023dc:	40022000 	.word	0x40022000
 80023e0:	40021000 	.word	0x40021000
 80023e4:	080049d0 	.word	0x080049d0
 80023e8:	20000000 	.word	0x20000000
 80023ec:	20000004 	.word	0x20000004

080023f0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80023f0:	b480      	push	{r7}
 80023f2:	b087      	sub	sp, #28
 80023f4:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80023f6:	2300      	movs	r3, #0
 80023f8:	60fb      	str	r3, [r7, #12]
 80023fa:	2300      	movs	r3, #0
 80023fc:	60bb      	str	r3, [r7, #8]
 80023fe:	2300      	movs	r3, #0
 8002400:	617b      	str	r3, [r7, #20]
 8002402:	2300      	movs	r3, #0
 8002404:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002406:	2300      	movs	r3, #0
 8002408:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800240a:	4b1e      	ldr	r3, [pc, #120]	@ (8002484 <HAL_RCC_GetSysClockFreq+0x94>)
 800240c:	685b      	ldr	r3, [r3, #4]
 800240e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	f003 030c 	and.w	r3, r3, #12
 8002416:	2b04      	cmp	r3, #4
 8002418:	d002      	beq.n	8002420 <HAL_RCC_GetSysClockFreq+0x30>
 800241a:	2b08      	cmp	r3, #8
 800241c:	d003      	beq.n	8002426 <HAL_RCC_GetSysClockFreq+0x36>
 800241e:	e027      	b.n	8002470 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002420:	4b19      	ldr	r3, [pc, #100]	@ (8002488 <HAL_RCC_GetSysClockFreq+0x98>)
 8002422:	613b      	str	r3, [r7, #16]
      break;
 8002424:	e027      	b.n	8002476 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	0c9b      	lsrs	r3, r3, #18
 800242a:	f003 030f 	and.w	r3, r3, #15
 800242e:	4a17      	ldr	r2, [pc, #92]	@ (800248c <HAL_RCC_GetSysClockFreq+0x9c>)
 8002430:	5cd3      	ldrb	r3, [r2, r3]
 8002432:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800243a:	2b00      	cmp	r3, #0
 800243c:	d010      	beq.n	8002460 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800243e:	4b11      	ldr	r3, [pc, #68]	@ (8002484 <HAL_RCC_GetSysClockFreq+0x94>)
 8002440:	685b      	ldr	r3, [r3, #4]
 8002442:	0c5b      	lsrs	r3, r3, #17
 8002444:	f003 0301 	and.w	r3, r3, #1
 8002448:	4a11      	ldr	r2, [pc, #68]	@ (8002490 <HAL_RCC_GetSysClockFreq+0xa0>)
 800244a:	5cd3      	ldrb	r3, [r2, r3]
 800244c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	4a0d      	ldr	r2, [pc, #52]	@ (8002488 <HAL_RCC_GetSysClockFreq+0x98>)
 8002452:	fb03 f202 	mul.w	r2, r3, r2
 8002456:	68bb      	ldr	r3, [r7, #8]
 8002458:	fbb2 f3f3 	udiv	r3, r2, r3
 800245c:	617b      	str	r3, [r7, #20]
 800245e:	e004      	b.n	800246a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	4a0c      	ldr	r2, [pc, #48]	@ (8002494 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002464:	fb02 f303 	mul.w	r3, r2, r3
 8002468:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800246a:	697b      	ldr	r3, [r7, #20]
 800246c:	613b      	str	r3, [r7, #16]
      break;
 800246e:	e002      	b.n	8002476 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002470:	4b09      	ldr	r3, [pc, #36]	@ (8002498 <HAL_RCC_GetSysClockFreq+0xa8>)
 8002472:	613b      	str	r3, [r7, #16]
      break;
 8002474:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002476:	693b      	ldr	r3, [r7, #16]
}
 8002478:	4618      	mov	r0, r3
 800247a:	371c      	adds	r7, #28
 800247c:	46bd      	mov	sp, r7
 800247e:	bc80      	pop	{r7}
 8002480:	4770      	bx	lr
 8002482:	bf00      	nop
 8002484:	40021000 	.word	0x40021000
 8002488:	00f42400 	.word	0x00f42400
 800248c:	080049e8 	.word	0x080049e8
 8002490:	080049f8 	.word	0x080049f8
 8002494:	003d0900 	.word	0x003d0900
 8002498:	007a1200 	.word	0x007a1200

0800249c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800249c:	b480      	push	{r7}
 800249e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80024a0:	4b02      	ldr	r3, [pc, #8]	@ (80024ac <HAL_RCC_GetHCLKFreq+0x10>)
 80024a2:	681b      	ldr	r3, [r3, #0]
}
 80024a4:	4618      	mov	r0, r3
 80024a6:	46bd      	mov	sp, r7
 80024a8:	bc80      	pop	{r7}
 80024aa:	4770      	bx	lr
 80024ac:	20000000 	.word	0x20000000

080024b0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80024b4:	f7ff fff2 	bl	800249c <HAL_RCC_GetHCLKFreq>
 80024b8:	4602      	mov	r2, r0
 80024ba:	4b05      	ldr	r3, [pc, #20]	@ (80024d0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80024bc:	685b      	ldr	r3, [r3, #4]
 80024be:	0a1b      	lsrs	r3, r3, #8
 80024c0:	f003 0307 	and.w	r3, r3, #7
 80024c4:	4903      	ldr	r1, [pc, #12]	@ (80024d4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80024c6:	5ccb      	ldrb	r3, [r1, r3]
 80024c8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80024cc:	4618      	mov	r0, r3
 80024ce:	bd80      	pop	{r7, pc}
 80024d0:	40021000 	.word	0x40021000
 80024d4:	080049e0 	.word	0x080049e0

080024d8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80024d8:	b580      	push	{r7, lr}
 80024da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80024dc:	f7ff ffde 	bl	800249c <HAL_RCC_GetHCLKFreq>
 80024e0:	4602      	mov	r2, r0
 80024e2:	4b05      	ldr	r3, [pc, #20]	@ (80024f8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80024e4:	685b      	ldr	r3, [r3, #4]
 80024e6:	0adb      	lsrs	r3, r3, #11
 80024e8:	f003 0307 	and.w	r3, r3, #7
 80024ec:	4903      	ldr	r1, [pc, #12]	@ (80024fc <HAL_RCC_GetPCLK2Freq+0x24>)
 80024ee:	5ccb      	ldrb	r3, [r1, r3]
 80024f0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80024f4:	4618      	mov	r0, r3
 80024f6:	bd80      	pop	{r7, pc}
 80024f8:	40021000 	.word	0x40021000
 80024fc:	080049e0 	.word	0x080049e0

08002500 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002500:	b480      	push	{r7}
 8002502:	b085      	sub	sp, #20
 8002504:	af00      	add	r7, sp, #0
 8002506:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002508:	4b0a      	ldr	r3, [pc, #40]	@ (8002534 <RCC_Delay+0x34>)
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	4a0a      	ldr	r2, [pc, #40]	@ (8002538 <RCC_Delay+0x38>)
 800250e:	fba2 2303 	umull	r2, r3, r2, r3
 8002512:	0a5b      	lsrs	r3, r3, #9
 8002514:	687a      	ldr	r2, [r7, #4]
 8002516:	fb02 f303 	mul.w	r3, r2, r3
 800251a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800251c:	bf00      	nop
  }
  while (Delay --);
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	1e5a      	subs	r2, r3, #1
 8002522:	60fa      	str	r2, [r7, #12]
 8002524:	2b00      	cmp	r3, #0
 8002526:	d1f9      	bne.n	800251c <RCC_Delay+0x1c>
}
 8002528:	bf00      	nop
 800252a:	bf00      	nop
 800252c:	3714      	adds	r7, #20
 800252e:	46bd      	mov	sp, r7
 8002530:	bc80      	pop	{r7}
 8002532:	4770      	bx	lr
 8002534:	20000000 	.word	0x20000000
 8002538:	10624dd3 	.word	0x10624dd3

0800253c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800253c:	b580      	push	{r7, lr}
 800253e:	b082      	sub	sp, #8
 8002540:	af00      	add	r7, sp, #0
 8002542:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	2b00      	cmp	r3, #0
 8002548:	d101      	bne.n	800254e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800254a:	2301      	movs	r3, #1
 800254c:	e041      	b.n	80025d2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002554:	b2db      	uxtb	r3, r3
 8002556:	2b00      	cmp	r3, #0
 8002558:	d106      	bne.n	8002568 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	2200      	movs	r2, #0
 800255e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002562:	6878      	ldr	r0, [r7, #4]
 8002564:	f7fe fb5e 	bl	8000c24 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	2202      	movs	r2, #2
 800256c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681a      	ldr	r2, [r3, #0]
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	3304      	adds	r3, #4
 8002578:	4619      	mov	r1, r3
 800257a:	4610      	mov	r0, r2
 800257c:	f000 faca 	bl	8002b14 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	2201      	movs	r2, #1
 8002584:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	2201      	movs	r2, #1
 800258c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	2201      	movs	r2, #1
 8002594:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	2201      	movs	r2, #1
 800259c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	2201      	movs	r2, #1
 80025a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	2201      	movs	r2, #1
 80025ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	2201      	movs	r2, #1
 80025b4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	2201      	movs	r2, #1
 80025bc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	2201      	movs	r2, #1
 80025c4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	2201      	movs	r2, #1
 80025cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80025d0:	2300      	movs	r3, #0
}
 80025d2:	4618      	mov	r0, r3
 80025d4:	3708      	adds	r7, #8
 80025d6:	46bd      	mov	sp, r7
 80025d8:	bd80      	pop	{r7, pc}

080025da <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80025da:	b580      	push	{r7, lr}
 80025dc:	b082      	sub	sp, #8
 80025de:	af00      	add	r7, sp, #0
 80025e0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d101      	bne.n	80025ec <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80025e8:	2301      	movs	r3, #1
 80025ea:	e041      	b.n	8002670 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80025f2:	b2db      	uxtb	r3, r3
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d106      	bne.n	8002606 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	2200      	movs	r2, #0
 80025fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002600:	6878      	ldr	r0, [r7, #4]
 8002602:	f000 f839 	bl	8002678 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	2202      	movs	r2, #2
 800260a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681a      	ldr	r2, [r3, #0]
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	3304      	adds	r3, #4
 8002616:	4619      	mov	r1, r3
 8002618:	4610      	mov	r0, r2
 800261a:	f000 fa7b 	bl	8002b14 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	2201      	movs	r2, #1
 8002622:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	2201      	movs	r2, #1
 800262a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	2201      	movs	r2, #1
 8002632:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	2201      	movs	r2, #1
 800263a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	2201      	movs	r2, #1
 8002642:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	2201      	movs	r2, #1
 800264a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	2201      	movs	r2, #1
 8002652:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	2201      	movs	r2, #1
 800265a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	2201      	movs	r2, #1
 8002662:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	2201      	movs	r2, #1
 800266a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800266e:	2300      	movs	r3, #0
}
 8002670:	4618      	mov	r0, r3
 8002672:	3708      	adds	r7, #8
 8002674:	46bd      	mov	sp, r7
 8002676:	bd80      	pop	{r7, pc}

08002678 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002678:	b480      	push	{r7}
 800267a:	b083      	sub	sp, #12
 800267c:	af00      	add	r7, sp, #0
 800267e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002680:	bf00      	nop
 8002682:	370c      	adds	r7, #12
 8002684:	46bd      	mov	sp, r7
 8002686:	bc80      	pop	{r7}
 8002688:	4770      	bx	lr
	...

0800268c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800268c:	b580      	push	{r7, lr}
 800268e:	b084      	sub	sp, #16
 8002690:	af00      	add	r7, sp, #0
 8002692:	6078      	str	r0, [r7, #4]
 8002694:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002696:	683b      	ldr	r3, [r7, #0]
 8002698:	2b00      	cmp	r3, #0
 800269a:	d109      	bne.n	80026b0 <HAL_TIM_PWM_Start+0x24>
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80026a2:	b2db      	uxtb	r3, r3
 80026a4:	2b01      	cmp	r3, #1
 80026a6:	bf14      	ite	ne
 80026a8:	2301      	movne	r3, #1
 80026aa:	2300      	moveq	r3, #0
 80026ac:	b2db      	uxtb	r3, r3
 80026ae:	e022      	b.n	80026f6 <HAL_TIM_PWM_Start+0x6a>
 80026b0:	683b      	ldr	r3, [r7, #0]
 80026b2:	2b04      	cmp	r3, #4
 80026b4:	d109      	bne.n	80026ca <HAL_TIM_PWM_Start+0x3e>
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80026bc:	b2db      	uxtb	r3, r3
 80026be:	2b01      	cmp	r3, #1
 80026c0:	bf14      	ite	ne
 80026c2:	2301      	movne	r3, #1
 80026c4:	2300      	moveq	r3, #0
 80026c6:	b2db      	uxtb	r3, r3
 80026c8:	e015      	b.n	80026f6 <HAL_TIM_PWM_Start+0x6a>
 80026ca:	683b      	ldr	r3, [r7, #0]
 80026cc:	2b08      	cmp	r3, #8
 80026ce:	d109      	bne.n	80026e4 <HAL_TIM_PWM_Start+0x58>
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80026d6:	b2db      	uxtb	r3, r3
 80026d8:	2b01      	cmp	r3, #1
 80026da:	bf14      	ite	ne
 80026dc:	2301      	movne	r3, #1
 80026de:	2300      	moveq	r3, #0
 80026e0:	b2db      	uxtb	r3, r3
 80026e2:	e008      	b.n	80026f6 <HAL_TIM_PWM_Start+0x6a>
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80026ea:	b2db      	uxtb	r3, r3
 80026ec:	2b01      	cmp	r3, #1
 80026ee:	bf14      	ite	ne
 80026f0:	2301      	movne	r3, #1
 80026f2:	2300      	moveq	r3, #0
 80026f4:	b2db      	uxtb	r3, r3
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d001      	beq.n	80026fe <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80026fa:	2301      	movs	r3, #1
 80026fc:	e072      	b.n	80027e4 <HAL_TIM_PWM_Start+0x158>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80026fe:	683b      	ldr	r3, [r7, #0]
 8002700:	2b00      	cmp	r3, #0
 8002702:	d104      	bne.n	800270e <HAL_TIM_PWM_Start+0x82>
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	2202      	movs	r2, #2
 8002708:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800270c:	e013      	b.n	8002736 <HAL_TIM_PWM_Start+0xaa>
 800270e:	683b      	ldr	r3, [r7, #0]
 8002710:	2b04      	cmp	r3, #4
 8002712:	d104      	bne.n	800271e <HAL_TIM_PWM_Start+0x92>
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	2202      	movs	r2, #2
 8002718:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800271c:	e00b      	b.n	8002736 <HAL_TIM_PWM_Start+0xaa>
 800271e:	683b      	ldr	r3, [r7, #0]
 8002720:	2b08      	cmp	r3, #8
 8002722:	d104      	bne.n	800272e <HAL_TIM_PWM_Start+0xa2>
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	2202      	movs	r2, #2
 8002728:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800272c:	e003      	b.n	8002736 <HAL_TIM_PWM_Start+0xaa>
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	2202      	movs	r2, #2
 8002732:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	2201      	movs	r2, #1
 800273c:	6839      	ldr	r1, [r7, #0]
 800273e:	4618      	mov	r0, r3
 8002740:	f000 fcb0 	bl	80030a4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	4a28      	ldr	r2, [pc, #160]	@ (80027ec <HAL_TIM_PWM_Start+0x160>)
 800274a:	4293      	cmp	r3, r2
 800274c:	d004      	beq.n	8002758 <HAL_TIM_PWM_Start+0xcc>
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	4a27      	ldr	r2, [pc, #156]	@ (80027f0 <HAL_TIM_PWM_Start+0x164>)
 8002754:	4293      	cmp	r3, r2
 8002756:	d101      	bne.n	800275c <HAL_TIM_PWM_Start+0xd0>
 8002758:	2301      	movs	r3, #1
 800275a:	e000      	b.n	800275e <HAL_TIM_PWM_Start+0xd2>
 800275c:	2300      	movs	r3, #0
 800275e:	2b00      	cmp	r3, #0
 8002760:	d007      	beq.n	8002772 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002770:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	4a1d      	ldr	r2, [pc, #116]	@ (80027ec <HAL_TIM_PWM_Start+0x160>)
 8002778:	4293      	cmp	r3, r2
 800277a:	d018      	beq.n	80027ae <HAL_TIM_PWM_Start+0x122>
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	4a1b      	ldr	r2, [pc, #108]	@ (80027f0 <HAL_TIM_PWM_Start+0x164>)
 8002782:	4293      	cmp	r3, r2
 8002784:	d013      	beq.n	80027ae <HAL_TIM_PWM_Start+0x122>
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800278e:	d00e      	beq.n	80027ae <HAL_TIM_PWM_Start+0x122>
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	4a17      	ldr	r2, [pc, #92]	@ (80027f4 <HAL_TIM_PWM_Start+0x168>)
 8002796:	4293      	cmp	r3, r2
 8002798:	d009      	beq.n	80027ae <HAL_TIM_PWM_Start+0x122>
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	4a16      	ldr	r2, [pc, #88]	@ (80027f8 <HAL_TIM_PWM_Start+0x16c>)
 80027a0:	4293      	cmp	r3, r2
 80027a2:	d004      	beq.n	80027ae <HAL_TIM_PWM_Start+0x122>
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	4a14      	ldr	r2, [pc, #80]	@ (80027fc <HAL_TIM_PWM_Start+0x170>)
 80027aa:	4293      	cmp	r3, r2
 80027ac:	d111      	bne.n	80027d2 <HAL_TIM_PWM_Start+0x146>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	689b      	ldr	r3, [r3, #8]
 80027b4:	f003 0307 	and.w	r3, r3, #7
 80027b8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	2b06      	cmp	r3, #6
 80027be:	d010      	beq.n	80027e2 <HAL_TIM_PWM_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	681a      	ldr	r2, [r3, #0]
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	f042 0201 	orr.w	r2, r2, #1
 80027ce:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80027d0:	e007      	b.n	80027e2 <HAL_TIM_PWM_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	681a      	ldr	r2, [r3, #0]
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	f042 0201 	orr.w	r2, r2, #1
 80027e0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80027e2:	2300      	movs	r3, #0
}
 80027e4:	4618      	mov	r0, r3
 80027e6:	3710      	adds	r7, #16
 80027e8:	46bd      	mov	sp, r7
 80027ea:	bd80      	pop	{r7, pc}
 80027ec:	40012c00 	.word	0x40012c00
 80027f0:	40013400 	.word	0x40013400
 80027f4:	40000400 	.word	0x40000400
 80027f8:	40000800 	.word	0x40000800
 80027fc:	40000c00 	.word	0x40000c00

08002800 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002800:	b580      	push	{r7, lr}
 8002802:	b086      	sub	sp, #24
 8002804:	af00      	add	r7, sp, #0
 8002806:	60f8      	str	r0, [r7, #12]
 8002808:	60b9      	str	r1, [r7, #8]
 800280a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800280c:	2300      	movs	r3, #0
 800280e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002816:	2b01      	cmp	r3, #1
 8002818:	d101      	bne.n	800281e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800281a:	2302      	movs	r3, #2
 800281c:	e0ae      	b.n	800297c <HAL_TIM_PWM_ConfigChannel+0x17c>
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	2201      	movs	r2, #1
 8002822:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	2b0c      	cmp	r3, #12
 800282a:	f200 809f 	bhi.w	800296c <HAL_TIM_PWM_ConfigChannel+0x16c>
 800282e:	a201      	add	r2, pc, #4	@ (adr r2, 8002834 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8002830:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002834:	08002869 	.word	0x08002869
 8002838:	0800296d 	.word	0x0800296d
 800283c:	0800296d 	.word	0x0800296d
 8002840:	0800296d 	.word	0x0800296d
 8002844:	080028a9 	.word	0x080028a9
 8002848:	0800296d 	.word	0x0800296d
 800284c:	0800296d 	.word	0x0800296d
 8002850:	0800296d 	.word	0x0800296d
 8002854:	080028eb 	.word	0x080028eb
 8002858:	0800296d 	.word	0x0800296d
 800285c:	0800296d 	.word	0x0800296d
 8002860:	0800296d 	.word	0x0800296d
 8002864:	0800292b 	.word	0x0800292b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	68b9      	ldr	r1, [r7, #8]
 800286e:	4618      	mov	r0, r3
 8002870:	f000 f9d6 	bl	8002c20 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	699a      	ldr	r2, [r3, #24]
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	f042 0208 	orr.w	r2, r2, #8
 8002882:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	699a      	ldr	r2, [r3, #24]
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	f022 0204 	bic.w	r2, r2, #4
 8002892:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	6999      	ldr	r1, [r3, #24]
 800289a:	68bb      	ldr	r3, [r7, #8]
 800289c:	691a      	ldr	r2, [r3, #16]
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	430a      	orrs	r2, r1
 80028a4:	619a      	str	r2, [r3, #24]
      break;
 80028a6:	e064      	b.n	8002972 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	68b9      	ldr	r1, [r7, #8]
 80028ae:	4618      	mov	r0, r3
 80028b0:	f000 fa26 	bl	8002d00 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	699a      	ldr	r2, [r3, #24]
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80028c2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	699a      	ldr	r2, [r3, #24]
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80028d2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	6999      	ldr	r1, [r3, #24]
 80028da:	68bb      	ldr	r3, [r7, #8]
 80028dc:	691b      	ldr	r3, [r3, #16]
 80028de:	021a      	lsls	r2, r3, #8
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	430a      	orrs	r2, r1
 80028e6:	619a      	str	r2, [r3, #24]
      break;
 80028e8:	e043      	b.n	8002972 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	68b9      	ldr	r1, [r7, #8]
 80028f0:	4618      	mov	r0, r3
 80028f2:	f000 fa79 	bl	8002de8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	69da      	ldr	r2, [r3, #28]
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	f042 0208 	orr.w	r2, r2, #8
 8002904:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	69da      	ldr	r2, [r3, #28]
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	f022 0204 	bic.w	r2, r2, #4
 8002914:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	69d9      	ldr	r1, [r3, #28]
 800291c:	68bb      	ldr	r3, [r7, #8]
 800291e:	691a      	ldr	r2, [r3, #16]
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	430a      	orrs	r2, r1
 8002926:	61da      	str	r2, [r3, #28]
      break;
 8002928:	e023      	b.n	8002972 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	68b9      	ldr	r1, [r7, #8]
 8002930:	4618      	mov	r0, r3
 8002932:	f000 facd 	bl	8002ed0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	69da      	ldr	r2, [r3, #28]
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002944:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	69da      	ldr	r2, [r3, #28]
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002954:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	69d9      	ldr	r1, [r3, #28]
 800295c:	68bb      	ldr	r3, [r7, #8]
 800295e:	691b      	ldr	r3, [r3, #16]
 8002960:	021a      	lsls	r2, r3, #8
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	430a      	orrs	r2, r1
 8002968:	61da      	str	r2, [r3, #28]
      break;
 800296a:	e002      	b.n	8002972 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800296c:	2301      	movs	r3, #1
 800296e:	75fb      	strb	r3, [r7, #23]
      break;
 8002970:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	2200      	movs	r2, #0
 8002976:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800297a:	7dfb      	ldrb	r3, [r7, #23]
}
 800297c:	4618      	mov	r0, r3
 800297e:	3718      	adds	r7, #24
 8002980:	46bd      	mov	sp, r7
 8002982:	bd80      	pop	{r7, pc}

08002984 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002984:	b580      	push	{r7, lr}
 8002986:	b084      	sub	sp, #16
 8002988:	af00      	add	r7, sp, #0
 800298a:	6078      	str	r0, [r7, #4]
 800298c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800298e:	2300      	movs	r3, #0
 8002990:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002998:	2b01      	cmp	r3, #1
 800299a:	d101      	bne.n	80029a0 <HAL_TIM_ConfigClockSource+0x1c>
 800299c:	2302      	movs	r3, #2
 800299e:	e0b4      	b.n	8002b0a <HAL_TIM_ConfigClockSource+0x186>
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	2201      	movs	r2, #1
 80029a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	2202      	movs	r2, #2
 80029ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	689b      	ldr	r3, [r3, #8]
 80029b6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80029b8:	68bb      	ldr	r3, [r7, #8]
 80029ba:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80029be:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80029c0:	68bb      	ldr	r3, [r7, #8]
 80029c2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80029c6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	68ba      	ldr	r2, [r7, #8]
 80029ce:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80029d0:	683b      	ldr	r3, [r7, #0]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80029d8:	d03e      	beq.n	8002a58 <HAL_TIM_ConfigClockSource+0xd4>
 80029da:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80029de:	f200 8087 	bhi.w	8002af0 <HAL_TIM_ConfigClockSource+0x16c>
 80029e2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80029e6:	f000 8086 	beq.w	8002af6 <HAL_TIM_ConfigClockSource+0x172>
 80029ea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80029ee:	d87f      	bhi.n	8002af0 <HAL_TIM_ConfigClockSource+0x16c>
 80029f0:	2b70      	cmp	r3, #112	@ 0x70
 80029f2:	d01a      	beq.n	8002a2a <HAL_TIM_ConfigClockSource+0xa6>
 80029f4:	2b70      	cmp	r3, #112	@ 0x70
 80029f6:	d87b      	bhi.n	8002af0 <HAL_TIM_ConfigClockSource+0x16c>
 80029f8:	2b60      	cmp	r3, #96	@ 0x60
 80029fa:	d050      	beq.n	8002a9e <HAL_TIM_ConfigClockSource+0x11a>
 80029fc:	2b60      	cmp	r3, #96	@ 0x60
 80029fe:	d877      	bhi.n	8002af0 <HAL_TIM_ConfigClockSource+0x16c>
 8002a00:	2b50      	cmp	r3, #80	@ 0x50
 8002a02:	d03c      	beq.n	8002a7e <HAL_TIM_ConfigClockSource+0xfa>
 8002a04:	2b50      	cmp	r3, #80	@ 0x50
 8002a06:	d873      	bhi.n	8002af0 <HAL_TIM_ConfigClockSource+0x16c>
 8002a08:	2b40      	cmp	r3, #64	@ 0x40
 8002a0a:	d058      	beq.n	8002abe <HAL_TIM_ConfigClockSource+0x13a>
 8002a0c:	2b40      	cmp	r3, #64	@ 0x40
 8002a0e:	d86f      	bhi.n	8002af0 <HAL_TIM_ConfigClockSource+0x16c>
 8002a10:	2b30      	cmp	r3, #48	@ 0x30
 8002a12:	d064      	beq.n	8002ade <HAL_TIM_ConfigClockSource+0x15a>
 8002a14:	2b30      	cmp	r3, #48	@ 0x30
 8002a16:	d86b      	bhi.n	8002af0 <HAL_TIM_ConfigClockSource+0x16c>
 8002a18:	2b20      	cmp	r3, #32
 8002a1a:	d060      	beq.n	8002ade <HAL_TIM_ConfigClockSource+0x15a>
 8002a1c:	2b20      	cmp	r3, #32
 8002a1e:	d867      	bhi.n	8002af0 <HAL_TIM_ConfigClockSource+0x16c>
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d05c      	beq.n	8002ade <HAL_TIM_ConfigClockSource+0x15a>
 8002a24:	2b10      	cmp	r3, #16
 8002a26:	d05a      	beq.n	8002ade <HAL_TIM_ConfigClockSource+0x15a>
 8002a28:	e062      	b.n	8002af0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002a2e:	683b      	ldr	r3, [r7, #0]
 8002a30:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002a32:	683b      	ldr	r3, [r7, #0]
 8002a34:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002a36:	683b      	ldr	r3, [r7, #0]
 8002a38:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002a3a:	f000 fb14 	bl	8003066 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	689b      	ldr	r3, [r3, #8]
 8002a44:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002a46:	68bb      	ldr	r3, [r7, #8]
 8002a48:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8002a4c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	68ba      	ldr	r2, [r7, #8]
 8002a54:	609a      	str	r2, [r3, #8]
      break;
 8002a56:	e04f      	b.n	8002af8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002a5c:	683b      	ldr	r3, [r7, #0]
 8002a5e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002a60:	683b      	ldr	r3, [r7, #0]
 8002a62:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002a64:	683b      	ldr	r3, [r7, #0]
 8002a66:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002a68:	f000 fafd 	bl	8003066 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	689a      	ldr	r2, [r3, #8]
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002a7a:	609a      	str	r2, [r3, #8]
      break;
 8002a7c:	e03c      	b.n	8002af8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002a82:	683b      	ldr	r3, [r7, #0]
 8002a84:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002a86:	683b      	ldr	r3, [r7, #0]
 8002a88:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002a8a:	461a      	mov	r2, r3
 8002a8c:	f000 fa74 	bl	8002f78 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	2150      	movs	r1, #80	@ 0x50
 8002a96:	4618      	mov	r0, r3
 8002a98:	f000 facb 	bl	8003032 <TIM_ITRx_SetConfig>
      break;
 8002a9c:	e02c      	b.n	8002af8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002aa2:	683b      	ldr	r3, [r7, #0]
 8002aa4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002aa6:	683b      	ldr	r3, [r7, #0]
 8002aa8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002aaa:	461a      	mov	r2, r3
 8002aac:	f000 fa92 	bl	8002fd4 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	2160      	movs	r1, #96	@ 0x60
 8002ab6:	4618      	mov	r0, r3
 8002ab8:	f000 fabb 	bl	8003032 <TIM_ITRx_SetConfig>
      break;
 8002abc:	e01c      	b.n	8002af8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002ac2:	683b      	ldr	r3, [r7, #0]
 8002ac4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002ac6:	683b      	ldr	r3, [r7, #0]
 8002ac8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002aca:	461a      	mov	r2, r3
 8002acc:	f000 fa54 	bl	8002f78 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	2140      	movs	r1, #64	@ 0x40
 8002ad6:	4618      	mov	r0, r3
 8002ad8:	f000 faab 	bl	8003032 <TIM_ITRx_SetConfig>
      break;
 8002adc:	e00c      	b.n	8002af8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681a      	ldr	r2, [r3, #0]
 8002ae2:	683b      	ldr	r3, [r7, #0]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	4619      	mov	r1, r3
 8002ae8:	4610      	mov	r0, r2
 8002aea:	f000 faa2 	bl	8003032 <TIM_ITRx_SetConfig>
      break;
 8002aee:	e003      	b.n	8002af8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002af0:	2301      	movs	r3, #1
 8002af2:	73fb      	strb	r3, [r7, #15]
      break;
 8002af4:	e000      	b.n	8002af8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002af6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	2201      	movs	r2, #1
 8002afc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	2200      	movs	r2, #0
 8002b04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002b08:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b0a:	4618      	mov	r0, r3
 8002b0c:	3710      	adds	r7, #16
 8002b0e:	46bd      	mov	sp, r7
 8002b10:	bd80      	pop	{r7, pc}
	...

08002b14 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002b14:	b480      	push	{r7}
 8002b16:	b085      	sub	sp, #20
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	6078      	str	r0, [r7, #4]
 8002b1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	4a39      	ldr	r2, [pc, #228]	@ (8002c0c <TIM_Base_SetConfig+0xf8>)
 8002b28:	4293      	cmp	r3, r2
 8002b2a:	d013      	beq.n	8002b54 <TIM_Base_SetConfig+0x40>
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	4a38      	ldr	r2, [pc, #224]	@ (8002c10 <TIM_Base_SetConfig+0xfc>)
 8002b30:	4293      	cmp	r3, r2
 8002b32:	d00f      	beq.n	8002b54 <TIM_Base_SetConfig+0x40>
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002b3a:	d00b      	beq.n	8002b54 <TIM_Base_SetConfig+0x40>
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	4a35      	ldr	r2, [pc, #212]	@ (8002c14 <TIM_Base_SetConfig+0x100>)
 8002b40:	4293      	cmp	r3, r2
 8002b42:	d007      	beq.n	8002b54 <TIM_Base_SetConfig+0x40>
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	4a34      	ldr	r2, [pc, #208]	@ (8002c18 <TIM_Base_SetConfig+0x104>)
 8002b48:	4293      	cmp	r3, r2
 8002b4a:	d003      	beq.n	8002b54 <TIM_Base_SetConfig+0x40>
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	4a33      	ldr	r2, [pc, #204]	@ (8002c1c <TIM_Base_SetConfig+0x108>)
 8002b50:	4293      	cmp	r3, r2
 8002b52:	d108      	bne.n	8002b66 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002b5a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002b5c:	683b      	ldr	r3, [r7, #0]
 8002b5e:	685b      	ldr	r3, [r3, #4]
 8002b60:	68fa      	ldr	r2, [r7, #12]
 8002b62:	4313      	orrs	r3, r2
 8002b64:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	4a28      	ldr	r2, [pc, #160]	@ (8002c0c <TIM_Base_SetConfig+0xf8>)
 8002b6a:	4293      	cmp	r3, r2
 8002b6c:	d013      	beq.n	8002b96 <TIM_Base_SetConfig+0x82>
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	4a27      	ldr	r2, [pc, #156]	@ (8002c10 <TIM_Base_SetConfig+0xfc>)
 8002b72:	4293      	cmp	r3, r2
 8002b74:	d00f      	beq.n	8002b96 <TIM_Base_SetConfig+0x82>
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002b7c:	d00b      	beq.n	8002b96 <TIM_Base_SetConfig+0x82>
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	4a24      	ldr	r2, [pc, #144]	@ (8002c14 <TIM_Base_SetConfig+0x100>)
 8002b82:	4293      	cmp	r3, r2
 8002b84:	d007      	beq.n	8002b96 <TIM_Base_SetConfig+0x82>
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	4a23      	ldr	r2, [pc, #140]	@ (8002c18 <TIM_Base_SetConfig+0x104>)
 8002b8a:	4293      	cmp	r3, r2
 8002b8c:	d003      	beq.n	8002b96 <TIM_Base_SetConfig+0x82>
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	4a22      	ldr	r2, [pc, #136]	@ (8002c1c <TIM_Base_SetConfig+0x108>)
 8002b92:	4293      	cmp	r3, r2
 8002b94:	d108      	bne.n	8002ba8 <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002b9c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002b9e:	683b      	ldr	r3, [r7, #0]
 8002ba0:	68db      	ldr	r3, [r3, #12]
 8002ba2:	68fa      	ldr	r2, [r7, #12]
 8002ba4:	4313      	orrs	r3, r2
 8002ba6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002bae:	683b      	ldr	r3, [r7, #0]
 8002bb0:	695b      	ldr	r3, [r3, #20]
 8002bb2:	4313      	orrs	r3, r2
 8002bb4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	68fa      	ldr	r2, [r7, #12]
 8002bba:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002bbc:	683b      	ldr	r3, [r7, #0]
 8002bbe:	689a      	ldr	r2, [r3, #8]
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002bc4:	683b      	ldr	r3, [r7, #0]
 8002bc6:	681a      	ldr	r2, [r3, #0]
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	4a0f      	ldr	r2, [pc, #60]	@ (8002c0c <TIM_Base_SetConfig+0xf8>)
 8002bd0:	4293      	cmp	r3, r2
 8002bd2:	d003      	beq.n	8002bdc <TIM_Base_SetConfig+0xc8>
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	4a0e      	ldr	r2, [pc, #56]	@ (8002c10 <TIM_Base_SetConfig+0xfc>)
 8002bd8:	4293      	cmp	r3, r2
 8002bda:	d103      	bne.n	8002be4 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002bdc:	683b      	ldr	r3, [r7, #0]
 8002bde:	691a      	ldr	r2, [r3, #16]
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	2201      	movs	r2, #1
 8002be8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	691b      	ldr	r3, [r3, #16]
 8002bee:	f003 0301 	and.w	r3, r3, #1
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d005      	beq.n	8002c02 <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	691b      	ldr	r3, [r3, #16]
 8002bfa:	f023 0201 	bic.w	r2, r3, #1
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	611a      	str	r2, [r3, #16]
  }
}
 8002c02:	bf00      	nop
 8002c04:	3714      	adds	r7, #20
 8002c06:	46bd      	mov	sp, r7
 8002c08:	bc80      	pop	{r7}
 8002c0a:	4770      	bx	lr
 8002c0c:	40012c00 	.word	0x40012c00
 8002c10:	40013400 	.word	0x40013400
 8002c14:	40000400 	.word	0x40000400
 8002c18:	40000800 	.word	0x40000800
 8002c1c:	40000c00 	.word	0x40000c00

08002c20 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002c20:	b480      	push	{r7}
 8002c22:	b087      	sub	sp, #28
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	6078      	str	r0, [r7, #4]
 8002c28:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	6a1b      	ldr	r3, [r3, #32]
 8002c2e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	6a1b      	ldr	r3, [r3, #32]
 8002c34:	f023 0201 	bic.w	r2, r3, #1
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	685b      	ldr	r3, [r3, #4]
 8002c40:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	699b      	ldr	r3, [r3, #24]
 8002c46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002c4e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	f023 0303 	bic.w	r3, r3, #3
 8002c56:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002c58:	683b      	ldr	r3, [r7, #0]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	68fa      	ldr	r2, [r7, #12]
 8002c5e:	4313      	orrs	r3, r2
 8002c60:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002c62:	697b      	ldr	r3, [r7, #20]
 8002c64:	f023 0302 	bic.w	r3, r3, #2
 8002c68:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002c6a:	683b      	ldr	r3, [r7, #0]
 8002c6c:	689b      	ldr	r3, [r3, #8]
 8002c6e:	697a      	ldr	r2, [r7, #20]
 8002c70:	4313      	orrs	r3, r2
 8002c72:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	4a20      	ldr	r2, [pc, #128]	@ (8002cf8 <TIM_OC1_SetConfig+0xd8>)
 8002c78:	4293      	cmp	r3, r2
 8002c7a:	d003      	beq.n	8002c84 <TIM_OC1_SetConfig+0x64>
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	4a1f      	ldr	r2, [pc, #124]	@ (8002cfc <TIM_OC1_SetConfig+0xdc>)
 8002c80:	4293      	cmp	r3, r2
 8002c82:	d10c      	bne.n	8002c9e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002c84:	697b      	ldr	r3, [r7, #20]
 8002c86:	f023 0308 	bic.w	r3, r3, #8
 8002c8a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002c8c:	683b      	ldr	r3, [r7, #0]
 8002c8e:	68db      	ldr	r3, [r3, #12]
 8002c90:	697a      	ldr	r2, [r7, #20]
 8002c92:	4313      	orrs	r3, r2
 8002c94:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002c96:	697b      	ldr	r3, [r7, #20]
 8002c98:	f023 0304 	bic.w	r3, r3, #4
 8002c9c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	4a15      	ldr	r2, [pc, #84]	@ (8002cf8 <TIM_OC1_SetConfig+0xd8>)
 8002ca2:	4293      	cmp	r3, r2
 8002ca4:	d003      	beq.n	8002cae <TIM_OC1_SetConfig+0x8e>
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	4a14      	ldr	r2, [pc, #80]	@ (8002cfc <TIM_OC1_SetConfig+0xdc>)
 8002caa:	4293      	cmp	r3, r2
 8002cac:	d111      	bne.n	8002cd2 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002cae:	693b      	ldr	r3, [r7, #16]
 8002cb0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002cb4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002cb6:	693b      	ldr	r3, [r7, #16]
 8002cb8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8002cbc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002cbe:	683b      	ldr	r3, [r7, #0]
 8002cc0:	695b      	ldr	r3, [r3, #20]
 8002cc2:	693a      	ldr	r2, [r7, #16]
 8002cc4:	4313      	orrs	r3, r2
 8002cc6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002cc8:	683b      	ldr	r3, [r7, #0]
 8002cca:	699b      	ldr	r3, [r3, #24]
 8002ccc:	693a      	ldr	r2, [r7, #16]
 8002cce:	4313      	orrs	r3, r2
 8002cd0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	693a      	ldr	r2, [r7, #16]
 8002cd6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	68fa      	ldr	r2, [r7, #12]
 8002cdc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002cde:	683b      	ldr	r3, [r7, #0]
 8002ce0:	685a      	ldr	r2, [r3, #4]
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	697a      	ldr	r2, [r7, #20]
 8002cea:	621a      	str	r2, [r3, #32]
}
 8002cec:	bf00      	nop
 8002cee:	371c      	adds	r7, #28
 8002cf0:	46bd      	mov	sp, r7
 8002cf2:	bc80      	pop	{r7}
 8002cf4:	4770      	bx	lr
 8002cf6:	bf00      	nop
 8002cf8:	40012c00 	.word	0x40012c00
 8002cfc:	40013400 	.word	0x40013400

08002d00 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002d00:	b480      	push	{r7}
 8002d02:	b087      	sub	sp, #28
 8002d04:	af00      	add	r7, sp, #0
 8002d06:	6078      	str	r0, [r7, #4]
 8002d08:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	6a1b      	ldr	r3, [r3, #32]
 8002d0e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	6a1b      	ldr	r3, [r3, #32]
 8002d14:	f023 0210 	bic.w	r2, r3, #16
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	685b      	ldr	r3, [r3, #4]
 8002d20:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	699b      	ldr	r3, [r3, #24]
 8002d26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002d2e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002d36:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002d38:	683b      	ldr	r3, [r7, #0]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	021b      	lsls	r3, r3, #8
 8002d3e:	68fa      	ldr	r2, [r7, #12]
 8002d40:	4313      	orrs	r3, r2
 8002d42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002d44:	697b      	ldr	r3, [r7, #20]
 8002d46:	f023 0320 	bic.w	r3, r3, #32
 8002d4a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002d4c:	683b      	ldr	r3, [r7, #0]
 8002d4e:	689b      	ldr	r3, [r3, #8]
 8002d50:	011b      	lsls	r3, r3, #4
 8002d52:	697a      	ldr	r2, [r7, #20]
 8002d54:	4313      	orrs	r3, r2
 8002d56:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	4a21      	ldr	r2, [pc, #132]	@ (8002de0 <TIM_OC2_SetConfig+0xe0>)
 8002d5c:	4293      	cmp	r3, r2
 8002d5e:	d003      	beq.n	8002d68 <TIM_OC2_SetConfig+0x68>
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	4a20      	ldr	r2, [pc, #128]	@ (8002de4 <TIM_OC2_SetConfig+0xe4>)
 8002d64:	4293      	cmp	r3, r2
 8002d66:	d10d      	bne.n	8002d84 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002d68:	697b      	ldr	r3, [r7, #20]
 8002d6a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002d6e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002d70:	683b      	ldr	r3, [r7, #0]
 8002d72:	68db      	ldr	r3, [r3, #12]
 8002d74:	011b      	lsls	r3, r3, #4
 8002d76:	697a      	ldr	r2, [r7, #20]
 8002d78:	4313      	orrs	r3, r2
 8002d7a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002d7c:	697b      	ldr	r3, [r7, #20]
 8002d7e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002d82:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	4a16      	ldr	r2, [pc, #88]	@ (8002de0 <TIM_OC2_SetConfig+0xe0>)
 8002d88:	4293      	cmp	r3, r2
 8002d8a:	d003      	beq.n	8002d94 <TIM_OC2_SetConfig+0x94>
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	4a15      	ldr	r2, [pc, #84]	@ (8002de4 <TIM_OC2_SetConfig+0xe4>)
 8002d90:	4293      	cmp	r3, r2
 8002d92:	d113      	bne.n	8002dbc <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002d94:	693b      	ldr	r3, [r7, #16]
 8002d96:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002d9a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002d9c:	693b      	ldr	r3, [r7, #16]
 8002d9e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8002da2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002da4:	683b      	ldr	r3, [r7, #0]
 8002da6:	695b      	ldr	r3, [r3, #20]
 8002da8:	009b      	lsls	r3, r3, #2
 8002daa:	693a      	ldr	r2, [r7, #16]
 8002dac:	4313      	orrs	r3, r2
 8002dae:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002db0:	683b      	ldr	r3, [r7, #0]
 8002db2:	699b      	ldr	r3, [r3, #24]
 8002db4:	009b      	lsls	r3, r3, #2
 8002db6:	693a      	ldr	r2, [r7, #16]
 8002db8:	4313      	orrs	r3, r2
 8002dba:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	693a      	ldr	r2, [r7, #16]
 8002dc0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	68fa      	ldr	r2, [r7, #12]
 8002dc6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002dc8:	683b      	ldr	r3, [r7, #0]
 8002dca:	685a      	ldr	r2, [r3, #4]
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	697a      	ldr	r2, [r7, #20]
 8002dd4:	621a      	str	r2, [r3, #32]
}
 8002dd6:	bf00      	nop
 8002dd8:	371c      	adds	r7, #28
 8002dda:	46bd      	mov	sp, r7
 8002ddc:	bc80      	pop	{r7}
 8002dde:	4770      	bx	lr
 8002de0:	40012c00 	.word	0x40012c00
 8002de4:	40013400 	.word	0x40013400

08002de8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002de8:	b480      	push	{r7}
 8002dea:	b087      	sub	sp, #28
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	6078      	str	r0, [r7, #4]
 8002df0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	6a1b      	ldr	r3, [r3, #32]
 8002df6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	6a1b      	ldr	r3, [r3, #32]
 8002dfc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	685b      	ldr	r3, [r3, #4]
 8002e08:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	69db      	ldr	r3, [r3, #28]
 8002e0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002e16:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	f023 0303 	bic.w	r3, r3, #3
 8002e1e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002e20:	683b      	ldr	r3, [r7, #0]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	68fa      	ldr	r2, [r7, #12]
 8002e26:	4313      	orrs	r3, r2
 8002e28:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002e2a:	697b      	ldr	r3, [r7, #20]
 8002e2c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8002e30:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002e32:	683b      	ldr	r3, [r7, #0]
 8002e34:	689b      	ldr	r3, [r3, #8]
 8002e36:	021b      	lsls	r3, r3, #8
 8002e38:	697a      	ldr	r2, [r7, #20]
 8002e3a:	4313      	orrs	r3, r2
 8002e3c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	4a21      	ldr	r2, [pc, #132]	@ (8002ec8 <TIM_OC3_SetConfig+0xe0>)
 8002e42:	4293      	cmp	r3, r2
 8002e44:	d003      	beq.n	8002e4e <TIM_OC3_SetConfig+0x66>
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	4a20      	ldr	r2, [pc, #128]	@ (8002ecc <TIM_OC3_SetConfig+0xe4>)
 8002e4a:	4293      	cmp	r3, r2
 8002e4c:	d10d      	bne.n	8002e6a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8002e4e:	697b      	ldr	r3, [r7, #20]
 8002e50:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8002e54:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002e56:	683b      	ldr	r3, [r7, #0]
 8002e58:	68db      	ldr	r3, [r3, #12]
 8002e5a:	021b      	lsls	r3, r3, #8
 8002e5c:	697a      	ldr	r2, [r7, #20]
 8002e5e:	4313      	orrs	r3, r2
 8002e60:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8002e62:	697b      	ldr	r3, [r7, #20]
 8002e64:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002e68:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	4a16      	ldr	r2, [pc, #88]	@ (8002ec8 <TIM_OC3_SetConfig+0xe0>)
 8002e6e:	4293      	cmp	r3, r2
 8002e70:	d003      	beq.n	8002e7a <TIM_OC3_SetConfig+0x92>
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	4a15      	ldr	r2, [pc, #84]	@ (8002ecc <TIM_OC3_SetConfig+0xe4>)
 8002e76:	4293      	cmp	r3, r2
 8002e78:	d113      	bne.n	8002ea2 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8002e7a:	693b      	ldr	r3, [r7, #16]
 8002e7c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002e80:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002e82:	693b      	ldr	r3, [r7, #16]
 8002e84:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8002e88:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002e8a:	683b      	ldr	r3, [r7, #0]
 8002e8c:	695b      	ldr	r3, [r3, #20]
 8002e8e:	011b      	lsls	r3, r3, #4
 8002e90:	693a      	ldr	r2, [r7, #16]
 8002e92:	4313      	orrs	r3, r2
 8002e94:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002e96:	683b      	ldr	r3, [r7, #0]
 8002e98:	699b      	ldr	r3, [r3, #24]
 8002e9a:	011b      	lsls	r3, r3, #4
 8002e9c:	693a      	ldr	r2, [r7, #16]
 8002e9e:	4313      	orrs	r3, r2
 8002ea0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	693a      	ldr	r2, [r7, #16]
 8002ea6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	68fa      	ldr	r2, [r7, #12]
 8002eac:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002eae:	683b      	ldr	r3, [r7, #0]
 8002eb0:	685a      	ldr	r2, [r3, #4]
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	697a      	ldr	r2, [r7, #20]
 8002eba:	621a      	str	r2, [r3, #32]
}
 8002ebc:	bf00      	nop
 8002ebe:	371c      	adds	r7, #28
 8002ec0:	46bd      	mov	sp, r7
 8002ec2:	bc80      	pop	{r7}
 8002ec4:	4770      	bx	lr
 8002ec6:	bf00      	nop
 8002ec8:	40012c00 	.word	0x40012c00
 8002ecc:	40013400 	.word	0x40013400

08002ed0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002ed0:	b480      	push	{r7}
 8002ed2:	b087      	sub	sp, #28
 8002ed4:	af00      	add	r7, sp, #0
 8002ed6:	6078      	str	r0, [r7, #4]
 8002ed8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	6a1b      	ldr	r3, [r3, #32]
 8002ede:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	6a1b      	ldr	r3, [r3, #32]
 8002ee4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	685b      	ldr	r3, [r3, #4]
 8002ef0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	69db      	ldr	r3, [r3, #28]
 8002ef6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002efe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002f06:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002f08:	683b      	ldr	r3, [r7, #0]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	021b      	lsls	r3, r3, #8
 8002f0e:	68fa      	ldr	r2, [r7, #12]
 8002f10:	4313      	orrs	r3, r2
 8002f12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002f14:	693b      	ldr	r3, [r7, #16]
 8002f16:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8002f1a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002f1c:	683b      	ldr	r3, [r7, #0]
 8002f1e:	689b      	ldr	r3, [r3, #8]
 8002f20:	031b      	lsls	r3, r3, #12
 8002f22:	693a      	ldr	r2, [r7, #16]
 8002f24:	4313      	orrs	r3, r2
 8002f26:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	4a11      	ldr	r2, [pc, #68]	@ (8002f70 <TIM_OC4_SetConfig+0xa0>)
 8002f2c:	4293      	cmp	r3, r2
 8002f2e:	d003      	beq.n	8002f38 <TIM_OC4_SetConfig+0x68>
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	4a10      	ldr	r2, [pc, #64]	@ (8002f74 <TIM_OC4_SetConfig+0xa4>)
 8002f34:	4293      	cmp	r3, r2
 8002f36:	d109      	bne.n	8002f4c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002f38:	697b      	ldr	r3, [r7, #20]
 8002f3a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002f3e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002f40:	683b      	ldr	r3, [r7, #0]
 8002f42:	695b      	ldr	r3, [r3, #20]
 8002f44:	019b      	lsls	r3, r3, #6
 8002f46:	697a      	ldr	r2, [r7, #20]
 8002f48:	4313      	orrs	r3, r2
 8002f4a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	697a      	ldr	r2, [r7, #20]
 8002f50:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	68fa      	ldr	r2, [r7, #12]
 8002f56:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002f58:	683b      	ldr	r3, [r7, #0]
 8002f5a:	685a      	ldr	r2, [r3, #4]
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	693a      	ldr	r2, [r7, #16]
 8002f64:	621a      	str	r2, [r3, #32]
}
 8002f66:	bf00      	nop
 8002f68:	371c      	adds	r7, #28
 8002f6a:	46bd      	mov	sp, r7
 8002f6c:	bc80      	pop	{r7}
 8002f6e:	4770      	bx	lr
 8002f70:	40012c00 	.word	0x40012c00
 8002f74:	40013400 	.word	0x40013400

08002f78 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002f78:	b480      	push	{r7}
 8002f7a:	b087      	sub	sp, #28
 8002f7c:	af00      	add	r7, sp, #0
 8002f7e:	60f8      	str	r0, [r7, #12]
 8002f80:	60b9      	str	r1, [r7, #8]
 8002f82:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	6a1b      	ldr	r3, [r3, #32]
 8002f88:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	6a1b      	ldr	r3, [r3, #32]
 8002f8e:	f023 0201 	bic.w	r2, r3, #1
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	699b      	ldr	r3, [r3, #24]
 8002f9a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002f9c:	693b      	ldr	r3, [r7, #16]
 8002f9e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002fa2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	011b      	lsls	r3, r3, #4
 8002fa8:	693a      	ldr	r2, [r7, #16]
 8002faa:	4313      	orrs	r3, r2
 8002fac:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002fae:	697b      	ldr	r3, [r7, #20]
 8002fb0:	f023 030a 	bic.w	r3, r3, #10
 8002fb4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002fb6:	697a      	ldr	r2, [r7, #20]
 8002fb8:	68bb      	ldr	r3, [r7, #8]
 8002fba:	4313      	orrs	r3, r2
 8002fbc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	693a      	ldr	r2, [r7, #16]
 8002fc2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	697a      	ldr	r2, [r7, #20]
 8002fc8:	621a      	str	r2, [r3, #32]
}
 8002fca:	bf00      	nop
 8002fcc:	371c      	adds	r7, #28
 8002fce:	46bd      	mov	sp, r7
 8002fd0:	bc80      	pop	{r7}
 8002fd2:	4770      	bx	lr

08002fd4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002fd4:	b480      	push	{r7}
 8002fd6:	b087      	sub	sp, #28
 8002fd8:	af00      	add	r7, sp, #0
 8002fda:	60f8      	str	r0, [r7, #12]
 8002fdc:	60b9      	str	r1, [r7, #8]
 8002fde:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	6a1b      	ldr	r3, [r3, #32]
 8002fe4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	6a1b      	ldr	r3, [r3, #32]
 8002fea:	f023 0210 	bic.w	r2, r3, #16
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	699b      	ldr	r3, [r3, #24]
 8002ff6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002ff8:	693b      	ldr	r3, [r7, #16]
 8002ffa:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8002ffe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	031b      	lsls	r3, r3, #12
 8003004:	693a      	ldr	r2, [r7, #16]
 8003006:	4313      	orrs	r3, r2
 8003008:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800300a:	697b      	ldr	r3, [r7, #20]
 800300c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003010:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003012:	68bb      	ldr	r3, [r7, #8]
 8003014:	011b      	lsls	r3, r3, #4
 8003016:	697a      	ldr	r2, [r7, #20]
 8003018:	4313      	orrs	r3, r2
 800301a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	693a      	ldr	r2, [r7, #16]
 8003020:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	697a      	ldr	r2, [r7, #20]
 8003026:	621a      	str	r2, [r3, #32]
}
 8003028:	bf00      	nop
 800302a:	371c      	adds	r7, #28
 800302c:	46bd      	mov	sp, r7
 800302e:	bc80      	pop	{r7}
 8003030:	4770      	bx	lr

08003032 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003032:	b480      	push	{r7}
 8003034:	b085      	sub	sp, #20
 8003036:	af00      	add	r7, sp, #0
 8003038:	6078      	str	r0, [r7, #4]
 800303a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	689b      	ldr	r3, [r3, #8]
 8003040:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003048:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800304a:	683a      	ldr	r2, [r7, #0]
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	4313      	orrs	r3, r2
 8003050:	f043 0307 	orr.w	r3, r3, #7
 8003054:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	68fa      	ldr	r2, [r7, #12]
 800305a:	609a      	str	r2, [r3, #8]
}
 800305c:	bf00      	nop
 800305e:	3714      	adds	r7, #20
 8003060:	46bd      	mov	sp, r7
 8003062:	bc80      	pop	{r7}
 8003064:	4770      	bx	lr

08003066 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003066:	b480      	push	{r7}
 8003068:	b087      	sub	sp, #28
 800306a:	af00      	add	r7, sp, #0
 800306c:	60f8      	str	r0, [r7, #12]
 800306e:	60b9      	str	r1, [r7, #8]
 8003070:	607a      	str	r2, [r7, #4]
 8003072:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	689b      	ldr	r3, [r3, #8]
 8003078:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800307a:	697b      	ldr	r3, [r7, #20]
 800307c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003080:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003082:	683b      	ldr	r3, [r7, #0]
 8003084:	021a      	lsls	r2, r3, #8
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	431a      	orrs	r2, r3
 800308a:	68bb      	ldr	r3, [r7, #8]
 800308c:	4313      	orrs	r3, r2
 800308e:	697a      	ldr	r2, [r7, #20]
 8003090:	4313      	orrs	r3, r2
 8003092:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	697a      	ldr	r2, [r7, #20]
 8003098:	609a      	str	r2, [r3, #8]
}
 800309a:	bf00      	nop
 800309c:	371c      	adds	r7, #28
 800309e:	46bd      	mov	sp, r7
 80030a0:	bc80      	pop	{r7}
 80030a2:	4770      	bx	lr

080030a4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80030a4:	b480      	push	{r7}
 80030a6:	b087      	sub	sp, #28
 80030a8:	af00      	add	r7, sp, #0
 80030aa:	60f8      	str	r0, [r7, #12]
 80030ac:	60b9      	str	r1, [r7, #8]
 80030ae:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80030b0:	68bb      	ldr	r3, [r7, #8]
 80030b2:	f003 031f 	and.w	r3, r3, #31
 80030b6:	2201      	movs	r2, #1
 80030b8:	fa02 f303 	lsl.w	r3, r2, r3
 80030bc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	6a1a      	ldr	r2, [r3, #32]
 80030c2:	697b      	ldr	r3, [r7, #20]
 80030c4:	43db      	mvns	r3, r3
 80030c6:	401a      	ands	r2, r3
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	6a1a      	ldr	r2, [r3, #32]
 80030d0:	68bb      	ldr	r3, [r7, #8]
 80030d2:	f003 031f 	and.w	r3, r3, #31
 80030d6:	6879      	ldr	r1, [r7, #4]
 80030d8:	fa01 f303 	lsl.w	r3, r1, r3
 80030dc:	431a      	orrs	r2, r3
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	621a      	str	r2, [r3, #32]
}
 80030e2:	bf00      	nop
 80030e4:	371c      	adds	r7, #28
 80030e6:	46bd      	mov	sp, r7
 80030e8:	bc80      	pop	{r7}
 80030ea:	4770      	bx	lr

080030ec <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80030ec:	b480      	push	{r7}
 80030ee:	b085      	sub	sp, #20
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	6078      	str	r0, [r7, #4]
 80030f4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80030fc:	2b01      	cmp	r3, #1
 80030fe:	d101      	bne.n	8003104 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003100:	2302      	movs	r3, #2
 8003102:	e050      	b.n	80031a6 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	2201      	movs	r2, #1
 8003108:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	2202      	movs	r2, #2
 8003110:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	685b      	ldr	r3, [r3, #4]
 800311a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	689b      	ldr	r3, [r3, #8]
 8003122:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800312a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800312c:	683b      	ldr	r3, [r7, #0]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	68fa      	ldr	r2, [r7, #12]
 8003132:	4313      	orrs	r3, r2
 8003134:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	68fa      	ldr	r2, [r7, #12]
 800313c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	4a1b      	ldr	r2, [pc, #108]	@ (80031b0 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8003144:	4293      	cmp	r3, r2
 8003146:	d018      	beq.n	800317a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	4a19      	ldr	r2, [pc, #100]	@ (80031b4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800314e:	4293      	cmp	r3, r2
 8003150:	d013      	beq.n	800317a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800315a:	d00e      	beq.n	800317a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	4a15      	ldr	r2, [pc, #84]	@ (80031b8 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8003162:	4293      	cmp	r3, r2
 8003164:	d009      	beq.n	800317a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	4a14      	ldr	r2, [pc, #80]	@ (80031bc <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800316c:	4293      	cmp	r3, r2
 800316e:	d004      	beq.n	800317a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	4a12      	ldr	r2, [pc, #72]	@ (80031c0 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8003176:	4293      	cmp	r3, r2
 8003178:	d10c      	bne.n	8003194 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800317a:	68bb      	ldr	r3, [r7, #8]
 800317c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003180:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003182:	683b      	ldr	r3, [r7, #0]
 8003184:	685b      	ldr	r3, [r3, #4]
 8003186:	68ba      	ldr	r2, [r7, #8]
 8003188:	4313      	orrs	r3, r2
 800318a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	68ba      	ldr	r2, [r7, #8]
 8003192:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	2201      	movs	r2, #1
 8003198:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	2200      	movs	r2, #0
 80031a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80031a4:	2300      	movs	r3, #0
}
 80031a6:	4618      	mov	r0, r3
 80031a8:	3714      	adds	r7, #20
 80031aa:	46bd      	mov	sp, r7
 80031ac:	bc80      	pop	{r7}
 80031ae:	4770      	bx	lr
 80031b0:	40012c00 	.word	0x40012c00
 80031b4:	40013400 	.word	0x40013400
 80031b8:	40000400 	.word	0x40000400
 80031bc:	40000800 	.word	0x40000800
 80031c0:	40000c00 	.word	0x40000c00

080031c4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80031c4:	b580      	push	{r7, lr}
 80031c6:	b082      	sub	sp, #8
 80031c8:	af00      	add	r7, sp, #0
 80031ca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d101      	bne.n	80031d6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80031d2:	2301      	movs	r3, #1
 80031d4:	e042      	b.n	800325c <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80031dc:	b2db      	uxtb	r3, r3
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d106      	bne.n	80031f0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	2200      	movs	r2, #0
 80031e6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80031ea:	6878      	ldr	r0, [r7, #4]
 80031ec:	f7fd fd6a 	bl	8000cc4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	2224      	movs	r2, #36	@ 0x24
 80031f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	68da      	ldr	r2, [r3, #12]
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003206:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003208:	6878      	ldr	r0, [r7, #4]
 800320a:	f000 fd63 	bl	8003cd4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	691a      	ldr	r2, [r3, #16]
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800321c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	695a      	ldr	r2, [r3, #20]
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800322c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	68da      	ldr	r2, [r3, #12]
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800323c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	2200      	movs	r2, #0
 8003242:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	2220      	movs	r2, #32
 8003248:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	2220      	movs	r2, #32
 8003250:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	2200      	movs	r2, #0
 8003258:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800325a:	2300      	movs	r3, #0
}
 800325c:	4618      	mov	r0, r3
 800325e:	3708      	adds	r7, #8
 8003260:	46bd      	mov	sp, r7
 8003262:	bd80      	pop	{r7, pc}

08003264 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003264:	b580      	push	{r7, lr}
 8003266:	b08a      	sub	sp, #40	@ 0x28
 8003268:	af02      	add	r7, sp, #8
 800326a:	60f8      	str	r0, [r7, #12]
 800326c:	60b9      	str	r1, [r7, #8]
 800326e:	603b      	str	r3, [r7, #0]
 8003270:	4613      	mov	r3, r2
 8003272:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003274:	2300      	movs	r3, #0
 8003276:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800327e:	b2db      	uxtb	r3, r3
 8003280:	2b20      	cmp	r3, #32
 8003282:	d175      	bne.n	8003370 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003284:	68bb      	ldr	r3, [r7, #8]
 8003286:	2b00      	cmp	r3, #0
 8003288:	d002      	beq.n	8003290 <HAL_UART_Transmit+0x2c>
 800328a:	88fb      	ldrh	r3, [r7, #6]
 800328c:	2b00      	cmp	r3, #0
 800328e:	d101      	bne.n	8003294 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003290:	2301      	movs	r3, #1
 8003292:	e06e      	b.n	8003372 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	2200      	movs	r2, #0
 8003298:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	2221      	movs	r2, #33	@ 0x21
 800329e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80032a2:	f7fd fe9d 	bl	8000fe0 <HAL_GetTick>
 80032a6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	88fa      	ldrh	r2, [r7, #6]
 80032ac:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	88fa      	ldrh	r2, [r7, #6]
 80032b2:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	689b      	ldr	r3, [r3, #8]
 80032b8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80032bc:	d108      	bne.n	80032d0 <HAL_UART_Transmit+0x6c>
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	691b      	ldr	r3, [r3, #16]
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d104      	bne.n	80032d0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80032c6:	2300      	movs	r3, #0
 80032c8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80032ca:	68bb      	ldr	r3, [r7, #8]
 80032cc:	61bb      	str	r3, [r7, #24]
 80032ce:	e003      	b.n	80032d8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80032d0:	68bb      	ldr	r3, [r7, #8]
 80032d2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80032d4:	2300      	movs	r3, #0
 80032d6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80032d8:	e02e      	b.n	8003338 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80032da:	683b      	ldr	r3, [r7, #0]
 80032dc:	9300      	str	r3, [sp, #0]
 80032de:	697b      	ldr	r3, [r7, #20]
 80032e0:	2200      	movs	r2, #0
 80032e2:	2180      	movs	r1, #128	@ 0x80
 80032e4:	68f8      	ldr	r0, [r7, #12]
 80032e6:	f000 fb01 	bl	80038ec <UART_WaitOnFlagUntilTimeout>
 80032ea:	4603      	mov	r3, r0
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d005      	beq.n	80032fc <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	2220      	movs	r2, #32
 80032f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80032f8:	2303      	movs	r3, #3
 80032fa:	e03a      	b.n	8003372 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80032fc:	69fb      	ldr	r3, [r7, #28]
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d10b      	bne.n	800331a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003302:	69bb      	ldr	r3, [r7, #24]
 8003304:	881b      	ldrh	r3, [r3, #0]
 8003306:	461a      	mov	r2, r3
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003310:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003312:	69bb      	ldr	r3, [r7, #24]
 8003314:	3302      	adds	r3, #2
 8003316:	61bb      	str	r3, [r7, #24]
 8003318:	e007      	b.n	800332a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800331a:	69fb      	ldr	r3, [r7, #28]
 800331c:	781a      	ldrb	r2, [r3, #0]
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003324:	69fb      	ldr	r3, [r7, #28]
 8003326:	3301      	adds	r3, #1
 8003328:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800332e:	b29b      	uxth	r3, r3
 8003330:	3b01      	subs	r3, #1
 8003332:	b29a      	uxth	r2, r3
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800333c:	b29b      	uxth	r3, r3
 800333e:	2b00      	cmp	r3, #0
 8003340:	d1cb      	bne.n	80032da <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003342:	683b      	ldr	r3, [r7, #0]
 8003344:	9300      	str	r3, [sp, #0]
 8003346:	697b      	ldr	r3, [r7, #20]
 8003348:	2200      	movs	r2, #0
 800334a:	2140      	movs	r1, #64	@ 0x40
 800334c:	68f8      	ldr	r0, [r7, #12]
 800334e:	f000 facd 	bl	80038ec <UART_WaitOnFlagUntilTimeout>
 8003352:	4603      	mov	r3, r0
 8003354:	2b00      	cmp	r3, #0
 8003356:	d005      	beq.n	8003364 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	2220      	movs	r2, #32
 800335c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003360:	2303      	movs	r3, #3
 8003362:	e006      	b.n	8003372 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	2220      	movs	r2, #32
 8003368:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800336c:	2300      	movs	r3, #0
 800336e:	e000      	b.n	8003372 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003370:	2302      	movs	r3, #2
  }
}
 8003372:	4618      	mov	r0, r3
 8003374:	3720      	adds	r7, #32
 8003376:	46bd      	mov	sp, r7
 8003378:	bd80      	pop	{r7, pc}
	...

0800337c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800337c:	b580      	push	{r7, lr}
 800337e:	b0ba      	sub	sp, #232	@ 0xe8
 8003380:	af00      	add	r7, sp, #0
 8003382:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	68db      	ldr	r3, [r3, #12]
 8003394:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	695b      	ldr	r3, [r3, #20]
 800339e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80033a2:	2300      	movs	r3, #0
 80033a4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80033a8:	2300      	movs	r3, #0
 80033aa:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80033ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80033b2:	f003 030f 	and.w	r3, r3, #15
 80033b6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80033ba:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d10f      	bne.n	80033e2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80033c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80033c6:	f003 0320 	and.w	r3, r3, #32
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d009      	beq.n	80033e2 <HAL_UART_IRQHandler+0x66>
 80033ce:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80033d2:	f003 0320 	and.w	r3, r3, #32
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d003      	beq.n	80033e2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80033da:	6878      	ldr	r0, [r7, #4]
 80033dc:	f000 fbbc 	bl	8003b58 <UART_Receive_IT>
      return;
 80033e0:	e25b      	b.n	800389a <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80033e2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	f000 80de 	beq.w	80035a8 <HAL_UART_IRQHandler+0x22c>
 80033ec:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80033f0:	f003 0301 	and.w	r3, r3, #1
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d106      	bne.n	8003406 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80033f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80033fc:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8003400:	2b00      	cmp	r3, #0
 8003402:	f000 80d1 	beq.w	80035a8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003406:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800340a:	f003 0301 	and.w	r3, r3, #1
 800340e:	2b00      	cmp	r3, #0
 8003410:	d00b      	beq.n	800342a <HAL_UART_IRQHandler+0xae>
 8003412:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003416:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800341a:	2b00      	cmp	r3, #0
 800341c:	d005      	beq.n	800342a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003422:	f043 0201 	orr.w	r2, r3, #1
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800342a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800342e:	f003 0304 	and.w	r3, r3, #4
 8003432:	2b00      	cmp	r3, #0
 8003434:	d00b      	beq.n	800344e <HAL_UART_IRQHandler+0xd2>
 8003436:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800343a:	f003 0301 	and.w	r3, r3, #1
 800343e:	2b00      	cmp	r3, #0
 8003440:	d005      	beq.n	800344e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003446:	f043 0202 	orr.w	r2, r3, #2
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800344e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003452:	f003 0302 	and.w	r3, r3, #2
 8003456:	2b00      	cmp	r3, #0
 8003458:	d00b      	beq.n	8003472 <HAL_UART_IRQHandler+0xf6>
 800345a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800345e:	f003 0301 	and.w	r3, r3, #1
 8003462:	2b00      	cmp	r3, #0
 8003464:	d005      	beq.n	8003472 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800346a:	f043 0204 	orr.w	r2, r3, #4
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003472:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003476:	f003 0308 	and.w	r3, r3, #8
 800347a:	2b00      	cmp	r3, #0
 800347c:	d011      	beq.n	80034a2 <HAL_UART_IRQHandler+0x126>
 800347e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003482:	f003 0320 	and.w	r3, r3, #32
 8003486:	2b00      	cmp	r3, #0
 8003488:	d105      	bne.n	8003496 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800348a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800348e:	f003 0301 	and.w	r3, r3, #1
 8003492:	2b00      	cmp	r3, #0
 8003494:	d005      	beq.n	80034a2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800349a:	f043 0208 	orr.w	r2, r3, #8
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	f000 81f2 	beq.w	8003890 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80034ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80034b0:	f003 0320 	and.w	r3, r3, #32
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d008      	beq.n	80034ca <HAL_UART_IRQHandler+0x14e>
 80034b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80034bc:	f003 0320 	and.w	r3, r3, #32
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d002      	beq.n	80034ca <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80034c4:	6878      	ldr	r0, [r7, #4]
 80034c6:	f000 fb47 	bl	8003b58 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	695b      	ldr	r3, [r3, #20]
 80034d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	bf14      	ite	ne
 80034d8:	2301      	movne	r3, #1
 80034da:	2300      	moveq	r3, #0
 80034dc:	b2db      	uxtb	r3, r3
 80034de:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034e6:	f003 0308 	and.w	r3, r3, #8
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d103      	bne.n	80034f6 <HAL_UART_IRQHandler+0x17a>
 80034ee:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d04f      	beq.n	8003596 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80034f6:	6878      	ldr	r0, [r7, #4]
 80034f8:	f000 fa51 	bl	800399e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	695b      	ldr	r3, [r3, #20]
 8003502:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003506:	2b00      	cmp	r3, #0
 8003508:	d041      	beq.n	800358e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	3314      	adds	r3, #20
 8003510:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003514:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003518:	e853 3f00 	ldrex	r3, [r3]
 800351c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8003520:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003524:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003528:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	3314      	adds	r3, #20
 8003532:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8003536:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800353a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800353e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8003542:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8003546:	e841 2300 	strex	r3, r2, [r1]
 800354a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800354e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003552:	2b00      	cmp	r3, #0
 8003554:	d1d9      	bne.n	800350a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800355a:	2b00      	cmp	r3, #0
 800355c:	d013      	beq.n	8003586 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003562:	4a7e      	ldr	r2, [pc, #504]	@ (800375c <HAL_UART_IRQHandler+0x3e0>)
 8003564:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800356a:	4618      	mov	r0, r3
 800356c:	f7fd ff16 	bl	800139c <HAL_DMA_Abort_IT>
 8003570:	4603      	mov	r3, r0
 8003572:	2b00      	cmp	r3, #0
 8003574:	d016      	beq.n	80035a4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800357a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800357c:	687a      	ldr	r2, [r7, #4]
 800357e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003580:	4610      	mov	r0, r2
 8003582:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003584:	e00e      	b.n	80035a4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003586:	6878      	ldr	r0, [r7, #4]
 8003588:	f000 f99c 	bl	80038c4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800358c:	e00a      	b.n	80035a4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800358e:	6878      	ldr	r0, [r7, #4]
 8003590:	f000 f998 	bl	80038c4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003594:	e006      	b.n	80035a4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003596:	6878      	ldr	r0, [r7, #4]
 8003598:	f000 f994 	bl	80038c4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	2200      	movs	r2, #0
 80035a0:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80035a2:	e175      	b.n	8003890 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80035a4:	bf00      	nop
    return;
 80035a6:	e173      	b.n	8003890 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035ac:	2b01      	cmp	r3, #1
 80035ae:	f040 814f 	bne.w	8003850 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80035b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80035b6:	f003 0310 	and.w	r3, r3, #16
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	f000 8148 	beq.w	8003850 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80035c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80035c4:	f003 0310 	and.w	r3, r3, #16
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	f000 8141 	beq.w	8003850 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80035ce:	2300      	movs	r3, #0
 80035d0:	60bb      	str	r3, [r7, #8]
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	60bb      	str	r3, [r7, #8]
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	685b      	ldr	r3, [r3, #4]
 80035e0:	60bb      	str	r3, [r7, #8]
 80035e2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	695b      	ldr	r3, [r3, #20]
 80035ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	f000 80b6 	beq.w	8003760 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	685b      	ldr	r3, [r3, #4]
 80035fc:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003600:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8003604:	2b00      	cmp	r3, #0
 8003606:	f000 8145 	beq.w	8003894 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800360e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003612:	429a      	cmp	r2, r3
 8003614:	f080 813e 	bcs.w	8003894 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800361e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003624:	699b      	ldr	r3, [r3, #24]
 8003626:	2b20      	cmp	r3, #32
 8003628:	f000 8088 	beq.w	800373c <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	330c      	adds	r3, #12
 8003632:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003636:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800363a:	e853 3f00 	ldrex	r3, [r3]
 800363e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8003642:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003646:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800364a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	330c      	adds	r3, #12
 8003654:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8003658:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800365c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003660:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8003664:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8003668:	e841 2300 	strex	r3, r2, [r1]
 800366c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8003670:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003674:	2b00      	cmp	r3, #0
 8003676:	d1d9      	bne.n	800362c <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	3314      	adds	r3, #20
 800367e:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003680:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003682:	e853 3f00 	ldrex	r3, [r3]
 8003686:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8003688:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800368a:	f023 0301 	bic.w	r3, r3, #1
 800368e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	3314      	adds	r3, #20
 8003698:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800369c:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80036a0:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80036a2:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80036a4:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80036a8:	e841 2300 	strex	r3, r2, [r1]
 80036ac:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80036ae:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d1e1      	bne.n	8003678 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	3314      	adds	r3, #20
 80036ba:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036bc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80036be:	e853 3f00 	ldrex	r3, [r3]
 80036c2:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80036c4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80036c6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80036ca:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	3314      	adds	r3, #20
 80036d4:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80036d8:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80036da:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80036dc:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80036de:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80036e0:	e841 2300 	strex	r3, r2, [r1]
 80036e4:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80036e6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d1e3      	bne.n	80036b4 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	2220      	movs	r2, #32
 80036f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	2200      	movs	r2, #0
 80036f8:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	330c      	adds	r3, #12
 8003700:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003702:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003704:	e853 3f00 	ldrex	r3, [r3]
 8003708:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800370a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800370c:	f023 0310 	bic.w	r3, r3, #16
 8003710:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	330c      	adds	r3, #12
 800371a:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800371e:	65ba      	str	r2, [r7, #88]	@ 0x58
 8003720:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003722:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003724:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003726:	e841 2300 	strex	r3, r2, [r1]
 800372a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800372c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800372e:	2b00      	cmp	r3, #0
 8003730:	d1e3      	bne.n	80036fa <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003736:	4618      	mov	r0, r3
 8003738:	f7fd fdf5 	bl	8001326 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	2202      	movs	r2, #2
 8003740:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800374a:	b29b      	uxth	r3, r3
 800374c:	1ad3      	subs	r3, r2, r3
 800374e:	b29b      	uxth	r3, r3
 8003750:	4619      	mov	r1, r3
 8003752:	6878      	ldr	r0, [r7, #4]
 8003754:	f000 f8bf 	bl	80038d6 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003758:	e09c      	b.n	8003894 <HAL_UART_IRQHandler+0x518>
 800375a:	bf00      	nop
 800375c:	08003a63 	.word	0x08003a63
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003768:	b29b      	uxth	r3, r3
 800376a:	1ad3      	subs	r3, r2, r3
 800376c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003774:	b29b      	uxth	r3, r3
 8003776:	2b00      	cmp	r3, #0
 8003778:	f000 808e 	beq.w	8003898 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 800377c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003780:	2b00      	cmp	r3, #0
 8003782:	f000 8089 	beq.w	8003898 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	330c      	adds	r3, #12
 800378c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800378e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003790:	e853 3f00 	ldrex	r3, [r3]
 8003794:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003796:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003798:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800379c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	330c      	adds	r3, #12
 80037a6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80037aa:	647a      	str	r2, [r7, #68]	@ 0x44
 80037ac:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037ae:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80037b0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80037b2:	e841 2300 	strex	r3, r2, [r1]
 80037b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80037b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d1e3      	bne.n	8003786 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	3314      	adds	r3, #20
 80037c4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037c8:	e853 3f00 	ldrex	r3, [r3]
 80037cc:	623b      	str	r3, [r7, #32]
   return(result);
 80037ce:	6a3b      	ldr	r3, [r7, #32]
 80037d0:	f023 0301 	bic.w	r3, r3, #1
 80037d4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	3314      	adds	r3, #20
 80037de:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80037e2:	633a      	str	r2, [r7, #48]	@ 0x30
 80037e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037e6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80037e8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80037ea:	e841 2300 	strex	r3, r2, [r1]
 80037ee:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80037f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d1e3      	bne.n	80037be <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	2220      	movs	r2, #32
 80037fa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	2200      	movs	r2, #0
 8003802:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	330c      	adds	r3, #12
 800380a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800380c:	693b      	ldr	r3, [r7, #16]
 800380e:	e853 3f00 	ldrex	r3, [r3]
 8003812:	60fb      	str	r3, [r7, #12]
   return(result);
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	f023 0310 	bic.w	r3, r3, #16
 800381a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	330c      	adds	r3, #12
 8003824:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8003828:	61fa      	str	r2, [r7, #28]
 800382a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800382c:	69b9      	ldr	r1, [r7, #24]
 800382e:	69fa      	ldr	r2, [r7, #28]
 8003830:	e841 2300 	strex	r3, r2, [r1]
 8003834:	617b      	str	r3, [r7, #20]
   return(result);
 8003836:	697b      	ldr	r3, [r7, #20]
 8003838:	2b00      	cmp	r3, #0
 800383a:	d1e3      	bne.n	8003804 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	2202      	movs	r2, #2
 8003840:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003842:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003846:	4619      	mov	r1, r3
 8003848:	6878      	ldr	r0, [r7, #4]
 800384a:	f000 f844 	bl	80038d6 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800384e:	e023      	b.n	8003898 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003850:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003854:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003858:	2b00      	cmp	r3, #0
 800385a:	d009      	beq.n	8003870 <HAL_UART_IRQHandler+0x4f4>
 800385c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003860:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003864:	2b00      	cmp	r3, #0
 8003866:	d003      	beq.n	8003870 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8003868:	6878      	ldr	r0, [r7, #4]
 800386a:	f000 f90e 	bl	8003a8a <UART_Transmit_IT>
    return;
 800386e:	e014      	b.n	800389a <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003870:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003874:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003878:	2b00      	cmp	r3, #0
 800387a:	d00e      	beq.n	800389a <HAL_UART_IRQHandler+0x51e>
 800387c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003880:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003884:	2b00      	cmp	r3, #0
 8003886:	d008      	beq.n	800389a <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8003888:	6878      	ldr	r0, [r7, #4]
 800388a:	f000 f94d 	bl	8003b28 <UART_EndTransmit_IT>
    return;
 800388e:	e004      	b.n	800389a <HAL_UART_IRQHandler+0x51e>
    return;
 8003890:	bf00      	nop
 8003892:	e002      	b.n	800389a <HAL_UART_IRQHandler+0x51e>
      return;
 8003894:	bf00      	nop
 8003896:	e000      	b.n	800389a <HAL_UART_IRQHandler+0x51e>
      return;
 8003898:	bf00      	nop
  }
}
 800389a:	37e8      	adds	r7, #232	@ 0xe8
 800389c:	46bd      	mov	sp, r7
 800389e:	bd80      	pop	{r7, pc}

080038a0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80038a0:	b480      	push	{r7}
 80038a2:	b083      	sub	sp, #12
 80038a4:	af00      	add	r7, sp, #0
 80038a6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80038a8:	bf00      	nop
 80038aa:	370c      	adds	r7, #12
 80038ac:	46bd      	mov	sp, r7
 80038ae:	bc80      	pop	{r7}
 80038b0:	4770      	bx	lr

080038b2 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80038b2:	b480      	push	{r7}
 80038b4:	b083      	sub	sp, #12
 80038b6:	af00      	add	r7, sp, #0
 80038b8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80038ba:	bf00      	nop
 80038bc:	370c      	adds	r7, #12
 80038be:	46bd      	mov	sp, r7
 80038c0:	bc80      	pop	{r7}
 80038c2:	4770      	bx	lr

080038c4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80038c4:	b480      	push	{r7}
 80038c6:	b083      	sub	sp, #12
 80038c8:	af00      	add	r7, sp, #0
 80038ca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80038cc:	bf00      	nop
 80038ce:	370c      	adds	r7, #12
 80038d0:	46bd      	mov	sp, r7
 80038d2:	bc80      	pop	{r7}
 80038d4:	4770      	bx	lr

080038d6 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80038d6:	b480      	push	{r7}
 80038d8:	b083      	sub	sp, #12
 80038da:	af00      	add	r7, sp, #0
 80038dc:	6078      	str	r0, [r7, #4]
 80038de:	460b      	mov	r3, r1
 80038e0:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80038e2:	bf00      	nop
 80038e4:	370c      	adds	r7, #12
 80038e6:	46bd      	mov	sp, r7
 80038e8:	bc80      	pop	{r7}
 80038ea:	4770      	bx	lr

080038ec <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80038ec:	b580      	push	{r7, lr}
 80038ee:	b086      	sub	sp, #24
 80038f0:	af00      	add	r7, sp, #0
 80038f2:	60f8      	str	r0, [r7, #12]
 80038f4:	60b9      	str	r1, [r7, #8]
 80038f6:	603b      	str	r3, [r7, #0]
 80038f8:	4613      	mov	r3, r2
 80038fa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80038fc:	e03b      	b.n	8003976 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80038fe:	6a3b      	ldr	r3, [r7, #32]
 8003900:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003904:	d037      	beq.n	8003976 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003906:	f7fd fb6b 	bl	8000fe0 <HAL_GetTick>
 800390a:	4602      	mov	r2, r0
 800390c:	683b      	ldr	r3, [r7, #0]
 800390e:	1ad3      	subs	r3, r2, r3
 8003910:	6a3a      	ldr	r2, [r7, #32]
 8003912:	429a      	cmp	r2, r3
 8003914:	d302      	bcc.n	800391c <UART_WaitOnFlagUntilTimeout+0x30>
 8003916:	6a3b      	ldr	r3, [r7, #32]
 8003918:	2b00      	cmp	r3, #0
 800391a:	d101      	bne.n	8003920 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800391c:	2303      	movs	r3, #3
 800391e:	e03a      	b.n	8003996 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	68db      	ldr	r3, [r3, #12]
 8003926:	f003 0304 	and.w	r3, r3, #4
 800392a:	2b00      	cmp	r3, #0
 800392c:	d023      	beq.n	8003976 <UART_WaitOnFlagUntilTimeout+0x8a>
 800392e:	68bb      	ldr	r3, [r7, #8]
 8003930:	2b80      	cmp	r3, #128	@ 0x80
 8003932:	d020      	beq.n	8003976 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003934:	68bb      	ldr	r3, [r7, #8]
 8003936:	2b40      	cmp	r3, #64	@ 0x40
 8003938:	d01d      	beq.n	8003976 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	f003 0308 	and.w	r3, r3, #8
 8003944:	2b08      	cmp	r3, #8
 8003946:	d116      	bne.n	8003976 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003948:	2300      	movs	r3, #0
 800394a:	617b      	str	r3, [r7, #20]
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	617b      	str	r3, [r7, #20]
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	685b      	ldr	r3, [r3, #4]
 800395a:	617b      	str	r3, [r7, #20]
 800395c:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800395e:	68f8      	ldr	r0, [r7, #12]
 8003960:	f000 f81d 	bl	800399e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	2208      	movs	r2, #8
 8003968:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	2200      	movs	r2, #0
 800396e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003972:	2301      	movs	r3, #1
 8003974:	e00f      	b.n	8003996 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	681a      	ldr	r2, [r3, #0]
 800397c:	68bb      	ldr	r3, [r7, #8]
 800397e:	4013      	ands	r3, r2
 8003980:	68ba      	ldr	r2, [r7, #8]
 8003982:	429a      	cmp	r2, r3
 8003984:	bf0c      	ite	eq
 8003986:	2301      	moveq	r3, #1
 8003988:	2300      	movne	r3, #0
 800398a:	b2db      	uxtb	r3, r3
 800398c:	461a      	mov	r2, r3
 800398e:	79fb      	ldrb	r3, [r7, #7]
 8003990:	429a      	cmp	r2, r3
 8003992:	d0b4      	beq.n	80038fe <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003994:	2300      	movs	r3, #0
}
 8003996:	4618      	mov	r0, r3
 8003998:	3718      	adds	r7, #24
 800399a:	46bd      	mov	sp, r7
 800399c:	bd80      	pop	{r7, pc}

0800399e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800399e:	b480      	push	{r7}
 80039a0:	b095      	sub	sp, #84	@ 0x54
 80039a2:	af00      	add	r7, sp, #0
 80039a4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	330c      	adds	r3, #12
 80039ac:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80039b0:	e853 3f00 	ldrex	r3, [r3]
 80039b4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80039b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039b8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80039bc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	330c      	adds	r3, #12
 80039c4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80039c6:	643a      	str	r2, [r7, #64]	@ 0x40
 80039c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039ca:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80039cc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80039ce:	e841 2300 	strex	r3, r2, [r1]
 80039d2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80039d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d1e5      	bne.n	80039a6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	3314      	adds	r3, #20
 80039e0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039e2:	6a3b      	ldr	r3, [r7, #32]
 80039e4:	e853 3f00 	ldrex	r3, [r3]
 80039e8:	61fb      	str	r3, [r7, #28]
   return(result);
 80039ea:	69fb      	ldr	r3, [r7, #28]
 80039ec:	f023 0301 	bic.w	r3, r3, #1
 80039f0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	3314      	adds	r3, #20
 80039f8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80039fa:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80039fc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039fe:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003a00:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003a02:	e841 2300 	strex	r3, r2, [r1]
 8003a06:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003a08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d1e5      	bne.n	80039da <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a12:	2b01      	cmp	r3, #1
 8003a14:	d119      	bne.n	8003a4a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	330c      	adds	r3, #12
 8003a1c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	e853 3f00 	ldrex	r3, [r3]
 8003a24:	60bb      	str	r3, [r7, #8]
   return(result);
 8003a26:	68bb      	ldr	r3, [r7, #8]
 8003a28:	f023 0310 	bic.w	r3, r3, #16
 8003a2c:	647b      	str	r3, [r7, #68]	@ 0x44
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	330c      	adds	r3, #12
 8003a34:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003a36:	61ba      	str	r2, [r7, #24]
 8003a38:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a3a:	6979      	ldr	r1, [r7, #20]
 8003a3c:	69ba      	ldr	r2, [r7, #24]
 8003a3e:	e841 2300 	strex	r3, r2, [r1]
 8003a42:	613b      	str	r3, [r7, #16]
   return(result);
 8003a44:	693b      	ldr	r3, [r7, #16]
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d1e5      	bne.n	8003a16 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	2220      	movs	r2, #32
 8003a4e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	2200      	movs	r2, #0
 8003a56:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003a58:	bf00      	nop
 8003a5a:	3754      	adds	r7, #84	@ 0x54
 8003a5c:	46bd      	mov	sp, r7
 8003a5e:	bc80      	pop	{r7}
 8003a60:	4770      	bx	lr

08003a62 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003a62:	b580      	push	{r7, lr}
 8003a64:	b084      	sub	sp, #16
 8003a66:	af00      	add	r7, sp, #0
 8003a68:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a6e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	2200      	movs	r2, #0
 8003a74:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	2200      	movs	r2, #0
 8003a7a:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003a7c:	68f8      	ldr	r0, [r7, #12]
 8003a7e:	f7ff ff21 	bl	80038c4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003a82:	bf00      	nop
 8003a84:	3710      	adds	r7, #16
 8003a86:	46bd      	mov	sp, r7
 8003a88:	bd80      	pop	{r7, pc}

08003a8a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003a8a:	b480      	push	{r7}
 8003a8c:	b085      	sub	sp, #20
 8003a8e:	af00      	add	r7, sp, #0
 8003a90:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003a98:	b2db      	uxtb	r3, r3
 8003a9a:	2b21      	cmp	r3, #33	@ 0x21
 8003a9c:	d13e      	bne.n	8003b1c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	689b      	ldr	r3, [r3, #8]
 8003aa2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003aa6:	d114      	bne.n	8003ad2 <UART_Transmit_IT+0x48>
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	691b      	ldr	r3, [r3, #16]
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d110      	bne.n	8003ad2 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	6a1b      	ldr	r3, [r3, #32]
 8003ab4:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	881b      	ldrh	r3, [r3, #0]
 8003aba:	461a      	mov	r2, r3
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003ac4:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	6a1b      	ldr	r3, [r3, #32]
 8003aca:	1c9a      	adds	r2, r3, #2
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	621a      	str	r2, [r3, #32]
 8003ad0:	e008      	b.n	8003ae4 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	6a1b      	ldr	r3, [r3, #32]
 8003ad6:	1c59      	adds	r1, r3, #1
 8003ad8:	687a      	ldr	r2, [r7, #4]
 8003ada:	6211      	str	r1, [r2, #32]
 8003adc:	781a      	ldrb	r2, [r3, #0]
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003ae8:	b29b      	uxth	r3, r3
 8003aea:	3b01      	subs	r3, #1
 8003aec:	b29b      	uxth	r3, r3
 8003aee:	687a      	ldr	r2, [r7, #4]
 8003af0:	4619      	mov	r1, r3
 8003af2:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d10f      	bne.n	8003b18 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	68da      	ldr	r2, [r3, #12]
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003b06:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	68da      	ldr	r2, [r3, #12]
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003b16:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003b18:	2300      	movs	r3, #0
 8003b1a:	e000      	b.n	8003b1e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8003b1c:	2302      	movs	r3, #2
  }
}
 8003b1e:	4618      	mov	r0, r3
 8003b20:	3714      	adds	r7, #20
 8003b22:	46bd      	mov	sp, r7
 8003b24:	bc80      	pop	{r7}
 8003b26:	4770      	bx	lr

08003b28 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003b28:	b580      	push	{r7, lr}
 8003b2a:	b082      	sub	sp, #8
 8003b2c:	af00      	add	r7, sp, #0
 8003b2e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	68da      	ldr	r2, [r3, #12]
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003b3e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	2220      	movs	r2, #32
 8003b44:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003b48:	6878      	ldr	r0, [r7, #4]
 8003b4a:	f7ff fea9 	bl	80038a0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003b4e:	2300      	movs	r3, #0
}
 8003b50:	4618      	mov	r0, r3
 8003b52:	3708      	adds	r7, #8
 8003b54:	46bd      	mov	sp, r7
 8003b56:	bd80      	pop	{r7, pc}

08003b58 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003b58:	b580      	push	{r7, lr}
 8003b5a:	b08c      	sub	sp, #48	@ 0x30
 8003b5c:	af00      	add	r7, sp, #0
 8003b5e:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003b66:	b2db      	uxtb	r3, r3
 8003b68:	2b22      	cmp	r3, #34	@ 0x22
 8003b6a:	f040 80ae 	bne.w	8003cca <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	689b      	ldr	r3, [r3, #8]
 8003b72:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003b76:	d117      	bne.n	8003ba8 <UART_Receive_IT+0x50>
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	691b      	ldr	r3, [r3, #16]
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d113      	bne.n	8003ba8 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8003b80:	2300      	movs	r3, #0
 8003b82:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b88:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	685b      	ldr	r3, [r3, #4]
 8003b90:	b29b      	uxth	r3, r3
 8003b92:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003b96:	b29a      	uxth	r2, r3
 8003b98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b9a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ba0:	1c9a      	adds	r2, r3, #2
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	629a      	str	r2, [r3, #40]	@ 0x28
 8003ba6:	e026      	b.n	8003bf6 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bac:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8003bae:	2300      	movs	r3, #0
 8003bb0:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	689b      	ldr	r3, [r3, #8]
 8003bb6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003bba:	d007      	beq.n	8003bcc <UART_Receive_IT+0x74>
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	689b      	ldr	r3, [r3, #8]
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d10a      	bne.n	8003bda <UART_Receive_IT+0x82>
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	691b      	ldr	r3, [r3, #16]
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d106      	bne.n	8003bda <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	685b      	ldr	r3, [r3, #4]
 8003bd2:	b2da      	uxtb	r2, r3
 8003bd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003bd6:	701a      	strb	r2, [r3, #0]
 8003bd8:	e008      	b.n	8003bec <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	685b      	ldr	r3, [r3, #4]
 8003be0:	b2db      	uxtb	r3, r3
 8003be2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003be6:	b2da      	uxtb	r2, r3
 8003be8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003bea:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bf0:	1c5a      	adds	r2, r3, #1
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003bfa:	b29b      	uxth	r3, r3
 8003bfc:	3b01      	subs	r3, #1
 8003bfe:	b29b      	uxth	r3, r3
 8003c00:	687a      	ldr	r2, [r7, #4]
 8003c02:	4619      	mov	r1, r3
 8003c04:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d15d      	bne.n	8003cc6 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	68da      	ldr	r2, [r3, #12]
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	f022 0220 	bic.w	r2, r2, #32
 8003c18:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	68da      	ldr	r2, [r3, #12]
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003c28:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	695a      	ldr	r2, [r3, #20]
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	f022 0201 	bic.w	r2, r2, #1
 8003c38:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	2220      	movs	r2, #32
 8003c3e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	2200      	movs	r2, #0
 8003c46:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c4c:	2b01      	cmp	r3, #1
 8003c4e:	d135      	bne.n	8003cbc <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	2200      	movs	r2, #0
 8003c54:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	330c      	adds	r3, #12
 8003c5c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c5e:	697b      	ldr	r3, [r7, #20]
 8003c60:	e853 3f00 	ldrex	r3, [r3]
 8003c64:	613b      	str	r3, [r7, #16]
   return(result);
 8003c66:	693b      	ldr	r3, [r7, #16]
 8003c68:	f023 0310 	bic.w	r3, r3, #16
 8003c6c:	627b      	str	r3, [r7, #36]	@ 0x24
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	330c      	adds	r3, #12
 8003c74:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003c76:	623a      	str	r2, [r7, #32]
 8003c78:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c7a:	69f9      	ldr	r1, [r7, #28]
 8003c7c:	6a3a      	ldr	r2, [r7, #32]
 8003c7e:	e841 2300 	strex	r3, r2, [r1]
 8003c82:	61bb      	str	r3, [r7, #24]
   return(result);
 8003c84:	69bb      	ldr	r3, [r7, #24]
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d1e5      	bne.n	8003c56 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	f003 0310 	and.w	r3, r3, #16
 8003c94:	2b10      	cmp	r3, #16
 8003c96:	d10a      	bne.n	8003cae <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003c98:	2300      	movs	r3, #0
 8003c9a:	60fb      	str	r3, [r7, #12]
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	60fb      	str	r3, [r7, #12]
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	685b      	ldr	r3, [r3, #4]
 8003caa:	60fb      	str	r3, [r7, #12]
 8003cac:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003cb2:	4619      	mov	r1, r3
 8003cb4:	6878      	ldr	r0, [r7, #4]
 8003cb6:	f7ff fe0e 	bl	80038d6 <HAL_UARTEx_RxEventCallback>
 8003cba:	e002      	b.n	8003cc2 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8003cbc:	6878      	ldr	r0, [r7, #4]
 8003cbe:	f7ff fdf8 	bl	80038b2 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8003cc2:	2300      	movs	r3, #0
 8003cc4:	e002      	b.n	8003ccc <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8003cc6:	2300      	movs	r3, #0
 8003cc8:	e000      	b.n	8003ccc <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8003cca:	2302      	movs	r3, #2
  }
}
 8003ccc:	4618      	mov	r0, r3
 8003cce:	3730      	adds	r7, #48	@ 0x30
 8003cd0:	46bd      	mov	sp, r7
 8003cd2:	bd80      	pop	{r7, pc}

08003cd4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003cd4:	b580      	push	{r7, lr}
 8003cd6:	b084      	sub	sp, #16
 8003cd8:	af00      	add	r7, sp, #0
 8003cda:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	691b      	ldr	r3, [r3, #16]
 8003ce2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	68da      	ldr	r2, [r3, #12]
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	430a      	orrs	r2, r1
 8003cf0:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	689a      	ldr	r2, [r3, #8]
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	691b      	ldr	r3, [r3, #16]
 8003cfa:	431a      	orrs	r2, r3
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	695b      	ldr	r3, [r3, #20]
 8003d00:	4313      	orrs	r3, r2
 8003d02:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	68db      	ldr	r3, [r3, #12]
 8003d0a:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8003d0e:	f023 030c 	bic.w	r3, r3, #12
 8003d12:	687a      	ldr	r2, [r7, #4]
 8003d14:	6812      	ldr	r2, [r2, #0]
 8003d16:	68b9      	ldr	r1, [r7, #8]
 8003d18:	430b      	orrs	r3, r1
 8003d1a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	695b      	ldr	r3, [r3, #20]
 8003d22:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	699a      	ldr	r2, [r3, #24]
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	430a      	orrs	r2, r1
 8003d30:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	4a2c      	ldr	r2, [pc, #176]	@ (8003de8 <UART_SetConfig+0x114>)
 8003d38:	4293      	cmp	r3, r2
 8003d3a:	d103      	bne.n	8003d44 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003d3c:	f7fe fbcc 	bl	80024d8 <HAL_RCC_GetPCLK2Freq>
 8003d40:	60f8      	str	r0, [r7, #12]
 8003d42:	e002      	b.n	8003d4a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003d44:	f7fe fbb4 	bl	80024b0 <HAL_RCC_GetPCLK1Freq>
 8003d48:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003d4a:	68fa      	ldr	r2, [r7, #12]
 8003d4c:	4613      	mov	r3, r2
 8003d4e:	009b      	lsls	r3, r3, #2
 8003d50:	4413      	add	r3, r2
 8003d52:	009a      	lsls	r2, r3, #2
 8003d54:	441a      	add	r2, r3
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	685b      	ldr	r3, [r3, #4]
 8003d5a:	009b      	lsls	r3, r3, #2
 8003d5c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d60:	4a22      	ldr	r2, [pc, #136]	@ (8003dec <UART_SetConfig+0x118>)
 8003d62:	fba2 2303 	umull	r2, r3, r2, r3
 8003d66:	095b      	lsrs	r3, r3, #5
 8003d68:	0119      	lsls	r1, r3, #4
 8003d6a:	68fa      	ldr	r2, [r7, #12]
 8003d6c:	4613      	mov	r3, r2
 8003d6e:	009b      	lsls	r3, r3, #2
 8003d70:	4413      	add	r3, r2
 8003d72:	009a      	lsls	r2, r3, #2
 8003d74:	441a      	add	r2, r3
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	685b      	ldr	r3, [r3, #4]
 8003d7a:	009b      	lsls	r3, r3, #2
 8003d7c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003d80:	4b1a      	ldr	r3, [pc, #104]	@ (8003dec <UART_SetConfig+0x118>)
 8003d82:	fba3 0302 	umull	r0, r3, r3, r2
 8003d86:	095b      	lsrs	r3, r3, #5
 8003d88:	2064      	movs	r0, #100	@ 0x64
 8003d8a:	fb00 f303 	mul.w	r3, r0, r3
 8003d8e:	1ad3      	subs	r3, r2, r3
 8003d90:	011b      	lsls	r3, r3, #4
 8003d92:	3332      	adds	r3, #50	@ 0x32
 8003d94:	4a15      	ldr	r2, [pc, #84]	@ (8003dec <UART_SetConfig+0x118>)
 8003d96:	fba2 2303 	umull	r2, r3, r2, r3
 8003d9a:	095b      	lsrs	r3, r3, #5
 8003d9c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003da0:	4419      	add	r1, r3
 8003da2:	68fa      	ldr	r2, [r7, #12]
 8003da4:	4613      	mov	r3, r2
 8003da6:	009b      	lsls	r3, r3, #2
 8003da8:	4413      	add	r3, r2
 8003daa:	009a      	lsls	r2, r3, #2
 8003dac:	441a      	add	r2, r3
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	685b      	ldr	r3, [r3, #4]
 8003db2:	009b      	lsls	r3, r3, #2
 8003db4:	fbb2 f2f3 	udiv	r2, r2, r3
 8003db8:	4b0c      	ldr	r3, [pc, #48]	@ (8003dec <UART_SetConfig+0x118>)
 8003dba:	fba3 0302 	umull	r0, r3, r3, r2
 8003dbe:	095b      	lsrs	r3, r3, #5
 8003dc0:	2064      	movs	r0, #100	@ 0x64
 8003dc2:	fb00 f303 	mul.w	r3, r0, r3
 8003dc6:	1ad3      	subs	r3, r2, r3
 8003dc8:	011b      	lsls	r3, r3, #4
 8003dca:	3332      	adds	r3, #50	@ 0x32
 8003dcc:	4a07      	ldr	r2, [pc, #28]	@ (8003dec <UART_SetConfig+0x118>)
 8003dce:	fba2 2303 	umull	r2, r3, r2, r3
 8003dd2:	095b      	lsrs	r3, r3, #5
 8003dd4:	f003 020f 	and.w	r2, r3, #15
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	440a      	add	r2, r1
 8003dde:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003de0:	bf00      	nop
 8003de2:	3710      	adds	r7, #16
 8003de4:	46bd      	mov	sp, r7
 8003de6:	bd80      	pop	{r7, pc}
 8003de8:	40013800 	.word	0x40013800
 8003dec:	51eb851f 	.word	0x51eb851f

08003df0 <siprintf>:
 8003df0:	b40e      	push	{r1, r2, r3}
 8003df2:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8003df6:	b500      	push	{lr}
 8003df8:	b09c      	sub	sp, #112	@ 0x70
 8003dfa:	ab1d      	add	r3, sp, #116	@ 0x74
 8003dfc:	9002      	str	r0, [sp, #8]
 8003dfe:	9006      	str	r0, [sp, #24]
 8003e00:	9107      	str	r1, [sp, #28]
 8003e02:	9104      	str	r1, [sp, #16]
 8003e04:	4808      	ldr	r0, [pc, #32]	@ (8003e28 <siprintf+0x38>)
 8003e06:	4909      	ldr	r1, [pc, #36]	@ (8003e2c <siprintf+0x3c>)
 8003e08:	f853 2b04 	ldr.w	r2, [r3], #4
 8003e0c:	9105      	str	r1, [sp, #20]
 8003e0e:	6800      	ldr	r0, [r0, #0]
 8003e10:	a902      	add	r1, sp, #8
 8003e12:	9301      	str	r3, [sp, #4]
 8003e14:	f000 f9c0 	bl	8004198 <_svfiprintf_r>
 8003e18:	2200      	movs	r2, #0
 8003e1a:	9b02      	ldr	r3, [sp, #8]
 8003e1c:	701a      	strb	r2, [r3, #0]
 8003e1e:	b01c      	add	sp, #112	@ 0x70
 8003e20:	f85d eb04 	ldr.w	lr, [sp], #4
 8003e24:	b003      	add	sp, #12
 8003e26:	4770      	bx	lr
 8003e28:	2000000c 	.word	0x2000000c
 8003e2c:	ffff0208 	.word	0xffff0208

08003e30 <_vsiprintf_r>:
 8003e30:	b500      	push	{lr}
 8003e32:	b09b      	sub	sp, #108	@ 0x6c
 8003e34:	9100      	str	r1, [sp, #0]
 8003e36:	9104      	str	r1, [sp, #16]
 8003e38:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8003e3c:	9105      	str	r1, [sp, #20]
 8003e3e:	9102      	str	r1, [sp, #8]
 8003e40:	4905      	ldr	r1, [pc, #20]	@ (8003e58 <_vsiprintf_r+0x28>)
 8003e42:	9103      	str	r1, [sp, #12]
 8003e44:	4669      	mov	r1, sp
 8003e46:	f000 f9a7 	bl	8004198 <_svfiprintf_r>
 8003e4a:	2200      	movs	r2, #0
 8003e4c:	9b00      	ldr	r3, [sp, #0]
 8003e4e:	701a      	strb	r2, [r3, #0]
 8003e50:	b01b      	add	sp, #108	@ 0x6c
 8003e52:	f85d fb04 	ldr.w	pc, [sp], #4
 8003e56:	bf00      	nop
 8003e58:	ffff0208 	.word	0xffff0208

08003e5c <vsiprintf>:
 8003e5c:	4613      	mov	r3, r2
 8003e5e:	460a      	mov	r2, r1
 8003e60:	4601      	mov	r1, r0
 8003e62:	4802      	ldr	r0, [pc, #8]	@ (8003e6c <vsiprintf+0x10>)
 8003e64:	6800      	ldr	r0, [r0, #0]
 8003e66:	f7ff bfe3 	b.w	8003e30 <_vsiprintf_r>
 8003e6a:	bf00      	nop
 8003e6c:	2000000c 	.word	0x2000000c

08003e70 <memset>:
 8003e70:	4603      	mov	r3, r0
 8003e72:	4402      	add	r2, r0
 8003e74:	4293      	cmp	r3, r2
 8003e76:	d100      	bne.n	8003e7a <memset+0xa>
 8003e78:	4770      	bx	lr
 8003e7a:	f803 1b01 	strb.w	r1, [r3], #1
 8003e7e:	e7f9      	b.n	8003e74 <memset+0x4>

08003e80 <__errno>:
 8003e80:	4b01      	ldr	r3, [pc, #4]	@ (8003e88 <__errno+0x8>)
 8003e82:	6818      	ldr	r0, [r3, #0]
 8003e84:	4770      	bx	lr
 8003e86:	bf00      	nop
 8003e88:	2000000c 	.word	0x2000000c

08003e8c <__libc_init_array>:
 8003e8c:	b570      	push	{r4, r5, r6, lr}
 8003e8e:	2600      	movs	r6, #0
 8003e90:	4d0c      	ldr	r5, [pc, #48]	@ (8003ec4 <__libc_init_array+0x38>)
 8003e92:	4c0d      	ldr	r4, [pc, #52]	@ (8003ec8 <__libc_init_array+0x3c>)
 8003e94:	1b64      	subs	r4, r4, r5
 8003e96:	10a4      	asrs	r4, r4, #2
 8003e98:	42a6      	cmp	r6, r4
 8003e9a:	d109      	bne.n	8003eb0 <__libc_init_array+0x24>
 8003e9c:	f000 fc78 	bl	8004790 <_init>
 8003ea0:	2600      	movs	r6, #0
 8003ea2:	4d0a      	ldr	r5, [pc, #40]	@ (8003ecc <__libc_init_array+0x40>)
 8003ea4:	4c0a      	ldr	r4, [pc, #40]	@ (8003ed0 <__libc_init_array+0x44>)
 8003ea6:	1b64      	subs	r4, r4, r5
 8003ea8:	10a4      	asrs	r4, r4, #2
 8003eaa:	42a6      	cmp	r6, r4
 8003eac:	d105      	bne.n	8003eba <__libc_init_array+0x2e>
 8003eae:	bd70      	pop	{r4, r5, r6, pc}
 8003eb0:	f855 3b04 	ldr.w	r3, [r5], #4
 8003eb4:	4798      	blx	r3
 8003eb6:	3601      	adds	r6, #1
 8003eb8:	e7ee      	b.n	8003e98 <__libc_init_array+0xc>
 8003eba:	f855 3b04 	ldr.w	r3, [r5], #4
 8003ebe:	4798      	blx	r3
 8003ec0:	3601      	adds	r6, #1
 8003ec2:	e7f2      	b.n	8003eaa <__libc_init_array+0x1e>
 8003ec4:	08004a38 	.word	0x08004a38
 8003ec8:	08004a38 	.word	0x08004a38
 8003ecc:	08004a38 	.word	0x08004a38
 8003ed0:	08004a3c 	.word	0x08004a3c

08003ed4 <__retarget_lock_acquire_recursive>:
 8003ed4:	4770      	bx	lr

08003ed6 <__retarget_lock_release_recursive>:
 8003ed6:	4770      	bx	lr

08003ed8 <memcpy>:
 8003ed8:	440a      	add	r2, r1
 8003eda:	4291      	cmp	r1, r2
 8003edc:	f100 33ff 	add.w	r3, r0, #4294967295
 8003ee0:	d100      	bne.n	8003ee4 <memcpy+0xc>
 8003ee2:	4770      	bx	lr
 8003ee4:	b510      	push	{r4, lr}
 8003ee6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003eea:	4291      	cmp	r1, r2
 8003eec:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003ef0:	d1f9      	bne.n	8003ee6 <memcpy+0xe>
 8003ef2:	bd10      	pop	{r4, pc}

08003ef4 <_free_r>:
 8003ef4:	b538      	push	{r3, r4, r5, lr}
 8003ef6:	4605      	mov	r5, r0
 8003ef8:	2900      	cmp	r1, #0
 8003efa:	d040      	beq.n	8003f7e <_free_r+0x8a>
 8003efc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003f00:	1f0c      	subs	r4, r1, #4
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	bfb8      	it	lt
 8003f06:	18e4      	addlt	r4, r4, r3
 8003f08:	f000 f8de 	bl	80040c8 <__malloc_lock>
 8003f0c:	4a1c      	ldr	r2, [pc, #112]	@ (8003f80 <_free_r+0x8c>)
 8003f0e:	6813      	ldr	r3, [r2, #0]
 8003f10:	b933      	cbnz	r3, 8003f20 <_free_r+0x2c>
 8003f12:	6063      	str	r3, [r4, #4]
 8003f14:	6014      	str	r4, [r2, #0]
 8003f16:	4628      	mov	r0, r5
 8003f18:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003f1c:	f000 b8da 	b.w	80040d4 <__malloc_unlock>
 8003f20:	42a3      	cmp	r3, r4
 8003f22:	d908      	bls.n	8003f36 <_free_r+0x42>
 8003f24:	6820      	ldr	r0, [r4, #0]
 8003f26:	1821      	adds	r1, r4, r0
 8003f28:	428b      	cmp	r3, r1
 8003f2a:	bf01      	itttt	eq
 8003f2c:	6819      	ldreq	r1, [r3, #0]
 8003f2e:	685b      	ldreq	r3, [r3, #4]
 8003f30:	1809      	addeq	r1, r1, r0
 8003f32:	6021      	streq	r1, [r4, #0]
 8003f34:	e7ed      	b.n	8003f12 <_free_r+0x1e>
 8003f36:	461a      	mov	r2, r3
 8003f38:	685b      	ldr	r3, [r3, #4]
 8003f3a:	b10b      	cbz	r3, 8003f40 <_free_r+0x4c>
 8003f3c:	42a3      	cmp	r3, r4
 8003f3e:	d9fa      	bls.n	8003f36 <_free_r+0x42>
 8003f40:	6811      	ldr	r1, [r2, #0]
 8003f42:	1850      	adds	r0, r2, r1
 8003f44:	42a0      	cmp	r0, r4
 8003f46:	d10b      	bne.n	8003f60 <_free_r+0x6c>
 8003f48:	6820      	ldr	r0, [r4, #0]
 8003f4a:	4401      	add	r1, r0
 8003f4c:	1850      	adds	r0, r2, r1
 8003f4e:	4283      	cmp	r3, r0
 8003f50:	6011      	str	r1, [r2, #0]
 8003f52:	d1e0      	bne.n	8003f16 <_free_r+0x22>
 8003f54:	6818      	ldr	r0, [r3, #0]
 8003f56:	685b      	ldr	r3, [r3, #4]
 8003f58:	4408      	add	r0, r1
 8003f5a:	6010      	str	r0, [r2, #0]
 8003f5c:	6053      	str	r3, [r2, #4]
 8003f5e:	e7da      	b.n	8003f16 <_free_r+0x22>
 8003f60:	d902      	bls.n	8003f68 <_free_r+0x74>
 8003f62:	230c      	movs	r3, #12
 8003f64:	602b      	str	r3, [r5, #0]
 8003f66:	e7d6      	b.n	8003f16 <_free_r+0x22>
 8003f68:	6820      	ldr	r0, [r4, #0]
 8003f6a:	1821      	adds	r1, r4, r0
 8003f6c:	428b      	cmp	r3, r1
 8003f6e:	bf01      	itttt	eq
 8003f70:	6819      	ldreq	r1, [r3, #0]
 8003f72:	685b      	ldreq	r3, [r3, #4]
 8003f74:	1809      	addeq	r1, r1, r0
 8003f76:	6021      	streq	r1, [r4, #0]
 8003f78:	6063      	str	r3, [r4, #4]
 8003f7a:	6054      	str	r4, [r2, #4]
 8003f7c:	e7cb      	b.n	8003f16 <_free_r+0x22>
 8003f7e:	bd38      	pop	{r3, r4, r5, pc}
 8003f80:	20000ae4 	.word	0x20000ae4

08003f84 <sbrk_aligned>:
 8003f84:	b570      	push	{r4, r5, r6, lr}
 8003f86:	4e0f      	ldr	r6, [pc, #60]	@ (8003fc4 <sbrk_aligned+0x40>)
 8003f88:	460c      	mov	r4, r1
 8003f8a:	6831      	ldr	r1, [r6, #0]
 8003f8c:	4605      	mov	r5, r0
 8003f8e:	b911      	cbnz	r1, 8003f96 <sbrk_aligned+0x12>
 8003f90:	f000 fbaa 	bl	80046e8 <_sbrk_r>
 8003f94:	6030      	str	r0, [r6, #0]
 8003f96:	4621      	mov	r1, r4
 8003f98:	4628      	mov	r0, r5
 8003f9a:	f000 fba5 	bl	80046e8 <_sbrk_r>
 8003f9e:	1c43      	adds	r3, r0, #1
 8003fa0:	d103      	bne.n	8003faa <sbrk_aligned+0x26>
 8003fa2:	f04f 34ff 	mov.w	r4, #4294967295
 8003fa6:	4620      	mov	r0, r4
 8003fa8:	bd70      	pop	{r4, r5, r6, pc}
 8003faa:	1cc4      	adds	r4, r0, #3
 8003fac:	f024 0403 	bic.w	r4, r4, #3
 8003fb0:	42a0      	cmp	r0, r4
 8003fb2:	d0f8      	beq.n	8003fa6 <sbrk_aligned+0x22>
 8003fb4:	1a21      	subs	r1, r4, r0
 8003fb6:	4628      	mov	r0, r5
 8003fb8:	f000 fb96 	bl	80046e8 <_sbrk_r>
 8003fbc:	3001      	adds	r0, #1
 8003fbe:	d1f2      	bne.n	8003fa6 <sbrk_aligned+0x22>
 8003fc0:	e7ef      	b.n	8003fa2 <sbrk_aligned+0x1e>
 8003fc2:	bf00      	nop
 8003fc4:	20000ae0 	.word	0x20000ae0

08003fc8 <_malloc_r>:
 8003fc8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003fcc:	1ccd      	adds	r5, r1, #3
 8003fce:	f025 0503 	bic.w	r5, r5, #3
 8003fd2:	3508      	adds	r5, #8
 8003fd4:	2d0c      	cmp	r5, #12
 8003fd6:	bf38      	it	cc
 8003fd8:	250c      	movcc	r5, #12
 8003fda:	2d00      	cmp	r5, #0
 8003fdc:	4606      	mov	r6, r0
 8003fde:	db01      	blt.n	8003fe4 <_malloc_r+0x1c>
 8003fe0:	42a9      	cmp	r1, r5
 8003fe2:	d904      	bls.n	8003fee <_malloc_r+0x26>
 8003fe4:	230c      	movs	r3, #12
 8003fe6:	6033      	str	r3, [r6, #0]
 8003fe8:	2000      	movs	r0, #0
 8003fea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003fee:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80040c4 <_malloc_r+0xfc>
 8003ff2:	f000 f869 	bl	80040c8 <__malloc_lock>
 8003ff6:	f8d8 3000 	ldr.w	r3, [r8]
 8003ffa:	461c      	mov	r4, r3
 8003ffc:	bb44      	cbnz	r4, 8004050 <_malloc_r+0x88>
 8003ffe:	4629      	mov	r1, r5
 8004000:	4630      	mov	r0, r6
 8004002:	f7ff ffbf 	bl	8003f84 <sbrk_aligned>
 8004006:	1c43      	adds	r3, r0, #1
 8004008:	4604      	mov	r4, r0
 800400a:	d158      	bne.n	80040be <_malloc_r+0xf6>
 800400c:	f8d8 4000 	ldr.w	r4, [r8]
 8004010:	4627      	mov	r7, r4
 8004012:	2f00      	cmp	r7, #0
 8004014:	d143      	bne.n	800409e <_malloc_r+0xd6>
 8004016:	2c00      	cmp	r4, #0
 8004018:	d04b      	beq.n	80040b2 <_malloc_r+0xea>
 800401a:	6823      	ldr	r3, [r4, #0]
 800401c:	4639      	mov	r1, r7
 800401e:	4630      	mov	r0, r6
 8004020:	eb04 0903 	add.w	r9, r4, r3
 8004024:	f000 fb60 	bl	80046e8 <_sbrk_r>
 8004028:	4581      	cmp	r9, r0
 800402a:	d142      	bne.n	80040b2 <_malloc_r+0xea>
 800402c:	6821      	ldr	r1, [r4, #0]
 800402e:	4630      	mov	r0, r6
 8004030:	1a6d      	subs	r5, r5, r1
 8004032:	4629      	mov	r1, r5
 8004034:	f7ff ffa6 	bl	8003f84 <sbrk_aligned>
 8004038:	3001      	adds	r0, #1
 800403a:	d03a      	beq.n	80040b2 <_malloc_r+0xea>
 800403c:	6823      	ldr	r3, [r4, #0]
 800403e:	442b      	add	r3, r5
 8004040:	6023      	str	r3, [r4, #0]
 8004042:	f8d8 3000 	ldr.w	r3, [r8]
 8004046:	685a      	ldr	r2, [r3, #4]
 8004048:	bb62      	cbnz	r2, 80040a4 <_malloc_r+0xdc>
 800404a:	f8c8 7000 	str.w	r7, [r8]
 800404e:	e00f      	b.n	8004070 <_malloc_r+0xa8>
 8004050:	6822      	ldr	r2, [r4, #0]
 8004052:	1b52      	subs	r2, r2, r5
 8004054:	d420      	bmi.n	8004098 <_malloc_r+0xd0>
 8004056:	2a0b      	cmp	r2, #11
 8004058:	d917      	bls.n	800408a <_malloc_r+0xc2>
 800405a:	1961      	adds	r1, r4, r5
 800405c:	42a3      	cmp	r3, r4
 800405e:	6025      	str	r5, [r4, #0]
 8004060:	bf18      	it	ne
 8004062:	6059      	strne	r1, [r3, #4]
 8004064:	6863      	ldr	r3, [r4, #4]
 8004066:	bf08      	it	eq
 8004068:	f8c8 1000 	streq.w	r1, [r8]
 800406c:	5162      	str	r2, [r4, r5]
 800406e:	604b      	str	r3, [r1, #4]
 8004070:	4630      	mov	r0, r6
 8004072:	f000 f82f 	bl	80040d4 <__malloc_unlock>
 8004076:	f104 000b 	add.w	r0, r4, #11
 800407a:	1d23      	adds	r3, r4, #4
 800407c:	f020 0007 	bic.w	r0, r0, #7
 8004080:	1ac2      	subs	r2, r0, r3
 8004082:	bf1c      	itt	ne
 8004084:	1a1b      	subne	r3, r3, r0
 8004086:	50a3      	strne	r3, [r4, r2]
 8004088:	e7af      	b.n	8003fea <_malloc_r+0x22>
 800408a:	6862      	ldr	r2, [r4, #4]
 800408c:	42a3      	cmp	r3, r4
 800408e:	bf0c      	ite	eq
 8004090:	f8c8 2000 	streq.w	r2, [r8]
 8004094:	605a      	strne	r2, [r3, #4]
 8004096:	e7eb      	b.n	8004070 <_malloc_r+0xa8>
 8004098:	4623      	mov	r3, r4
 800409a:	6864      	ldr	r4, [r4, #4]
 800409c:	e7ae      	b.n	8003ffc <_malloc_r+0x34>
 800409e:	463c      	mov	r4, r7
 80040a0:	687f      	ldr	r7, [r7, #4]
 80040a2:	e7b6      	b.n	8004012 <_malloc_r+0x4a>
 80040a4:	461a      	mov	r2, r3
 80040a6:	685b      	ldr	r3, [r3, #4]
 80040a8:	42a3      	cmp	r3, r4
 80040aa:	d1fb      	bne.n	80040a4 <_malloc_r+0xdc>
 80040ac:	2300      	movs	r3, #0
 80040ae:	6053      	str	r3, [r2, #4]
 80040b0:	e7de      	b.n	8004070 <_malloc_r+0xa8>
 80040b2:	230c      	movs	r3, #12
 80040b4:	4630      	mov	r0, r6
 80040b6:	6033      	str	r3, [r6, #0]
 80040b8:	f000 f80c 	bl	80040d4 <__malloc_unlock>
 80040bc:	e794      	b.n	8003fe8 <_malloc_r+0x20>
 80040be:	6005      	str	r5, [r0, #0]
 80040c0:	e7d6      	b.n	8004070 <_malloc_r+0xa8>
 80040c2:	bf00      	nop
 80040c4:	20000ae4 	.word	0x20000ae4

080040c8 <__malloc_lock>:
 80040c8:	4801      	ldr	r0, [pc, #4]	@ (80040d0 <__malloc_lock+0x8>)
 80040ca:	f7ff bf03 	b.w	8003ed4 <__retarget_lock_acquire_recursive>
 80040ce:	bf00      	nop
 80040d0:	20000adc 	.word	0x20000adc

080040d4 <__malloc_unlock>:
 80040d4:	4801      	ldr	r0, [pc, #4]	@ (80040dc <__malloc_unlock+0x8>)
 80040d6:	f7ff befe 	b.w	8003ed6 <__retarget_lock_release_recursive>
 80040da:	bf00      	nop
 80040dc:	20000adc 	.word	0x20000adc

080040e0 <__ssputs_r>:
 80040e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80040e4:	461f      	mov	r7, r3
 80040e6:	688e      	ldr	r6, [r1, #8]
 80040e8:	4682      	mov	sl, r0
 80040ea:	42be      	cmp	r6, r7
 80040ec:	460c      	mov	r4, r1
 80040ee:	4690      	mov	r8, r2
 80040f0:	680b      	ldr	r3, [r1, #0]
 80040f2:	d82d      	bhi.n	8004150 <__ssputs_r+0x70>
 80040f4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80040f8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80040fc:	d026      	beq.n	800414c <__ssputs_r+0x6c>
 80040fe:	6965      	ldr	r5, [r4, #20]
 8004100:	6909      	ldr	r1, [r1, #16]
 8004102:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004106:	eba3 0901 	sub.w	r9, r3, r1
 800410a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800410e:	1c7b      	adds	r3, r7, #1
 8004110:	444b      	add	r3, r9
 8004112:	106d      	asrs	r5, r5, #1
 8004114:	429d      	cmp	r5, r3
 8004116:	bf38      	it	cc
 8004118:	461d      	movcc	r5, r3
 800411a:	0553      	lsls	r3, r2, #21
 800411c:	d527      	bpl.n	800416e <__ssputs_r+0x8e>
 800411e:	4629      	mov	r1, r5
 8004120:	f7ff ff52 	bl	8003fc8 <_malloc_r>
 8004124:	4606      	mov	r6, r0
 8004126:	b360      	cbz	r0, 8004182 <__ssputs_r+0xa2>
 8004128:	464a      	mov	r2, r9
 800412a:	6921      	ldr	r1, [r4, #16]
 800412c:	f7ff fed4 	bl	8003ed8 <memcpy>
 8004130:	89a3      	ldrh	r3, [r4, #12]
 8004132:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8004136:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800413a:	81a3      	strh	r3, [r4, #12]
 800413c:	6126      	str	r6, [r4, #16]
 800413e:	444e      	add	r6, r9
 8004140:	6026      	str	r6, [r4, #0]
 8004142:	463e      	mov	r6, r7
 8004144:	6165      	str	r5, [r4, #20]
 8004146:	eba5 0509 	sub.w	r5, r5, r9
 800414a:	60a5      	str	r5, [r4, #8]
 800414c:	42be      	cmp	r6, r7
 800414e:	d900      	bls.n	8004152 <__ssputs_r+0x72>
 8004150:	463e      	mov	r6, r7
 8004152:	4632      	mov	r2, r6
 8004154:	4641      	mov	r1, r8
 8004156:	6820      	ldr	r0, [r4, #0]
 8004158:	f000 faac 	bl	80046b4 <memmove>
 800415c:	2000      	movs	r0, #0
 800415e:	68a3      	ldr	r3, [r4, #8]
 8004160:	1b9b      	subs	r3, r3, r6
 8004162:	60a3      	str	r3, [r4, #8]
 8004164:	6823      	ldr	r3, [r4, #0]
 8004166:	4433      	add	r3, r6
 8004168:	6023      	str	r3, [r4, #0]
 800416a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800416e:	462a      	mov	r2, r5
 8004170:	f000 fad8 	bl	8004724 <_realloc_r>
 8004174:	4606      	mov	r6, r0
 8004176:	2800      	cmp	r0, #0
 8004178:	d1e0      	bne.n	800413c <__ssputs_r+0x5c>
 800417a:	4650      	mov	r0, sl
 800417c:	6921      	ldr	r1, [r4, #16]
 800417e:	f7ff feb9 	bl	8003ef4 <_free_r>
 8004182:	230c      	movs	r3, #12
 8004184:	f8ca 3000 	str.w	r3, [sl]
 8004188:	89a3      	ldrh	r3, [r4, #12]
 800418a:	f04f 30ff 	mov.w	r0, #4294967295
 800418e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004192:	81a3      	strh	r3, [r4, #12]
 8004194:	e7e9      	b.n	800416a <__ssputs_r+0x8a>
	...

08004198 <_svfiprintf_r>:
 8004198:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800419c:	4698      	mov	r8, r3
 800419e:	898b      	ldrh	r3, [r1, #12]
 80041a0:	4607      	mov	r7, r0
 80041a2:	061b      	lsls	r3, r3, #24
 80041a4:	460d      	mov	r5, r1
 80041a6:	4614      	mov	r4, r2
 80041a8:	b09d      	sub	sp, #116	@ 0x74
 80041aa:	d510      	bpl.n	80041ce <_svfiprintf_r+0x36>
 80041ac:	690b      	ldr	r3, [r1, #16]
 80041ae:	b973      	cbnz	r3, 80041ce <_svfiprintf_r+0x36>
 80041b0:	2140      	movs	r1, #64	@ 0x40
 80041b2:	f7ff ff09 	bl	8003fc8 <_malloc_r>
 80041b6:	6028      	str	r0, [r5, #0]
 80041b8:	6128      	str	r0, [r5, #16]
 80041ba:	b930      	cbnz	r0, 80041ca <_svfiprintf_r+0x32>
 80041bc:	230c      	movs	r3, #12
 80041be:	603b      	str	r3, [r7, #0]
 80041c0:	f04f 30ff 	mov.w	r0, #4294967295
 80041c4:	b01d      	add	sp, #116	@ 0x74
 80041c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80041ca:	2340      	movs	r3, #64	@ 0x40
 80041cc:	616b      	str	r3, [r5, #20]
 80041ce:	2300      	movs	r3, #0
 80041d0:	9309      	str	r3, [sp, #36]	@ 0x24
 80041d2:	2320      	movs	r3, #32
 80041d4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80041d8:	2330      	movs	r3, #48	@ 0x30
 80041da:	f04f 0901 	mov.w	r9, #1
 80041de:	f8cd 800c 	str.w	r8, [sp, #12]
 80041e2:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 800437c <_svfiprintf_r+0x1e4>
 80041e6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80041ea:	4623      	mov	r3, r4
 80041ec:	469a      	mov	sl, r3
 80041ee:	f813 2b01 	ldrb.w	r2, [r3], #1
 80041f2:	b10a      	cbz	r2, 80041f8 <_svfiprintf_r+0x60>
 80041f4:	2a25      	cmp	r2, #37	@ 0x25
 80041f6:	d1f9      	bne.n	80041ec <_svfiprintf_r+0x54>
 80041f8:	ebba 0b04 	subs.w	fp, sl, r4
 80041fc:	d00b      	beq.n	8004216 <_svfiprintf_r+0x7e>
 80041fe:	465b      	mov	r3, fp
 8004200:	4622      	mov	r2, r4
 8004202:	4629      	mov	r1, r5
 8004204:	4638      	mov	r0, r7
 8004206:	f7ff ff6b 	bl	80040e0 <__ssputs_r>
 800420a:	3001      	adds	r0, #1
 800420c:	f000 80a7 	beq.w	800435e <_svfiprintf_r+0x1c6>
 8004210:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004212:	445a      	add	r2, fp
 8004214:	9209      	str	r2, [sp, #36]	@ 0x24
 8004216:	f89a 3000 	ldrb.w	r3, [sl]
 800421a:	2b00      	cmp	r3, #0
 800421c:	f000 809f 	beq.w	800435e <_svfiprintf_r+0x1c6>
 8004220:	2300      	movs	r3, #0
 8004222:	f04f 32ff 	mov.w	r2, #4294967295
 8004226:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800422a:	f10a 0a01 	add.w	sl, sl, #1
 800422e:	9304      	str	r3, [sp, #16]
 8004230:	9307      	str	r3, [sp, #28]
 8004232:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004236:	931a      	str	r3, [sp, #104]	@ 0x68
 8004238:	4654      	mov	r4, sl
 800423a:	2205      	movs	r2, #5
 800423c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004240:	484e      	ldr	r0, [pc, #312]	@ (800437c <_svfiprintf_r+0x1e4>)
 8004242:	f000 fa61 	bl	8004708 <memchr>
 8004246:	9a04      	ldr	r2, [sp, #16]
 8004248:	b9d8      	cbnz	r0, 8004282 <_svfiprintf_r+0xea>
 800424a:	06d0      	lsls	r0, r2, #27
 800424c:	bf44      	itt	mi
 800424e:	2320      	movmi	r3, #32
 8004250:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004254:	0711      	lsls	r1, r2, #28
 8004256:	bf44      	itt	mi
 8004258:	232b      	movmi	r3, #43	@ 0x2b
 800425a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800425e:	f89a 3000 	ldrb.w	r3, [sl]
 8004262:	2b2a      	cmp	r3, #42	@ 0x2a
 8004264:	d015      	beq.n	8004292 <_svfiprintf_r+0xfa>
 8004266:	4654      	mov	r4, sl
 8004268:	2000      	movs	r0, #0
 800426a:	f04f 0c0a 	mov.w	ip, #10
 800426e:	9a07      	ldr	r2, [sp, #28]
 8004270:	4621      	mov	r1, r4
 8004272:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004276:	3b30      	subs	r3, #48	@ 0x30
 8004278:	2b09      	cmp	r3, #9
 800427a:	d94b      	bls.n	8004314 <_svfiprintf_r+0x17c>
 800427c:	b1b0      	cbz	r0, 80042ac <_svfiprintf_r+0x114>
 800427e:	9207      	str	r2, [sp, #28]
 8004280:	e014      	b.n	80042ac <_svfiprintf_r+0x114>
 8004282:	eba0 0308 	sub.w	r3, r0, r8
 8004286:	fa09 f303 	lsl.w	r3, r9, r3
 800428a:	4313      	orrs	r3, r2
 800428c:	46a2      	mov	sl, r4
 800428e:	9304      	str	r3, [sp, #16]
 8004290:	e7d2      	b.n	8004238 <_svfiprintf_r+0xa0>
 8004292:	9b03      	ldr	r3, [sp, #12]
 8004294:	1d19      	adds	r1, r3, #4
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	9103      	str	r1, [sp, #12]
 800429a:	2b00      	cmp	r3, #0
 800429c:	bfbb      	ittet	lt
 800429e:	425b      	neglt	r3, r3
 80042a0:	f042 0202 	orrlt.w	r2, r2, #2
 80042a4:	9307      	strge	r3, [sp, #28]
 80042a6:	9307      	strlt	r3, [sp, #28]
 80042a8:	bfb8      	it	lt
 80042aa:	9204      	strlt	r2, [sp, #16]
 80042ac:	7823      	ldrb	r3, [r4, #0]
 80042ae:	2b2e      	cmp	r3, #46	@ 0x2e
 80042b0:	d10a      	bne.n	80042c8 <_svfiprintf_r+0x130>
 80042b2:	7863      	ldrb	r3, [r4, #1]
 80042b4:	2b2a      	cmp	r3, #42	@ 0x2a
 80042b6:	d132      	bne.n	800431e <_svfiprintf_r+0x186>
 80042b8:	9b03      	ldr	r3, [sp, #12]
 80042ba:	3402      	adds	r4, #2
 80042bc:	1d1a      	adds	r2, r3, #4
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	9203      	str	r2, [sp, #12]
 80042c2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80042c6:	9305      	str	r3, [sp, #20]
 80042c8:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8004380 <_svfiprintf_r+0x1e8>
 80042cc:	2203      	movs	r2, #3
 80042ce:	4650      	mov	r0, sl
 80042d0:	7821      	ldrb	r1, [r4, #0]
 80042d2:	f000 fa19 	bl	8004708 <memchr>
 80042d6:	b138      	cbz	r0, 80042e8 <_svfiprintf_r+0x150>
 80042d8:	2240      	movs	r2, #64	@ 0x40
 80042da:	9b04      	ldr	r3, [sp, #16]
 80042dc:	eba0 000a 	sub.w	r0, r0, sl
 80042e0:	4082      	lsls	r2, r0
 80042e2:	4313      	orrs	r3, r2
 80042e4:	3401      	adds	r4, #1
 80042e6:	9304      	str	r3, [sp, #16]
 80042e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80042ec:	2206      	movs	r2, #6
 80042ee:	4825      	ldr	r0, [pc, #148]	@ (8004384 <_svfiprintf_r+0x1ec>)
 80042f0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80042f4:	f000 fa08 	bl	8004708 <memchr>
 80042f8:	2800      	cmp	r0, #0
 80042fa:	d036      	beq.n	800436a <_svfiprintf_r+0x1d2>
 80042fc:	4b22      	ldr	r3, [pc, #136]	@ (8004388 <_svfiprintf_r+0x1f0>)
 80042fe:	bb1b      	cbnz	r3, 8004348 <_svfiprintf_r+0x1b0>
 8004300:	9b03      	ldr	r3, [sp, #12]
 8004302:	3307      	adds	r3, #7
 8004304:	f023 0307 	bic.w	r3, r3, #7
 8004308:	3308      	adds	r3, #8
 800430a:	9303      	str	r3, [sp, #12]
 800430c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800430e:	4433      	add	r3, r6
 8004310:	9309      	str	r3, [sp, #36]	@ 0x24
 8004312:	e76a      	b.n	80041ea <_svfiprintf_r+0x52>
 8004314:	460c      	mov	r4, r1
 8004316:	2001      	movs	r0, #1
 8004318:	fb0c 3202 	mla	r2, ip, r2, r3
 800431c:	e7a8      	b.n	8004270 <_svfiprintf_r+0xd8>
 800431e:	2300      	movs	r3, #0
 8004320:	f04f 0c0a 	mov.w	ip, #10
 8004324:	4619      	mov	r1, r3
 8004326:	3401      	adds	r4, #1
 8004328:	9305      	str	r3, [sp, #20]
 800432a:	4620      	mov	r0, r4
 800432c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004330:	3a30      	subs	r2, #48	@ 0x30
 8004332:	2a09      	cmp	r2, #9
 8004334:	d903      	bls.n	800433e <_svfiprintf_r+0x1a6>
 8004336:	2b00      	cmp	r3, #0
 8004338:	d0c6      	beq.n	80042c8 <_svfiprintf_r+0x130>
 800433a:	9105      	str	r1, [sp, #20]
 800433c:	e7c4      	b.n	80042c8 <_svfiprintf_r+0x130>
 800433e:	4604      	mov	r4, r0
 8004340:	2301      	movs	r3, #1
 8004342:	fb0c 2101 	mla	r1, ip, r1, r2
 8004346:	e7f0      	b.n	800432a <_svfiprintf_r+0x192>
 8004348:	ab03      	add	r3, sp, #12
 800434a:	9300      	str	r3, [sp, #0]
 800434c:	462a      	mov	r2, r5
 800434e:	4638      	mov	r0, r7
 8004350:	4b0e      	ldr	r3, [pc, #56]	@ (800438c <_svfiprintf_r+0x1f4>)
 8004352:	a904      	add	r1, sp, #16
 8004354:	f3af 8000 	nop.w
 8004358:	1c42      	adds	r2, r0, #1
 800435a:	4606      	mov	r6, r0
 800435c:	d1d6      	bne.n	800430c <_svfiprintf_r+0x174>
 800435e:	89ab      	ldrh	r3, [r5, #12]
 8004360:	065b      	lsls	r3, r3, #25
 8004362:	f53f af2d 	bmi.w	80041c0 <_svfiprintf_r+0x28>
 8004366:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004368:	e72c      	b.n	80041c4 <_svfiprintf_r+0x2c>
 800436a:	ab03      	add	r3, sp, #12
 800436c:	9300      	str	r3, [sp, #0]
 800436e:	462a      	mov	r2, r5
 8004370:	4638      	mov	r0, r7
 8004372:	4b06      	ldr	r3, [pc, #24]	@ (800438c <_svfiprintf_r+0x1f4>)
 8004374:	a904      	add	r1, sp, #16
 8004376:	f000 f87d 	bl	8004474 <_printf_i>
 800437a:	e7ed      	b.n	8004358 <_svfiprintf_r+0x1c0>
 800437c:	080049fa 	.word	0x080049fa
 8004380:	08004a00 	.word	0x08004a00
 8004384:	08004a04 	.word	0x08004a04
 8004388:	00000000 	.word	0x00000000
 800438c:	080040e1 	.word	0x080040e1

08004390 <_printf_common>:
 8004390:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004394:	4616      	mov	r6, r2
 8004396:	4698      	mov	r8, r3
 8004398:	688a      	ldr	r2, [r1, #8]
 800439a:	690b      	ldr	r3, [r1, #16]
 800439c:	4607      	mov	r7, r0
 800439e:	4293      	cmp	r3, r2
 80043a0:	bfb8      	it	lt
 80043a2:	4613      	movlt	r3, r2
 80043a4:	6033      	str	r3, [r6, #0]
 80043a6:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80043aa:	460c      	mov	r4, r1
 80043ac:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80043b0:	b10a      	cbz	r2, 80043b6 <_printf_common+0x26>
 80043b2:	3301      	adds	r3, #1
 80043b4:	6033      	str	r3, [r6, #0]
 80043b6:	6823      	ldr	r3, [r4, #0]
 80043b8:	0699      	lsls	r1, r3, #26
 80043ba:	bf42      	ittt	mi
 80043bc:	6833      	ldrmi	r3, [r6, #0]
 80043be:	3302      	addmi	r3, #2
 80043c0:	6033      	strmi	r3, [r6, #0]
 80043c2:	6825      	ldr	r5, [r4, #0]
 80043c4:	f015 0506 	ands.w	r5, r5, #6
 80043c8:	d106      	bne.n	80043d8 <_printf_common+0x48>
 80043ca:	f104 0a19 	add.w	sl, r4, #25
 80043ce:	68e3      	ldr	r3, [r4, #12]
 80043d0:	6832      	ldr	r2, [r6, #0]
 80043d2:	1a9b      	subs	r3, r3, r2
 80043d4:	42ab      	cmp	r3, r5
 80043d6:	dc2b      	bgt.n	8004430 <_printf_common+0xa0>
 80043d8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80043dc:	6822      	ldr	r2, [r4, #0]
 80043de:	3b00      	subs	r3, #0
 80043e0:	bf18      	it	ne
 80043e2:	2301      	movne	r3, #1
 80043e4:	0692      	lsls	r2, r2, #26
 80043e6:	d430      	bmi.n	800444a <_printf_common+0xba>
 80043e8:	4641      	mov	r1, r8
 80043ea:	4638      	mov	r0, r7
 80043ec:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80043f0:	47c8      	blx	r9
 80043f2:	3001      	adds	r0, #1
 80043f4:	d023      	beq.n	800443e <_printf_common+0xae>
 80043f6:	6823      	ldr	r3, [r4, #0]
 80043f8:	6922      	ldr	r2, [r4, #16]
 80043fa:	f003 0306 	and.w	r3, r3, #6
 80043fe:	2b04      	cmp	r3, #4
 8004400:	bf14      	ite	ne
 8004402:	2500      	movne	r5, #0
 8004404:	6833      	ldreq	r3, [r6, #0]
 8004406:	f04f 0600 	mov.w	r6, #0
 800440a:	bf08      	it	eq
 800440c:	68e5      	ldreq	r5, [r4, #12]
 800440e:	f104 041a 	add.w	r4, r4, #26
 8004412:	bf08      	it	eq
 8004414:	1aed      	subeq	r5, r5, r3
 8004416:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800441a:	bf08      	it	eq
 800441c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004420:	4293      	cmp	r3, r2
 8004422:	bfc4      	itt	gt
 8004424:	1a9b      	subgt	r3, r3, r2
 8004426:	18ed      	addgt	r5, r5, r3
 8004428:	42b5      	cmp	r5, r6
 800442a:	d11a      	bne.n	8004462 <_printf_common+0xd2>
 800442c:	2000      	movs	r0, #0
 800442e:	e008      	b.n	8004442 <_printf_common+0xb2>
 8004430:	2301      	movs	r3, #1
 8004432:	4652      	mov	r2, sl
 8004434:	4641      	mov	r1, r8
 8004436:	4638      	mov	r0, r7
 8004438:	47c8      	blx	r9
 800443a:	3001      	adds	r0, #1
 800443c:	d103      	bne.n	8004446 <_printf_common+0xb6>
 800443e:	f04f 30ff 	mov.w	r0, #4294967295
 8004442:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004446:	3501      	adds	r5, #1
 8004448:	e7c1      	b.n	80043ce <_printf_common+0x3e>
 800444a:	2030      	movs	r0, #48	@ 0x30
 800444c:	18e1      	adds	r1, r4, r3
 800444e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004452:	1c5a      	adds	r2, r3, #1
 8004454:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004458:	4422      	add	r2, r4
 800445a:	3302      	adds	r3, #2
 800445c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004460:	e7c2      	b.n	80043e8 <_printf_common+0x58>
 8004462:	2301      	movs	r3, #1
 8004464:	4622      	mov	r2, r4
 8004466:	4641      	mov	r1, r8
 8004468:	4638      	mov	r0, r7
 800446a:	47c8      	blx	r9
 800446c:	3001      	adds	r0, #1
 800446e:	d0e6      	beq.n	800443e <_printf_common+0xae>
 8004470:	3601      	adds	r6, #1
 8004472:	e7d9      	b.n	8004428 <_printf_common+0x98>

08004474 <_printf_i>:
 8004474:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004478:	7e0f      	ldrb	r7, [r1, #24]
 800447a:	4691      	mov	r9, r2
 800447c:	2f78      	cmp	r7, #120	@ 0x78
 800447e:	4680      	mov	r8, r0
 8004480:	460c      	mov	r4, r1
 8004482:	469a      	mov	sl, r3
 8004484:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004486:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800448a:	d807      	bhi.n	800449c <_printf_i+0x28>
 800448c:	2f62      	cmp	r7, #98	@ 0x62
 800448e:	d80a      	bhi.n	80044a6 <_printf_i+0x32>
 8004490:	2f00      	cmp	r7, #0
 8004492:	f000 80d3 	beq.w	800463c <_printf_i+0x1c8>
 8004496:	2f58      	cmp	r7, #88	@ 0x58
 8004498:	f000 80ba 	beq.w	8004610 <_printf_i+0x19c>
 800449c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80044a0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80044a4:	e03a      	b.n	800451c <_printf_i+0xa8>
 80044a6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80044aa:	2b15      	cmp	r3, #21
 80044ac:	d8f6      	bhi.n	800449c <_printf_i+0x28>
 80044ae:	a101      	add	r1, pc, #4	@ (adr r1, 80044b4 <_printf_i+0x40>)
 80044b0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80044b4:	0800450d 	.word	0x0800450d
 80044b8:	08004521 	.word	0x08004521
 80044bc:	0800449d 	.word	0x0800449d
 80044c0:	0800449d 	.word	0x0800449d
 80044c4:	0800449d 	.word	0x0800449d
 80044c8:	0800449d 	.word	0x0800449d
 80044cc:	08004521 	.word	0x08004521
 80044d0:	0800449d 	.word	0x0800449d
 80044d4:	0800449d 	.word	0x0800449d
 80044d8:	0800449d 	.word	0x0800449d
 80044dc:	0800449d 	.word	0x0800449d
 80044e0:	08004623 	.word	0x08004623
 80044e4:	0800454b 	.word	0x0800454b
 80044e8:	080045dd 	.word	0x080045dd
 80044ec:	0800449d 	.word	0x0800449d
 80044f0:	0800449d 	.word	0x0800449d
 80044f4:	08004645 	.word	0x08004645
 80044f8:	0800449d 	.word	0x0800449d
 80044fc:	0800454b 	.word	0x0800454b
 8004500:	0800449d 	.word	0x0800449d
 8004504:	0800449d 	.word	0x0800449d
 8004508:	080045e5 	.word	0x080045e5
 800450c:	6833      	ldr	r3, [r6, #0]
 800450e:	1d1a      	adds	r2, r3, #4
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	6032      	str	r2, [r6, #0]
 8004514:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004518:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800451c:	2301      	movs	r3, #1
 800451e:	e09e      	b.n	800465e <_printf_i+0x1ea>
 8004520:	6833      	ldr	r3, [r6, #0]
 8004522:	6820      	ldr	r0, [r4, #0]
 8004524:	1d19      	adds	r1, r3, #4
 8004526:	6031      	str	r1, [r6, #0]
 8004528:	0606      	lsls	r6, r0, #24
 800452a:	d501      	bpl.n	8004530 <_printf_i+0xbc>
 800452c:	681d      	ldr	r5, [r3, #0]
 800452e:	e003      	b.n	8004538 <_printf_i+0xc4>
 8004530:	0645      	lsls	r5, r0, #25
 8004532:	d5fb      	bpl.n	800452c <_printf_i+0xb8>
 8004534:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004538:	2d00      	cmp	r5, #0
 800453a:	da03      	bge.n	8004544 <_printf_i+0xd0>
 800453c:	232d      	movs	r3, #45	@ 0x2d
 800453e:	426d      	negs	r5, r5
 8004540:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004544:	230a      	movs	r3, #10
 8004546:	4859      	ldr	r0, [pc, #356]	@ (80046ac <_printf_i+0x238>)
 8004548:	e011      	b.n	800456e <_printf_i+0xfa>
 800454a:	6821      	ldr	r1, [r4, #0]
 800454c:	6833      	ldr	r3, [r6, #0]
 800454e:	0608      	lsls	r0, r1, #24
 8004550:	f853 5b04 	ldr.w	r5, [r3], #4
 8004554:	d402      	bmi.n	800455c <_printf_i+0xe8>
 8004556:	0649      	lsls	r1, r1, #25
 8004558:	bf48      	it	mi
 800455a:	b2ad      	uxthmi	r5, r5
 800455c:	2f6f      	cmp	r7, #111	@ 0x6f
 800455e:	6033      	str	r3, [r6, #0]
 8004560:	bf14      	ite	ne
 8004562:	230a      	movne	r3, #10
 8004564:	2308      	moveq	r3, #8
 8004566:	4851      	ldr	r0, [pc, #324]	@ (80046ac <_printf_i+0x238>)
 8004568:	2100      	movs	r1, #0
 800456a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800456e:	6866      	ldr	r6, [r4, #4]
 8004570:	2e00      	cmp	r6, #0
 8004572:	bfa8      	it	ge
 8004574:	6821      	ldrge	r1, [r4, #0]
 8004576:	60a6      	str	r6, [r4, #8]
 8004578:	bfa4      	itt	ge
 800457a:	f021 0104 	bicge.w	r1, r1, #4
 800457e:	6021      	strge	r1, [r4, #0]
 8004580:	b90d      	cbnz	r5, 8004586 <_printf_i+0x112>
 8004582:	2e00      	cmp	r6, #0
 8004584:	d04b      	beq.n	800461e <_printf_i+0x1aa>
 8004586:	4616      	mov	r6, r2
 8004588:	fbb5 f1f3 	udiv	r1, r5, r3
 800458c:	fb03 5711 	mls	r7, r3, r1, r5
 8004590:	5dc7      	ldrb	r7, [r0, r7]
 8004592:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004596:	462f      	mov	r7, r5
 8004598:	42bb      	cmp	r3, r7
 800459a:	460d      	mov	r5, r1
 800459c:	d9f4      	bls.n	8004588 <_printf_i+0x114>
 800459e:	2b08      	cmp	r3, #8
 80045a0:	d10b      	bne.n	80045ba <_printf_i+0x146>
 80045a2:	6823      	ldr	r3, [r4, #0]
 80045a4:	07df      	lsls	r7, r3, #31
 80045a6:	d508      	bpl.n	80045ba <_printf_i+0x146>
 80045a8:	6923      	ldr	r3, [r4, #16]
 80045aa:	6861      	ldr	r1, [r4, #4]
 80045ac:	4299      	cmp	r1, r3
 80045ae:	bfde      	ittt	le
 80045b0:	2330      	movle	r3, #48	@ 0x30
 80045b2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80045b6:	f106 36ff 	addle.w	r6, r6, #4294967295
 80045ba:	1b92      	subs	r2, r2, r6
 80045bc:	6122      	str	r2, [r4, #16]
 80045be:	464b      	mov	r3, r9
 80045c0:	4621      	mov	r1, r4
 80045c2:	4640      	mov	r0, r8
 80045c4:	f8cd a000 	str.w	sl, [sp]
 80045c8:	aa03      	add	r2, sp, #12
 80045ca:	f7ff fee1 	bl	8004390 <_printf_common>
 80045ce:	3001      	adds	r0, #1
 80045d0:	d14a      	bne.n	8004668 <_printf_i+0x1f4>
 80045d2:	f04f 30ff 	mov.w	r0, #4294967295
 80045d6:	b004      	add	sp, #16
 80045d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80045dc:	6823      	ldr	r3, [r4, #0]
 80045de:	f043 0320 	orr.w	r3, r3, #32
 80045e2:	6023      	str	r3, [r4, #0]
 80045e4:	2778      	movs	r7, #120	@ 0x78
 80045e6:	4832      	ldr	r0, [pc, #200]	@ (80046b0 <_printf_i+0x23c>)
 80045e8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80045ec:	6823      	ldr	r3, [r4, #0]
 80045ee:	6831      	ldr	r1, [r6, #0]
 80045f0:	061f      	lsls	r7, r3, #24
 80045f2:	f851 5b04 	ldr.w	r5, [r1], #4
 80045f6:	d402      	bmi.n	80045fe <_printf_i+0x18a>
 80045f8:	065f      	lsls	r7, r3, #25
 80045fa:	bf48      	it	mi
 80045fc:	b2ad      	uxthmi	r5, r5
 80045fe:	6031      	str	r1, [r6, #0]
 8004600:	07d9      	lsls	r1, r3, #31
 8004602:	bf44      	itt	mi
 8004604:	f043 0320 	orrmi.w	r3, r3, #32
 8004608:	6023      	strmi	r3, [r4, #0]
 800460a:	b11d      	cbz	r5, 8004614 <_printf_i+0x1a0>
 800460c:	2310      	movs	r3, #16
 800460e:	e7ab      	b.n	8004568 <_printf_i+0xf4>
 8004610:	4826      	ldr	r0, [pc, #152]	@ (80046ac <_printf_i+0x238>)
 8004612:	e7e9      	b.n	80045e8 <_printf_i+0x174>
 8004614:	6823      	ldr	r3, [r4, #0]
 8004616:	f023 0320 	bic.w	r3, r3, #32
 800461a:	6023      	str	r3, [r4, #0]
 800461c:	e7f6      	b.n	800460c <_printf_i+0x198>
 800461e:	4616      	mov	r6, r2
 8004620:	e7bd      	b.n	800459e <_printf_i+0x12a>
 8004622:	6833      	ldr	r3, [r6, #0]
 8004624:	6825      	ldr	r5, [r4, #0]
 8004626:	1d18      	adds	r0, r3, #4
 8004628:	6961      	ldr	r1, [r4, #20]
 800462a:	6030      	str	r0, [r6, #0]
 800462c:	062e      	lsls	r6, r5, #24
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	d501      	bpl.n	8004636 <_printf_i+0x1c2>
 8004632:	6019      	str	r1, [r3, #0]
 8004634:	e002      	b.n	800463c <_printf_i+0x1c8>
 8004636:	0668      	lsls	r0, r5, #25
 8004638:	d5fb      	bpl.n	8004632 <_printf_i+0x1be>
 800463a:	8019      	strh	r1, [r3, #0]
 800463c:	2300      	movs	r3, #0
 800463e:	4616      	mov	r6, r2
 8004640:	6123      	str	r3, [r4, #16]
 8004642:	e7bc      	b.n	80045be <_printf_i+0x14a>
 8004644:	6833      	ldr	r3, [r6, #0]
 8004646:	2100      	movs	r1, #0
 8004648:	1d1a      	adds	r2, r3, #4
 800464a:	6032      	str	r2, [r6, #0]
 800464c:	681e      	ldr	r6, [r3, #0]
 800464e:	6862      	ldr	r2, [r4, #4]
 8004650:	4630      	mov	r0, r6
 8004652:	f000 f859 	bl	8004708 <memchr>
 8004656:	b108      	cbz	r0, 800465c <_printf_i+0x1e8>
 8004658:	1b80      	subs	r0, r0, r6
 800465a:	6060      	str	r0, [r4, #4]
 800465c:	6863      	ldr	r3, [r4, #4]
 800465e:	6123      	str	r3, [r4, #16]
 8004660:	2300      	movs	r3, #0
 8004662:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004666:	e7aa      	b.n	80045be <_printf_i+0x14a>
 8004668:	4632      	mov	r2, r6
 800466a:	4649      	mov	r1, r9
 800466c:	4640      	mov	r0, r8
 800466e:	6923      	ldr	r3, [r4, #16]
 8004670:	47d0      	blx	sl
 8004672:	3001      	adds	r0, #1
 8004674:	d0ad      	beq.n	80045d2 <_printf_i+0x15e>
 8004676:	6823      	ldr	r3, [r4, #0]
 8004678:	079b      	lsls	r3, r3, #30
 800467a:	d413      	bmi.n	80046a4 <_printf_i+0x230>
 800467c:	68e0      	ldr	r0, [r4, #12]
 800467e:	9b03      	ldr	r3, [sp, #12]
 8004680:	4298      	cmp	r0, r3
 8004682:	bfb8      	it	lt
 8004684:	4618      	movlt	r0, r3
 8004686:	e7a6      	b.n	80045d6 <_printf_i+0x162>
 8004688:	2301      	movs	r3, #1
 800468a:	4632      	mov	r2, r6
 800468c:	4649      	mov	r1, r9
 800468e:	4640      	mov	r0, r8
 8004690:	47d0      	blx	sl
 8004692:	3001      	adds	r0, #1
 8004694:	d09d      	beq.n	80045d2 <_printf_i+0x15e>
 8004696:	3501      	adds	r5, #1
 8004698:	68e3      	ldr	r3, [r4, #12]
 800469a:	9903      	ldr	r1, [sp, #12]
 800469c:	1a5b      	subs	r3, r3, r1
 800469e:	42ab      	cmp	r3, r5
 80046a0:	dcf2      	bgt.n	8004688 <_printf_i+0x214>
 80046a2:	e7eb      	b.n	800467c <_printf_i+0x208>
 80046a4:	2500      	movs	r5, #0
 80046a6:	f104 0619 	add.w	r6, r4, #25
 80046aa:	e7f5      	b.n	8004698 <_printf_i+0x224>
 80046ac:	08004a0b 	.word	0x08004a0b
 80046b0:	08004a1c 	.word	0x08004a1c

080046b4 <memmove>:
 80046b4:	4288      	cmp	r0, r1
 80046b6:	b510      	push	{r4, lr}
 80046b8:	eb01 0402 	add.w	r4, r1, r2
 80046bc:	d902      	bls.n	80046c4 <memmove+0x10>
 80046be:	4284      	cmp	r4, r0
 80046c0:	4623      	mov	r3, r4
 80046c2:	d807      	bhi.n	80046d4 <memmove+0x20>
 80046c4:	1e43      	subs	r3, r0, #1
 80046c6:	42a1      	cmp	r1, r4
 80046c8:	d008      	beq.n	80046dc <memmove+0x28>
 80046ca:	f811 2b01 	ldrb.w	r2, [r1], #1
 80046ce:	f803 2f01 	strb.w	r2, [r3, #1]!
 80046d2:	e7f8      	b.n	80046c6 <memmove+0x12>
 80046d4:	4601      	mov	r1, r0
 80046d6:	4402      	add	r2, r0
 80046d8:	428a      	cmp	r2, r1
 80046da:	d100      	bne.n	80046de <memmove+0x2a>
 80046dc:	bd10      	pop	{r4, pc}
 80046de:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80046e2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80046e6:	e7f7      	b.n	80046d8 <memmove+0x24>

080046e8 <_sbrk_r>:
 80046e8:	b538      	push	{r3, r4, r5, lr}
 80046ea:	2300      	movs	r3, #0
 80046ec:	4d05      	ldr	r5, [pc, #20]	@ (8004704 <_sbrk_r+0x1c>)
 80046ee:	4604      	mov	r4, r0
 80046f0:	4608      	mov	r0, r1
 80046f2:	602b      	str	r3, [r5, #0]
 80046f4:	f7fc fbba 	bl	8000e6c <_sbrk>
 80046f8:	1c43      	adds	r3, r0, #1
 80046fa:	d102      	bne.n	8004702 <_sbrk_r+0x1a>
 80046fc:	682b      	ldr	r3, [r5, #0]
 80046fe:	b103      	cbz	r3, 8004702 <_sbrk_r+0x1a>
 8004700:	6023      	str	r3, [r4, #0]
 8004702:	bd38      	pop	{r3, r4, r5, pc}
 8004704:	20000ad8 	.word	0x20000ad8

08004708 <memchr>:
 8004708:	4603      	mov	r3, r0
 800470a:	b510      	push	{r4, lr}
 800470c:	b2c9      	uxtb	r1, r1
 800470e:	4402      	add	r2, r0
 8004710:	4293      	cmp	r3, r2
 8004712:	4618      	mov	r0, r3
 8004714:	d101      	bne.n	800471a <memchr+0x12>
 8004716:	2000      	movs	r0, #0
 8004718:	e003      	b.n	8004722 <memchr+0x1a>
 800471a:	7804      	ldrb	r4, [r0, #0]
 800471c:	3301      	adds	r3, #1
 800471e:	428c      	cmp	r4, r1
 8004720:	d1f6      	bne.n	8004710 <memchr+0x8>
 8004722:	bd10      	pop	{r4, pc}

08004724 <_realloc_r>:
 8004724:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004728:	4680      	mov	r8, r0
 800472a:	4615      	mov	r5, r2
 800472c:	460c      	mov	r4, r1
 800472e:	b921      	cbnz	r1, 800473a <_realloc_r+0x16>
 8004730:	4611      	mov	r1, r2
 8004732:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004736:	f7ff bc47 	b.w	8003fc8 <_malloc_r>
 800473a:	b92a      	cbnz	r2, 8004748 <_realloc_r+0x24>
 800473c:	f7ff fbda 	bl	8003ef4 <_free_r>
 8004740:	2400      	movs	r4, #0
 8004742:	4620      	mov	r0, r4
 8004744:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004748:	f000 f81a 	bl	8004780 <_malloc_usable_size_r>
 800474c:	4285      	cmp	r5, r0
 800474e:	4606      	mov	r6, r0
 8004750:	d802      	bhi.n	8004758 <_realloc_r+0x34>
 8004752:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8004756:	d8f4      	bhi.n	8004742 <_realloc_r+0x1e>
 8004758:	4629      	mov	r1, r5
 800475a:	4640      	mov	r0, r8
 800475c:	f7ff fc34 	bl	8003fc8 <_malloc_r>
 8004760:	4607      	mov	r7, r0
 8004762:	2800      	cmp	r0, #0
 8004764:	d0ec      	beq.n	8004740 <_realloc_r+0x1c>
 8004766:	42b5      	cmp	r5, r6
 8004768:	462a      	mov	r2, r5
 800476a:	4621      	mov	r1, r4
 800476c:	bf28      	it	cs
 800476e:	4632      	movcs	r2, r6
 8004770:	f7ff fbb2 	bl	8003ed8 <memcpy>
 8004774:	4621      	mov	r1, r4
 8004776:	4640      	mov	r0, r8
 8004778:	f7ff fbbc 	bl	8003ef4 <_free_r>
 800477c:	463c      	mov	r4, r7
 800477e:	e7e0      	b.n	8004742 <_realloc_r+0x1e>

08004780 <_malloc_usable_size_r>:
 8004780:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004784:	1f18      	subs	r0, r3, #4
 8004786:	2b00      	cmp	r3, #0
 8004788:	bfbc      	itt	lt
 800478a:	580b      	ldrlt	r3, [r1, r0]
 800478c:	18c0      	addlt	r0, r0, r3
 800478e:	4770      	bx	lr

08004790 <_init>:
 8004790:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004792:	bf00      	nop
 8004794:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004796:	bc08      	pop	{r3}
 8004798:	469e      	mov	lr, r3
 800479a:	4770      	bx	lr

0800479c <_fini>:
 800479c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800479e:	bf00      	nop
 80047a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80047a2:	bc08      	pop	{r3}
 80047a4:	469e      	mov	lr, r3
 80047a6:	4770      	bx	lr
