# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../GTH_Automatic.srcs/sources_1/ip/clk_wiz_0_1" --include "../../../../GTH_Automatic.srcs/sources_1/ip/clk_wiz_sim" \
"../../../../GTH_Automatic.srcs/sources_1/ip/RX_vc709/rx_vc709_common_reset.v" \
"../../../../GTH_Automatic.srcs/sources_1/ip/RX_vc709/RX_vc709/example_design/support/rx_vc709_clock_module.v" \
"../../../../GTH_Automatic.srcs/sources_1/ip/RX_vc709/rx_vc709_common.v" \
"../../../../GTH_Automatic.srcs/sources_1/ip/RX_vc709/rx_vc709_gt_usrclk_source.v" \
"../../../../GTH_Automatic.srcs/sources_1/ip/RX_vc709/rx_vc709_support.v" \
"../../../../GTH_Automatic.srcs/sources_1/ip/RX_vc709/RX_vc709/example_design/rx_vc709_auto_phase_align.v" \
"../../../../GTH_Automatic.srcs/sources_1/ip/RX_vc709/RX_vc709/example_design/rx_vc709_tx_startup_fsm.v" \
"../../../../GTH_Automatic.srcs/sources_1/ip/RX_vc709/RX_vc709/example_design/rx_vc709_rx_startup_fsm.v" \
"../../../../GTH_Automatic.srcs/sources_1/ip/RX_vc709/rx_vc709_init.v" \
"../../../../GTH_Automatic.srcs/sources_1/ip/RX_vc709/rx_vc709_gt.v" \
"../../../../GTH_Automatic.srcs/sources_1/ip/RX_vc709/rx_vc709_multi_gt.v" \
"../../../../GTH_Automatic.srcs/sources_1/ip/RX_vc709/RX_vc709/example_design/rx_vc709_gtrxreset_seq.v" \
"../../../../GTH_Automatic.srcs/sources_1/ip/RX_vc709/RX_vc709/example_design/rx_vc709_rxpmarst_seq.v" \
"../../../../GTH_Automatic.srcs/sources_1/ip/RX_vc709/RX_vc709/example_design/rx_vc709_rxrate_seq.v" \
"../../../../GTH_Automatic.srcs/sources_1/ip/RX_vc709/RX_vc709/example_design/rx_vc709_sync_block.v" \
"../../../../GTH_Automatic.srcs/sources_1/ip/RX_vc709/rx_vc709.v" \
"../../../../GTH_Automatic.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0_clk_wiz.v" \
"../../../../GTH_Automatic.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.v" \
"../../../../GTH_Automatic.srcs/sources_1/ip/TX_GTH/tx_gth_common_reset.v" \
"../../../../GTH_Automatic.srcs/sources_1/ip/TX_GTH/TX_GTH/example_design/support/tx_gth_clock_module.v" \
"../../../../GTH_Automatic.srcs/sources_1/ip/TX_GTH/tx_gth_common.v" \
"../../../../GTH_Automatic.srcs/sources_1/ip/TX_GTH/tx_gth_gt_usrclk_source.v" \
"../../../../GTH_Automatic.srcs/sources_1/ip/TX_GTH/tx_gth_support.v" \
"../../../../GTH_Automatic.srcs/sources_1/ip/TX_GTH/TX_GTH/example_design/tx_gth_sync_pulse.v" \
"../../../../GTH_Automatic.srcs/sources_1/ip/TX_GTH/TX_GTH/example_design/tx_gth_tx_manual_phase_align.v" \
"../../../../GTH_Automatic.srcs/sources_1/ip/TX_GTH/TX_GTH/example_design/tx_gth_tx_startup_fsm.v" \
"../../../../GTH_Automatic.srcs/sources_1/ip/TX_GTH/TX_GTH/example_design/tx_gth_rx_startup_fsm.v" \
"../../../../GTH_Automatic.srcs/sources_1/ip/TX_GTH/tx_gth_init.v" \
"../../../../GTH_Automatic.srcs/sources_1/ip/TX_GTH/tx_gth_gt.v" \
"../../../../GTH_Automatic.srcs/sources_1/ip/TX_GTH/tx_gth_multi_gt.v" \
"../../../../GTH_Automatic.srcs/sources_1/ip/TX_GTH/TX_GTH/example_design/tx_gth_sync_block.v" \
"../../../../GTH_Automatic.srcs/sources_1/ip/TX_GTH/tx_gth.v" \
"../../../../GTH_Automatic.srcs/sources_1/new/RX_TOP.v" \
"../../../../GTH_Automatic.srcs/sources_1/new/TXgth_top.v" \
"../../../../GTH_Automatic.srcs/sources_1/new/rx_fullsuma_error_top.v" \
"../../../../GTH_Automatic.srcs/sources_1/new/top.v" \
"../../../../GTH_Automatic.srcs/sources_1/new/top_logic_n_packs.v" \
"../../../../GTH_Automatic.srcs/sim_1/new/rx_sim_top.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
