#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_00000181fc22f350 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v00000181fc2a2ed0_0 .net "PC", 31 0, v00000181fc267bb0_0;  1 drivers
v00000181fc2a2f70_0 .var "clk", 0 0;
v00000181fc2a33d0_0 .net "clkout", 0 0, L_00000181fc2a5020;  1 drivers
v00000181fc2a2b10_0 .net "cycles_consumed", 31 0, v00000181fc2a3bf0_0;  1 drivers
v00000181fc2a3470_0 .var "rst", 0 0;
S_00000181fc1d5d40 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_00000181fc22f350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_00000181fc242030 .param/l "RType" 0 4 2, C4<000000>;
P_00000181fc242068 .param/l "add" 0 4 5, C4<100000>;
P_00000181fc2420a0 .param/l "addi" 0 4 8, C4<001000>;
P_00000181fc2420d8 .param/l "addu" 0 4 5, C4<100001>;
P_00000181fc242110 .param/l "and_" 0 4 5, C4<100100>;
P_00000181fc242148 .param/l "andi" 0 4 8, C4<001100>;
P_00000181fc242180 .param/l "beq" 0 4 10, C4<000100>;
P_00000181fc2421b8 .param/l "bne" 0 4 10, C4<000101>;
P_00000181fc2421f0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000181fc242228 .param/l "j" 0 4 12, C4<000010>;
P_00000181fc242260 .param/l "jal" 0 4 12, C4<000011>;
P_00000181fc242298 .param/l "jr" 0 4 6, C4<001000>;
P_00000181fc2422d0 .param/l "lw" 0 4 8, C4<100011>;
P_00000181fc242308 .param/l "nor_" 0 4 5, C4<100111>;
P_00000181fc242340 .param/l "or_" 0 4 5, C4<100101>;
P_00000181fc242378 .param/l "ori" 0 4 8, C4<001101>;
P_00000181fc2423b0 .param/l "sgt" 0 4 6, C4<101011>;
P_00000181fc2423e8 .param/l "sll" 0 4 6, C4<000000>;
P_00000181fc242420 .param/l "slt" 0 4 5, C4<101010>;
P_00000181fc242458 .param/l "slti" 0 4 8, C4<101010>;
P_00000181fc242490 .param/l "srl" 0 4 6, C4<000010>;
P_00000181fc2424c8 .param/l "sub" 0 4 5, C4<100010>;
P_00000181fc242500 .param/l "subu" 0 4 5, C4<100011>;
P_00000181fc242538 .param/l "sw" 0 4 8, C4<101011>;
P_00000181fc242570 .param/l "xor_" 0 4 5, C4<100110>;
P_00000181fc2425a8 .param/l "xori" 0 4 8, C4<001110>;
L_00000181fc2a5330 .functor NOT 1, v00000181fc2a3470_0, C4<0>, C4<0>, C4<0>;
L_00000181fc2a55d0 .functor NOT 1, v00000181fc2a3470_0, C4<0>, C4<0>, C4<0>;
L_00000181fc2a5c60 .functor NOT 1, v00000181fc2a3470_0, C4<0>, C4<0>, C4<0>;
L_00000181fc2a5560 .functor NOT 1, v00000181fc2a3470_0, C4<0>, C4<0>, C4<0>;
L_00000181fc2a5090 .functor NOT 1, v00000181fc2a3470_0, C4<0>, C4<0>, C4<0>;
L_00000181fc2a5250 .functor NOT 1, v00000181fc2a3470_0, C4<0>, C4<0>, C4<0>;
L_00000181fc2a5cd0 .functor NOT 1, v00000181fc2a3470_0, C4<0>, C4<0>, C4<0>;
L_00000181fc2a4fb0 .functor NOT 1, v00000181fc2a3470_0, C4<0>, C4<0>, C4<0>;
L_00000181fc2a5020 .functor OR 1, v00000181fc2a2f70_0, v00000181fc23ad90_0, C4<0>, C4<0>;
L_00000181fc2a5b10 .functor OR 1, L_00000181fc2efc50, L_00000181fc2ee7b0, C4<0>, C4<0>;
L_00000181fc2a5100 .functor AND 1, L_00000181fc2ef570, L_00000181fc2ef930, C4<1>, C4<1>;
L_00000181fc2a5720 .functor NOT 1, v00000181fc2a3470_0, C4<0>, C4<0>, C4<0>;
L_00000181fc2a5480 .functor OR 1, L_00000181fc2efcf0, L_00000181fc2ee3f0, C4<0>, C4<0>;
L_00000181fc2a5bf0 .functor OR 1, L_00000181fc2a5480, L_00000181fc2ef110, C4<0>, C4<0>;
L_00000181fc2a5d40 .functor OR 1, L_00000181fc2efb10, L_00000181fc3056e0, C4<0>, C4<0>;
L_00000181fc2a52c0 .functor AND 1, L_00000181fc2ef6b0, L_00000181fc2a5d40, C4<1>, C4<1>;
L_00000181fc2a5950 .functor OR 1, L_00000181fc3046a0, L_00000181fc3050a0, C4<0>, C4<0>;
L_00000181fc2a5db0 .functor AND 1, L_00000181fc3055a0, L_00000181fc2a5950, C4<1>, C4<1>;
L_00000181fc2a4ed0 .functor NOT 1, L_00000181fc2a5020, C4<0>, C4<0>, C4<0>;
v00000181fc267f70_0 .net "ALUOp", 3 0, v00000181fc2392b0_0;  1 drivers
v00000181fc267e30_0 .net "ALUResult", 31 0, v00000181fc266e90_0;  1 drivers
v00000181fc268010_0 .net "ALUSrc", 0 0, v00000181fc23a390_0;  1 drivers
v00000181fc26cec0_0 .net "ALUin2", 31 0, L_00000181fc304d80;  1 drivers
v00000181fc26d0a0_0 .net "MemReadEn", 0 0, v00000181fc239d50_0;  1 drivers
v00000181fc26d280_0 .net "MemWriteEn", 0 0, v00000181fc239350_0;  1 drivers
v00000181fc26e540_0 .net "MemtoReg", 0 0, v00000181fc239530_0;  1 drivers
v00000181fc26c9c0_0 .net "PC", 31 0, v00000181fc267bb0_0;  alias, 1 drivers
v00000181fc26e2c0_0 .net "PCPlus1", 31 0, L_00000181fc2eefd0;  1 drivers
v00000181fc26e4a0_0 .net "PCsrc", 0 0, v00000181fc2685b0_0;  1 drivers
v00000181fc26e720_0 .net "RegDst", 0 0, v00000181fc23a430_0;  1 drivers
v00000181fc26cba0_0 .net "RegWriteEn", 0 0, v00000181fc239710_0;  1 drivers
v00000181fc26d640_0 .net "WriteRegister", 4 0, L_00000181fc2eead0;  1 drivers
v00000181fc26dbe0_0 .net *"_ivl_0", 0 0, L_00000181fc2a5330;  1 drivers
L_00000181fc2a5ee0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000181fc26d6e0_0 .net/2u *"_ivl_10", 4 0, L_00000181fc2a5ee0;  1 drivers
L_00000181fc2a62d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000181fc26e040_0 .net *"_ivl_101", 15 0, L_00000181fc2a62d0;  1 drivers
v00000181fc26ce20_0 .net *"_ivl_102", 31 0, L_00000181fc2edef0;  1 drivers
L_00000181fc2a6318 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000181fc26d320_0 .net *"_ivl_105", 25 0, L_00000181fc2a6318;  1 drivers
L_00000181fc2a6360 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000181fc26ddc0_0 .net/2u *"_ivl_106", 31 0, L_00000181fc2a6360;  1 drivers
v00000181fc26d820_0 .net *"_ivl_108", 0 0, L_00000181fc2ef570;  1 drivers
L_00000181fc2a63a8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v00000181fc26cf60_0 .net/2u *"_ivl_110", 5 0, L_00000181fc2a63a8;  1 drivers
v00000181fc26cc40_0 .net *"_ivl_112", 0 0, L_00000181fc2ef930;  1 drivers
v00000181fc26e0e0_0 .net *"_ivl_115", 0 0, L_00000181fc2a5100;  1 drivers
v00000181fc26d000_0 .net *"_ivl_116", 47 0, L_00000181fc2efd90;  1 drivers
L_00000181fc2a63f0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000181fc26e5e0_0 .net *"_ivl_119", 15 0, L_00000181fc2a63f0;  1 drivers
L_00000181fc2a5f28 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000181fc26cce0_0 .net/2u *"_ivl_12", 5 0, L_00000181fc2a5f28;  1 drivers
v00000181fc26c920_0 .net *"_ivl_120", 47 0, L_00000181fc2ee490;  1 drivers
L_00000181fc2a6438 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000181fc26e7c0_0 .net *"_ivl_123", 15 0, L_00000181fc2a6438;  1 drivers
v00000181fc26de60_0 .net *"_ivl_125", 0 0, L_00000181fc2efbb0;  1 drivers
v00000181fc26daa0_0 .net *"_ivl_126", 31 0, L_00000181fc2ef9d0;  1 drivers
v00000181fc26cb00_0 .net *"_ivl_128", 47 0, L_00000181fc2ee030;  1 drivers
v00000181fc26db40_0 .net *"_ivl_130", 47 0, L_00000181fc2edf90;  1 drivers
v00000181fc26d140_0 .net *"_ivl_132", 47 0, L_00000181fc2ee670;  1 drivers
v00000181fc26da00_0 .net *"_ivl_134", 47 0, L_00000181fc2efa70;  1 drivers
v00000181fc26ca60_0 .net *"_ivl_14", 0 0, L_00000181fc2a3650;  1 drivers
v00000181fc26d1e0_0 .net *"_ivl_140", 0 0, L_00000181fc2a5720;  1 drivers
L_00000181fc2a64c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000181fc26d460_0 .net/2u *"_ivl_142", 31 0, L_00000181fc2a64c8;  1 drivers
L_00000181fc2a65a0 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v00000181fc26cd80_0 .net/2u *"_ivl_146", 5 0, L_00000181fc2a65a0;  1 drivers
v00000181fc26df00_0 .net *"_ivl_148", 0 0, L_00000181fc2efcf0;  1 drivers
L_00000181fc2a65e8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v00000181fc26d3c0_0 .net/2u *"_ivl_150", 5 0, L_00000181fc2a65e8;  1 drivers
v00000181fc26dc80_0 .net *"_ivl_152", 0 0, L_00000181fc2ee3f0;  1 drivers
v00000181fc26d500_0 .net *"_ivl_155", 0 0, L_00000181fc2a5480;  1 drivers
L_00000181fc2a6630 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v00000181fc26dd20_0 .net/2u *"_ivl_156", 5 0, L_00000181fc2a6630;  1 drivers
v00000181fc26d960_0 .net *"_ivl_158", 0 0, L_00000181fc2ef110;  1 drivers
L_00000181fc2a5f70 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v00000181fc26d5a0_0 .net/2u *"_ivl_16", 4 0, L_00000181fc2a5f70;  1 drivers
v00000181fc26d780_0 .net *"_ivl_161", 0 0, L_00000181fc2a5bf0;  1 drivers
L_00000181fc2a6678 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000181fc26d8c0_0 .net/2u *"_ivl_162", 15 0, L_00000181fc2a6678;  1 drivers
v00000181fc26e680_0 .net *"_ivl_164", 31 0, L_00000181fc2ef1b0;  1 drivers
v00000181fc26dfa0_0 .net *"_ivl_167", 0 0, L_00000181fc2ef750;  1 drivers
v00000181fc26e180_0 .net *"_ivl_168", 15 0, L_00000181fc2ef250;  1 drivers
v00000181fc26e220_0 .net *"_ivl_170", 31 0, L_00000181fc2ef390;  1 drivers
v00000181fc26e360_0 .net *"_ivl_174", 31 0, L_00000181fc2ef610;  1 drivers
L_00000181fc2a66c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000181fc26e400_0 .net *"_ivl_177", 25 0, L_00000181fc2a66c0;  1 drivers
L_00000181fc2a6708 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000181fc2a1780_0 .net/2u *"_ivl_178", 31 0, L_00000181fc2a6708;  1 drivers
v00000181fc2a18c0_0 .net *"_ivl_180", 0 0, L_00000181fc2ef6b0;  1 drivers
L_00000181fc2a6750 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000181fc2a1be0_0 .net/2u *"_ivl_182", 5 0, L_00000181fc2a6750;  1 drivers
v00000181fc2a24a0_0 .net *"_ivl_184", 0 0, L_00000181fc2efb10;  1 drivers
L_00000181fc2a6798 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000181fc2a10a0_0 .net/2u *"_ivl_186", 5 0, L_00000181fc2a6798;  1 drivers
v00000181fc2a1960_0 .net *"_ivl_188", 0 0, L_00000181fc3056e0;  1 drivers
v00000181fc2a2360_0 .net *"_ivl_19", 4 0, L_00000181fc2a3830;  1 drivers
v00000181fc2a2540_0 .net *"_ivl_191", 0 0, L_00000181fc2a5d40;  1 drivers
v00000181fc2a1320_0 .net *"_ivl_193", 0 0, L_00000181fc2a52c0;  1 drivers
L_00000181fc2a67e0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000181fc2a20e0_0 .net/2u *"_ivl_194", 5 0, L_00000181fc2a67e0;  1 drivers
v00000181fc2a0ce0_0 .net *"_ivl_196", 0 0, L_00000181fc3058c0;  1 drivers
L_00000181fc2a6828 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000181fc2a1b40_0 .net/2u *"_ivl_198", 31 0, L_00000181fc2a6828;  1 drivers
L_00000181fc2a5e98 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000181fc2a1a00_0 .net/2u *"_ivl_2", 5 0, L_00000181fc2a5e98;  1 drivers
v00000181fc2a1280_0 .net *"_ivl_20", 4 0, L_00000181fc2a3790;  1 drivers
v00000181fc2a0920_0 .net *"_ivl_200", 31 0, L_00000181fc305320;  1 drivers
v00000181fc2a2220_0 .net *"_ivl_204", 31 0, L_00000181fc305780;  1 drivers
L_00000181fc2a6870 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000181fc2a1fa0_0 .net *"_ivl_207", 25 0, L_00000181fc2a6870;  1 drivers
L_00000181fc2a68b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000181fc2a22c0_0 .net/2u *"_ivl_208", 31 0, L_00000181fc2a68b8;  1 drivers
v00000181fc2a1aa0_0 .net *"_ivl_210", 0 0, L_00000181fc3055a0;  1 drivers
L_00000181fc2a6900 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000181fc2a1e60_0 .net/2u *"_ivl_212", 5 0, L_00000181fc2a6900;  1 drivers
v00000181fc2a0f60_0 .net *"_ivl_214", 0 0, L_00000181fc3046a0;  1 drivers
L_00000181fc2a6948 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000181fc2a2400_0 .net/2u *"_ivl_216", 5 0, L_00000181fc2a6948;  1 drivers
v00000181fc2a2040_0 .net *"_ivl_218", 0 0, L_00000181fc3050a0;  1 drivers
v00000181fc2a1c80_0 .net *"_ivl_221", 0 0, L_00000181fc2a5950;  1 drivers
v00000181fc2a09c0_0 .net *"_ivl_223", 0 0, L_00000181fc2a5db0;  1 drivers
L_00000181fc2a6990 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000181fc2a06a0_0 .net/2u *"_ivl_224", 5 0, L_00000181fc2a6990;  1 drivers
v00000181fc2a1640_0 .net *"_ivl_226", 0 0, L_00000181fc304ce0;  1 drivers
v00000181fc2a0b00_0 .net *"_ivl_228", 31 0, L_00000181fc304240;  1 drivers
v00000181fc2a1d20_0 .net *"_ivl_24", 0 0, L_00000181fc2a5c60;  1 drivers
L_00000181fc2a5fb8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000181fc2a1dc0_0 .net/2u *"_ivl_26", 4 0, L_00000181fc2a5fb8;  1 drivers
v00000181fc2a0c40_0 .net *"_ivl_29", 4 0, L_00000181fc2a3b50;  1 drivers
v00000181fc2a0880_0 .net *"_ivl_32", 0 0, L_00000181fc2a5560;  1 drivers
L_00000181fc2a6000 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000181fc2a0a60_0 .net/2u *"_ivl_34", 4 0, L_00000181fc2a6000;  1 drivers
v00000181fc2a1500_0 .net *"_ivl_37", 4 0, L_00000181fc2a3dd0;  1 drivers
v00000181fc2a0740_0 .net *"_ivl_40", 0 0, L_00000181fc2a5090;  1 drivers
L_00000181fc2a6048 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000181fc2a15a0_0 .net/2u *"_ivl_42", 15 0, L_00000181fc2a6048;  1 drivers
v00000181fc2a0ba0_0 .net *"_ivl_45", 15 0, L_00000181fc2ee8f0;  1 drivers
v00000181fc2a1f00_0 .net *"_ivl_48", 0 0, L_00000181fc2a5250;  1 drivers
v00000181fc2a0d80_0 .net *"_ivl_5", 5 0, L_00000181fc2a35b0;  1 drivers
L_00000181fc2a6090 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000181fc2a0ec0_0 .net/2u *"_ivl_50", 36 0, L_00000181fc2a6090;  1 drivers
L_00000181fc2a60d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000181fc2a07e0_0 .net/2u *"_ivl_52", 31 0, L_00000181fc2a60d8;  1 drivers
v00000181fc2a13c0_0 .net *"_ivl_55", 4 0, L_00000181fc2eec10;  1 drivers
v00000181fc2a16e0_0 .net *"_ivl_56", 36 0, L_00000181fc2ef890;  1 drivers
v00000181fc2a1820_0 .net *"_ivl_58", 36 0, L_00000181fc2ee850;  1 drivers
v00000181fc2a0e20_0 .net *"_ivl_62", 0 0, L_00000181fc2a5cd0;  1 drivers
L_00000181fc2a6120 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000181fc2a1000_0 .net/2u *"_ivl_64", 5 0, L_00000181fc2a6120;  1 drivers
v00000181fc2a2180_0 .net *"_ivl_67", 5 0, L_00000181fc2eeb70;  1 drivers
v00000181fc2a1140_0 .net *"_ivl_70", 0 0, L_00000181fc2a4fb0;  1 drivers
L_00000181fc2a6168 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000181fc2a1460_0 .net/2u *"_ivl_72", 57 0, L_00000181fc2a6168;  1 drivers
L_00000181fc2a61b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000181fc2a11e0_0 .net/2u *"_ivl_74", 31 0, L_00000181fc2a61b0;  1 drivers
v00000181fc2a2cf0_0 .net *"_ivl_77", 25 0, L_00000181fc2ee170;  1 drivers
v00000181fc2a3970_0 .net *"_ivl_78", 57 0, L_00000181fc2ef2f0;  1 drivers
v00000181fc2a4550_0 .net *"_ivl_8", 0 0, L_00000181fc2a55d0;  1 drivers
v00000181fc2a2c50_0 .net *"_ivl_80", 57 0, L_00000181fc2ee530;  1 drivers
L_00000181fc2a61f8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000181fc2a3fb0_0 .net/2u *"_ivl_84", 31 0, L_00000181fc2a61f8;  1 drivers
L_00000181fc2a6240 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000181fc2a30b0_0 .net/2u *"_ivl_88", 5 0, L_00000181fc2a6240;  1 drivers
v00000181fc2a42d0_0 .net *"_ivl_90", 0 0, L_00000181fc2efc50;  1 drivers
L_00000181fc2a6288 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000181fc2a4050_0 .net/2u *"_ivl_92", 5 0, L_00000181fc2a6288;  1 drivers
v00000181fc2a3e70_0 .net *"_ivl_94", 0 0, L_00000181fc2ee7b0;  1 drivers
v00000181fc2a27f0_0 .net *"_ivl_97", 0 0, L_00000181fc2a5b10;  1 drivers
v00000181fc2a2930_0 .net *"_ivl_98", 47 0, L_00000181fc2ee210;  1 drivers
v00000181fc2a2890_0 .net "adderResult", 31 0, L_00000181fc2ee0d0;  1 drivers
v00000181fc2a3a10_0 .net "address", 31 0, L_00000181fc2ee5d0;  1 drivers
v00000181fc2a3f10_0 .net "clk", 0 0, L_00000181fc2a5020;  alias, 1 drivers
v00000181fc2a3bf0_0 .var "cycles_consumed", 31 0;
v00000181fc2a26b0_0 .net "extImm", 31 0, L_00000181fc2ef430;  1 drivers
v00000181fc2a36f0_0 .net "funct", 5 0, L_00000181fc2eecb0;  1 drivers
v00000181fc2a29d0_0 .net "hlt", 0 0, v00000181fc23ad90_0;  1 drivers
v00000181fc2a31f0_0 .net "imm", 15 0, L_00000181fc2ee990;  1 drivers
v00000181fc2a4230_0 .net "immediate", 31 0, L_00000181fc303fc0;  1 drivers
v00000181fc2a40f0_0 .net "input_clk", 0 0, v00000181fc2a2f70_0;  1 drivers
v00000181fc2a2a70_0 .net "instruction", 31 0, L_00000181fc2eedf0;  1 drivers
v00000181fc2a3510_0 .net "memoryReadData", 31 0, v00000181fc267cf0_0;  1 drivers
v00000181fc2a2750_0 .net "nextPC", 31 0, L_00000181fc2ef070;  1 drivers
v00000181fc2a38d0_0 .net "opcode", 5 0, L_00000181fc2a4410;  1 drivers
v00000181fc2a2d90_0 .net "rd", 4 0, L_00000181fc2a3ab0;  1 drivers
v00000181fc2a4190_0 .net "readData1", 31 0, L_00000181fc2a5870;  1 drivers
v00000181fc2a2e30_0 .net "readData1_w", 31 0, L_00000181fc3044c0;  1 drivers
v00000181fc2a3290_0 .net "readData2", 31 0, L_00000181fc2a56b0;  1 drivers
v00000181fc2a3d30_0 .net "rs", 4 0, L_00000181fc2a3c90;  1 drivers
v00000181fc2a3330_0 .net "rst", 0 0, v00000181fc2a3470_0;  1 drivers
v00000181fc2a3150_0 .net "rt", 4 0, L_00000181fc2eef30;  1 drivers
v00000181fc2a4370_0 .net "shamt", 31 0, L_00000181fc2ef7f0;  1 drivers
v00000181fc2a3010_0 .net "wire_instruction", 31 0, L_00000181fc2a59c0;  1 drivers
v00000181fc2a2bb0_0 .net "writeData", 31 0, L_00000181fc304e20;  1 drivers
v00000181fc2a44b0_0 .net "zero", 0 0, L_00000181fc303f20;  1 drivers
L_00000181fc2a35b0 .part L_00000181fc2eedf0, 26, 6;
L_00000181fc2a4410 .functor MUXZ 6, L_00000181fc2a35b0, L_00000181fc2a5e98, L_00000181fc2a5330, C4<>;
L_00000181fc2a3650 .cmp/eq 6, L_00000181fc2a4410, L_00000181fc2a5f28;
L_00000181fc2a3830 .part L_00000181fc2eedf0, 11, 5;
L_00000181fc2a3790 .functor MUXZ 5, L_00000181fc2a3830, L_00000181fc2a5f70, L_00000181fc2a3650, C4<>;
L_00000181fc2a3ab0 .functor MUXZ 5, L_00000181fc2a3790, L_00000181fc2a5ee0, L_00000181fc2a55d0, C4<>;
L_00000181fc2a3b50 .part L_00000181fc2eedf0, 21, 5;
L_00000181fc2a3c90 .functor MUXZ 5, L_00000181fc2a3b50, L_00000181fc2a5fb8, L_00000181fc2a5c60, C4<>;
L_00000181fc2a3dd0 .part L_00000181fc2eedf0, 16, 5;
L_00000181fc2eef30 .functor MUXZ 5, L_00000181fc2a3dd0, L_00000181fc2a6000, L_00000181fc2a5560, C4<>;
L_00000181fc2ee8f0 .part L_00000181fc2eedf0, 0, 16;
L_00000181fc2ee990 .functor MUXZ 16, L_00000181fc2ee8f0, L_00000181fc2a6048, L_00000181fc2a5090, C4<>;
L_00000181fc2eec10 .part L_00000181fc2eedf0, 6, 5;
L_00000181fc2ef890 .concat [ 5 32 0 0], L_00000181fc2eec10, L_00000181fc2a60d8;
L_00000181fc2ee850 .functor MUXZ 37, L_00000181fc2ef890, L_00000181fc2a6090, L_00000181fc2a5250, C4<>;
L_00000181fc2ef7f0 .part L_00000181fc2ee850, 0, 32;
L_00000181fc2eeb70 .part L_00000181fc2eedf0, 0, 6;
L_00000181fc2eecb0 .functor MUXZ 6, L_00000181fc2eeb70, L_00000181fc2a6120, L_00000181fc2a5cd0, C4<>;
L_00000181fc2ee170 .part L_00000181fc2eedf0, 0, 26;
L_00000181fc2ef2f0 .concat [ 26 32 0 0], L_00000181fc2ee170, L_00000181fc2a61b0;
L_00000181fc2ee530 .functor MUXZ 58, L_00000181fc2ef2f0, L_00000181fc2a6168, L_00000181fc2a4fb0, C4<>;
L_00000181fc2ee5d0 .part L_00000181fc2ee530, 0, 32;
L_00000181fc2eefd0 .arith/sum 32, v00000181fc267bb0_0, L_00000181fc2a61f8;
L_00000181fc2efc50 .cmp/eq 6, L_00000181fc2a4410, L_00000181fc2a6240;
L_00000181fc2ee7b0 .cmp/eq 6, L_00000181fc2a4410, L_00000181fc2a6288;
L_00000181fc2ee210 .concat [ 32 16 0 0], L_00000181fc2ee5d0, L_00000181fc2a62d0;
L_00000181fc2edef0 .concat [ 6 26 0 0], L_00000181fc2a4410, L_00000181fc2a6318;
L_00000181fc2ef570 .cmp/eq 32, L_00000181fc2edef0, L_00000181fc2a6360;
L_00000181fc2ef930 .cmp/eq 6, L_00000181fc2eecb0, L_00000181fc2a63a8;
L_00000181fc2efd90 .concat [ 32 16 0 0], L_00000181fc2a5870, L_00000181fc2a63f0;
L_00000181fc2ee490 .concat [ 32 16 0 0], v00000181fc267bb0_0, L_00000181fc2a6438;
L_00000181fc2efbb0 .part L_00000181fc2ee990, 15, 1;
LS_00000181fc2ef9d0_0_0 .concat [ 1 1 1 1], L_00000181fc2efbb0, L_00000181fc2efbb0, L_00000181fc2efbb0, L_00000181fc2efbb0;
LS_00000181fc2ef9d0_0_4 .concat [ 1 1 1 1], L_00000181fc2efbb0, L_00000181fc2efbb0, L_00000181fc2efbb0, L_00000181fc2efbb0;
LS_00000181fc2ef9d0_0_8 .concat [ 1 1 1 1], L_00000181fc2efbb0, L_00000181fc2efbb0, L_00000181fc2efbb0, L_00000181fc2efbb0;
LS_00000181fc2ef9d0_0_12 .concat [ 1 1 1 1], L_00000181fc2efbb0, L_00000181fc2efbb0, L_00000181fc2efbb0, L_00000181fc2efbb0;
LS_00000181fc2ef9d0_0_16 .concat [ 1 1 1 1], L_00000181fc2efbb0, L_00000181fc2efbb0, L_00000181fc2efbb0, L_00000181fc2efbb0;
LS_00000181fc2ef9d0_0_20 .concat [ 1 1 1 1], L_00000181fc2efbb0, L_00000181fc2efbb0, L_00000181fc2efbb0, L_00000181fc2efbb0;
LS_00000181fc2ef9d0_0_24 .concat [ 1 1 1 1], L_00000181fc2efbb0, L_00000181fc2efbb0, L_00000181fc2efbb0, L_00000181fc2efbb0;
LS_00000181fc2ef9d0_0_28 .concat [ 1 1 1 1], L_00000181fc2efbb0, L_00000181fc2efbb0, L_00000181fc2efbb0, L_00000181fc2efbb0;
LS_00000181fc2ef9d0_1_0 .concat [ 4 4 4 4], LS_00000181fc2ef9d0_0_0, LS_00000181fc2ef9d0_0_4, LS_00000181fc2ef9d0_0_8, LS_00000181fc2ef9d0_0_12;
LS_00000181fc2ef9d0_1_4 .concat [ 4 4 4 4], LS_00000181fc2ef9d0_0_16, LS_00000181fc2ef9d0_0_20, LS_00000181fc2ef9d0_0_24, LS_00000181fc2ef9d0_0_28;
L_00000181fc2ef9d0 .concat [ 16 16 0 0], LS_00000181fc2ef9d0_1_0, LS_00000181fc2ef9d0_1_4;
L_00000181fc2ee030 .concat [ 16 32 0 0], L_00000181fc2ee990, L_00000181fc2ef9d0;
L_00000181fc2edf90 .arith/sum 48, L_00000181fc2ee490, L_00000181fc2ee030;
L_00000181fc2ee670 .functor MUXZ 48, L_00000181fc2edf90, L_00000181fc2efd90, L_00000181fc2a5100, C4<>;
L_00000181fc2efa70 .functor MUXZ 48, L_00000181fc2ee670, L_00000181fc2ee210, L_00000181fc2a5b10, C4<>;
L_00000181fc2ee0d0 .part L_00000181fc2efa70, 0, 32;
L_00000181fc2ef070 .functor MUXZ 32, L_00000181fc2eefd0, L_00000181fc2ee0d0, v00000181fc2685b0_0, C4<>;
L_00000181fc2eedf0 .functor MUXZ 32, L_00000181fc2a59c0, L_00000181fc2a64c8, L_00000181fc2a5720, C4<>;
L_00000181fc2efcf0 .cmp/eq 6, L_00000181fc2a4410, L_00000181fc2a65a0;
L_00000181fc2ee3f0 .cmp/eq 6, L_00000181fc2a4410, L_00000181fc2a65e8;
L_00000181fc2ef110 .cmp/eq 6, L_00000181fc2a4410, L_00000181fc2a6630;
L_00000181fc2ef1b0 .concat [ 16 16 0 0], L_00000181fc2ee990, L_00000181fc2a6678;
L_00000181fc2ef750 .part L_00000181fc2ee990, 15, 1;
LS_00000181fc2ef250_0_0 .concat [ 1 1 1 1], L_00000181fc2ef750, L_00000181fc2ef750, L_00000181fc2ef750, L_00000181fc2ef750;
LS_00000181fc2ef250_0_4 .concat [ 1 1 1 1], L_00000181fc2ef750, L_00000181fc2ef750, L_00000181fc2ef750, L_00000181fc2ef750;
LS_00000181fc2ef250_0_8 .concat [ 1 1 1 1], L_00000181fc2ef750, L_00000181fc2ef750, L_00000181fc2ef750, L_00000181fc2ef750;
LS_00000181fc2ef250_0_12 .concat [ 1 1 1 1], L_00000181fc2ef750, L_00000181fc2ef750, L_00000181fc2ef750, L_00000181fc2ef750;
L_00000181fc2ef250 .concat [ 4 4 4 4], LS_00000181fc2ef250_0_0, LS_00000181fc2ef250_0_4, LS_00000181fc2ef250_0_8, LS_00000181fc2ef250_0_12;
L_00000181fc2ef390 .concat [ 16 16 0 0], L_00000181fc2ee990, L_00000181fc2ef250;
L_00000181fc2ef430 .functor MUXZ 32, L_00000181fc2ef390, L_00000181fc2ef1b0, L_00000181fc2a5bf0, C4<>;
L_00000181fc2ef610 .concat [ 6 26 0 0], L_00000181fc2a4410, L_00000181fc2a66c0;
L_00000181fc2ef6b0 .cmp/eq 32, L_00000181fc2ef610, L_00000181fc2a6708;
L_00000181fc2efb10 .cmp/eq 6, L_00000181fc2eecb0, L_00000181fc2a6750;
L_00000181fc3056e0 .cmp/eq 6, L_00000181fc2eecb0, L_00000181fc2a6798;
L_00000181fc3058c0 .cmp/eq 6, L_00000181fc2a4410, L_00000181fc2a67e0;
L_00000181fc305320 .functor MUXZ 32, L_00000181fc2ef430, L_00000181fc2a6828, L_00000181fc3058c0, C4<>;
L_00000181fc303fc0 .functor MUXZ 32, L_00000181fc305320, L_00000181fc2ef7f0, L_00000181fc2a52c0, C4<>;
L_00000181fc305780 .concat [ 6 26 0 0], L_00000181fc2a4410, L_00000181fc2a6870;
L_00000181fc3055a0 .cmp/eq 32, L_00000181fc305780, L_00000181fc2a68b8;
L_00000181fc3046a0 .cmp/eq 6, L_00000181fc2eecb0, L_00000181fc2a6900;
L_00000181fc3050a0 .cmp/eq 6, L_00000181fc2eecb0, L_00000181fc2a6948;
L_00000181fc304ce0 .cmp/eq 6, L_00000181fc2a4410, L_00000181fc2a6990;
L_00000181fc304240 .functor MUXZ 32, L_00000181fc2a5870, v00000181fc267bb0_0, L_00000181fc304ce0, C4<>;
L_00000181fc3044c0 .functor MUXZ 32, L_00000181fc304240, L_00000181fc2a56b0, L_00000181fc2a5db0, C4<>;
S_00000181fc1d5ed0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_00000181fc1d5d40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000181fc2264a0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000181fc2a51e0 .functor NOT 1, v00000181fc23a390_0, C4<0>, C4<0>, C4<0>;
v00000181fc23a250_0 .net *"_ivl_0", 0 0, L_00000181fc2a51e0;  1 drivers
v00000181fc239cb0_0 .net "in1", 31 0, L_00000181fc2a56b0;  alias, 1 drivers
v00000181fc23a2f0_0 .net "in2", 31 0, L_00000181fc303fc0;  alias, 1 drivers
v00000181fc239670_0 .net "out", 31 0, L_00000181fc304d80;  alias, 1 drivers
v00000181fc239990_0 .net "s", 0 0, v00000181fc23a390_0;  alias, 1 drivers
L_00000181fc304d80 .functor MUXZ 32, L_00000181fc303fc0, L_00000181fc2a56b0, L_00000181fc2a51e0, C4<>;
S_00000181fc1669c0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_00000181fc1d5d40;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_00000181fc2652d0 .param/l "RType" 0 4 2, C4<000000>;
P_00000181fc265308 .param/l "add" 0 4 5, C4<100000>;
P_00000181fc265340 .param/l "addi" 0 4 8, C4<001000>;
P_00000181fc265378 .param/l "addu" 0 4 5, C4<100001>;
P_00000181fc2653b0 .param/l "and_" 0 4 5, C4<100100>;
P_00000181fc2653e8 .param/l "andi" 0 4 8, C4<001100>;
P_00000181fc265420 .param/l "beq" 0 4 10, C4<000100>;
P_00000181fc265458 .param/l "bne" 0 4 10, C4<000101>;
P_00000181fc265490 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000181fc2654c8 .param/l "j" 0 4 12, C4<000010>;
P_00000181fc265500 .param/l "jal" 0 4 12, C4<000011>;
P_00000181fc265538 .param/l "jr" 0 4 6, C4<001000>;
P_00000181fc265570 .param/l "lw" 0 4 8, C4<100011>;
P_00000181fc2655a8 .param/l "nor_" 0 4 5, C4<100111>;
P_00000181fc2655e0 .param/l "or_" 0 4 5, C4<100101>;
P_00000181fc265618 .param/l "ori" 0 4 8, C4<001101>;
P_00000181fc265650 .param/l "sgt" 0 4 6, C4<101011>;
P_00000181fc265688 .param/l "sll" 0 4 6, C4<000000>;
P_00000181fc2656c0 .param/l "slt" 0 4 5, C4<101010>;
P_00000181fc2656f8 .param/l "slti" 0 4 8, C4<101010>;
P_00000181fc265730 .param/l "srl" 0 4 6, C4<000010>;
P_00000181fc265768 .param/l "sub" 0 4 5, C4<100010>;
P_00000181fc2657a0 .param/l "subu" 0 4 5, C4<100011>;
P_00000181fc2657d8 .param/l "sw" 0 4 8, C4<101011>;
P_00000181fc265810 .param/l "xor_" 0 4 5, C4<100110>;
P_00000181fc265848 .param/l "xori" 0 4 8, C4<001110>;
v00000181fc2392b0_0 .var "ALUOp", 3 0;
v00000181fc23a390_0 .var "ALUSrc", 0 0;
v00000181fc239d50_0 .var "MemReadEn", 0 0;
v00000181fc239350_0 .var "MemWriteEn", 0 0;
v00000181fc239530_0 .var "MemtoReg", 0 0;
v00000181fc23a430_0 .var "RegDst", 0 0;
v00000181fc239710_0 .var "RegWriteEn", 0 0;
v00000181fc23a570_0 .net "funct", 5 0, L_00000181fc2eecb0;  alias, 1 drivers
v00000181fc23ad90_0 .var "hlt", 0 0;
v00000181fc23aa70_0 .net "opcode", 5 0, L_00000181fc2a4410;  alias, 1 drivers
v00000181fc23a610_0 .net "rst", 0 0, v00000181fc2a3470_0;  alias, 1 drivers
E_00000181fc2268e0 .event anyedge, v00000181fc23a610_0, v00000181fc23aa70_0, v00000181fc23a570_0;
S_00000181fc166b50 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_00000181fc1d5d40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_00000181fc226fa0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_00000181fc2a59c0 .functor BUFZ 32, L_00000181fc2eea30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000181fc2397b0_0 .net "Data_Out", 31 0, L_00000181fc2a59c0;  alias, 1 drivers
v00000181fc239df0 .array "InstMem", 0 1023, 31 0;
v00000181fc239e90_0 .net *"_ivl_0", 31 0, L_00000181fc2eea30;  1 drivers
v00000181fc23a9d0_0 .net *"_ivl_3", 9 0, L_00000181fc2ee710;  1 drivers
v00000181fc239f30_0 .net *"_ivl_4", 11 0, L_00000181fc2eed50;  1 drivers
L_00000181fc2a6480 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000181fc239fd0_0 .net *"_ivl_7", 1 0, L_00000181fc2a6480;  1 drivers
v00000181fc23a750_0 .net "addr", 31 0, v00000181fc267bb0_0;  alias, 1 drivers
v00000181fc239ad0_0 .var/i "i", 31 0;
L_00000181fc2eea30 .array/port v00000181fc239df0, L_00000181fc2eed50;
L_00000181fc2ee710 .part v00000181fc267bb0_0, 0, 10;
L_00000181fc2eed50 .concat [ 10 2 0 0], L_00000181fc2ee710, L_00000181fc2a6480;
S_00000181fc1d5400 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_00000181fc1d5d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_00000181fc2a5870 .functor BUFZ 32, L_00000181fc2ee350, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000181fc2a56b0 .functor BUFZ 32, L_00000181fc2eee90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000181fc23ae30_0 .net *"_ivl_0", 31 0, L_00000181fc2ee350;  1 drivers
v00000181fc23aed0_0 .net *"_ivl_10", 6 0, L_00000181fc2ef4d0;  1 drivers
L_00000181fc2a6558 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000181fc216b00_0 .net *"_ivl_13", 1 0, L_00000181fc2a6558;  1 drivers
v00000181fc215b60_0 .net *"_ivl_2", 6 0, L_00000181fc2ee2b0;  1 drivers
L_00000181fc2a6510 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000181fc268650_0 .net *"_ivl_5", 1 0, L_00000181fc2a6510;  1 drivers
v00000181fc267930_0 .net *"_ivl_8", 31 0, L_00000181fc2eee90;  1 drivers
v00000181fc2668f0_0 .net "clk", 0 0, L_00000181fc2a5020;  alias, 1 drivers
v00000181fc268330_0 .var/i "i", 31 0;
v00000181fc2680b0_0 .net "readData1", 31 0, L_00000181fc2a5870;  alias, 1 drivers
v00000181fc268470_0 .net "readData2", 31 0, L_00000181fc2a56b0;  alias, 1 drivers
v00000181fc266c10_0 .net "readRegister1", 4 0, L_00000181fc2a3c90;  alias, 1 drivers
v00000181fc267890_0 .net "readRegister2", 4 0, L_00000181fc2eef30;  alias, 1 drivers
v00000181fc2674d0 .array "registers", 31 0, 31 0;
v00000181fc2676b0_0 .net "rst", 0 0, v00000181fc2a3470_0;  alias, 1 drivers
v00000181fc267070_0 .net "we", 0 0, v00000181fc239710_0;  alias, 1 drivers
v00000181fc267430_0 .net "writeData", 31 0, L_00000181fc304e20;  alias, 1 drivers
v00000181fc2683d0_0 .net "writeRegister", 4 0, L_00000181fc2eead0;  alias, 1 drivers
E_00000181fc226560/0 .event negedge, v00000181fc23a610_0;
E_00000181fc226560/1 .event posedge, v00000181fc2668f0_0;
E_00000181fc226560 .event/or E_00000181fc226560/0, E_00000181fc226560/1;
L_00000181fc2ee350 .array/port v00000181fc2674d0, L_00000181fc2ee2b0;
L_00000181fc2ee2b0 .concat [ 5 2 0 0], L_00000181fc2a3c90, L_00000181fc2a6510;
L_00000181fc2eee90 .array/port v00000181fc2674d0, L_00000181fc2ef4d0;
L_00000181fc2ef4d0 .concat [ 5 2 0 0], L_00000181fc2eef30, L_00000181fc2a6558;
S_00000181fc1d5590 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_00000181fc1d5400;
 .timescale 0 0;
v00000181fc23ab10_0 .var/i "i", 31 0;
S_00000181fc1bf7a0 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_00000181fc1d5d40;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_00000181fc226620 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_00000181fc2a5170 .functor NOT 1, v00000181fc23a430_0, C4<0>, C4<0>, C4<0>;
v00000181fc268150_0 .net *"_ivl_0", 0 0, L_00000181fc2a5170;  1 drivers
v00000181fc266cb0_0 .net "in1", 4 0, L_00000181fc2eef30;  alias, 1 drivers
v00000181fc266d50_0 .net "in2", 4 0, L_00000181fc2a3ab0;  alias, 1 drivers
v00000181fc267390_0 .net "out", 4 0, L_00000181fc2eead0;  alias, 1 drivers
v00000181fc268290_0 .net "s", 0 0, v00000181fc23a430_0;  alias, 1 drivers
L_00000181fc2eead0 .functor MUXZ 5, L_00000181fc2a3ab0, L_00000181fc2eef30, L_00000181fc2a5170, C4<>;
S_00000181fc1bf930 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_00000181fc1d5d40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000181fc226ca0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000181fc2a5a30 .functor NOT 1, v00000181fc239530_0, C4<0>, C4<0>, C4<0>;
v00000181fc266b70_0 .net *"_ivl_0", 0 0, L_00000181fc2a5a30;  1 drivers
v00000181fc2681f0_0 .net "in1", 31 0, v00000181fc266e90_0;  alias, 1 drivers
v00000181fc268510_0 .net "in2", 31 0, v00000181fc267cf0_0;  alias, 1 drivers
v00000181fc267750_0 .net "out", 31 0, L_00000181fc304e20;  alias, 1 drivers
v00000181fc267ed0_0 .net "s", 0 0, v00000181fc239530_0;  alias, 1 drivers
L_00000181fc304e20 .functor MUXZ 32, v00000181fc267cf0_0, v00000181fc266e90_0, L_00000181fc2a5a30, C4<>;
S_00000181fc206240 .scope module, "alu" "ALU" 3 81, 9 1 0, S_00000181fc1d5d40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_00000181fc2063d0 .param/l "ADD" 0 9 12, C4<0000>;
P_00000181fc206408 .param/l "AND" 0 9 12, C4<0010>;
P_00000181fc206440 .param/l "NOR" 0 9 12, C4<0101>;
P_00000181fc206478 .param/l "OR" 0 9 12, C4<0011>;
P_00000181fc2064b0 .param/l "SGT" 0 9 12, C4<0111>;
P_00000181fc2064e8 .param/l "SLL" 0 9 12, C4<1000>;
P_00000181fc206520 .param/l "SLT" 0 9 12, C4<0110>;
P_00000181fc206558 .param/l "SRL" 0 9 12, C4<1001>;
P_00000181fc206590 .param/l "SUB" 0 9 12, C4<0001>;
P_00000181fc2065c8 .param/l "XOR" 0 9 12, C4<0100>;
P_00000181fc206600 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_00000181fc206638 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_00000181fc2a69d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000181fc2672f0_0 .net/2u *"_ivl_0", 31 0, L_00000181fc2a69d8;  1 drivers
v00000181fc2686f0_0 .net "opSel", 3 0, v00000181fc2392b0_0;  alias, 1 drivers
v00000181fc266fd0_0 .net "operand1", 31 0, L_00000181fc3044c0;  alias, 1 drivers
v00000181fc267110_0 .net "operand2", 31 0, L_00000181fc304d80;  alias, 1 drivers
v00000181fc266e90_0 .var "result", 31 0;
v00000181fc2671b0_0 .net "zero", 0 0, L_00000181fc303f20;  alias, 1 drivers
E_00000181fc226be0 .event anyedge, v00000181fc2392b0_0, v00000181fc266fd0_0, v00000181fc239670_0;
L_00000181fc303f20 .cmp/eq 32, v00000181fc266e90_0, L_00000181fc2a69d8;
S_00000181fc1ed8d0 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_00000181fc1d5d40;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_00000181fc2a0090 .param/l "RType" 0 4 2, C4<000000>;
P_00000181fc2a00c8 .param/l "add" 0 4 5, C4<100000>;
P_00000181fc2a0100 .param/l "addi" 0 4 8, C4<001000>;
P_00000181fc2a0138 .param/l "addu" 0 4 5, C4<100001>;
P_00000181fc2a0170 .param/l "and_" 0 4 5, C4<100100>;
P_00000181fc2a01a8 .param/l "andi" 0 4 8, C4<001100>;
P_00000181fc2a01e0 .param/l "beq" 0 4 10, C4<000100>;
P_00000181fc2a0218 .param/l "bne" 0 4 10, C4<000101>;
P_00000181fc2a0250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000181fc2a0288 .param/l "j" 0 4 12, C4<000010>;
P_00000181fc2a02c0 .param/l "jal" 0 4 12, C4<000011>;
P_00000181fc2a02f8 .param/l "jr" 0 4 6, C4<001000>;
P_00000181fc2a0330 .param/l "lw" 0 4 8, C4<100011>;
P_00000181fc2a0368 .param/l "nor_" 0 4 5, C4<100111>;
P_00000181fc2a03a0 .param/l "or_" 0 4 5, C4<100101>;
P_00000181fc2a03d8 .param/l "ori" 0 4 8, C4<001101>;
P_00000181fc2a0410 .param/l "sgt" 0 4 6, C4<101011>;
P_00000181fc2a0448 .param/l "sll" 0 4 6, C4<000000>;
P_00000181fc2a0480 .param/l "slt" 0 4 5, C4<101010>;
P_00000181fc2a04b8 .param/l "slti" 0 4 8, C4<101010>;
P_00000181fc2a04f0 .param/l "srl" 0 4 6, C4<000010>;
P_00000181fc2a0528 .param/l "sub" 0 4 5, C4<100010>;
P_00000181fc2a0560 .param/l "subu" 0 4 5, C4<100011>;
P_00000181fc2a0598 .param/l "sw" 0 4 8, C4<101011>;
P_00000181fc2a05d0 .param/l "xor_" 0 4 5, C4<100110>;
P_00000181fc2a0608 .param/l "xori" 0 4 8, C4<001110>;
v00000181fc2685b0_0 .var "PCsrc", 0 0;
v00000181fc266990_0 .net "funct", 5 0, L_00000181fc2eecb0;  alias, 1 drivers
v00000181fc266a30_0 .net "opcode", 5 0, L_00000181fc2a4410;  alias, 1 drivers
v00000181fc268790_0 .net "operand1", 31 0, L_00000181fc2a5870;  alias, 1 drivers
v00000181fc267250_0 .net "operand2", 31 0, L_00000181fc304d80;  alias, 1 drivers
v00000181fc266df0_0 .net "rst", 0 0, v00000181fc2a3470_0;  alias, 1 drivers
E_00000181fc226020/0 .event anyedge, v00000181fc23a610_0, v00000181fc23aa70_0, v00000181fc2680b0_0, v00000181fc239670_0;
E_00000181fc226020/1 .event anyedge, v00000181fc23a570_0;
E_00000181fc226020 .event/or E_00000181fc226020/0, E_00000181fc226020/1;
S_00000181fc1eda60 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_00000181fc1d5d40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v00000181fc266ad0 .array "DataMem", 0 1023, 31 0;
v00000181fc266f30_0 .net "address", 31 0, v00000181fc266e90_0;  alias, 1 drivers
v00000181fc2677f0_0 .net "clock", 0 0, L_00000181fc2a4ed0;  1 drivers
v00000181fc267570_0 .net "data", 31 0, L_00000181fc2a56b0;  alias, 1 drivers
v00000181fc267610_0 .var/i "i", 31 0;
v00000181fc267cf0_0 .var "q", 31 0;
v00000181fc2679d0_0 .net "rden", 0 0, v00000181fc239d50_0;  alias, 1 drivers
v00000181fc267a70_0 .net "wren", 0 0, v00000181fc239350_0;  alias, 1 drivers
E_00000181fc226ea0 .event posedge, v00000181fc2677f0_0;
S_00000181fc1b6a50 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_00000181fc1d5d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_00000181fc226b20 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v00000181fc267b10_0 .net "PCin", 31 0, L_00000181fc2ef070;  alias, 1 drivers
v00000181fc267bb0_0 .var "PCout", 31 0;
v00000181fc267c50_0 .net "clk", 0 0, L_00000181fc2a5020;  alias, 1 drivers
v00000181fc267d90_0 .net "rst", 0 0, v00000181fc2a3470_0;  alias, 1 drivers
    .scope S_00000181fc1ed8d0;
T_0 ;
    %wait E_00000181fc226020;
    %load/vec4 v00000181fc266df0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000181fc2685b0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000181fc266a30_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v00000181fc268790_0;
    %load/vec4 v00000181fc267250_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v00000181fc266a30_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v00000181fc268790_0;
    %load/vec4 v00000181fc267250_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v00000181fc266a30_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v00000181fc266a30_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v00000181fc266a30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v00000181fc266990_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v00000181fc2685b0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000181fc1b6a50;
T_1 ;
    %wait E_00000181fc226560;
    %load/vec4 v00000181fc267d90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000181fc267bb0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000181fc267b10_0;
    %assign/vec4 v00000181fc267bb0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000181fc166b50;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000181fc239ad0_0, 0, 32;
T_2.0 ;
    %load/vec4 v00000181fc239ad0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000181fc239ad0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000181fc239df0, 0, 4;
    %load/vec4 v00000181fc239ad0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000181fc239ad0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936458, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000181fc239df0, 0, 4;
    %pushi/vec4 88192, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000181fc239df0, 0, 4;
    %pushi/vec4 560660481, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000181fc239df0, 0, 4;
    %pushi/vec4 537001984, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000181fc239df0, 0, 4;
    %pushi/vec4 71712, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000181fc239df0, 0, 4;
    %pushi/vec4 4931618, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000181fc239df0, 0, 4;
    %pushi/vec4 16840746, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000181fc239df0, 0, 4;
    %pushi/vec4 333447174, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000181fc239df0, 0, 4;
    %pushi/vec4 2890072064, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000181fc239df0, 0, 4;
    %pushi/vec4 2890072065, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000181fc239df0, 0, 4;
    %pushi/vec4 541196290, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000181fc239df0, 0, 4;
    %pushi/vec4 543424511, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000181fc239df0, 0, 4;
    %pushi/vec4 268500985, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000181fc239df0, 0, 4;
    %pushi/vec4 537067520, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000181fc239df0, 0, 4;
    %pushi/vec4 275447824, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000181fc239df0, 0, 4;
    %pushi/vec4 537133056, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000181fc239df0, 0, 4;
    %pushi/vec4 735264, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000181fc239df0, 0, 4;
    %pushi/vec4 14891042, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000181fc239df0, 0, 4;
    %pushi/vec4 277282826, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000181fc239df0, 0, 4;
    %pushi/vec4 2357526528, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000181fc239df0, 0, 4;
    %pushi/vec4 2357592065, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000181fc239df0, 0, 4;
    %pushi/vec4 10895394, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000181fc239df0, 0, 4;
    %pushi/vec4 16840746, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000181fc239df0, 0, 4;
    %pushi/vec4 400556035, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000181fc239df0, 0, 4;
    %pushi/vec4 2894397441, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000181fc239df0, 0, 4;
    %pushi/vec4 2894462976, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000181fc239df0, 0, 4;
    %pushi/vec4 545521665, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000181fc239df0, 0, 4;
    %pushi/vec4 268500983, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000181fc239df0, 0, 4;
    %pushi/vec4 543358977, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000181fc239df0, 0, 4;
    %pushi/vec4 268500977, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000181fc239df0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000181fc239df0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000181fc239df0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000181fc239df0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000181fc239df0, 0, 4;
    %end;
    .thread T_2;
    .scope S_00000181fc1669c0;
T_3 ;
    %wait E_00000181fc2268e0;
    %load/vec4 v00000181fc23a610_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v00000181fc23ad90_0, 0;
    %split/vec4 4;
    %assign/vec4 v00000181fc2392b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000181fc23a390_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000181fc239710_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000181fc239350_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000181fc239530_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000181fc239d50_0, 0;
    %assign/vec4 v00000181fc23a430_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v00000181fc23ad90_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v00000181fc2392b0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v00000181fc23a390_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000181fc239710_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000181fc239350_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000181fc239530_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000181fc239d50_0, 0, 1;
    %store/vec4 v00000181fc23a430_0, 0, 1;
    %load/vec4 v00000181fc23aa70_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000181fc23ad90_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000181fc23a430_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000181fc239710_0, 0;
    %load/vec4 v00000181fc23a570_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000181fc2392b0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000181fc2392b0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000181fc2392b0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000181fc2392b0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000181fc2392b0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000181fc2392b0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000181fc2392b0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000181fc2392b0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000181fc2392b0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000181fc2392b0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000181fc23a390_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000181fc2392b0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000181fc23a390_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000181fc2392b0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000181fc2392b0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000181fc239710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000181fc23a430_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000181fc23a390_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000181fc239710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000181fc23a430_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000181fc23a390_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000181fc2392b0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000181fc239710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000181fc23a390_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000181fc2392b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000181fc239710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000181fc23a390_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000181fc2392b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000181fc239710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000181fc23a390_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000181fc2392b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000181fc239710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000181fc23a390_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000181fc239d50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000181fc239710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000181fc23a390_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000181fc239530_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000181fc239350_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000181fc23a390_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000181fc2392b0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000181fc2392b0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000181fc1d5400;
T_4 ;
    %wait E_00000181fc226560;
    %fork t_1, S_00000181fc1d5590;
    %jmp t_0;
    .scope S_00000181fc1d5590;
t_1 ;
    %load/vec4 v00000181fc2676b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000181fc23ab10_0, 0, 32;
T_4.2 ;
    %load/vec4 v00000181fc23ab10_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000181fc23ab10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000181fc2674d0, 0, 4;
    %load/vec4 v00000181fc23ab10_0;
    %addi 1, 0, 32;
    %store/vec4 v00000181fc23ab10_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000181fc267070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v00000181fc267430_0;
    %load/vec4 v00000181fc2683d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000181fc2674d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000181fc2674d0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_00000181fc1d5400;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_00000181fc1d5400;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000181fc268330_0, 0, 32;
T_5.0 ;
    %load/vec4 v00000181fc268330_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v00000181fc268330_0;
    %ix/getv/s 4, v00000181fc268330_0;
    %load/vec4a v00000181fc2674d0, 4;
    %ix/getv/s 4, v00000181fc268330_0;
    %load/vec4a v00000181fc2674d0, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v00000181fc268330_0;
    %addi 1, 0, 32;
    %store/vec4 v00000181fc268330_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_00000181fc206240;
T_6 ;
    %wait E_00000181fc226be0;
    %load/vec4 v00000181fc2686f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000181fc266e90_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v00000181fc266fd0_0;
    %load/vec4 v00000181fc267110_0;
    %add;
    %assign/vec4 v00000181fc266e90_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v00000181fc266fd0_0;
    %load/vec4 v00000181fc267110_0;
    %sub;
    %assign/vec4 v00000181fc266e90_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v00000181fc266fd0_0;
    %load/vec4 v00000181fc267110_0;
    %and;
    %assign/vec4 v00000181fc266e90_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v00000181fc266fd0_0;
    %load/vec4 v00000181fc267110_0;
    %or;
    %assign/vec4 v00000181fc266e90_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v00000181fc266fd0_0;
    %load/vec4 v00000181fc267110_0;
    %xor;
    %assign/vec4 v00000181fc266e90_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v00000181fc266fd0_0;
    %load/vec4 v00000181fc267110_0;
    %or;
    %inv;
    %assign/vec4 v00000181fc266e90_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v00000181fc266fd0_0;
    %load/vec4 v00000181fc267110_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v00000181fc266e90_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v00000181fc267110_0;
    %load/vec4 v00000181fc266fd0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v00000181fc266e90_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v00000181fc266fd0_0;
    %ix/getv 4, v00000181fc267110_0;
    %shiftl 4;
    %assign/vec4 v00000181fc266e90_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v00000181fc266fd0_0;
    %ix/getv 4, v00000181fc267110_0;
    %shiftr 4;
    %assign/vec4 v00000181fc266e90_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000181fc1eda60;
T_7 ;
    %wait E_00000181fc226ea0;
    %load/vec4 v00000181fc2679d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v00000181fc266f30_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000181fc266ad0, 4;
    %assign/vec4 v00000181fc267cf0_0, 0;
T_7.0 ;
    %load/vec4 v00000181fc267a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v00000181fc267570_0;
    %ix/getv 3, v00000181fc266f30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000181fc266ad0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000181fc1eda60;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000181fc267610_0, 0, 32;
T_8.0 ;
    %load/vec4 v00000181fc267610_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000181fc267610_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000181fc266ad0, 0, 4;
    %load/vec4 v00000181fc267610_0;
    %addi 1, 0, 32;
    %store/vec4 v00000181fc267610_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_00000181fc1eda60;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000181fc267610_0, 0, 32;
T_9.0 ;
    %load/vec4 v00000181fc267610_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v00000181fc267610_0;
    %load/vec4a v00000181fc266ad0, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v00000181fc267610_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v00000181fc267610_0;
    %addi 1, 0, 32;
    %store/vec4 v00000181fc267610_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_00000181fc1d5d40;
T_10 ;
    %wait E_00000181fc226560;
    %load/vec4 v00000181fc2a3330_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000181fc2a3bf0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000181fc2a3bf0_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000181fc2a3bf0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000181fc22f350;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000181fc2a2f70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000181fc2a3470_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_00000181fc22f350;
T_12 ;
    %delay 1, 0;
    %load/vec4 v00000181fc2a2f70_0;
    %inv;
    %assign/vec4 v00000181fc2a2f70_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_00000181fc22f350;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./BubbleSort(Silicore_BenchMark)/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000181fc2a3470_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000181fc2a3470_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v00000181fc2a2b10_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
