{
  "module_name": "Kconfig",
  "hash_id": "12a0410f46f925fc9bec0f1ecae57adfa48ed768a45048ebffb9798928ee0c50",
  "original_prompt": "Ingested from linux-6.6.14/drivers/crypto/hisilicon/Kconfig",
  "human_readable_source": "# SPDX-License-Identifier: GPL-2.0\n\nconfig CRYPTO_DEV_HISI_SEC\n\ttristate \"Support for Hisilicon SEC crypto block cipher accelerator\"\n\tselect CRYPTO_SKCIPHER\n\tselect CRYPTO_ALGAPI\n\tselect CRYPTO_LIB_DES\n\tselect SG_SPLIT\n\tdepends on ARM64 || COMPILE_TEST\n\tdepends on HAS_IOMEM\n\thelp\n\t  Support for Hisilicon SEC Engine in Hip06 and Hip07\n\n\t  To compile this as a module, choose M here: the module\n\t  will be called hisi_sec.\n\nconfig CRYPTO_DEV_HISI_SEC2\n\ttristate \"Support for HiSilicon SEC2 crypto block cipher accelerator\"\n\tselect CRYPTO_SKCIPHER\n\tselect CRYPTO_ALGAPI\n\tselect CRYPTO_LIB_DES\n\tselect CRYPTO_DEV_HISI_QM\n\tselect CRYPTO_AEAD\n\tselect CRYPTO_AUTHENC\n\tselect CRYPTO_HMAC\n\tselect CRYPTO_SHA1\n\tselect CRYPTO_SHA256\n\tselect CRYPTO_SHA512\n\tselect CRYPTO_SM4_GENERIC\n\tdepends on PCI_MSI\n\tdepends on UACCE || UACCE=n\n\tdepends on ARM64 || (COMPILE_TEST && 64BIT)\n\tdepends on ACPI\n\thelp\n\t  Support for HiSilicon SEC Engine of version 2 in crypto subsystem.\n\t  It provides AES, SM4, and 3DES algorithms with ECB\n\t  CBC, and XTS cipher mode, and AEAD algorithms.\n\n\t  To compile this as a module, choose M here: the module\n          will be called hisi_sec2.\n\nconfig CRYPTO_DEV_HISI_QM\n\ttristate\n\tdepends on ARM64 || COMPILE_TEST\n\tdepends on PCI_MSI\n\tdepends on UACCE || UACCE=n\n\tdepends on ACPI\n\thelp\n\t  HiSilicon accelerator engines use a common queue management\n\t  interface. Specific engine driver may use this module.\n\nconfig CRYPTO_DEV_HISI_ZIP\n\ttristate \"Support for HiSilicon ZIP accelerator\"\n\tdepends on PCI_MSI\n\tdepends on ARM64 || (COMPILE_TEST && 64BIT)\n\tdepends on !CPU_BIG_ENDIAN || COMPILE_TEST\n\tdepends on UACCE || UACCE=n\n\tdepends on ACPI\n\tselect CRYPTO_DEV_HISI_QM\n\thelp\n\t  Support for HiSilicon ZIP Driver\n\nconfig CRYPTO_DEV_HISI_HPRE\n\ttristate \"Support for HISI HPRE accelerator\"\n\tdepends on PCI_MSI\n\tdepends on UACCE || UACCE=n\n\tdepends on ARM64 || (COMPILE_TEST && 64BIT)\n\tdepends on ACPI\n\tselect CRYPTO_DEV_HISI_QM\n\tselect CRYPTO_DH\n\tselect CRYPTO_RSA\n\tselect CRYPTO_CURVE25519\n\tselect CRYPTO_ECDH\n\thelp\n\t  Support for HiSilicon HPRE(High Performance RSA Engine)\n\t  accelerator, which can accelerate RSA and DH algorithms.\n\nconfig CRYPTO_DEV_HISI_TRNG\n\ttristate \"Support for HISI TRNG Driver\"\n\tdepends on ARM64 && ACPI\n\tselect HW_RANDOM\n\tselect CRYPTO_RNG\n\thelp\n\t  Support for HiSilicon TRNG Driver.\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}