|smg_display
LED8s[0] <= display:inst2.LED8s[0]
LED8s[1] <= display:inst2.LED8s[1]
LED8s[2] <= display:inst2.LED8s[2]
LED8s[3] <= display:inst2.LED8s[3]
LED8s[4] <= display:inst2.LED8s[4]
LED8s[5] <= display:inst2.LED8s[5]
LED8s[6] <= display:inst2.LED8s[6]
LED8s[7] <= display:inst2.LED8s[7]
sys_clk => Clock_Division:inst.CLK
RST => cnt_time:inst1.nreset
SEL[0] <= display:inst2.SEL[0]
SEL[1] <= display:inst2.SEL[1]
SEL[2] <= display:inst2.SEL[2]


|smg_display|display:inst2
CLK => SE[0].CLK
CLK => SE[1].CLK
CLK => SE[2].CLK
count_sec[0] => Equal0.IN1
count_sec[0] => Equal1.IN3
count_sec[0] => Equal2.IN2
count_sec[0] => Equal3.IN3
count_sec[0] => Equal4.IN1
count_sec[0] => Equal5.IN3
count_sec[0] => Equal6.IN1
count_sec[0] => Equal7.IN3
count_sec[0] => Equal8.IN0
count_sec[0] => Equal9.IN3
count_sec[1] => Equal0.IN3
count_sec[1] => Equal1.IN2
count_sec[1] => Equal2.IN1
count_sec[1] => Equal3.IN1
count_sec[1] => Equal4.IN3
count_sec[1] => Equal5.IN2
count_sec[1] => Equal6.IN0
count_sec[1] => Equal7.IN0
count_sec[1] => Equal8.IN3
count_sec[1] => Equal9.IN2
count_sec[2] => Equal0.IN2
count_sec[2] => Equal1.IN1
count_sec[2] => Equal2.IN0
count_sec[2] => Equal3.IN0
count_sec[2] => Equal4.IN0
count_sec[2] => Equal5.IN0
count_sec[2] => Equal6.IN3
count_sec[2] => Equal7.IN2
count_sec[2] => Equal8.IN2
count_sec[2] => Equal9.IN1
count_sec[3] => Equal0.IN0
count_sec[3] => Equal1.IN0
count_sec[3] => Equal2.IN3
count_sec[3] => Equal3.IN2
count_sec[3] => Equal4.IN2
count_sec[3] => Equal5.IN1
count_sec[3] => Equal6.IN2
count_sec[3] => Equal7.IN1
count_sec[3] => Equal8.IN1
count_sec[3] => Equal9.IN0
LED8s[0] <= LED8s.DB_MAX_OUTPUT_PORT_TYPE
LED8s[1] <= LED8s.DB_MAX_OUTPUT_PORT_TYPE
LED8s[2] <= LED8s.DB_MAX_OUTPUT_PORT_TYPE
LED8s[3] <= LED8s.DB_MAX_OUTPUT_PORT_TYPE
LED8s[4] <= LED8s.DB_MAX_OUTPUT_PORT_TYPE
LED8s[5] <= LED8s.DB_MAX_OUTPUT_PORT_TYPE
LED8s[6] <= LED8s.DB_MAX_OUTPUT_PORT_TYPE
LED8s[7] <= <GND>
SEL[0] <= SE[0].DB_MAX_OUTPUT_PORT_TYPE
SEL[1] <= SE[1].DB_MAX_OUTPUT_PORT_TYPE
SEL[2] <= SE[2].DB_MAX_OUTPUT_PORT_TYPE


|smg_display|Clock_Division:inst
CLK => CLK_ms~reg0.CLK
CLK => CLK_1s~reg0.CLK
CLK => tmp1[0].CLK
CLK => tmp1[1].CLK
CLK => tmp1[2].CLK
CLK => tmp1[3].CLK
CLK => tmp1[4].CLK
CLK => tmp1[5].CLK
CLK => tmp1[6].CLK
CLK => tmp1[7].CLK
CLK => tmp1[8].CLK
CLK => tmp1[9].CLK
CLK => tmp1[10].CLK
CLK => tmp1[11].CLK
CLK => tmp1[12].CLK
CLK => tmp1[13].CLK
CLK => tmp1[14].CLK
CLK => tmp1[15].CLK
CLK => tmp1[16].CLK
CLK => tmp1[17].CLK
CLK => tmp1[18].CLK
CLK => tmp1[19].CLK
CLK => tmp1[20].CLK
CLK => tmp1[21].CLK
CLK => tmp1[22].CLK
CLK => tmp1[23].CLK
CLK => tmp1[24].CLK
CLK => tmp1[25].CLK
CLK_ms <= CLK_ms~reg0.DB_MAX_OUTPUT_PORT_TYPE
CLK_1s <= CLK_1s~reg0.DB_MAX_OUTPUT_PORT_TYPE


|smg_display|cnt_time:inst1
nreset => count[0].ACLR
nreset => count[1].ACLR
nreset => count[2].ACLR
nreset => count[3].ACLR
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
count_sec[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
count_sec[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
count_sec[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
count_sec[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE


