# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../project_2.gen/sources_1/bd/design_1/ipshared/3cbc" --include "../../../../project_2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../project_2.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog" --include "../../../../project_2.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_myip_pong2_0_0/src/design_6_clk_wiz_0_0" --include "C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../project_2.srcs/sources_1/imports/Downloads/P2_axi_urbana2_S2025/P2_axi_urbana2_S2025/vhdl/rsacypher_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
