#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Thu Nov 17 16:29:38 2022
# Process ID: 2931
# Current directory: /home/fralenzi
# Command line: vivado
# Log file: /home/fralenzi/vivado.log
# Journal file: /home/fralenzi/vivado.jou
# Running On: PC-Fralenzi, OS: Linux, CPU Frequency: 1787.162 MHz, CPU Physical cores: 2, Host memory: 16462 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project /home/fralenzi/SDF_proj_v1/SDF_proj_v1.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/fralenzi/SDF_proj_v1/SDF_proj_v1.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 7607.211 ; gain = 89.234 ; free physical = 11015 ; free virtual = 15864
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sim_1/new/tb_Rot-ROM.vhd w ]
add_files -fileset sim_1 /home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sim_1/new/tb_Rot-ROM.vhd
update_compile_order -fileset sim_1
set_property file_type {VHDL 2008} [get_files  /home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sim_1/new/tb_Rot-ROM.vhd]
export_ip_user_files -of_objects  [get_files /home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sim_1/new/tb_Rot-ROM.vhd] -no_script -reset -force -quiet
remove_files  -fileset sim_1 /home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sim_1/new/tb_Rot-ROM.vhd
file delete -force /home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sim_1/new/tb_Rot-ROM.vhd
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sim_1/new/tb_Rot_ROM.vhd w ]
add_files -fileset sim_1 /home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sim_1/new/tb_Rot_ROM.vhd
update_compile_order -fileset sim_1
set_property top tb_Rot_ROM [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_Rot_ROM'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/fralenzi/SDF_proj_v1/SDF_proj_v1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Rot_ROM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/fralenzi/SDF_proj_v1/SDF_proj_v1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_Rot_ROM_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sim_1/new/tb_Rot_ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_Rot_ROM'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/fralenzi/SDF_proj_v1/SDF_proj_v1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_Rot_ROM_behav xil_defaultlib.tb_Rot_ROM -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_Rot_ROM_behav xil_defaultlib.tb_Rot_ROM -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
ERROR: [XSIM 43-3316] Signal SIGSEGV received.
Printing stacktrace...

[0] /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab() [0x8229fa]
[1] /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab() [0x872f6d]
[2] /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab() [0x873597]
[3] /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab() [0x873877]
[4] /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab() [0x873a7b]
[5] /tools/Xilinx/Vivado/2022.1/lib/lnx64.o/libxsimverific.so(Verific::VhdlVisitor::TraverseArray(Verific::Array const*)+0x3d) [0x7f716af97c4d]
[6] /tools/Xilinx/Vivado/2022.1/lib/lnx64.o/libxsimverific.so(Verific::VhdlVisitor::Visit(Verific::VhdlPackageBody&)+0x5e) [0x7f716af9c21e]
[7] /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab() [0x86a55d]
[8] /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab() [0x8684c0]
[9] /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab() [0x86820e]
[10] /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab() [0x869fa5]
[11] /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab() [0x87185b]
[12] /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab() [0x8250fd]
[13] /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab() [0x54201e]
[14] /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab() [0x555040]
[15] /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab() [0x4dec44]
[16] /lib/x86_64-linux-gnu/libc.so.6(__libc_start_main+0xf3) [0x7f7169b69083]
[17] /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab() [0x53fcf7]

Done
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/fralenzi/SDF_proj_v1/SDF_proj_v1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/fralenzi/SDF_proj_v1/SDF_proj_v1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property file_type {VHDL 2008} [get_files  /home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sim_1/new/tb_Rot_ROM.vhd]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_Rot_ROM'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/fralenzi/SDF_proj_v1/SDF_proj_v1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Rot_ROM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/fralenzi/SDF_proj_v1/SDF_proj_v1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_Rot_ROM_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sim_1/new/tb_Rot_ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_Rot_ROM'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/fralenzi/SDF_proj_v1/SDF_proj_v1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_Rot_ROM_behav xil_defaultlib.tb_Rot_ROM -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_Rot_ROM_behav xil_defaultlib.tb_Rot_ROM -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package ieee.math_complex
Compiling package ieee.fixed_float_types
Compiling package ieee.fixed_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Rotator [\Rotator(data_width=16)\]
Compiling architecture behavioral of entity xil_defaultlib.TF_ROM [\TF_ROM(addr_length=5)\]
Compiling architecture behavioral of entity xil_defaultlib.tb_rot_rom
Built simulation snapshot tb_Rot_ROM_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/fralenzi/SDF_proj_v1/SDF_proj_v1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Rot_ROM_behav -key {Behavioral:sim_1:Functional:tb_Rot_ROM} -tclbatch {tb_Rot_ROM.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_Rot_ROM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Rot_ROM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 7838.820 ; gain = 57.230 ; free physical = 8324 ; free virtual = 14435
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_Rot_ROM'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/fralenzi/SDF_proj_v1/SDF_proj_v1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Rot_ROM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/fralenzi/SDF_proj_v1/SDF_proj_v1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_Rot_ROM_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_Rot_ROM'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/fralenzi/SDF_proj_v1/SDF_proj_v1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/fralenzi/SDF_proj_v1/SDF_proj_v1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_Rot_ROM_behav xil_defaultlib.tb_Rot_ROM -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_Rot_ROM_behav xil_defaultlib.tb_Rot_ROM -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_Rot_ROM'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/fralenzi/SDF_proj_v1/SDF_proj_v1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/fralenzi/SDF_proj_v1/SDF_proj_v1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_Rot_ROM_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sim_1/new/tb_Rot_ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_Rot_ROM'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_Rot_ROM'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/fralenzi/SDF_proj_v1/SDF_proj_v1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/fralenzi/SDF_proj_v1/SDF_proj_v1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_Rot_ROM_behav xil_defaultlib.tb_Rot_ROM -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_Rot_ROM_behav xil_defaultlib.tb_Rot_ROM -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package ieee.math_complex
Compiling package ieee.fixed_float_types
Compiling package ieee.fixed_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Rotator [\Rotator(data_width=16)\]
Compiling architecture behavioral of entity xil_defaultlib.TF_ROM [\TF_ROM(addr_length=5)\]
Compiling architecture behavioral of entity xil_defaultlib.tb_rot_rom
Built simulation snapshot tb_Rot_ROM_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 7845.547 ; gain = 4.727 ; free physical = 6943 ; free virtual = 13534
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_Rot_ROM'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/fralenzi/SDF_proj_v1/SDF_proj_v1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/fralenzi/SDF_proj_v1/SDF_proj_v1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_Rot_ROM_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_Rot_ROM'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/fralenzi/SDF_proj_v1/SDF_proj_v1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/fralenzi/SDF_proj_v1/SDF_proj_v1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_Rot_ROM_behav xil_defaultlib.tb_Rot_ROM -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_Rot_ROM_behav xil_defaultlib.tb_Rot_ROM -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_Rot_ROM'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/fralenzi/SDF_proj_v1/SDF_proj_v1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/fralenzi/SDF_proj_v1/SDF_proj_v1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_Rot_ROM_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_Rot_ROM'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/fralenzi/SDF_proj_v1/SDF_proj_v1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/fralenzi/SDF_proj_v1/SDF_proj_v1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_Rot_ROM_behav xil_defaultlib.tb_Rot_ROM -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_Rot_ROM_behav xil_defaultlib.tb_Rot_ROM -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
save_wave_config {/home/fralenzi/SDF_proj_v1/tb_Rot_ROM_behav.wcfg}
add_files -fileset sim_1 -norecurse /home/fralenzi/SDF_proj_v1/tb_Rot_ROM_behav.wcfg
set_property xsim.view /home/fralenzi/SDF_proj_v1/tb_Rot_ROM_behav.wcfg [get_filesets sim_1]
set_property top SR_FIFO [current_fileset]
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a12tcpg238-1
Top: SR_FIFO
INFO: [Device 21-403] Loading part xc7a12tcpg238-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 7877.840 ; gain = 0.000 ; free physical = 5431 ; free virtual = 12350
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'SR_FIFO' [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SR_FIFO.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'SR_FIFO' (0#1) [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SR_FIFO.vhd:37]
WARNING: [Synth 8-5856] 3D RAM temp_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  temp_reg 
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 7877.840 ; gain = 0.000 ; free physical = 5492 ; free virtual = 12422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 7877.840 ; gain = 0.000 ; free physical = 5492 ; free virtual = 12423
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 7877.840 ; gain = 0.000 ; free physical = 5492 ; free virtual = 12423
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7877.840 ; gain = 0.000 ; free physical = 5485 ; free virtual = 12416
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7907.789 ; gain = 0.000 ; free physical = 5399 ; free virtual = 12342
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 7969.312 ; gain = 91.473 ; free physical = 5322 ; free virtual = 12271
5 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 7969.312 ; gain = 96.461 ; free physical = 5322 ; free virtual = 12271
set_property top TF_ROM [current_fileset]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 8002.117 ; gain = 32.805 ; free physical = 5243 ; free virtual = 12194
---------------------------------------------------------------------------------
ERROR: [Synth 8-439] module 'TF_ROM' not found
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 8069.461 ; gain = 100.148 ; free physical = 5153 ; free virtual = 12104
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 8069.461 ; gain = 100.148 ; free physical = 5326 ; free virtual = 12277
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
update_compile_order -fileset sources_1
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a12tcpg238-1
Top: TF_ROM
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 8087.469 ; gain = 0.000 ; free physical = 5324 ; free virtual = 12294
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TF_ROM' [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/TF_ROM.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'TF_ROM' (0#1) [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/TF_ROM.vhd:44]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 8087.469 ; gain = 0.000 ; free physical = 5383 ; free virtual = 12351
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 8087.469 ; gain = 0.000 ; free physical = 5383 ; free virtual = 12351
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 8087.469 ; gain = 0.000 ; free physical = 5383 ; free virtual = 12351
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8087.469 ; gain = 0.000 ; free physical = 5376 ; free virtual = 12344
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8090.469 ; gain = 0.000 ; free physical = 5323 ; free virtual = 12291
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 8124.488 ; gain = 37.020 ; free physical = 5270 ; free virtual = 12229
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 8124.488 ; gain = 37.020 ; free physical = 5270 ; free virtual = 12229
close_design
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top SDF_Stage [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_Rot_ROM'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/fralenzi/SDF_proj_v1/SDF_proj_v1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Rot_ROM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/fralenzi/SDF_proj_v1/SDF_proj_v1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_Rot_ROM_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/fralenzi/SDF_proj_v1/SDF_proj_v1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_Rot_ROM_behav xil_defaultlib.tb_Rot_ROM -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_Rot_ROM_behav xil_defaultlib.tb_Rot_ROM -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/fralenzi/SDF_proj_v1/SDF_proj_v1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Rot_ROM_behav -key {Behavioral:sim_1:Functional:tb_Rot_ROM} -tclbatch {tb_Rot_ROM.tcl} -view {/home/fralenzi/SDF_proj_v1/tb_Rot_ROM_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/fralenzi/SDF_proj_v1/tb_Rot_ROM_behav.wcfg
source tb_Rot_ROM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Rot_ROM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a12tcpg238-1
Top: SDF_Stage
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 8153.500 ; gain = 0.000 ; free physical = 5280 ; free virtual = 12308
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'SDF_Stage' [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:35]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter PRECISION bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'R2_BU' declared at '/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/R2_BU.vhd:12' bound to instance 'BU_inst' of component 'R2_BU' [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:188]
INFO: [Synth 8-638] synthesizing module 'R2_BU' [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/R2_BU.vhd:35]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter PRECISION bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'R2_BU' (0#1) [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/R2_BU.vhd:35]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter TF_WIDTH bound to: 8 - type: integer 
	Parameter PRECISION bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'Rotator' declared at '/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/Rotator.vhd:11' bound to instance 'Rotator_inst' of component 'Rotator' [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:211]
INFO: [Synth 8-638] synthesizing module 'Rotator' [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/Rotator.vhd:35]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter TF_WIDTH bound to: 8 - type: integer 
	Parameter PRECISION bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Rotator' (0#1) [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/Rotator.vhd:35]
	Parameter SR_WIDTH bound to: 32 - type: integer 
	Parameter SR_DEPTH bound to: 4096 - type: integer 
	Parameter SR_INIT bound to: 0.000000 - type: double 
	Parameter PRECISION bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'SR_FIFO' declared at '/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SR_FIFO.vhd:14' bound to instance 'SR_FIFO_inst' of component 'SR_FIFO' [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:234]
INFO: [Synth 8-638] synthesizing module 'SR_FIFO' [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SR_FIFO.vhd:37]
	Parameter SR_WIDTH bound to: 32 - type: integer 
	Parameter SR_DEPTH bound to: 4096 - type: integer 
	Parameter SR_INIT bound to: 0.000000 - type: double 
	Parameter PRECISION bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SR_FIFO' (0#1) [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SR_FIFO.vhd:37]
	Parameter ADDR_LENGTH bound to: 9 - type: integer 
	Parameter TF_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'TF_ROM' declared at '/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/TF_ROM.vhd:23' bound to instance 'TF_ROM_inst' of component 'TF_ROM' [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:255]
INFO: [Synth 8-638] synthesizing module 'TF_ROM' [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/TF_ROM.vhd:44]
	Parameter ADDR_LENGTH bound to: 9 - type: integer 
	Parameter TF_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TF_ROM' (0#1) [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/TF_ROM.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'SDF_Stage' (0#1) [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:35]
WARNING: [Synth 8-5856] 3D RAM temp_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  temp_reg 
WARNING: [Synth 8-6014] Unused sequential element InDec_FIFOMux_reg[1] was removed.  [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:312]
WARNING: [Synth 8-6014] Unused sequential element InDec_FIFOMux_reg[0] was removed.  [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:312]
WARNING: [Synth 8-6014] Unused sequential element FIFODec_OutMux_reg[1] was removed.  [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:336]
WARNING: [Synth 8-6014] Unused sequential element FIFODec_OutMux_reg[0] was removed.  [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:336]
WARNING: [Synth 8-6014] Unused sequential element Data_in_ppF_reg[1] was removed.  [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:348]
WARNING: [Synth 8-6014] Unused sequential element Data_in_ppF_reg[0] was removed.  [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:348]
WARNING: [Synth 8-6014] Unused sequential element InDec_FIFOMux_pp1_reg[1] was removed.  [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:313]
WARNING: [Synth 8-6014] Unused sequential element InDec_FIFOMux_pp1_reg[0] was removed.  [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:313]
WARNING: [Synth 8-6014] Unused sequential element InDec_FIFOMux_pp2_reg[1] was removed.  [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:314]
WARNING: [Synth 8-6014] Unused sequential element InDec_FIFOMux_pp2_reg[0] was removed.  [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:314]
WARNING: [Synth 8-6014] Unused sequential element InDec_FIFOMux_pp3_reg[1] was removed.  [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:315]
WARNING: [Synth 8-6014] Unused sequential element InDec_FIFOMux_pp3_reg[0] was removed.  [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:315]
WARNING: [Synth 8-6014] Unused sequential element InDec_FIFOMux_pp4_reg[1] was removed.  [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:316]
WARNING: [Synth 8-6014] Unused sequential element InDec_FIFOMux_pp4_reg[0] was removed.  [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:316]
WARNING: [Synth 8-6014] Unused sequential element InDec_FIFOMux_pp5_reg[1] was removed.  [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:317]
WARNING: [Synth 8-6014] Unused sequential element InDec_FIFOMux_pp5_reg[0] was removed.  [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:317]
WARNING: [Synth 8-6014] Unused sequential element InDec_FIFOMux_ppF_reg[1] was removed.  [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:318]
WARNING: [Synth 8-6014] Unused sequential element InDec_FIFOMux_ppF_reg[0] was removed.  [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:318]
WARNING: [Synth 8-6014] Unused sequential element FIFODec_OutMux_pp1_reg[1] was removed.  [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:337]
WARNING: [Synth 8-6014] Unused sequential element FIFODec_OutMux_pp1_reg[0] was removed.  [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:337]
WARNING: [Synth 8-6014] Unused sequential element FIFODec_OutMux_pp2_reg[1] was removed.  [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:338]
WARNING: [Synth 8-6014] Unused sequential element FIFODec_OutMux_pp2_reg[0] was removed.  [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:338]
WARNING: [Synth 8-6014] Unused sequential element FIFODec_OutMux_pp3_reg[1] was removed.  [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:339]
WARNING: [Synth 8-6014] Unused sequential element FIFODec_OutMux_pp3_reg[0] was removed.  [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:339]
WARNING: [Synth 8-6014] Unused sequential element FIFODec_OutMux_pp4_reg[1] was removed.  [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:340]
WARNING: [Synth 8-6014] Unused sequential element FIFODec_OutMux_pp4_reg[0] was removed.  [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:340]
WARNING: [Synth 8-6014] Unused sequential element FIFODec_OutMux_pp5_reg[1] was removed.  [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:341]
WARNING: [Synth 8-6014] Unused sequential element FIFODec_OutMux_pp5_reg[0] was removed.  [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:341]
WARNING: [Synth 8-6014] Unused sequential element FIFODec_OutMux_ppF_reg[1] was removed.  [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:342]
WARNING: [Synth 8-6014] Unused sequential element FIFODec_OutMux_ppF_reg[0] was removed.  [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:342]
WARNING: [Synth 8-6014] Unused sequential element BU_FIFOMux_pp1_reg[1] was removed.  [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:321]
WARNING: [Synth 8-6014] Unused sequential element BU_FIFOMux_pp1_reg[0] was removed.  [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:321]
WARNING: [Synth 8-6014] Unused sequential element BU_FIFOMux_pp2_reg[1] was removed.  [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:322]
WARNING: [Synth 8-6014] Unused sequential element BU_FIFOMux_pp2_reg[0] was removed.  [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:322]
WARNING: [Synth 8-6014] Unused sequential element BU_FIFOMux_ppF_reg[1] was removed.  [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:323]
WARNING: [Synth 8-6014] Unused sequential element BU_FIFOMux_ppF_reg[0] was removed.  [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:323]
WARNING: [Synth 8-3848] Net Re_Data_out in module/entity SDF_Stage does not have driver. [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:29]
WARNING: [Synth 8-3848] Net Im_Data_out in module/entity SDF_Stage does not have driver. [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:30]
WARNING: [Synth 8-7129] Port Re_Data_out[31] in module SDF_Stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port Re_Data_out[30] in module SDF_Stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port Re_Data_out[29] in module SDF_Stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port Re_Data_out[28] in module SDF_Stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port Re_Data_out[27] in module SDF_Stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port Re_Data_out[26] in module SDF_Stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port Re_Data_out[25] in module SDF_Stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port Re_Data_out[24] in module SDF_Stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port Re_Data_out[23] in module SDF_Stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port Re_Data_out[22] in module SDF_Stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port Re_Data_out[21] in module SDF_Stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port Re_Data_out[20] in module SDF_Stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port Re_Data_out[19] in module SDF_Stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port Re_Data_out[18] in module SDF_Stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port Re_Data_out[17] in module SDF_Stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port Re_Data_out[16] in module SDF_Stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port Re_Data_out[15] in module SDF_Stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port Re_Data_out[14] in module SDF_Stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port Re_Data_out[13] in module SDF_Stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port Re_Data_out[12] in module SDF_Stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port Re_Data_out[11] in module SDF_Stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port Re_Data_out[10] in module SDF_Stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port Re_Data_out[9] in module SDF_Stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port Re_Data_out[8] in module SDF_Stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port Re_Data_out[7] in module SDF_Stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port Re_Data_out[6] in module SDF_Stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port Re_Data_out[5] in module SDF_Stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port Re_Data_out[4] in module SDF_Stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port Re_Data_out[3] in module SDF_Stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port Re_Data_out[2] in module SDF_Stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port Re_Data_out[1] in module SDF_Stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port Re_Data_out[0] in module SDF_Stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port Im_Data_out[31] in module SDF_Stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port Im_Data_out[30] in module SDF_Stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port Im_Data_out[29] in module SDF_Stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port Im_Data_out[28] in module SDF_Stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port Im_Data_out[27] in module SDF_Stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port Im_Data_out[26] in module SDF_Stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port Im_Data_out[25] in module SDF_Stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port Im_Data_out[24] in module SDF_Stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port Im_Data_out[23] in module SDF_Stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port Im_Data_out[22] in module SDF_Stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port Im_Data_out[21] in module SDF_Stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port Im_Data_out[20] in module SDF_Stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port Im_Data_out[19] in module SDF_Stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port Im_Data_out[18] in module SDF_Stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port Im_Data_out[17] in module SDF_Stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port Im_Data_out[16] in module SDF_Stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port Im_Data_out[15] in module SDF_Stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port Im_Data_out[14] in module SDF_Stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port Im_Data_out[13] in module SDF_Stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port Im_Data_out[12] in module SDF_Stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port Im_Data_out[11] in module SDF_Stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port Im_Data_out[10] in module SDF_Stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port Im_Data_out[9] in module SDF_Stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port Im_Data_out[8] in module SDF_Stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port Im_Data_out[7] in module SDF_Stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port Im_Data_out[6] in module SDF_Stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port Im_Data_out[5] in module SDF_Stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port Im_Data_out[4] in module SDF_Stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port Im_Data_out[3] in module SDF_Stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port Im_Data_out[2] in module SDF_Stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port Im_Data_out[1] in module SDF_Stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port Im_Data_out[0] in module SDF_Stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port Re_Data_in[31] in module SDF_Stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port Re_Data_in[30] in module SDF_Stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port Re_Data_in[29] in module SDF_Stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port Re_Data_in[28] in module SDF_Stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port Re_Data_in[27] in module SDF_Stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port Re_Data_in[26] in module SDF_Stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port Re_Data_in[25] in module SDF_Stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port Re_Data_in[24] in module SDF_Stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port Re_Data_in[23] in module SDF_Stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port Re_Data_in[22] in module SDF_Stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port Re_Data_in[21] in module SDF_Stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port Re_Data_in[20] in module SDF_Stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port Re_Data_in[19] in module SDF_Stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port Re_Data_in[18] in module SDF_Stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port Re_Data_in[17] in module SDF_Stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port Re_Data_in[16] in module SDF_Stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port Re_Data_in[15] in module SDF_Stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port Re_Data_in[14] in module SDF_Stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port Re_Data_in[13] in module SDF_Stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port Re_Data_in[12] in module SDF_Stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port Re_Data_in[11] in module SDF_Stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port Re_Data_in[10] in module SDF_Stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port Re_Data_in[9] in module SDF_Stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port Re_Data_in[8] in module SDF_Stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port Re_Data_in[7] in module SDF_Stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port Re_Data_in[6] in module SDF_Stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port Re_Data_in[5] in module SDF_Stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port Re_Data_in[4] in module SDF_Stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port Re_Data_in[3] in module SDF_Stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port Re_Data_in[2] in module SDF_Stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port Re_Data_in[1] in module SDF_Stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port Re_Data_in[0] in module SDF_Stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port Im_Data_in[31] in module SDF_Stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port Im_Data_in[30] in module SDF_Stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port Im_Data_in[29] in module SDF_Stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port Im_Data_in[28] in module SDF_Stage is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 8166.090 ; gain = 12.590 ; free physical = 5135 ; free virtual = 12165
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 8185.934 ; gain = 32.434 ; free physical = 5138 ; free virtual = 12168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 8185.934 ; gain = 32.434 ; free physical = 5138 ; free virtual = 12168
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 8261.652 ; gain = 0.000 ; free physical = 4913 ; free virtual = 11938
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 8548.266 ; gain = 0.000 ; free physical = 4690 ; free virtual = 11711
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:34 ; elapsed = 00:00:27 . Memory (MB): peak = 8654.988 ; gain = 501.488 ; free physical = 4729 ; free virtual = 11758
17 Infos, 140 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:27 . Memory (MB): peak = 8654.988 ; gain = 501.488 ; free physical = 4729 ; free virtual = 11758
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a12tcpg238-1
Top: SDF_Stage
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 8654.988 ; gain = 0.000 ; free physical = 5203 ; free virtual = 12295
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'SDF_Stage' [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:35]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter PRECISION bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'R2_BU' declared at '/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/R2_BU.vhd:12' bound to instance 'BU_inst' of component 'R2_BU' [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:188]
INFO: [Synth 8-638] synthesizing module 'R2_BU' [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/R2_BU.vhd:35]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter PRECISION bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'R2_BU' (0#1) [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/R2_BU.vhd:35]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter TF_WIDTH bound to: 8 - type: integer 
	Parameter PRECISION bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'Rotator' declared at '/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/Rotator.vhd:11' bound to instance 'Rotator_inst' of component 'Rotator' [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:211]
INFO: [Synth 8-638] synthesizing module 'Rotator' [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/Rotator.vhd:35]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter TF_WIDTH bound to: 8 - type: integer 
	Parameter PRECISION bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Rotator' (0#1) [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/Rotator.vhd:35]
	Parameter SR_WIDTH bound to: 32 - type: integer 
	Parameter SR_DEPTH bound to: 4096 - type: integer 
	Parameter SR_INIT bound to: 0.000000 - type: double 
	Parameter PRECISION bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'SR_FIFO' declared at '/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SR_FIFO.vhd:14' bound to instance 'SR_FIFO_inst' of component 'SR_FIFO' [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:234]
INFO: [Synth 8-638] synthesizing module 'SR_FIFO' [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SR_FIFO.vhd:37]
	Parameter SR_WIDTH bound to: 32 - type: integer 
	Parameter SR_DEPTH bound to: 4096 - type: integer 
	Parameter SR_INIT bound to: 0.000000 - type: double 
	Parameter PRECISION bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SR_FIFO' (0#1) [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SR_FIFO.vhd:37]
	Parameter ADDR_LENGTH bound to: 9 - type: integer 
	Parameter TF_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'TF_ROM' declared at '/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/TF_ROM.vhd:23' bound to instance 'TF_ROM_inst' of component 'TF_ROM' [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:255]
INFO: [Synth 8-638] synthesizing module 'TF_ROM' [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/TF_ROM.vhd:44]
	Parameter ADDR_LENGTH bound to: 9 - type: integer 
	Parameter TF_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TF_ROM' (0#1) [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/TF_ROM.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'SDF_Stage' (0#1) [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:35]
WARNING: [Synth 8-5856] 3D RAM temp_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  temp_reg 
WARNING: [Synth 8-6014] Unused sequential element InDec_FIFOMux_reg[1] was removed.  [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:318]
WARNING: [Synth 8-6014] Unused sequential element InDec_FIFOMux_reg[0] was removed.  [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:318]
WARNING: [Synth 8-6014] Unused sequential element FIFODec_OutMux_reg[1] was removed.  [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:342]
WARNING: [Synth 8-6014] Unused sequential element FIFODec_OutMux_reg[0] was removed.  [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:342]
WARNING: [Synth 8-6014] Unused sequential element InDec_FIFOMux_pp1_reg[1] was removed.  [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element InDec_FIFOMux_pp1_reg[0] was removed.  [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element InDec_FIFOMux_pp2_reg[1] was removed.  [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:320]
WARNING: [Synth 8-6014] Unused sequential element InDec_FIFOMux_pp2_reg[0] was removed.  [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:320]
WARNING: [Synth 8-6014] Unused sequential element InDec_FIFOMux_pp3_reg[1] was removed.  [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:321]
WARNING: [Synth 8-6014] Unused sequential element InDec_FIFOMux_pp3_reg[0] was removed.  [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:321]
WARNING: [Synth 8-6014] Unused sequential element InDec_FIFOMux_pp4_reg[1] was removed.  [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:322]
WARNING: [Synth 8-6014] Unused sequential element InDec_FIFOMux_pp4_reg[0] was removed.  [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:322]
WARNING: [Synth 8-6014] Unused sequential element InDec_FIFOMux_pp5_reg[1] was removed.  [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:323]
WARNING: [Synth 8-6014] Unused sequential element InDec_FIFOMux_pp5_reg[0] was removed.  [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:323]
WARNING: [Synth 8-6014] Unused sequential element InDec_FIFOMux_ppF_reg[1] was removed.  [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:324]
WARNING: [Synth 8-6014] Unused sequential element InDec_FIFOMux_ppF_reg[0] was removed.  [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:324]
WARNING: [Synth 8-6014] Unused sequential element FIFODec_OutMux_pp1_reg[1] was removed.  [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:343]
WARNING: [Synth 8-6014] Unused sequential element FIFODec_OutMux_pp1_reg[0] was removed.  [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:343]
WARNING: [Synth 8-6014] Unused sequential element FIFODec_OutMux_pp2_reg[1] was removed.  [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:344]
WARNING: [Synth 8-6014] Unused sequential element FIFODec_OutMux_pp2_reg[0] was removed.  [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:344]
WARNING: [Synth 8-6014] Unused sequential element FIFODec_OutMux_pp3_reg[1] was removed.  [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:345]
WARNING: [Synth 8-6014] Unused sequential element FIFODec_OutMux_pp3_reg[0] was removed.  [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:345]
WARNING: [Synth 8-6014] Unused sequential element FIFODec_OutMux_pp4_reg[1] was removed.  [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:346]
WARNING: [Synth 8-6014] Unused sequential element FIFODec_OutMux_pp4_reg[0] was removed.  [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:346]
WARNING: [Synth 8-6014] Unused sequential element FIFODec_OutMux_pp5_reg[1] was removed.  [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:347]
WARNING: [Synth 8-6014] Unused sequential element FIFODec_OutMux_pp5_reg[0] was removed.  [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:347]
WARNING: [Synth 8-6014] Unused sequential element FIFODec_OutMux_ppF_reg[1] was removed.  [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:348]
WARNING: [Synth 8-6014] Unused sequential element FIFODec_OutMux_ppF_reg[0] was removed.  [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:348]
WARNING: [Synth 8-6014] Unused sequential element BU_FIFOMux_pp1_reg[1] was removed.  [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:327]
WARNING: [Synth 8-6014] Unused sequential element BU_FIFOMux_pp1_reg[0] was removed.  [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:327]
WARNING: [Synth 8-6014] Unused sequential element BU_FIFOMux_pp2_reg[1] was removed.  [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:328]
WARNING: [Synth 8-6014] Unused sequential element BU_FIFOMux_pp2_reg[0] was removed.  [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:328]
WARNING: [Synth 8-6014] Unused sequential element BU_FIFOMux_ppF_reg[1] was removed.  [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:329]
WARNING: [Synth 8-6014] Unused sequential element BU_FIFOMux_ppF_reg[0] was removed.  [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:329]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 8654.988 ; gain = 0.000 ; free physical = 5095 ; free virtual = 12177
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 8654.988 ; gain = 0.000 ; free physical = 5095 ; free virtual = 12177
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 8654.988 ; gain = 0.000 ; free physical = 5095 ; free virtual = 12177
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 8654.988 ; gain = 0.000 ; free physical = 4882 ; free virtual = 11963
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 8654.988 ; gain = 0.000 ; free physical = 4657 ; free virtual = 11738
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:33 ; elapsed = 00:00:27 . Memory (MB): peak = 8690.770 ; gain = 35.781 ; free physical = 4682 ; free virtual = 11778
16 Infos, 36 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:27 . Memory (MB): peak = 8690.770 ; gain = 35.781 ; free physical = 4682 ; free virtual = 11778
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a12tcpg238-1
Top: SDF_Stage
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 8728.766 ; gain = 0.000 ; free physical = 5147 ; free virtual = 12230
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'SDF_Stage' [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:35]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter PRECISION bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'R2_BU' declared at '/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/R2_BU.vhd:12' bound to instance 'BU_inst' of component 'R2_BU' [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:188]
INFO: [Synth 8-638] synthesizing module 'R2_BU' [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/R2_BU.vhd:35]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter PRECISION bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'R2_BU' (0#1) [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/R2_BU.vhd:35]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter TF_WIDTH bound to: 8 - type: integer 
	Parameter PRECISION bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'Rotator' declared at '/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/Rotator.vhd:11' bound to instance 'Rotator_inst' of component 'Rotator' [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:211]
INFO: [Synth 8-638] synthesizing module 'Rotator' [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/Rotator.vhd:35]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter TF_WIDTH bound to: 8 - type: integer 
	Parameter PRECISION bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Rotator' (0#1) [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/Rotator.vhd:35]
	Parameter SR_WIDTH bound to: 8 - type: integer 
	Parameter SR_DEPTH bound to: 16 - type: integer 
	Parameter SR_INIT bound to: 0.000000 - type: double 
	Parameter PRECISION bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'SR_FIFO' declared at '/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SR_FIFO.vhd:14' bound to instance 'SR_FIFO_inst' of component 'SR_FIFO' [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:234]
INFO: [Synth 8-638] synthesizing module 'SR_FIFO' [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SR_FIFO.vhd:37]
	Parameter SR_WIDTH bound to: 8 - type: integer 
	Parameter SR_DEPTH bound to: 16 - type: integer 
	Parameter SR_INIT bound to: 0.000000 - type: double 
	Parameter PRECISION bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SR_FIFO' (0#1) [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SR_FIFO.vhd:37]
	Parameter ADDR_LENGTH bound to: 3 - type: integer 
	Parameter TF_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'TF_ROM' declared at '/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/TF_ROM.vhd:23' bound to instance 'TF_ROM_inst' of component 'TF_ROM' [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:255]
INFO: [Synth 8-638] synthesizing module 'TF_ROM' [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/TF_ROM.vhd:44]
	Parameter ADDR_LENGTH bound to: 3 - type: integer 
	Parameter TF_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TF_ROM' (0#1) [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/TF_ROM.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'SDF_Stage' (0#1) [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:35]
WARNING: [Synth 8-5856] 3D RAM temp_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  temp_reg 
WARNING: [Synth 8-6014] Unused sequential element InDec_FIFOMux_reg[1] was removed.  [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:318]
WARNING: [Synth 8-6014] Unused sequential element InDec_FIFOMux_reg[0] was removed.  [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:318]
WARNING: [Synth 8-6014] Unused sequential element FIFODec_OutMux_reg[1] was removed.  [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:342]
WARNING: [Synth 8-6014] Unused sequential element FIFODec_OutMux_reg[0] was removed.  [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:342]
WARNING: [Synth 8-6014] Unused sequential element InDec_FIFOMux_pp1_reg[1] was removed.  [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element InDec_FIFOMux_pp1_reg[0] was removed.  [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element InDec_FIFOMux_pp2_reg[1] was removed.  [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:320]
WARNING: [Synth 8-6014] Unused sequential element InDec_FIFOMux_pp2_reg[0] was removed.  [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:320]
WARNING: [Synth 8-6014] Unused sequential element InDec_FIFOMux_pp3_reg[1] was removed.  [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:321]
WARNING: [Synth 8-6014] Unused sequential element InDec_FIFOMux_pp3_reg[0] was removed.  [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:321]
WARNING: [Synth 8-6014] Unused sequential element InDec_FIFOMux_pp4_reg[1] was removed.  [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:322]
WARNING: [Synth 8-6014] Unused sequential element InDec_FIFOMux_pp4_reg[0] was removed.  [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:322]
WARNING: [Synth 8-6014] Unused sequential element InDec_FIFOMux_pp5_reg[1] was removed.  [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:323]
WARNING: [Synth 8-6014] Unused sequential element InDec_FIFOMux_pp5_reg[0] was removed.  [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:323]
WARNING: [Synth 8-6014] Unused sequential element InDec_FIFOMux_ppF_reg[1] was removed.  [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:324]
WARNING: [Synth 8-6014] Unused sequential element InDec_FIFOMux_ppF_reg[0] was removed.  [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:324]
WARNING: [Synth 8-6014] Unused sequential element FIFODec_OutMux_pp1_reg[1] was removed.  [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:343]
WARNING: [Synth 8-6014] Unused sequential element FIFODec_OutMux_pp1_reg[0] was removed.  [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:343]
WARNING: [Synth 8-6014] Unused sequential element FIFODec_OutMux_pp2_reg[1] was removed.  [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:344]
WARNING: [Synth 8-6014] Unused sequential element FIFODec_OutMux_pp2_reg[0] was removed.  [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:344]
WARNING: [Synth 8-6014] Unused sequential element FIFODec_OutMux_pp3_reg[1] was removed.  [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:345]
WARNING: [Synth 8-6014] Unused sequential element FIFODec_OutMux_pp3_reg[0] was removed.  [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:345]
WARNING: [Synth 8-6014] Unused sequential element FIFODec_OutMux_pp4_reg[1] was removed.  [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:346]
WARNING: [Synth 8-6014] Unused sequential element FIFODec_OutMux_pp4_reg[0] was removed.  [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:346]
WARNING: [Synth 8-6014] Unused sequential element FIFODec_OutMux_pp5_reg[1] was removed.  [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:347]
WARNING: [Synth 8-6014] Unused sequential element FIFODec_OutMux_pp5_reg[0] was removed.  [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:347]
WARNING: [Synth 8-6014] Unused sequential element FIFODec_OutMux_ppF_reg[1] was removed.  [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:348]
WARNING: [Synth 8-6014] Unused sequential element FIFODec_OutMux_ppF_reg[0] was removed.  [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:348]
WARNING: [Synth 8-6014] Unused sequential element BU_FIFOMux_pp1_reg[1] was removed.  [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:327]
WARNING: [Synth 8-6014] Unused sequential element BU_FIFOMux_pp1_reg[0] was removed.  [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:327]
WARNING: [Synth 8-6014] Unused sequential element BU_FIFOMux_pp2_reg[1] was removed.  [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:328]
WARNING: [Synth 8-6014] Unused sequential element BU_FIFOMux_pp2_reg[0] was removed.  [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:328]
WARNING: [Synth 8-6014] Unused sequential element BU_FIFOMux_ppF_reg[1] was removed.  [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:329]
WARNING: [Synth 8-6014] Unused sequential element BU_FIFOMux_ppF_reg[0] was removed.  [/home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/sources_1/new/SDF_Stage.vhd:329]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 8728.766 ; gain = 0.000 ; free physical = 5217 ; free virtual = 12287
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8728.766 ; gain = 0.000 ; free physical = 5217 ; free virtual = 12287
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8728.766 ; gain = 0.000 ; free physical = 5217 ; free virtual = 12287
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 8728.766 ; gain = 0.000 ; free physical = 5210 ; free virtual = 12280
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8728.766 ; gain = 0.000 ; free physical = 5173 ; free virtual = 12243
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 8751.773 ; gain = 23.008 ; free physical = 5142 ; free virtual = 12218
16 Infos, 36 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 8751.773 ; gain = 23.008 ; free physical = 5142 ; free virtual = 12218
reset_run synth_1
INFO: [Project 1-1160] Copying file /home/fralenzi/SDF_proj_v1/SDF_proj_v1.runs/synth_1/SDF_Stage.dcp to /home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs synth_1 -jobs 2
[Thu Nov 17 22:31:40 2022] Launched synth_1...
Run output will be captured here: /home/fralenzi/SDF_proj_v1/SDF_proj_v1.runs/synth_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/fralenzi/SDF_proj_v1/SDF_proj_v1.srcs/utils_1/imports/synth_1/SDF_Stage.dcp with file /home/fralenzi/SDF_proj_v1/SDF_proj_v1.runs/synth_1/SDF_Stage.dcp
launch_runs synth_1 -jobs 2
[Thu Nov 17 22:35:44 2022] Launched synth_1...
Run output will be captured here: /home/fralenzi/SDF_proj_v1/SDF_proj_v1.runs/synth_1/runme.log
archive_project /home/fralenzi/SDF_proj_v1.xpr.zip -force -include_local_ip_cache -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location './.Xil/Vivado-2931-PC-Fralenzi' for archiving project
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/fralenzi/SDF_proj_v1/SDF_proj_v1.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sources_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'utils_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'utils_1'
