<?xml version="1.0" encoding="UTF-8"?>
<DiamondModule name="Stable_Data" module="SDR" VendorName="Lattice Semiconductor Corporation" generator="IPexpress" date="2020 08 14 13:53:44.189" version="6.0" type="Module" synthesis="lse" source_format="Verilog">
  <Package>
		<File name="Stable_Data.lpc" type="lpc" modified="2020 08 14 13:53:39.974"/>
		<File name="Stable_Data.v" type="top_level_verilog" modified="2020 08 14 13:53:40.059"/>
		<File name="Stable_Data_tmpl.v" type="template_verilog" modified="2020 08 14 13:53:40.068"/>
  </Package>
</DiamondModule>
