# Reading E:/Quartus/Lite/modelsim_ase/tcl/vsim/pref.tcl
# do skeleton_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying E:/Quartus/Lite/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored {C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/processor.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:48:57 on Nov 14,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored" C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/processor.v 
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 12:48:58 on Nov 14,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored {C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:48:58 on Nov 14,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored" C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/control.v 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 12:48:58 on Nov 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored {C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/signExtend.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:48:58 on Nov 14,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored" C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/signExtend.v 
# -- Compiling module signExtend
# 
# Top level modules:
# 	signExtend
# End time: 12:48:58 on Nov 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored {C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/signExtend12.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:48:58 on Nov 14,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored" C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/signExtend12.v 
# -- Compiling module signExtend12
# 
# Top level modules:
# 	signExtend12
# End time: 12:48:58 on Nov 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/db {C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/db/pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:48:58 on Nov 14,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/db" C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/db/pll_altpll.v 
# -- Compiling module pll_altpll
# 
# Top level modules:
# 	pll_altpll
# End time: 12:48:58 on Nov 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/alu.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:48:58 on Nov 14,2018
# vcom -reportprogress 300 -93 -work work C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu
# -- Compiling architecture Structure of alu
# End time: 12:48:58 on Nov 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/decoder5to32.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:48:58 on Nov 14,2018
# vcom -reportprogress 300 -93 -work work C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/decoder5to32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decoder5to32
# -- Compiling architecture Structure of decoder5to32
# End time: 12:48:58 on Nov 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/dmem.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:48:58 on Nov 14,2018
# vcom -reportprogress 300 -93 -work work C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/dmem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity dmem
# -- Compiling architecture SYN of dmem
# End time: 12:48:58 on Nov 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/imem.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:48:58 on Nov 14,2018
# vcom -reportprogress 300 -93 -work work C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/imem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity imem
# -- Compiling architecture SYN of imem
# End time: 12:48:58 on Nov 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/lcd.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:48:59 on Nov 14,2018
# vcom -reportprogress 300 -93 -work work C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/lcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity lcd
# -- Compiling architecture a of lcd
# End time: 12:48:59 on Nov 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/ps2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:48:59 on Nov 14,2018
# vcom -reportprogress 300 -93 -work work C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/ps2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ps2
# -- Compiling architecture a of ps2
# End time: 12:48:59 on Nov 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/skeleton.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:48:59 on Nov 14,2018
# vcom -reportprogress 300 -93 -work work C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/skeleton.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity skeleton
# -- Compiling architecture Structure of skeleton
# End time: 12:48:59 on Nov 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/regfile.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:48:59 on Nov 14,2018
# vcom -reportprogress 300 -93 -work work C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity regfile
# -- Compiling architecture Structure of regfile
# End time: 12:48:59 on Nov 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/shifter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:48:59 on Nov 14,2018
# vcom -reportprogress 300 -93 -work work C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/shifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shifter
# -- Compiling architecture Structure of shifter
# End time: 12:48:59 on Nov 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/pll.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:48:59 on Nov 14,2018
# vcom -reportprogress 300 -93 -work work C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/pll.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pll
# -- Compiling architecture SYN of pll
# End time: 12:48:59 on Nov 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/adder_rc.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:48:59 on Nov 14,2018
# vcom -reportprogress 300 -93 -work work C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/adder_rc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity adder_rc
# -- Compiling architecture Structure of adder_rc
# End time: 12:48:59 on Nov 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/adder_cs.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:49:00 on Nov 14,2018
# vcom -reportprogress 300 -93 -work work C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/adder_cs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity adder_cs
# -- Compiling architecture Structure of adder_cs
# End time: 12:49:00 on Nov 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/mux.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:49:00 on Nov 14,2018
# vcom -reportprogress 300 -93 -work work C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux
# -- Compiling architecture Structure of mux
# End time: 12:49:00 on Nov 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/reg_2port.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:49:00 on Nov 14,2018
# vcom -reportprogress 300 -93 -work work C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/reg_2port.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Compiling entity reg_2port
# -- Compiling architecture Structure of reg_2port
# End time: 12:49:00 on Nov 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/reg0_2port.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:49:00 on Nov 14,2018
# vcom -reportprogress 300 -93 -work work C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/reg0_2port.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Compiling entity reg0_2port
# -- Compiling architecture Structure of reg0_2port
# End time: 12:49:00 on Nov 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/reg_new.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:49:00 on Nov 14,2018
# vcom -reportprogress 300 -93 -work work C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/reg_new.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Compiling entity reg_new
# -- Compiling architecture Structure of reg_new
# End time: 12:49:00 on Nov 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.processor
# vsim work.processor 
# Start time: 12:49:04 on Nov 14,2018
# Loading work.processor
# Loading work.control
# Loading work.signExtend
# Loading work.signExtend12
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading altera_mf.altera_mf_components
# Loading work.imem(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.dmem(syn)
# Loading work.regfile(structure)
# Loading work.decoder5to32(structure)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading altera.dffeas_pack
# Loading altera.altera_primitives_components
# Loading work.reg0_2port(structure)
# Loading altera.tri(behavior)
# Loading work.reg_2port(structure)
# Loading work.reg_new(structure)
# Loading altera.dffe(behavior)
# Loading altera.prim_gdff(behavior)
# Loading work.alu(structure)
# Loading work.adder_cs(structure)
# Loading work.adder_rc(structure)
# Loading work.mux(structure)
# Loading work.shifter(structure)
# End time: 12:50:26 on Nov 14,2018, Elapsed time: 0:01:22
# Errors: 0, Warnings: 0
