ble_pack phase_controller_inst1.stoper_hc.un1_accumulated_time_1_cry_0_0_c_LC_1_14_0 { phase_controller_inst1.stoper_hc.un1_accumulated_time_1_cry_0_0_c }
ble_pack phase_controller_inst1.stoper_hc.accumulated_time_RNO_0_2_LC_1_14_1 { phase_controller_inst1.stoper_hc.accumulated_time_RNO_0[2], phase_controller_inst1.stoper_hc.un1_accumulated_time_1_cry_1_c }
ble_pack phase_controller_inst1.stoper_hc.accumulated_time_RNO_0_3_LC_1_14_2 { phase_controller_inst1.stoper_hc.accumulated_time_RNO_0[3], phase_controller_inst1.stoper_hc.un1_accumulated_time_1_cry_2_0_c }
ble_pack phase_controller_inst1.stoper_hc.accumulated_time_RNO_0_4_LC_1_14_3 { phase_controller_inst1.stoper_hc.accumulated_time_RNO_0[4], phase_controller_inst1.stoper_hc.un1_accumulated_time_1_cry_3_c }
ble_pack phase_controller_inst1.stoper_hc.accumulated_time_RNO_0_5_LC_1_14_4 { phase_controller_inst1.stoper_hc.accumulated_time_RNO_0[5], phase_controller_inst1.stoper_hc.un1_accumulated_time_1_cry_4_c }
ble_pack phase_controller_inst1.stoper_hc.accumulated_time_RNO_0_6_LC_1_14_5 { phase_controller_inst1.stoper_hc.accumulated_time_RNO_0[6], phase_controller_inst1.stoper_hc.un1_accumulated_time_1_cry_5_c }
ble_pack phase_controller_inst1.stoper_hc.accumulated_time_RNO_0_7_LC_1_14_6 { phase_controller_inst1.stoper_hc.accumulated_time_RNO_0[7], phase_controller_inst1.stoper_hc.un1_accumulated_time_1_cry_6_c }
ble_pack phase_controller_inst1.stoper_hc.accumulated_time_RNO_0_8_LC_1_14_7 { phase_controller_inst1.stoper_hc.accumulated_time_RNO_0[8], phase_controller_inst1.stoper_hc.un1_accumulated_time_1_cry_7_c }
clb_pack LT_1_14 { phase_controller_inst1.stoper_hc.un1_accumulated_time_1_cry_0_0_c_LC_1_14_0, phase_controller_inst1.stoper_hc.accumulated_time_RNO_0_2_LC_1_14_1, phase_controller_inst1.stoper_hc.accumulated_time_RNO_0_3_LC_1_14_2, phase_controller_inst1.stoper_hc.accumulated_time_RNO_0_4_LC_1_14_3, phase_controller_inst1.stoper_hc.accumulated_time_RNO_0_5_LC_1_14_4, phase_controller_inst1.stoper_hc.accumulated_time_RNO_0_6_LC_1_14_5, phase_controller_inst1.stoper_hc.accumulated_time_RNO_0_7_LC_1_14_6, phase_controller_inst1.stoper_hc.accumulated_time_RNO_0_8_LC_1_14_7 }
set_location LT_1_14 1 14
ble_pack phase_controller_inst1.stoper_hc.accumulated_time_RNO_0_9_LC_1_15_0 { phase_controller_inst1.stoper_hc.accumulated_time_RNO_0[9], phase_controller_inst1.stoper_hc.un1_accumulated_time_1_cry_8_c }
ble_pack phase_controller_inst1.stoper_hc.accumulated_time_RNO_0_10_LC_1_15_1 { phase_controller_inst1.stoper_hc.accumulated_time_RNO_0[10], phase_controller_inst1.stoper_hc.un1_accumulated_time_1_cry_9_c }
ble_pack phase_controller_inst1.stoper_hc.accumulated_time_RNO_0_11_LC_1_15_2 { phase_controller_inst1.stoper_hc.accumulated_time_RNO_0[11], phase_controller_inst1.stoper_hc.un1_accumulated_time_1_cry_10_c }
ble_pack phase_controller_inst1.stoper_hc.accumulated_time_RNO_0_12_LC_1_15_3 { phase_controller_inst1.stoper_hc.accumulated_time_RNO_0[12], phase_controller_inst1.stoper_hc.un1_accumulated_time_1_cry_11_c }
ble_pack phase_controller_inst1.stoper_hc.accumulated_time_RNO_0_13_LC_1_15_4 { phase_controller_inst1.stoper_hc.accumulated_time_RNO_0[13], phase_controller_inst1.stoper_hc.un1_accumulated_time_1_cry_12_c }
ble_pack phase_controller_inst1.stoper_hc.accumulated_time_RNO_0_14_LC_1_15_5 { phase_controller_inst1.stoper_hc.accumulated_time_RNO_0[14], phase_controller_inst1.stoper_hc.un1_accumulated_time_1_cry_13_c }
ble_pack phase_controller_inst1.stoper_hc.accumulated_time_RNO_0_15_LC_1_15_6 { phase_controller_inst1.stoper_hc.accumulated_time_RNO_0[15], phase_controller_inst1.stoper_hc.un1_accumulated_time_1_cry_14_c }
ble_pack phase_controller_inst1.stoper_hc.accumulated_time_RNO_0_16_LC_1_15_7 { phase_controller_inst1.stoper_hc.accumulated_time_RNO_0[16], phase_controller_inst1.stoper_hc.un1_accumulated_time_1_cry_15_c }
clb_pack LT_1_15 { phase_controller_inst1.stoper_hc.accumulated_time_RNO_0_9_LC_1_15_0, phase_controller_inst1.stoper_hc.accumulated_time_RNO_0_10_LC_1_15_1, phase_controller_inst1.stoper_hc.accumulated_time_RNO_0_11_LC_1_15_2, phase_controller_inst1.stoper_hc.accumulated_time_RNO_0_12_LC_1_15_3, phase_controller_inst1.stoper_hc.accumulated_time_RNO_0_13_LC_1_15_4, phase_controller_inst1.stoper_hc.accumulated_time_RNO_0_14_LC_1_15_5, phase_controller_inst1.stoper_hc.accumulated_time_RNO_0_15_LC_1_15_6, phase_controller_inst1.stoper_hc.accumulated_time_RNO_0_16_LC_1_15_7 }
set_location LT_1_15 1 15
ble_pack phase_controller_inst1.stoper_hc.accumulated_time_RNO_0_17_LC_1_16_0 { phase_controller_inst1.stoper_hc.accumulated_time_RNO_0[17], phase_controller_inst1.stoper_hc.un1_accumulated_time_1_cry_16_c }
ble_pack phase_controller_inst1.stoper_hc.accumulated_time_RNO_0_18_LC_1_16_1 { phase_controller_inst1.stoper_hc.accumulated_time_RNO_0[18], phase_controller_inst1.stoper_hc.un1_accumulated_time_1_cry_17_c }
ble_pack phase_controller_inst1.stoper_hc.accumulated_time_RNO_0_19_LC_1_16_2 { phase_controller_inst1.stoper_hc.accumulated_time_RNO_0[19] }
clb_pack LT_1_16 { phase_controller_inst1.stoper_hc.accumulated_time_RNO_0_17_LC_1_16_0, phase_controller_inst1.stoper_hc.accumulated_time_RNO_0_18_LC_1_16_1, phase_controller_inst1.stoper_hc.accumulated_time_RNO_0_19_LC_1_16_2 }
set_location LT_1_16 1 16
ble_pack phase_controller_inst1.stoper_tr.un1_accumulated_time_1_cry_0_0_c_LC_1_17_0 { phase_controller_inst1.stoper_tr.un1_accumulated_time_1_cry_0_0_c }
ble_pack phase_controller_inst1.stoper_tr.accumulated_time_RNO_0_2_LC_1_17_1 { phase_controller_inst1.stoper_tr.accumulated_time_RNO_0[2], phase_controller_inst1.stoper_tr.un1_accumulated_time_1_cry_1_c }
ble_pack phase_controller_inst1.stoper_tr.accumulated_time_RNO_0_3_LC_1_17_2 { phase_controller_inst1.stoper_tr.accumulated_time_RNO_0[3], phase_controller_inst1.stoper_tr.un1_accumulated_time_1_cry_2_0_c }
ble_pack phase_controller_inst1.stoper_tr.accumulated_time_RNO_0_4_LC_1_17_3 { phase_controller_inst1.stoper_tr.accumulated_time_RNO_0[4], phase_controller_inst1.stoper_tr.un1_accumulated_time_1_cry_3_c }
ble_pack phase_controller_inst1.stoper_tr.accumulated_time_RNO_0_5_LC_1_17_4 { phase_controller_inst1.stoper_tr.accumulated_time_RNO_0[5], phase_controller_inst1.stoper_tr.un1_accumulated_time_1_cry_4_c }
ble_pack phase_controller_inst1.stoper_tr.accumulated_time_RNO_0_6_LC_1_17_5 { phase_controller_inst1.stoper_tr.accumulated_time_RNO_0[6], phase_controller_inst1.stoper_tr.un1_accumulated_time_1_cry_5_c }
ble_pack phase_controller_inst1.stoper_tr.accumulated_time_RNO_0_7_LC_1_17_6 { phase_controller_inst1.stoper_tr.accumulated_time_RNO_0[7], phase_controller_inst1.stoper_tr.un1_accumulated_time_1_cry_6_c }
ble_pack phase_controller_inst1.stoper_tr.accumulated_time_RNO_0_8_LC_1_17_7 { phase_controller_inst1.stoper_tr.accumulated_time_RNO_0[8], phase_controller_inst1.stoper_tr.un1_accumulated_time_1_cry_7_c }
clb_pack LT_1_17 { phase_controller_inst1.stoper_tr.un1_accumulated_time_1_cry_0_0_c_LC_1_17_0, phase_controller_inst1.stoper_tr.accumulated_time_RNO_0_2_LC_1_17_1, phase_controller_inst1.stoper_tr.accumulated_time_RNO_0_3_LC_1_17_2, phase_controller_inst1.stoper_tr.accumulated_time_RNO_0_4_LC_1_17_3, phase_controller_inst1.stoper_tr.accumulated_time_RNO_0_5_LC_1_17_4, phase_controller_inst1.stoper_tr.accumulated_time_RNO_0_6_LC_1_17_5, phase_controller_inst1.stoper_tr.accumulated_time_RNO_0_7_LC_1_17_6, phase_controller_inst1.stoper_tr.accumulated_time_RNO_0_8_LC_1_17_7 }
set_location LT_1_17 1 17
ble_pack phase_controller_inst1.stoper_tr.accumulated_time_RNO_0_9_LC_1_18_0 { phase_controller_inst1.stoper_tr.accumulated_time_RNO_0[9], phase_controller_inst1.stoper_tr.un1_accumulated_time_1_cry_8_c }
ble_pack phase_controller_inst1.stoper_tr.accumulated_time_RNO_0_10_LC_1_18_1 { phase_controller_inst1.stoper_tr.accumulated_time_RNO_0[10], phase_controller_inst1.stoper_tr.un1_accumulated_time_1_cry_9_c }
ble_pack phase_controller_inst1.stoper_tr.accumulated_time_RNO_0_11_LC_1_18_2 { phase_controller_inst1.stoper_tr.accumulated_time_RNO_0[11], phase_controller_inst1.stoper_tr.un1_accumulated_time_1_cry_10_c }
ble_pack phase_controller_inst1.stoper_tr.accumulated_time_RNO_0_12_LC_1_18_3 { phase_controller_inst1.stoper_tr.accumulated_time_RNO_0[12], phase_controller_inst1.stoper_tr.un1_accumulated_time_1_cry_11_c }
ble_pack phase_controller_inst1.stoper_tr.accumulated_time_RNO_0_13_LC_1_18_4 { phase_controller_inst1.stoper_tr.accumulated_time_RNO_0[13], phase_controller_inst1.stoper_tr.un1_accumulated_time_1_cry_12_c }
ble_pack phase_controller_inst1.stoper_tr.accumulated_time_RNO_0_14_LC_1_18_5 { phase_controller_inst1.stoper_tr.accumulated_time_RNO_0[14], phase_controller_inst1.stoper_tr.un1_accumulated_time_1_cry_13_c }
ble_pack phase_controller_inst1.stoper_tr.accumulated_time_RNO_0_15_LC_1_18_6 { phase_controller_inst1.stoper_tr.accumulated_time_RNO_0[15], phase_controller_inst1.stoper_tr.un1_accumulated_time_1_cry_14_c }
ble_pack phase_controller_inst1.stoper_tr.accumulated_time_RNO_0_16_LC_1_18_7 { phase_controller_inst1.stoper_tr.accumulated_time_RNO_0[16], phase_controller_inst1.stoper_tr.un1_accumulated_time_1_cry_15_c }
clb_pack LT_1_18 { phase_controller_inst1.stoper_tr.accumulated_time_RNO_0_9_LC_1_18_0, phase_controller_inst1.stoper_tr.accumulated_time_RNO_0_10_LC_1_18_1, phase_controller_inst1.stoper_tr.accumulated_time_RNO_0_11_LC_1_18_2, phase_controller_inst1.stoper_tr.accumulated_time_RNO_0_12_LC_1_18_3, phase_controller_inst1.stoper_tr.accumulated_time_RNO_0_13_LC_1_18_4, phase_controller_inst1.stoper_tr.accumulated_time_RNO_0_14_LC_1_18_5, phase_controller_inst1.stoper_tr.accumulated_time_RNO_0_15_LC_1_18_6, phase_controller_inst1.stoper_tr.accumulated_time_RNO_0_16_LC_1_18_7 }
set_location LT_1_18 1 18
ble_pack phase_controller_inst1.stoper_tr.accumulated_time_RNO_0_17_LC_1_19_0 { phase_controller_inst1.stoper_tr.accumulated_time_RNO_0[17], phase_controller_inst1.stoper_tr.un1_accumulated_time_1_cry_16_c }
ble_pack phase_controller_inst1.stoper_tr.accumulated_time_RNO_0_18_LC_1_19_1 { phase_controller_inst1.stoper_tr.accumulated_time_RNO_0[18], phase_controller_inst1.stoper_tr.un1_accumulated_time_1_cry_17_c }
ble_pack phase_controller_inst1.stoper_tr.accumulated_time_RNO_0_19_LC_1_19_2 { phase_controller_inst1.stoper_tr.accumulated_time_RNO_0[19] }
clb_pack LT_1_19 { phase_controller_inst1.stoper_tr.accumulated_time_RNO_0_17_LC_1_19_0, phase_controller_inst1.stoper_tr.accumulated_time_RNO_0_18_LC_1_19_1, phase_controller_inst1.stoper_tr.accumulated_time_RNO_0_19_LC_1_19_2 }
set_location LT_1_19 1 19
ble_pack CONSTANT_ONE_LUT4_LC_1_30_1 { CONSTANT_ONE_LUT4 }
ble_pack rgb_drv_RNO_LC_1_30_2 { rgb_drv_RNO }
ble_pack rgb_drv_RNO_0_LC_1_30_4 { rgb_drv_RNO_0 }
clb_pack LT_1_30 { CONSTANT_ONE_LUT4_LC_1_30_1, rgb_drv_RNO_LC_1_30_2, rgb_drv_RNO_0_LC_1_30_4 }
set_location LT_1_30 1 30
ble_pack phase_controller_inst1.stoper_hc.accumulated_time_8_LC_2_14_0 { phase_controller_inst1.stoper_hc.accumulated_time_RNO[8], phase_controller_inst1.stoper_hc.accumulated_time[8] }
ble_pack phase_controller_inst1.stoper_hc.accumulated_time_7_LC_2_14_1 { phase_controller_inst1.stoper_hc.accumulated_time_RNO[7], phase_controller_inst1.stoper_hc.accumulated_time[7] }
ble_pack phase_controller_inst1.stoper_hc.accumulated_time_4_LC_2_14_3 { phase_controller_inst1.stoper_hc.accumulated_time_RNO[4], phase_controller_inst1.stoper_hc.accumulated_time[4] }
ble_pack phase_controller_inst1.stoper_hc.accumulated_time_3_LC_2_14_4 { phase_controller_inst1.stoper_hc.accumulated_time_RNO[3], phase_controller_inst1.stoper_hc.accumulated_time[3] }
ble_pack phase_controller_inst1.stoper_hc.accumulated_time_2_LC_2_14_5 { phase_controller_inst1.stoper_hc.accumulated_time_RNO[2], phase_controller_inst1.stoper_hc.accumulated_time[2] }
ble_pack phase_controller_inst1.stoper_hc.accumulated_time_5_LC_2_14_6 { phase_controller_inst1.stoper_hc.accumulated_time_RNO[5], phase_controller_inst1.stoper_hc.accumulated_time[5] }
ble_pack phase_controller_inst1.stoper_hc.accumulated_time_6_LC_2_14_7 { phase_controller_inst1.stoper_hc.accumulated_time_RNO[6], phase_controller_inst1.stoper_hc.accumulated_time[6] }
clb_pack LT_2_14 { phase_controller_inst1.stoper_hc.accumulated_time_8_LC_2_14_0, phase_controller_inst1.stoper_hc.accumulated_time_7_LC_2_14_1, phase_controller_inst1.stoper_hc.accumulated_time_4_LC_2_14_3, phase_controller_inst1.stoper_hc.accumulated_time_3_LC_2_14_4, phase_controller_inst1.stoper_hc.accumulated_time_2_LC_2_14_5, phase_controller_inst1.stoper_hc.accumulated_time_5_LC_2_14_6, phase_controller_inst1.stoper_hc.accumulated_time_6_LC_2_14_7 }
set_location LT_2_14 2 14
ble_pack phase_controller_inst1.stoper_hc.accumulated_time_12_LC_2_15_0 { phase_controller_inst1.stoper_hc.accumulated_time_RNO[12], phase_controller_inst1.stoper_hc.accumulated_time[12] }
ble_pack phase_controller_inst1.stoper_hc.accumulated_time_10_LC_2_15_1 { phase_controller_inst1.stoper_hc.accumulated_time_RNO[10], phase_controller_inst1.stoper_hc.accumulated_time[10] }
ble_pack phase_controller_inst1.stoper_hc.accumulated_time_11_LC_2_15_2 { phase_controller_inst1.stoper_hc.accumulated_time_RNO[11], phase_controller_inst1.stoper_hc.accumulated_time[11] }
ble_pack phase_controller_inst1.stoper_hc.accumulated_time_13_LC_2_15_3 { phase_controller_inst1.stoper_hc.accumulated_time_RNO[13], phase_controller_inst1.stoper_hc.accumulated_time[13] }
ble_pack phase_controller_inst1.stoper_hc.accumulated_time_16_LC_2_15_4 { phase_controller_inst1.stoper_hc.accumulated_time_RNO[16], phase_controller_inst1.stoper_hc.accumulated_time[16] }
ble_pack phase_controller_inst1.stoper_hc.accumulated_time_14_LC_2_15_5 { phase_controller_inst1.stoper_hc.accumulated_time_RNO[14], phase_controller_inst1.stoper_hc.accumulated_time[14] }
ble_pack phase_controller_inst1.stoper_hc.accumulated_time_15_LC_2_15_6 { phase_controller_inst1.stoper_hc.accumulated_time_RNO[15], phase_controller_inst1.stoper_hc.accumulated_time[15] }
ble_pack phase_controller_inst1.stoper_hc.accumulated_time_9_LC_2_15_7 { phase_controller_inst1.stoper_hc.accumulated_time_RNO[9], phase_controller_inst1.stoper_hc.accumulated_time[9] }
clb_pack LT_2_15 { phase_controller_inst1.stoper_hc.accumulated_time_12_LC_2_15_0, phase_controller_inst1.stoper_hc.accumulated_time_10_LC_2_15_1, phase_controller_inst1.stoper_hc.accumulated_time_11_LC_2_15_2, phase_controller_inst1.stoper_hc.accumulated_time_13_LC_2_15_3, phase_controller_inst1.stoper_hc.accumulated_time_16_LC_2_15_4, phase_controller_inst1.stoper_hc.accumulated_time_14_LC_2_15_5, phase_controller_inst1.stoper_hc.accumulated_time_15_LC_2_15_6, phase_controller_inst1.stoper_hc.accumulated_time_9_LC_2_15_7 }
set_location LT_2_15 2 15
ble_pack phase_controller_inst1.stoper_hc.accumulated_time_1_LC_2_16_1 { phase_controller_inst1.stoper_hc.accumulated_time_RNO[1], phase_controller_inst1.stoper_hc.accumulated_time[1] }
ble_pack phase_controller_inst1.stoper_hc.accumulated_time_19_LC_2_16_3 { phase_controller_inst1.stoper_hc.accumulated_time_RNO[19], phase_controller_inst1.stoper_hc.accumulated_time[19] }
ble_pack phase_controller_inst1.stoper_hc.accumulated_time_18_LC_2_16_5 { phase_controller_inst1.stoper_hc.accumulated_time_RNO[18], phase_controller_inst1.stoper_hc.accumulated_time[18] }
ble_pack phase_controller_inst1.stoper_hc.accumulated_time_17_LC_2_16_7 { phase_controller_inst1.stoper_hc.accumulated_time_RNO[17], phase_controller_inst1.stoper_hc.accumulated_time[17] }
clb_pack LT_2_16 { phase_controller_inst1.stoper_hc.accumulated_time_1_LC_2_16_1, phase_controller_inst1.stoper_hc.accumulated_time_19_LC_2_16_3, phase_controller_inst1.stoper_hc.accumulated_time_18_LC_2_16_5, phase_controller_inst1.stoper_hc.accumulated_time_17_LC_2_16_7 }
set_location LT_2_16 2 16
ble_pack phase_controller_inst1.stoper_tr.stoper_state_RNIEUJM_0_LC_2_17_1 { phase_controller_inst1.stoper_tr.stoper_state_RNIEUJM[0] }
ble_pack phase_controller_inst1.stoper_hc.accumulated_time_RNO_0_1_LC_2_17_2 { phase_controller_inst1.stoper_hc.accumulated_time_RNO_0[1] }
ble_pack phase_controller_inst1.stoper_tr.stoper_state_RNIBL28_0_LC_2_17_3 { phase_controller_inst1.stoper_tr.stoper_state_RNIBL28[0] }
ble_pack phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_19_c_RNICDOE_LC_2_17_4 { phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_19_c_RNICDOE }
ble_pack phase_controller_inst1.stoper_hc.stoper_state_RNILRMG_0_LC_2_17_6 { phase_controller_inst1.stoper_hc.stoper_state_RNILRMG[0] }
ble_pack phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_19_c_RNIRS9K_LC_2_17_7 { phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_19_c_RNIRS9K }
clb_pack LT_2_17 { phase_controller_inst1.stoper_tr.stoper_state_RNIEUJM_0_LC_2_17_1, phase_controller_inst1.stoper_hc.accumulated_time_RNO_0_1_LC_2_17_2, phase_controller_inst1.stoper_tr.stoper_state_RNIBL28_0_LC_2_17_3, phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_19_c_RNICDOE_LC_2_17_4, phase_controller_inst1.stoper_hc.stoper_state_RNILRMG_0_LC_2_17_6, phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_19_c_RNIRS9K_LC_2_17_7 }
set_location LT_2_17 2 17
ble_pack phase_controller_inst1.stoper_tr.accumulated_time_8_LC_2_18_1 { phase_controller_inst1.stoper_tr.accumulated_time_RNO[8], phase_controller_inst1.stoper_tr.accumulated_time[8] }
ble_pack phase_controller_inst1.stoper_tr.accumulated_time_7_LC_2_18_2 { phase_controller_inst1.stoper_tr.accumulated_time_RNO[7], phase_controller_inst1.stoper_tr.accumulated_time[7] }
ble_pack phase_controller_inst1.stoper_tr.accumulated_time_5_LC_2_18_3 { phase_controller_inst1.stoper_tr.accumulated_time_RNO[5], phase_controller_inst1.stoper_tr.accumulated_time[5] }
ble_pack phase_controller_inst1.stoper_tr.accumulated_time_2_LC_2_18_4 { phase_controller_inst1.stoper_tr.accumulated_time_RNO[2], phase_controller_inst1.stoper_tr.accumulated_time[2] }
ble_pack phase_controller_inst1.stoper_tr.accumulated_time_3_LC_2_18_5 { phase_controller_inst1.stoper_tr.accumulated_time_RNO[3], phase_controller_inst1.stoper_tr.accumulated_time[3] }
ble_pack phase_controller_inst1.stoper_tr.accumulated_time_6_LC_2_18_6 { phase_controller_inst1.stoper_tr.accumulated_time_RNO[6], phase_controller_inst1.stoper_tr.accumulated_time[6] }
ble_pack phase_controller_inst1.stoper_tr.accumulated_time_4_LC_2_18_7 { phase_controller_inst1.stoper_tr.accumulated_time_RNO[4], phase_controller_inst1.stoper_tr.accumulated_time[4] }
clb_pack LT_2_18 { phase_controller_inst1.stoper_tr.accumulated_time_8_LC_2_18_1, phase_controller_inst1.stoper_tr.accumulated_time_7_LC_2_18_2, phase_controller_inst1.stoper_tr.accumulated_time_5_LC_2_18_3, phase_controller_inst1.stoper_tr.accumulated_time_2_LC_2_18_4, phase_controller_inst1.stoper_tr.accumulated_time_3_LC_2_18_5, phase_controller_inst1.stoper_tr.accumulated_time_6_LC_2_18_6, phase_controller_inst1.stoper_tr.accumulated_time_4_LC_2_18_7 }
set_location LT_2_18 2 18
ble_pack phase_controller_inst1.stoper_tr.accumulated_time_12_LC_2_19_0 { phase_controller_inst1.stoper_tr.accumulated_time_RNO[12], phase_controller_inst1.stoper_tr.accumulated_time[12] }
ble_pack phase_controller_inst1.stoper_tr.accumulated_time_11_LC_2_19_1 { phase_controller_inst1.stoper_tr.accumulated_time_RNO[11], phase_controller_inst1.stoper_tr.accumulated_time[11] }
ble_pack phase_controller_inst1.stoper_tr.accumulated_time_16_LC_2_19_2 { phase_controller_inst1.stoper_tr.accumulated_time_RNO[16], phase_controller_inst1.stoper_tr.accumulated_time[16] }
ble_pack phase_controller_inst1.stoper_tr.accumulated_time_15_LC_2_19_3 { phase_controller_inst1.stoper_tr.accumulated_time_RNO[15], phase_controller_inst1.stoper_tr.accumulated_time[15] }
ble_pack phase_controller_inst1.stoper_tr.accumulated_time_10_LC_2_19_4 { phase_controller_inst1.stoper_tr.accumulated_time_RNO[10], phase_controller_inst1.stoper_tr.accumulated_time[10] }
ble_pack phase_controller_inst1.stoper_tr.accumulated_time_9_LC_2_19_5 { phase_controller_inst1.stoper_tr.accumulated_time_RNO[9], phase_controller_inst1.stoper_tr.accumulated_time[9] }
ble_pack phase_controller_inst1.stoper_tr.accumulated_time_14_LC_2_19_6 { phase_controller_inst1.stoper_tr.accumulated_time_RNO[14], phase_controller_inst1.stoper_tr.accumulated_time[14] }
ble_pack phase_controller_inst1.stoper_tr.accumulated_time_13_LC_2_19_7 { phase_controller_inst1.stoper_tr.accumulated_time_RNO[13], phase_controller_inst1.stoper_tr.accumulated_time[13] }
clb_pack LT_2_19 { phase_controller_inst1.stoper_tr.accumulated_time_12_LC_2_19_0, phase_controller_inst1.stoper_tr.accumulated_time_11_LC_2_19_1, phase_controller_inst1.stoper_tr.accumulated_time_16_LC_2_19_2, phase_controller_inst1.stoper_tr.accumulated_time_15_LC_2_19_3, phase_controller_inst1.stoper_tr.accumulated_time_10_LC_2_19_4, phase_controller_inst1.stoper_tr.accumulated_time_9_LC_2_19_5, phase_controller_inst1.stoper_tr.accumulated_time_14_LC_2_19_6, phase_controller_inst1.stoper_tr.accumulated_time_13_LC_2_19_7 }
set_location LT_2_19 2 19
ble_pack phase_controller_inst1.stoper_tr.accumulated_time_1_LC_2_20_0 { phase_controller_inst1.stoper_tr.accumulated_time_RNO[1], phase_controller_inst1.stoper_tr.accumulated_time[1] }
ble_pack phase_controller_inst1.stoper_tr.accumulated_time_19_LC_2_20_1 { phase_controller_inst1.stoper_tr.accumulated_time_RNO[19], phase_controller_inst1.stoper_tr.accumulated_time[19] }
ble_pack phase_controller_inst1.stoper_tr.accumulated_time_18_LC_2_20_5 { phase_controller_inst1.stoper_tr.accumulated_time_RNO[18], phase_controller_inst1.stoper_tr.accumulated_time[18] }
ble_pack phase_controller_inst1.stoper_tr.accumulated_time_17_LC_2_20_7 { phase_controller_inst1.stoper_tr.accumulated_time_RNO[17], phase_controller_inst1.stoper_tr.accumulated_time[17] }
clb_pack LT_2_20 { phase_controller_inst1.stoper_tr.accumulated_time_1_LC_2_20_0, phase_controller_inst1.stoper_tr.accumulated_time_19_LC_2_20_1, phase_controller_inst1.stoper_tr.accumulated_time_18_LC_2_20_5, phase_controller_inst1.stoper_tr.accumulated_time_17_LC_2_20_7 }
set_location LT_2_20 2 20
ble_pack phase_controller_inst1.stoper_tr.target_time_18_LC_2_21_1 { phase_controller_inst1.stoper_tr.target_time_18_THRU_LUT4_0, phase_controller_inst1.stoper_tr.target_time[18] }
ble_pack phase_controller_inst1.stoper_tr.target_time_17_LC_2_21_3 { phase_controller_inst1.stoper_tr.target_time_17_THRU_LUT4_0, phase_controller_inst1.stoper_tr.target_time[17] }
ble_pack phase_controller_inst1.stoper_tr.target_time_19_LC_2_21_7 { phase_controller_inst1.stoper_tr.target_time_19_THRU_LUT4_0, phase_controller_inst1.stoper_tr.target_time[19] }
clb_pack LT_2_21 { phase_controller_inst1.stoper_tr.target_time_18_LC_2_21_1, phase_controller_inst1.stoper_tr.target_time_17_LC_2_21_3, phase_controller_inst1.stoper_tr.target_time_19_LC_2_21_7 }
set_location LT_2_21 2 21
ble_pack phase_controller_slave.stoper_hc.un1_accumulated_time_1_cry_0_0_c_LC_2_23_0 { phase_controller_slave.stoper_hc.un1_accumulated_time_1_cry_0_0_c }
ble_pack phase_controller_slave.stoper_hc.accumulated_time_RNO_0_2_LC_2_23_1 { phase_controller_slave.stoper_hc.accumulated_time_RNO_0[2], phase_controller_slave.stoper_hc.un1_accumulated_time_1_cry_1_c }
ble_pack phase_controller_slave.stoper_hc.accumulated_time_RNO_0_3_LC_2_23_2 { phase_controller_slave.stoper_hc.accumulated_time_RNO_0[3], phase_controller_slave.stoper_hc.un1_accumulated_time_1_cry_2_0_c }
ble_pack phase_controller_slave.stoper_hc.accumulated_time_RNO_0_4_LC_2_23_3 { phase_controller_slave.stoper_hc.accumulated_time_RNO_0[4], phase_controller_slave.stoper_hc.un1_accumulated_time_1_cry_3_c }
ble_pack phase_controller_slave.stoper_hc.accumulated_time_RNO_0_5_LC_2_23_4 { phase_controller_slave.stoper_hc.accumulated_time_RNO_0[5], phase_controller_slave.stoper_hc.un1_accumulated_time_1_cry_4_c }
ble_pack phase_controller_slave.stoper_hc.accumulated_time_RNO_0_6_LC_2_23_5 { phase_controller_slave.stoper_hc.accumulated_time_RNO_0[6], phase_controller_slave.stoper_hc.un1_accumulated_time_1_cry_5_c }
ble_pack phase_controller_slave.stoper_hc.accumulated_time_RNO_0_7_LC_2_23_6 { phase_controller_slave.stoper_hc.accumulated_time_RNO_0[7], phase_controller_slave.stoper_hc.un1_accumulated_time_1_cry_6_c }
ble_pack phase_controller_slave.stoper_hc.accumulated_time_RNO_0_8_LC_2_23_7 { phase_controller_slave.stoper_hc.accumulated_time_RNO_0[8], phase_controller_slave.stoper_hc.un1_accumulated_time_1_cry_7_c }
clb_pack LT_2_23 { phase_controller_slave.stoper_hc.un1_accumulated_time_1_cry_0_0_c_LC_2_23_0, phase_controller_slave.stoper_hc.accumulated_time_RNO_0_2_LC_2_23_1, phase_controller_slave.stoper_hc.accumulated_time_RNO_0_3_LC_2_23_2, phase_controller_slave.stoper_hc.accumulated_time_RNO_0_4_LC_2_23_3, phase_controller_slave.stoper_hc.accumulated_time_RNO_0_5_LC_2_23_4, phase_controller_slave.stoper_hc.accumulated_time_RNO_0_6_LC_2_23_5, phase_controller_slave.stoper_hc.accumulated_time_RNO_0_7_LC_2_23_6, phase_controller_slave.stoper_hc.accumulated_time_RNO_0_8_LC_2_23_7 }
set_location LT_2_23 2 23
ble_pack phase_controller_slave.stoper_hc.accumulated_time_RNO_0_9_LC_2_24_0 { phase_controller_slave.stoper_hc.accumulated_time_RNO_0[9], phase_controller_slave.stoper_hc.un1_accumulated_time_1_cry_8_c }
ble_pack phase_controller_slave.stoper_hc.accumulated_time_RNO_0_10_LC_2_24_1 { phase_controller_slave.stoper_hc.accumulated_time_RNO_0[10], phase_controller_slave.stoper_hc.un1_accumulated_time_1_cry_9_c }
ble_pack phase_controller_slave.stoper_hc.accumulated_time_RNO_0_11_LC_2_24_2 { phase_controller_slave.stoper_hc.accumulated_time_RNO_0[11], phase_controller_slave.stoper_hc.un1_accumulated_time_1_cry_10_c }
ble_pack phase_controller_slave.stoper_hc.accumulated_time_RNO_0_12_LC_2_24_3 { phase_controller_slave.stoper_hc.accumulated_time_RNO_0[12], phase_controller_slave.stoper_hc.un1_accumulated_time_1_cry_11_c }
ble_pack phase_controller_slave.stoper_hc.accumulated_time_RNO_0_13_LC_2_24_4 { phase_controller_slave.stoper_hc.accumulated_time_RNO_0[13], phase_controller_slave.stoper_hc.un1_accumulated_time_1_cry_12_c }
ble_pack phase_controller_slave.stoper_hc.accumulated_time_RNO_0_14_LC_2_24_5 { phase_controller_slave.stoper_hc.accumulated_time_RNO_0[14], phase_controller_slave.stoper_hc.un1_accumulated_time_1_cry_13_c }
ble_pack phase_controller_slave.stoper_hc.accumulated_time_RNO_0_15_LC_2_24_6 { phase_controller_slave.stoper_hc.accumulated_time_RNO_0[15], phase_controller_slave.stoper_hc.un1_accumulated_time_1_cry_14_c }
ble_pack phase_controller_slave.stoper_hc.accumulated_time_RNO_0_16_LC_2_24_7 { phase_controller_slave.stoper_hc.accumulated_time_RNO_0[16], phase_controller_slave.stoper_hc.un1_accumulated_time_1_cry_15_c }
clb_pack LT_2_24 { phase_controller_slave.stoper_hc.accumulated_time_RNO_0_9_LC_2_24_0, phase_controller_slave.stoper_hc.accumulated_time_RNO_0_10_LC_2_24_1, phase_controller_slave.stoper_hc.accumulated_time_RNO_0_11_LC_2_24_2, phase_controller_slave.stoper_hc.accumulated_time_RNO_0_12_LC_2_24_3, phase_controller_slave.stoper_hc.accumulated_time_RNO_0_13_LC_2_24_4, phase_controller_slave.stoper_hc.accumulated_time_RNO_0_14_LC_2_24_5, phase_controller_slave.stoper_hc.accumulated_time_RNO_0_15_LC_2_24_6, phase_controller_slave.stoper_hc.accumulated_time_RNO_0_16_LC_2_24_7 }
set_location LT_2_24 2 24
ble_pack phase_controller_slave.stoper_hc.accumulated_time_RNO_0_17_LC_2_25_0 { phase_controller_slave.stoper_hc.accumulated_time_RNO_0[17], phase_controller_slave.stoper_hc.un1_accumulated_time_1_cry_16_c }
ble_pack phase_controller_slave.stoper_hc.accumulated_time_RNO_0_18_LC_2_25_1 { phase_controller_slave.stoper_hc.accumulated_time_RNO_0[18], phase_controller_slave.stoper_hc.un1_accumulated_time_1_cry_17_c }
ble_pack phase_controller_slave.stoper_hc.accumulated_time_RNO_0_19_LC_2_25_2 { phase_controller_slave.stoper_hc.accumulated_time_RNO_0[19] }
clb_pack LT_2_25 { phase_controller_slave.stoper_hc.accumulated_time_RNO_0_17_LC_2_25_0, phase_controller_slave.stoper_hc.accumulated_time_RNO_0_18_LC_2_25_1, phase_controller_slave.stoper_hc.accumulated_time_RNO_0_19_LC_2_25_2 }
set_location LT_2_25 2 25
ble_pack phase_controller_slave.stoper_hc.accumulated_time_17_LC_2_26_0 { phase_controller_slave.stoper_hc.accumulated_time_RNO[17], phase_controller_slave.stoper_hc.accumulated_time[17] }
ble_pack phase_controller_slave.stoper_hc.accumulated_time_12_LC_2_26_1 { phase_controller_slave.stoper_hc.accumulated_time_RNO[12], phase_controller_slave.stoper_hc.accumulated_time[12] }
ble_pack phase_controller_slave.stoper_hc.accumulated_time_9_LC_2_26_2 { phase_controller_slave.stoper_hc.accumulated_time_RNO[9], phase_controller_slave.stoper_hc.accumulated_time[9] }
ble_pack phase_controller_slave.stoper_hc.accumulated_time_1_LC_2_26_3 { phase_controller_slave.stoper_hc.accumulated_time_RNO[1], phase_controller_slave.stoper_hc.accumulated_time[1] }
ble_pack phase_controller_slave.stoper_hc.accumulated_time_10_LC_2_26_4 { phase_controller_slave.stoper_hc.accumulated_time_RNO[10], phase_controller_slave.stoper_hc.accumulated_time[10] }
ble_pack phase_controller_slave.stoper_hc.accumulated_time_19_LC_2_26_5 { phase_controller_slave.stoper_hc.accumulated_time_RNO[19], phase_controller_slave.stoper_hc.accumulated_time[19] }
ble_pack phase_controller_slave.stoper_hc.accumulated_time_18_LC_2_26_6 { phase_controller_slave.stoper_hc.accumulated_time_RNO[18], phase_controller_slave.stoper_hc.accumulated_time[18] }
ble_pack phase_controller_slave.stoper_hc.accumulated_time_11_LC_2_26_7 { phase_controller_slave.stoper_hc.accumulated_time_RNO[11], phase_controller_slave.stoper_hc.accumulated_time[11] }
clb_pack LT_2_26 { phase_controller_slave.stoper_hc.accumulated_time_17_LC_2_26_0, phase_controller_slave.stoper_hc.accumulated_time_12_LC_2_26_1, phase_controller_slave.stoper_hc.accumulated_time_9_LC_2_26_2, phase_controller_slave.stoper_hc.accumulated_time_1_LC_2_26_3, phase_controller_slave.stoper_hc.accumulated_time_10_LC_2_26_4, phase_controller_slave.stoper_hc.accumulated_time_19_LC_2_26_5, phase_controller_slave.stoper_hc.accumulated_time_18_LC_2_26_6, phase_controller_slave.stoper_hc.accumulated_time_11_LC_2_26_7 }
set_location LT_2_26 2 26
ble_pack phase_controller_slave.stoper_hc.stoper_state_RNIDEUE_0_LC_2_27_2 { phase_controller_slave.stoper_hc.stoper_state_RNIDEUE[0] }
ble_pack phase_controller_slave.stoper_hc.un1_accumulated_time_cry_19_c_RNIVGSR_LC_2_27_3 { phase_controller_slave.stoper_hc.un1_accumulated_time_cry_19_c_RNIVGSR }
ble_pack phase_controller_slave.stoper_hc.accumulated_time_RNO_0_1_LC_2_27_4 { phase_controller_slave.stoper_hc.accumulated_time_RNO_0[1] }
clb_pack LT_2_27 { phase_controller_slave.stoper_hc.stoper_state_RNIDEUE_0_LC_2_27_2, phase_controller_slave.stoper_hc.un1_accumulated_time_cry_19_c_RNIVGSR_LC_2_27_3, phase_controller_slave.stoper_hc.accumulated_time_RNO_0_1_LC_2_27_4 }
set_location LT_2_27 2 27
ble_pack phase_controller_slave.stoper_hc.stoper_state_0_LC_2_28_1 { phase_controller_slave.stoper_hc.stoper_state_7_1_0_.m3, phase_controller_slave.stoper_hc.stoper_state[0] }
ble_pack phase_controller_slave.stoper_hc.stoper_state_1_LC_2_28_6 { phase_controller_slave.stoper_hc.stoper_state_7_1_0_.m6, phase_controller_slave.stoper_hc.stoper_state[1] }
clb_pack LT_2_28 { phase_controller_slave.stoper_hc.stoper_state_0_LC_2_28_1, phase_controller_slave.stoper_hc.stoper_state_1_LC_2_28_6 }
set_location LT_2_28 2 28
ble_pack phase_controller_inst1.stoper_hc.target_time_7_LC_3_14_0 { phase_controller_inst1.stoper_hc.target_time_6_0_a3_7_phase_controller_inst1.stoper_hc.target_time_7_REP_LUT4_0, phase_controller_inst1.stoper_hc.target_time[7] }
ble_pack phase_controller_inst1.stoper_hc.target_time_18_LC_3_14_1 { phase_controller_inst1.stoper_hc.target_time_18_THRU_LUT4_0, phase_controller_inst1.stoper_hc.target_time[18] }
ble_pack phase_controller_inst1.stoper_hc.target_time_8_LC_3_14_6 { phase_controller_inst1.stoper_hc.target_time_6_0_a3_8_phase_controller_inst1.stoper_hc.target_time_8_REP_LUT4_0, phase_controller_inst1.stoper_hc.target_time[8] }
clb_pack LT_3_14 { phase_controller_inst1.stoper_hc.target_time_7_LC_3_14_0, phase_controller_inst1.stoper_hc.target_time_18_LC_3_14_1, phase_controller_inst1.stoper_hc.target_time_8_LC_3_14_6 }
set_location LT_3_14 3 14
ble_pack phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_1_c_inv_LC_3_15_0 { phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_1_c_inv, phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_1_c }
ble_pack phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_2_c_inv_LC_3_15_1 { phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_2_c_inv, phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_2_c }
ble_pack phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_3_c_inv_LC_3_15_2 { phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_3_c_inv, phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_3_c }
ble_pack phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_4_c_inv_LC_3_15_3 { phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_4_c_inv, phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_4_c }
ble_pack phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_5_c_inv_LC_3_15_4 { phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_5_c_inv, phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_5_c }
ble_pack phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_6_c_inv_LC_3_15_5 { phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_6_c_inv, phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_6_c }
ble_pack phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_7_c_inv_LC_3_15_6 { phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_7_c_inv, phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_7_c }
ble_pack phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_8_c_inv_LC_3_15_7 { phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_8_c_inv, phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_8_c }
clb_pack LT_3_15 { phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_1_c_inv_LC_3_15_0, phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_2_c_inv_LC_3_15_1, phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_3_c_inv_LC_3_15_2, phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_4_c_inv_LC_3_15_3, phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_5_c_inv_LC_3_15_4, phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_6_c_inv_LC_3_15_5, phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_7_c_inv_LC_3_15_6, phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_8_c_inv_LC_3_15_7 }
set_location LT_3_15 3 15
ble_pack phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_9_c_inv_LC_3_16_0 { phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_9_c_inv, phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_9_c }
ble_pack phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_10_c_inv_LC_3_16_1 { phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_10_c_inv, phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_10_c }
ble_pack phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_11_c_inv_LC_3_16_2 { phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_11_c_inv, phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_11_c }
ble_pack phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_12_c_inv_LC_3_16_3 { phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_12_c_inv, phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_12_c }
ble_pack phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_13_c_inv_LC_3_16_4 { phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_13_c_inv, phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_13_c }
ble_pack phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_14_c_inv_LC_3_16_5 { phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_14_c_inv, phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_14_c }
ble_pack phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_15_c_inv_LC_3_16_6 { phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_15_c_inv, phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_15_c }
ble_pack phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_16_c_inv_LC_3_16_7 { phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_16_c_inv, phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_16_c }
clb_pack LT_3_16 { phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_9_c_inv_LC_3_16_0, phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_10_c_inv_LC_3_16_1, phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_11_c_inv_LC_3_16_2, phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_12_c_inv_LC_3_16_3, phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_13_c_inv_LC_3_16_4, phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_14_c_inv_LC_3_16_5, phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_15_c_inv_LC_3_16_6, phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_16_c_inv_LC_3_16_7 }
set_location LT_3_16 3 16
ble_pack phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_17_c_inv_LC_3_17_0 { phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_17_c_inv, phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_17_c }
ble_pack phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_18_c_inv_LC_3_17_1 { phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_18_c_inv, phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_18_c }
ble_pack phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_19_c_inv_LC_3_17_2 { phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_19_c_inv, phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_19_c }
ble_pack phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_19_THRU_LUT4_0_LC_3_17_3 { phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_19_THRU_LUT4_0 }
ble_pack phase_controller_inst1.stoper_hc.un1_accumulated_time_1_cry_0_0_c_RNO_LC_3_17_4 { phase_controller_inst1.stoper_hc.un1_accumulated_time_1_cry_0_0_c_RNO }
ble_pack phase_controller_inst1.stoper_hc.time_passed_RNO_0_LC_3_17_5 { phase_controller_inst1.stoper_hc.time_passed_RNO_0 }
ble_pack phase_controller_inst1.stoper_tr.time_passed_RNO_0_LC_3_17_6 { phase_controller_inst1.stoper_tr.time_passed_RNO_0 }
ble_pack phase_controller_inst1.stoper_hc.stoper_state_RNITN7V_0_LC_3_17_7 { phase_controller_inst1.stoper_hc.stoper_state_RNITN7V[0] }
clb_pack LT_3_17 { phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_17_c_inv_LC_3_17_0, phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_18_c_inv_LC_3_17_1, phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_19_c_inv_LC_3_17_2, phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_19_THRU_LUT4_0_LC_3_17_3, phase_controller_inst1.stoper_hc.un1_accumulated_time_1_cry_0_0_c_RNO_LC_3_17_4, phase_controller_inst1.stoper_hc.time_passed_RNO_0_LC_3_17_5, phase_controller_inst1.stoper_tr.time_passed_RNO_0_LC_3_17_6, phase_controller_inst1.stoper_hc.stoper_state_RNITN7V_0_LC_3_17_7 }
set_location LT_3_17 3 17
ble_pack phase_controller_inst1.stoper_hc.stoper_state_1_LC_3_18_0 { phase_controller_inst1.stoper_hc.stoper_state_7_1_0_.m6, phase_controller_inst1.stoper_hc.stoper_state[1] }
ble_pack phase_controller_inst1.stoper_hc.stoper_state_0_LC_3_18_1 { phase_controller_inst1.stoper_hc.stoper_state_7_1_0_.m3, phase_controller_inst1.stoper_hc.stoper_state[0] }
ble_pack phase_controller_inst1.stoper_tr.stoper_state_0_LC_3_18_2 { phase_controller_inst1.stoper_tr.stoper_state_7_1_0_.m3, phase_controller_inst1.stoper_tr.stoper_state[0] }
ble_pack phase_controller_inst1.stoper_tr.stoper_state_1_LC_3_18_6 { phase_controller_inst1.stoper_tr.stoper_state_7_1_0_.m6, phase_controller_inst1.stoper_tr.stoper_state[1] }
clb_pack LT_3_18 { phase_controller_inst1.stoper_hc.stoper_state_1_LC_3_18_0, phase_controller_inst1.stoper_hc.stoper_state_0_LC_3_18_1, phase_controller_inst1.stoper_tr.stoper_state_0_LC_3_18_2, phase_controller_inst1.stoper_tr.stoper_state_1_LC_3_18_6 }
set_location LT_3_18 3 18
ble_pack phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_1_c_inv_LC_3_19_0 { phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_1_c_inv, phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_1_c }
ble_pack phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_2_c_inv_LC_3_19_1 { phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_2_c_inv, phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_2_c }
ble_pack phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_3_c_inv_LC_3_19_2 { phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_3_c_inv, phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_3_c }
ble_pack phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_4_c_inv_LC_3_19_3 { phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_4_c_inv, phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_4_c }
ble_pack phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_5_c_inv_LC_3_19_4 { phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_5_c_inv, phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_5_c }
ble_pack phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_6_c_inv_LC_3_19_5 { phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_6_c_inv, phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_6_c }
ble_pack phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_7_c_inv_LC_3_19_6 { phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_7_c_inv, phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_7_c }
ble_pack phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_8_c_inv_LC_3_19_7 { phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_8_c_inv, phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_8_c }
clb_pack LT_3_19 { phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_1_c_inv_LC_3_19_0, phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_2_c_inv_LC_3_19_1, phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_3_c_inv_LC_3_19_2, phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_4_c_inv_LC_3_19_3, phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_5_c_inv_LC_3_19_4, phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_6_c_inv_LC_3_19_5, phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_7_c_inv_LC_3_19_6, phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_8_c_inv_LC_3_19_7 }
set_location LT_3_19 3 19
ble_pack phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_9_c_inv_LC_3_20_0 { phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_9_c_inv, phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_9_c }
ble_pack phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_10_c_inv_LC_3_20_1 { phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_10_c_inv, phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_10_c }
ble_pack phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_11_c_inv_LC_3_20_2 { phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_11_c_inv, phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_11_c }
ble_pack phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_12_c_inv_LC_3_20_3 { phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_12_c_inv, phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_12_c }
ble_pack phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_13_c_inv_LC_3_20_4 { phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_13_c_inv, phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_13_c }
ble_pack phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_14_c_inv_LC_3_20_5 { phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_14_c_inv, phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_14_c }
ble_pack phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_15_c_inv_LC_3_20_6 { phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_15_c_inv, phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_15_c }
ble_pack phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_16_c_inv_LC_3_20_7 { phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_16_c_inv, phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_16_c }
clb_pack LT_3_20 { phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_9_c_inv_LC_3_20_0, phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_10_c_inv_LC_3_20_1, phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_11_c_inv_LC_3_20_2, phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_12_c_inv_LC_3_20_3, phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_13_c_inv_LC_3_20_4, phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_14_c_inv_LC_3_20_5, phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_15_c_inv_LC_3_20_6, phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_16_c_inv_LC_3_20_7 }
set_location LT_3_20 3 20
ble_pack phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_17_c_inv_LC_3_21_0 { phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_17_c_inv, phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_17_c }
ble_pack phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_18_c_inv_LC_3_21_1 { phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_18_c_inv, phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_18_c }
ble_pack phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_19_c_inv_LC_3_21_2 { phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_19_c_inv, phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_19_c }
ble_pack phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_19_THRU_LUT4_0_LC_3_21_3 { phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_19_THRU_LUT4_0 }
ble_pack phase_controller_inst1.stoper_tr.un1_accumulated_time_1_cry_0_0_c_RNO_LC_3_21_4 { phase_controller_inst1.stoper_tr.un1_accumulated_time_1_cry_0_0_c_RNO }
ble_pack phase_controller_inst1.stoper_tr.accumulated_time_RNO_0_1_LC_3_21_7 { phase_controller_inst1.stoper_tr.accumulated_time_RNO_0[1] }
clb_pack LT_3_21 { phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_17_c_inv_LC_3_21_0, phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_18_c_inv_LC_3_21_1, phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_19_c_inv_LC_3_21_2, phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_19_THRU_LUT4_0_LC_3_21_3, phase_controller_inst1.stoper_tr.un1_accumulated_time_1_cry_0_0_c_RNO_LC_3_21_4, phase_controller_inst1.stoper_tr.accumulated_time_RNO_0_1_LC_3_21_7 }
set_location LT_3_21 3 21
ble_pack phase_controller_slave.stoper_hc.accumulated_time_16_LC_3_23_0 { phase_controller_slave.stoper_hc.accumulated_time_RNO[16], phase_controller_slave.stoper_hc.accumulated_time[16] }
ble_pack phase_controller_slave.stoper_hc.accumulated_time_15_LC_3_23_1 { phase_controller_slave.stoper_hc.accumulated_time_RNO[15], phase_controller_slave.stoper_hc.accumulated_time[15] }
ble_pack phase_controller_slave.stoper_hc.accumulated_time_14_LC_3_23_2 { phase_controller_slave.stoper_hc.accumulated_time_RNO[14], phase_controller_slave.stoper_hc.accumulated_time[14] }
clb_pack LT_3_23 { phase_controller_slave.stoper_hc.accumulated_time_16_LC_3_23_0, phase_controller_slave.stoper_hc.accumulated_time_15_LC_3_23_1, phase_controller_slave.stoper_hc.accumulated_time_14_LC_3_23_2 }
set_location LT_3_23 3 23
ble_pack phase_controller_slave.stoper_hc.accumulated_time_6_LC_3_24_0 { phase_controller_slave.stoper_hc.accumulated_time_RNO[6], phase_controller_slave.stoper_hc.accumulated_time[6] }
ble_pack phase_controller_slave.stoper_hc.accumulated_time_7_LC_3_24_1 { phase_controller_slave.stoper_hc.accumulated_time_RNO[7], phase_controller_slave.stoper_hc.accumulated_time[7] }
ble_pack phase_controller_slave.stoper_hc.accumulated_time_3_LC_3_24_2 { phase_controller_slave.stoper_hc.accumulated_time_RNO[3], phase_controller_slave.stoper_hc.accumulated_time[3] }
ble_pack phase_controller_slave.stoper_hc.accumulated_time_13_LC_3_24_3 { phase_controller_slave.stoper_hc.accumulated_time_RNO[13], phase_controller_slave.stoper_hc.accumulated_time[13] }
ble_pack phase_controller_slave.stoper_hc.accumulated_time_8_LC_3_24_4 { phase_controller_slave.stoper_hc.accumulated_time_RNO[8], phase_controller_slave.stoper_hc.accumulated_time[8] }
ble_pack phase_controller_slave.stoper_hc.accumulated_time_5_LC_3_24_5 { phase_controller_slave.stoper_hc.accumulated_time_RNO[5], phase_controller_slave.stoper_hc.accumulated_time[5] }
ble_pack phase_controller_slave.stoper_hc.accumulated_time_4_LC_3_24_6 { phase_controller_slave.stoper_hc.accumulated_time_RNO[4], phase_controller_slave.stoper_hc.accumulated_time[4] }
ble_pack phase_controller_slave.stoper_hc.accumulated_time_2_LC_3_24_7 { phase_controller_slave.stoper_hc.accumulated_time_RNO[2], phase_controller_slave.stoper_hc.accumulated_time[2] }
clb_pack LT_3_24 { phase_controller_slave.stoper_hc.accumulated_time_6_LC_3_24_0, phase_controller_slave.stoper_hc.accumulated_time_7_LC_3_24_1, phase_controller_slave.stoper_hc.accumulated_time_3_LC_3_24_2, phase_controller_slave.stoper_hc.accumulated_time_13_LC_3_24_3, phase_controller_slave.stoper_hc.accumulated_time_8_LC_3_24_4, phase_controller_slave.stoper_hc.accumulated_time_5_LC_3_24_5, phase_controller_slave.stoper_hc.accumulated_time_4_LC_3_24_6, phase_controller_slave.stoper_hc.accumulated_time_2_LC_3_24_7 }
set_location LT_3_24 3 24
ble_pack phase_controller_slave.stoper_hc.un1_accumulated_time_cry_1_c_inv_LC_3_25_0 { phase_controller_slave.stoper_hc.un1_accumulated_time_cry_1_c_inv, phase_controller_slave.stoper_hc.un1_accumulated_time_cry_1_c }
ble_pack phase_controller_slave.stoper_hc.un1_accumulated_time_cry_2_c_inv_LC_3_25_1 { phase_controller_slave.stoper_hc.un1_accumulated_time_cry_2_c_inv, phase_controller_slave.stoper_hc.un1_accumulated_time_cry_2_c }
ble_pack phase_controller_slave.stoper_hc.un1_accumulated_time_cry_3_c_inv_LC_3_25_2 { phase_controller_slave.stoper_hc.un1_accumulated_time_cry_3_c_inv, phase_controller_slave.stoper_hc.un1_accumulated_time_cry_3_c }
ble_pack phase_controller_slave.stoper_hc.un1_accumulated_time_cry_4_c_inv_LC_3_25_3 { phase_controller_slave.stoper_hc.un1_accumulated_time_cry_4_c_inv, phase_controller_slave.stoper_hc.un1_accumulated_time_cry_4_c }
ble_pack phase_controller_slave.stoper_hc.un1_accumulated_time_cry_5_c_inv_LC_3_25_4 { phase_controller_slave.stoper_hc.un1_accumulated_time_cry_5_c_inv, phase_controller_slave.stoper_hc.un1_accumulated_time_cry_5_c }
ble_pack phase_controller_slave.stoper_hc.un1_accumulated_time_cry_6_c_inv_LC_3_25_5 { phase_controller_slave.stoper_hc.un1_accumulated_time_cry_6_c_inv, phase_controller_slave.stoper_hc.un1_accumulated_time_cry_6_c }
ble_pack phase_controller_slave.stoper_hc.un1_accumulated_time_cry_7_c_inv_LC_3_25_6 { phase_controller_slave.stoper_hc.un1_accumulated_time_cry_7_c_inv, phase_controller_slave.stoper_hc.un1_accumulated_time_cry_7_c }
ble_pack phase_controller_slave.stoper_hc.un1_accumulated_time_cry_8_c_inv_LC_3_25_7 { phase_controller_slave.stoper_hc.un1_accumulated_time_cry_8_c_inv, phase_controller_slave.stoper_hc.un1_accumulated_time_cry_8_c }
clb_pack LT_3_25 { phase_controller_slave.stoper_hc.un1_accumulated_time_cry_1_c_inv_LC_3_25_0, phase_controller_slave.stoper_hc.un1_accumulated_time_cry_2_c_inv_LC_3_25_1, phase_controller_slave.stoper_hc.un1_accumulated_time_cry_3_c_inv_LC_3_25_2, phase_controller_slave.stoper_hc.un1_accumulated_time_cry_4_c_inv_LC_3_25_3, phase_controller_slave.stoper_hc.un1_accumulated_time_cry_5_c_inv_LC_3_25_4, phase_controller_slave.stoper_hc.un1_accumulated_time_cry_6_c_inv_LC_3_25_5, phase_controller_slave.stoper_hc.un1_accumulated_time_cry_7_c_inv_LC_3_25_6, phase_controller_slave.stoper_hc.un1_accumulated_time_cry_8_c_inv_LC_3_25_7 }
set_location LT_3_25 3 25
ble_pack phase_controller_slave.stoper_hc.un1_accumulated_time_cry_9_c_inv_LC_3_26_0 { phase_controller_slave.stoper_hc.un1_accumulated_time_cry_9_c_inv, phase_controller_slave.stoper_hc.un1_accumulated_time_cry_9_c }
ble_pack phase_controller_slave.stoper_hc.un1_accumulated_time_cry_10_c_inv_LC_3_26_1 { phase_controller_slave.stoper_hc.un1_accumulated_time_cry_10_c_inv, phase_controller_slave.stoper_hc.un1_accumulated_time_cry_10_c }
ble_pack phase_controller_slave.stoper_hc.un1_accumulated_time_cry_11_c_inv_LC_3_26_2 { phase_controller_slave.stoper_hc.un1_accumulated_time_cry_11_c_inv, phase_controller_slave.stoper_hc.un1_accumulated_time_cry_11_c }
ble_pack phase_controller_slave.stoper_hc.un1_accumulated_time_cry_12_c_inv_LC_3_26_3 { phase_controller_slave.stoper_hc.un1_accumulated_time_cry_12_c_inv, phase_controller_slave.stoper_hc.un1_accumulated_time_cry_12_c }
ble_pack phase_controller_slave.stoper_hc.un1_accumulated_time_cry_13_c_inv_LC_3_26_4 { phase_controller_slave.stoper_hc.un1_accumulated_time_cry_13_c_inv, phase_controller_slave.stoper_hc.un1_accumulated_time_cry_13_c }
ble_pack phase_controller_slave.stoper_hc.un1_accumulated_time_cry_14_c_inv_LC_3_26_5 { phase_controller_slave.stoper_hc.un1_accumulated_time_cry_14_c_inv, phase_controller_slave.stoper_hc.un1_accumulated_time_cry_14_c }
ble_pack phase_controller_slave.stoper_hc.un1_accumulated_time_cry_15_c_inv_LC_3_26_6 { phase_controller_slave.stoper_hc.un1_accumulated_time_cry_15_c_inv, phase_controller_slave.stoper_hc.un1_accumulated_time_cry_15_c }
ble_pack phase_controller_slave.stoper_hc.un1_accumulated_time_cry_16_c_inv_LC_3_26_7 { phase_controller_slave.stoper_hc.un1_accumulated_time_cry_16_c_inv, phase_controller_slave.stoper_hc.un1_accumulated_time_cry_16_c }
clb_pack LT_3_26 { phase_controller_slave.stoper_hc.un1_accumulated_time_cry_9_c_inv_LC_3_26_0, phase_controller_slave.stoper_hc.un1_accumulated_time_cry_10_c_inv_LC_3_26_1, phase_controller_slave.stoper_hc.un1_accumulated_time_cry_11_c_inv_LC_3_26_2, phase_controller_slave.stoper_hc.un1_accumulated_time_cry_12_c_inv_LC_3_26_3, phase_controller_slave.stoper_hc.un1_accumulated_time_cry_13_c_inv_LC_3_26_4, phase_controller_slave.stoper_hc.un1_accumulated_time_cry_14_c_inv_LC_3_26_5, phase_controller_slave.stoper_hc.un1_accumulated_time_cry_15_c_inv_LC_3_26_6, phase_controller_slave.stoper_hc.un1_accumulated_time_cry_16_c_inv_LC_3_26_7 }
set_location LT_3_26 3 26
ble_pack phase_controller_slave.stoper_hc.un1_accumulated_time_cry_17_c_inv_LC_3_27_0 { phase_controller_slave.stoper_hc.un1_accumulated_time_cry_17_c_inv, phase_controller_slave.stoper_hc.un1_accumulated_time_cry_17_c }
ble_pack phase_controller_slave.stoper_hc.un1_accumulated_time_cry_18_c_inv_LC_3_27_1 { phase_controller_slave.stoper_hc.un1_accumulated_time_cry_18_c_inv, phase_controller_slave.stoper_hc.un1_accumulated_time_cry_18_c }
ble_pack phase_controller_slave.stoper_hc.un1_accumulated_time_cry_19_c_inv_LC_3_27_2 { phase_controller_slave.stoper_hc.un1_accumulated_time_cry_19_c_inv, phase_controller_slave.stoper_hc.un1_accumulated_time_cry_19_c }
ble_pack phase_controller_slave.stoper_hc.un1_accumulated_time_cry_19_THRU_LUT4_0_LC_3_27_3 { phase_controller_slave.stoper_hc.un1_accumulated_time_cry_19_THRU_LUT4_0 }
ble_pack phase_controller_slave.stoper_hc.un1_accumulated_time_1_cry_0_0_c_RNO_LC_3_27_4 { phase_controller_slave.stoper_hc.un1_accumulated_time_1_cry_0_0_c_RNO }
ble_pack phase_controller_slave.stoper_hc.stoper_state_RNI10KL_0_LC_3_27_6 { phase_controller_slave.stoper_hc.stoper_state_RNI10KL[0] }
clb_pack LT_3_27 { phase_controller_slave.stoper_hc.un1_accumulated_time_cry_17_c_inv_LC_3_27_0, phase_controller_slave.stoper_hc.un1_accumulated_time_cry_18_c_inv_LC_3_27_1, phase_controller_slave.stoper_hc.un1_accumulated_time_cry_19_c_inv_LC_3_27_2, phase_controller_slave.stoper_hc.un1_accumulated_time_cry_19_THRU_LUT4_0_LC_3_27_3, phase_controller_slave.stoper_hc.un1_accumulated_time_1_cry_0_0_c_RNO_LC_3_27_4, phase_controller_slave.stoper_hc.stoper_state_RNI10KL_0_LC_3_27_6 }
set_location LT_3_27 3 27
ble_pack phase_controller_slave.stoper_hc.time_passed_RNO_0_LC_3_28_6 { phase_controller_slave.stoper_hc.time_passed_RNO_0 }
clb_pack LT_3_28 { phase_controller_slave.stoper_hc.time_passed_RNO_0_LC_3_28_6 }
set_location LT_3_28 3 28
ble_pack GB_BUFFER_clk_12mhz_THRU_LUT4_0_LC_3_30_2 { GB_BUFFER_clk_12mhz_THRU_LUT4_0 }
clb_pack LT_3_30 { GB_BUFFER_clk_12mhz_THRU_LUT4_0_LC_3_30_2 }
set_location LT_3_30 3 30
ble_pack phase_controller_inst1.stoper_hc.target_time_2_LC_4_15_0 { phase_controller_inst1.stoper_hc.N_100_i_phase_controller_inst1.stoper_hc.target_time_2_REP_LUT4_0, phase_controller_inst1.stoper_hc.target_time[2] }
ble_pack phase_controller_inst1.stoper_hc.target_time_1_LC_4_15_1 { phase_controller_inst1.stoper_hc.target_time_6_f0_0_1_phase_controller_inst1.stoper_hc.target_time_1_REP_LUT4_0, phase_controller_inst1.stoper_hc.target_time[1] }
ble_pack phase_controller_inst1.stoper_hc.target_time_4_LC_4_15_2 { phase_controller_inst1.stoper_hc.target_time_6_0_a3_4_phase_controller_inst1.stoper_hc.target_time_4_REP_LUT4_0, phase_controller_inst1.stoper_hc.target_time[4] }
ble_pack phase_controller_inst1.stoper_hc.target_time_6_LC_4_15_3 { phase_controller_inst1.stoper_hc.N_98_i_phase_controller_inst1.stoper_hc.target_time_6_REP_LUT4_0, phase_controller_inst1.stoper_hc.target_time[6] }
ble_pack phase_controller_inst1.stoper_hc.target_time_3_LC_4_15_4 { phase_controller_inst1.stoper_hc.target_time_6_f0_0_3_phase_controller_inst1.stoper_hc.target_time_3_REP_LUT4_0, phase_controller_inst1.stoper_hc.target_time[3] }
ble_pack phase_controller_inst1.stoper_hc.target_time_12_LC_4_15_5 { phase_controller_inst1.stoper_hc.N_103_i_phase_controller_inst1.stoper_hc.target_time_12_REP_LUT4_0, phase_controller_inst1.stoper_hc.target_time[12] }
ble_pack phase_controller_inst1.stoper_hc.target_time_16_LC_4_15_6 { phase_controller_inst1.stoper_hc.target_time_16_THRU_LUT4_0, phase_controller_inst1.stoper_hc.target_time[16] }
ble_pack phase_controller_inst1.stoper_hc.target_time_5_LC_4_15_7 { phase_controller_inst1.stoper_hc.target_time_6_0_a3_5_phase_controller_inst1.stoper_hc.target_time_5_REP_LUT4_0, phase_controller_inst1.stoper_hc.target_time[5] }
clb_pack LT_4_15 { phase_controller_inst1.stoper_hc.target_time_2_LC_4_15_0, phase_controller_inst1.stoper_hc.target_time_1_LC_4_15_1, phase_controller_inst1.stoper_hc.target_time_4_LC_4_15_2, phase_controller_inst1.stoper_hc.target_time_6_LC_4_15_3, phase_controller_inst1.stoper_hc.target_time_3_LC_4_15_4, phase_controller_inst1.stoper_hc.target_time_12_LC_4_15_5, phase_controller_inst1.stoper_hc.target_time_16_LC_4_15_6, phase_controller_inst1.stoper_hc.target_time_5_LC_4_15_7 }
set_location LT_4_15 4 15
ble_pack phase_controller_inst1.stoper_hc.target_time_14_LC_4_16_0 { phase_controller_inst1.stoper_hc.target_time_6_f1_0_i_0_14_phase_controller_inst1.stoper_hc.target_time_14_REP_LUT4_0, phase_controller_inst1.stoper_hc.target_time[14] }
ble_pack phase_controller_inst1.stoper_hc.target_time_13_LC_4_16_1 { phase_controller_inst1.stoper_hc.N_104_i_phase_controller_inst1.stoper_hc.target_time_13_REP_LUT4_0, phase_controller_inst1.stoper_hc.target_time[13] }
ble_pack phase_controller_inst1.stoper_hc.target_time_17_LC_4_16_2 { phase_controller_inst1.stoper_hc.target_time_17_THRU_LUT4_0, phase_controller_inst1.stoper_hc.target_time[17] }
ble_pack phase_controller_inst1.stoper_hc.target_time_11_LC_4_16_3 { phase_controller_inst1.stoper_hc.N_102_i_phase_controller_inst1.stoper_hc.target_time_11_REP_LUT4_0, phase_controller_inst1.stoper_hc.target_time[11] }
ble_pack phase_controller_inst1.stoper_hc.target_time_19_LC_4_16_4 { phase_controller_inst1.stoper_hc.target_time_19_THRU_LUT4_0, phase_controller_inst1.stoper_hc.target_time[19] }
ble_pack phase_controller_inst1.stoper_hc.target_time_10_LC_4_16_5 { phase_controller_inst1.stoper_hc.N_101_i_phase_controller_inst1.stoper_hc.target_time_10_REP_LUT4_0, phase_controller_inst1.stoper_hc.target_time[10] }
ble_pack phase_controller_inst1.stoper_hc.target_time_15_LC_4_16_6 { phase_controller_inst1.stoper_hc.N_105_i_phase_controller_inst1.stoper_hc.target_time_15_REP_LUT4_0, phase_controller_inst1.stoper_hc.target_time[15] }
ble_pack phase_controller_inst1.stoper_hc.target_time_9_LC_4_16_7 { phase_controller_inst1.stoper_hc.N_99_i_phase_controller_inst1.stoper_hc.target_time_9_REP_LUT4_0, phase_controller_inst1.stoper_hc.target_time[9] }
clb_pack LT_4_16 { phase_controller_inst1.stoper_hc.target_time_14_LC_4_16_0, phase_controller_inst1.stoper_hc.target_time_13_LC_4_16_1, phase_controller_inst1.stoper_hc.target_time_17_LC_4_16_2, phase_controller_inst1.stoper_hc.target_time_11_LC_4_16_3, phase_controller_inst1.stoper_hc.target_time_19_LC_4_16_4, phase_controller_inst1.stoper_hc.target_time_10_LC_4_16_5, phase_controller_inst1.stoper_hc.target_time_15_LC_4_16_6, phase_controller_inst1.stoper_hc.target_time_9_LC_4_16_7 }
set_location LT_4_16 4 16
ble_pack phase_controller_slave.stoper_tr.accumulated_time_4_LC_4_17_0 { phase_controller_slave.stoper_tr.accumulated_time_RNO[4], phase_controller_slave.stoper_tr.accumulated_time[4] }
ble_pack phase_controller_slave.stoper_tr.accumulated_time_1_LC_4_17_1 { phase_controller_slave.stoper_tr.accumulated_time_RNO[1], phase_controller_slave.stoper_tr.accumulated_time[1] }
ble_pack phase_controller_inst1.stoper_tr.time_passed_LC_4_17_2 { phase_controller_inst1.stoper_tr.time_passed_RNO, phase_controller_inst1.stoper_tr.time_passed }
ble_pack phase_controller_slave.stoper_tr.accumulated_time_6_LC_4_17_3 { phase_controller_slave.stoper_tr.accumulated_time_RNO[6], phase_controller_slave.stoper_tr.accumulated_time[6] }
ble_pack phase_controller_slave.stoper_tr.accumulated_time_2_LC_4_17_4 { phase_controller_slave.stoper_tr.accumulated_time_RNO[2], phase_controller_slave.stoper_tr.accumulated_time[2] }
ble_pack phase_controller_slave.stoper_tr.accumulated_time_5_LC_4_17_5 { phase_controller_slave.stoper_tr.accumulated_time_RNO[5], phase_controller_slave.stoper_tr.accumulated_time[5] }
ble_pack phase_controller_inst1.stoper_hc.time_passed_LC_4_17_6 { phase_controller_inst1.stoper_hc.time_passed_RNO, phase_controller_inst1.stoper_hc.time_passed }
ble_pack phase_controller_slave.stoper_tr.accumulated_time_3_LC_4_17_7 { phase_controller_slave.stoper_tr.accumulated_time_RNO[3], phase_controller_slave.stoper_tr.accumulated_time[3] }
clb_pack LT_4_17 { phase_controller_slave.stoper_tr.accumulated_time_4_LC_4_17_0, phase_controller_slave.stoper_tr.accumulated_time_1_LC_4_17_1, phase_controller_inst1.stoper_tr.time_passed_LC_4_17_2, phase_controller_slave.stoper_tr.accumulated_time_6_LC_4_17_3, phase_controller_slave.stoper_tr.accumulated_time_2_LC_4_17_4, phase_controller_slave.stoper_tr.accumulated_time_5_LC_4_17_5, phase_controller_inst1.stoper_hc.time_passed_LC_4_17_6, phase_controller_slave.stoper_tr.accumulated_time_3_LC_4_17_7 }
set_location LT_4_17 4 17
ble_pack phase_controller_slave.stoper_tr.target_time_3_LC_4_18_0 { phase_controller_inst1.stoper_tr.target_time_6_f0_0[3], phase_controller_slave.stoper_tr.target_time[3] }
ble_pack phase_controller_slave.stoper_tr.target_time_9_LC_4_18_1 { phase_controller_inst1.stoper_tr.N_74_i, phase_controller_slave.stoper_tr.target_time[9] }
ble_pack phase_controller_slave.stoper_tr.target_time_8_LC_4_18_2 { phase_controller_inst1.stoper_tr.target_time_6_0_a3[8], phase_controller_slave.stoper_tr.target_time[8] }
ble_pack phase_controller_slave.stoper_tr.target_time_11_LC_4_18_3 { phase_controller_inst1.stoper_tr.N_77_i, phase_controller_slave.stoper_tr.target_time[11] }
ble_pack phase_controller_slave.stoper_tr.target_time_2_LC_4_18_4 { phase_controller_inst1.stoper_tr.N_75_i, phase_controller_slave.stoper_tr.target_time[2] }
ble_pack phase_controller_slave.stoper_tr.target_time_12_LC_4_18_5 { phase_controller_inst1.stoper_tr.N_78_i, phase_controller_slave.stoper_tr.target_time[12] }
ble_pack phase_controller_slave.stoper_tr.target_time_6_LC_4_18_6 { phase_controller_inst1.stoper_tr.N_73_i, phase_controller_slave.stoper_tr.target_time[6] }
ble_pack phase_controller_slave.stoper_tr.target_time_7_LC_4_18_7 { phase_controller_inst1.stoper_tr.target_time_6_0_a3[7], phase_controller_slave.stoper_tr.target_time[7] }
clb_pack LT_4_18 { phase_controller_slave.stoper_tr.target_time_3_LC_4_18_0, phase_controller_slave.stoper_tr.target_time_9_LC_4_18_1, phase_controller_slave.stoper_tr.target_time_8_LC_4_18_2, phase_controller_slave.stoper_tr.target_time_11_LC_4_18_3, phase_controller_slave.stoper_tr.target_time_2_LC_4_18_4, phase_controller_slave.stoper_tr.target_time_12_LC_4_18_5, phase_controller_slave.stoper_tr.target_time_6_LC_4_18_6, phase_controller_slave.stoper_tr.target_time_7_LC_4_18_7 }
set_location LT_4_18 4 18
ble_pack phase_controller_inst1.stoper_tr.target_time_7_LC_4_19_0 { phase_controller_inst1.stoper_tr.target_time_6_0_a3_7_phase_controller_inst1.stoper_tr.target_time_7_REP_LUT4_0, phase_controller_inst1.stoper_tr.target_time[7] }
ble_pack phase_controller_inst1.stoper_tr.target_time_3_LC_4_19_1 { phase_controller_inst1.stoper_tr.target_time_6_f0_0_3_phase_controller_inst1.stoper_tr.target_time_3_REP_LUT4_0, phase_controller_inst1.stoper_tr.target_time[3] }
ble_pack phase_controller_inst1.stoper_tr.target_time_4_LC_4_19_2 { phase_controller_inst1.stoper_tr.target_time_6_0_a3_4_phase_controller_inst1.stoper_tr.target_time_4_REP_LUT4_0, phase_controller_inst1.stoper_tr.target_time[4] }
ble_pack phase_controller_inst1.stoper_tr.target_time_6_LC_4_19_3 { phase_controller_inst1.stoper_tr.N_73_i_phase_controller_inst1.stoper_tr.target_time_6_REP_LUT4_0, phase_controller_inst1.stoper_tr.target_time[6] }
ble_pack phase_controller_inst1.stoper_tr.target_time_1_LC_4_19_4 { phase_controller_inst1.stoper_tr.target_time_6_f0_0_1_phase_controller_inst1.stoper_tr.target_time_1_REP_LUT4_0, phase_controller_inst1.stoper_tr.target_time[1] }
ble_pack phase_controller_inst1.stoper_tr.target_time_2_LC_4_19_5 { phase_controller_inst1.stoper_tr.N_75_i_phase_controller_inst1.stoper_tr.target_time_2_REP_LUT4_0, phase_controller_inst1.stoper_tr.target_time[2] }
ble_pack phase_controller_inst1.stoper_tr.target_time_5_LC_4_19_6 { phase_controller_inst1.stoper_tr.target_time_6_0_a3_5_phase_controller_inst1.stoper_tr.target_time_5_REP_LUT4_0, phase_controller_inst1.stoper_tr.target_time[5] }
ble_pack phase_controller_inst1.stoper_tr.target_time_8_LC_4_19_7 { phase_controller_inst1.stoper_tr.target_time_6_0_a3_8_phase_controller_inst1.stoper_tr.target_time_8_REP_LUT4_0, phase_controller_inst1.stoper_tr.target_time[8] }
clb_pack LT_4_19 { phase_controller_inst1.stoper_tr.target_time_7_LC_4_19_0, phase_controller_inst1.stoper_tr.target_time_3_LC_4_19_1, phase_controller_inst1.stoper_tr.target_time_4_LC_4_19_2, phase_controller_inst1.stoper_tr.target_time_6_LC_4_19_3, phase_controller_inst1.stoper_tr.target_time_1_LC_4_19_4, phase_controller_inst1.stoper_tr.target_time_2_LC_4_19_5, phase_controller_inst1.stoper_tr.target_time_5_LC_4_19_6, phase_controller_inst1.stoper_tr.target_time_8_LC_4_19_7 }
set_location LT_4_19 4 19
ble_pack phase_controller_inst1.stoper_tr.target_time_15_LC_4_20_0 { phase_controller_inst1.stoper_tr.N_80_i_phase_controller_inst1.stoper_tr.target_time_15_REP_LUT4_0, phase_controller_inst1.stoper_tr.target_time[15] }
ble_pack phase_controller_inst1.stoper_tr.target_time_13_LC_4_20_1 { phase_controller_inst1.stoper_tr.N_79_i_phase_controller_inst1.stoper_tr.target_time_13_REP_LUT4_0, phase_controller_inst1.stoper_tr.target_time[13] }
ble_pack phase_controller_inst1.stoper_tr.target_time_16_LC_4_20_2 { phase_controller_inst1.stoper_tr.target_time_16_THRU_LUT4_0, phase_controller_inst1.stoper_tr.target_time[16] }
ble_pack phase_controller_inst1.stoper_tr.target_time_12_LC_4_20_3 { phase_controller_inst1.stoper_tr.N_78_i_phase_controller_inst1.stoper_tr.target_time_12_REP_LUT4_0, phase_controller_inst1.stoper_tr.target_time[12] }
ble_pack phase_controller_inst1.stoper_tr.target_time_11_LC_4_20_4 { phase_controller_inst1.stoper_tr.N_77_i_phase_controller_inst1.stoper_tr.target_time_11_REP_LUT4_0, phase_controller_inst1.stoper_tr.target_time[11] }
ble_pack phase_controller_inst1.stoper_tr.target_time_9_LC_4_20_5 { phase_controller_inst1.stoper_tr.N_74_i_phase_controller_inst1.stoper_tr.target_time_9_REP_LUT4_0, phase_controller_inst1.stoper_tr.target_time[9] }
ble_pack phase_controller_inst1.stoper_tr.target_time_14_LC_4_20_6 { phase_controller_inst1.stoper_tr.target_time_6_f1_0_i_0_14_phase_controller_inst1.stoper_tr.target_time_14_REP_LUT4_0, phase_controller_inst1.stoper_tr.target_time[14] }
ble_pack phase_controller_inst1.stoper_tr.target_time_10_LC_4_20_7 { phase_controller_inst1.stoper_tr.N_76_i_phase_controller_inst1.stoper_tr.target_time_10_REP_LUT4_0, phase_controller_inst1.stoper_tr.target_time[10] }
clb_pack LT_4_20 { phase_controller_inst1.stoper_tr.target_time_15_LC_4_20_0, phase_controller_inst1.stoper_tr.target_time_13_LC_4_20_1, phase_controller_inst1.stoper_tr.target_time_16_LC_4_20_2, phase_controller_inst1.stoper_tr.target_time_12_LC_4_20_3, phase_controller_inst1.stoper_tr.target_time_11_LC_4_20_4, phase_controller_inst1.stoper_tr.target_time_9_LC_4_20_5, phase_controller_inst1.stoper_tr.target_time_14_LC_4_20_6, phase_controller_inst1.stoper_tr.target_time_10_LC_4_20_7 }
set_location LT_4_20 4 20
ble_pack phase_controller_slave.stoper_tr.stoper_state_RNII60D_0_LC_4_21_1 { phase_controller_slave.stoper_tr.stoper_state_RNII60D[0] }
clb_pack LT_4_21 { phase_controller_slave.stoper_tr.stoper_state_RNII60D_0_LC_4_21_1 }
set_location LT_4_21 4 21
ble_pack phase_controller_inst1.stoper_hc.target_time_6_f0_0_a2_4_3_LC_4_22_0 { phase_controller_inst1.stoper_hc.target_time_6_f0_0_a2_4[3] }
ble_pack phase_controller_inst1.stoper_hc.target_time_6_f0_0_a2_3_3_LC_4_22_2 { phase_controller_inst1.stoper_hc.target_time_6_f0_0_a2_3[3] }
ble_pack phase_controller_inst1.stoper_hc.target_time_6_f0_0_a2_3_LC_4_22_3 { phase_controller_inst1.stoper_hc.target_time_6_f0_0_a2[3] }
ble_pack phase_controller_inst1.stoper_hc.target_time_6_f0_0_a3_1_LC_4_22_4 { phase_controller_inst1.stoper_hc.target_time_6_f0_0_a3[1] }
ble_pack phase_controller_inst1.stoper_hc.target_time_6_f1_0_i_i_a2_0_6_LC_4_22_5 { phase_controller_inst1.stoper_hc.target_time_6_f1_0_i_i_a2_0[6] }
ble_pack phase_controller_inst1.stoper_hc.target_time_6_f1_0_i_i_a2_9_LC_4_22_6 { phase_controller_inst1.stoper_hc.target_time_6_f1_0_i_i_a2[9] }
ble_pack phase_controller_inst1.stoper_hc.target_time_6_f1_0_i_i_o2_6_LC_4_22_7 { phase_controller_inst1.stoper_hc.target_time_6_f1_0_i_i_o2[6] }
clb_pack LT_4_22 { phase_controller_inst1.stoper_hc.target_time_6_f0_0_a2_4_3_LC_4_22_0, phase_controller_inst1.stoper_hc.target_time_6_f0_0_a2_3_3_LC_4_22_2, phase_controller_inst1.stoper_hc.target_time_6_f0_0_a2_3_LC_4_22_3, phase_controller_inst1.stoper_hc.target_time_6_f0_0_a3_1_LC_4_22_4, phase_controller_inst1.stoper_hc.target_time_6_f1_0_i_i_a2_0_6_LC_4_22_5, phase_controller_inst1.stoper_hc.target_time_6_f1_0_i_i_a2_9_LC_4_22_6, phase_controller_inst1.stoper_hc.target_time_6_f1_0_i_i_o2_6_LC_4_22_7 }
set_location LT_4_22 4 22
ble_pack phase_controller_inst1.stoper_hc.target_time_6_i_o2_15_LC_4_23_1 { phase_controller_inst1.stoper_hc.target_time_6_i_o2[15] }
ble_pack phase_controller_inst1.stoper_hc.target_time_6_f1_0_i_i_o2_9_LC_4_23_2 { phase_controller_inst1.stoper_hc.target_time_6_f1_0_i_i_o2[9] }
ble_pack phase_controller_inst1.stoper_hc.target_time_6_f1_0_i_i_a2_1_6_LC_4_23_6 { phase_controller_inst1.stoper_hc.target_time_6_f1_0_i_i_a2_1[6] }
ble_pack phase_controller_inst1.stoper_hc.target_time_6_f1_0_i_i_a3_0_6_LC_4_23_7 { phase_controller_inst1.stoper_hc.target_time_6_f1_0_i_i_a3_0[6] }
clb_pack LT_4_23 { phase_controller_inst1.stoper_hc.target_time_6_i_o2_15_LC_4_23_1, phase_controller_inst1.stoper_hc.target_time_6_f1_0_i_i_o2_9_LC_4_23_2, phase_controller_inst1.stoper_hc.target_time_6_f1_0_i_i_a2_1_6_LC_4_23_6, phase_controller_inst1.stoper_hc.target_time_6_f1_0_i_i_a3_0_6_LC_4_23_7 }
set_location LT_4_23 4 23
ble_pack phase_controller_slave.stoper_hc.target_time_5_LC_4_24_0 { phase_controller_inst1.stoper_hc.target_time_6_0_a3[5], phase_controller_slave.stoper_hc.target_time[5] }
ble_pack phase_controller_slave.stoper_hc.target_time_1_LC_4_24_1 { phase_controller_inst1.stoper_hc.target_time_6_f0_0[1], phase_controller_slave.stoper_hc.target_time[1] }
ble_pack phase_controller_slave.stoper_hc.target_time_7_LC_4_24_2 { phase_controller_inst1.stoper_hc.target_time_6_0_a3[7], phase_controller_slave.stoper_hc.target_time[7] }
ble_pack phase_controller_slave.stoper_hc.target_time_6_LC_4_24_3 { phase_controller_inst1.stoper_hc.N_98_i, phase_controller_slave.stoper_hc.target_time[6] }
ble_pack phase_controller_slave.stoper_hc.target_time_2_LC_4_24_4 { phase_controller_inst1.stoper_hc.N_100_i, phase_controller_slave.stoper_hc.target_time[2] }
ble_pack phase_controller_slave.stoper_hc.target_time_4_LC_4_24_5 { phase_controller_inst1.stoper_hc.target_time_6_0_a3[4], phase_controller_slave.stoper_hc.target_time[4] }
ble_pack phase_controller_slave.stoper_hc.target_time_3_LC_4_24_6 { phase_controller_inst1.stoper_hc.target_time_6_f0_0[3], phase_controller_slave.stoper_hc.target_time[3] }
ble_pack phase_controller_slave.stoper_hc.target_time_8_LC_4_24_7 { phase_controller_inst1.stoper_hc.target_time_6_0_a3[8], phase_controller_slave.stoper_hc.target_time[8] }
clb_pack LT_4_24 { phase_controller_slave.stoper_hc.target_time_5_LC_4_24_0, phase_controller_slave.stoper_hc.target_time_1_LC_4_24_1, phase_controller_slave.stoper_hc.target_time_7_LC_4_24_2, phase_controller_slave.stoper_hc.target_time_6_LC_4_24_3, phase_controller_slave.stoper_hc.target_time_2_LC_4_24_4, phase_controller_slave.stoper_hc.target_time_4_LC_4_24_5, phase_controller_slave.stoper_hc.target_time_3_LC_4_24_6, phase_controller_slave.stoper_hc.target_time_8_LC_4_24_7 }
set_location LT_4_24 4 24
ble_pack phase_controller_slave.stoper_hc.target_time_15_LC_4_25_0 { phase_controller_inst1.stoper_hc.N_105_i, phase_controller_slave.stoper_hc.target_time[15] }
ble_pack phase_controller_slave.stoper_hc.target_time_13_LC_4_25_1 { phase_controller_inst1.stoper_hc.N_104_i, phase_controller_slave.stoper_hc.target_time[13] }
ble_pack phase_controller_slave.stoper_hc.target_time_10_LC_4_25_2 { phase_controller_inst1.stoper_hc.N_101_i, phase_controller_slave.stoper_hc.target_time[10] }
ble_pack phase_controller_slave.stoper_hc.target_time_12_LC_4_25_4 { phase_controller_inst1.stoper_hc.N_103_i, phase_controller_slave.stoper_hc.target_time[12] }
ble_pack phase_controller_slave.stoper_hc.target_time_9_LC_4_25_5 { phase_controller_inst1.stoper_hc.N_99_i, phase_controller_slave.stoper_hc.target_time[9] }
ble_pack phase_controller_slave.stoper_hc.target_time_11_LC_4_25_6 { phase_controller_inst1.stoper_hc.N_102_i, phase_controller_slave.stoper_hc.target_time[11] }
ble_pack phase_controller_slave.stoper_hc.target_time_14_LC_4_25_7 { phase_controller_inst1.stoper_hc.target_time_6_f1_0_i_0[14], phase_controller_slave.stoper_hc.target_time[14] }
clb_pack LT_4_25 { phase_controller_slave.stoper_hc.target_time_15_LC_4_25_0, phase_controller_slave.stoper_hc.target_time_13_LC_4_25_1, phase_controller_slave.stoper_hc.target_time_10_LC_4_25_2, phase_controller_slave.stoper_hc.target_time_12_LC_4_25_4, phase_controller_slave.stoper_hc.target_time_9_LC_4_25_5, phase_controller_slave.stoper_hc.target_time_11_LC_4_25_6, phase_controller_slave.stoper_hc.target_time_14_LC_4_25_7 }
set_location LT_4_25 4 25
ble_pack phase_controller_slave.stoper_hc.target_time_16_LC_4_26_6 { phase_controller_slave.stoper_hc.target_time_16_THRU_LUT4_0, phase_controller_slave.stoper_hc.target_time[16] }
clb_pack LT_4_26 { phase_controller_slave.stoper_hc.target_time_16_LC_4_26_6 }
set_location LT_4_26 4 26
ble_pack phase_controller_slave.stoper_hc.target_time_19_LC_4_27_2 { phase_controller_slave.stoper_hc.target_time_19_THRU_LUT4_0, phase_controller_slave.stoper_hc.target_time[19] }
ble_pack phase_controller_slave.stoper_hc.target_time_17_LC_4_27_3 { phase_controller_slave.stoper_hc.target_time_17_THRU_LUT4_0, phase_controller_slave.stoper_hc.target_time[17] }
ble_pack phase_controller_slave.stoper_hc.target_time_18_LC_4_27_7 { phase_controller_slave.stoper_hc.target_time_18_THRU_LUT4_0, phase_controller_slave.stoper_hc.target_time[18] }
clb_pack LT_4_27 { phase_controller_slave.stoper_hc.target_time_19_LC_4_27_2, phase_controller_slave.stoper_hc.target_time_17_LC_4_27_3, phase_controller_slave.stoper_hc.target_time_18_LC_4_27_7 }
set_location LT_4_27 4 27
ble_pack phase_controller_slave.stoper_hc.time_passed_LC_4_28_7 { phase_controller_slave.stoper_hc.time_passed_RNO, phase_controller_slave.stoper_hc.time_passed }
clb_pack LT_4_28 { phase_controller_slave.stoper_hc.time_passed_LC_4_28_7 }
set_location LT_4_28 4 28
ble_pack phase_controller_inst1.state_2_LC_5_13_0 { phase_controller_inst1.state_RNO[2], phase_controller_inst1.state[2] }
ble_pack phase_controller_inst1.state_3_LC_5_13_2 { phase_controller_inst1.state_RNO[3], phase_controller_inst1.state[3] }
ble_pack phase_controller_inst1.state_4_LC_5_13_3 { phase_controller_inst1.state_RNO[4], phase_controller_inst1.state[4] }
ble_pack phase_controller_inst1.start_timer_hc_LC_5_13_7 { phase_controller_inst1.start_timer_hc_RNO, phase_controller_inst1.start_timer_hc }
clb_pack LT_5_13 { phase_controller_inst1.state_2_LC_5_13_0, phase_controller_inst1.state_3_LC_5_13_2, phase_controller_inst1.state_4_LC_5_13_3, phase_controller_inst1.start_timer_hc_LC_5_13_7 }
set_location LT_5_13 5 13
ble_pack phase_controller_inst1.state_RNI7NN7_0_LC_5_14_1 { phase_controller_inst1.state_RNI7NN7[0] }
ble_pack phase_controller_inst1.state_RNO_0_3_LC_5_14_3 { phase_controller_inst1.state_RNO_0[3] }
ble_pack phase_controller_inst1.start_timer_hc_RNO_0_LC_5_14_5 { phase_controller_inst1.start_timer_hc_RNO_0 }
clb_pack LT_5_14 { phase_controller_inst1.state_RNI7NN7_0_LC_5_14_1, phase_controller_inst1.state_RNO_0_3_LC_5_14_3, phase_controller_inst1.start_timer_hc_RNO_0_LC_5_14_5 }
set_location LT_5_14 5 14
ble_pack phase_controller_inst1.state_0_LC_5_15_1 { phase_controller_inst1.state_RNO[0], phase_controller_inst1.state[0] }
ble_pack phase_controller_inst1.T01_LC_5_15_3 { phase_controller_inst1.T01_RNO, phase_controller_inst1.T01 }
ble_pack phase_controller_inst1.state_1_LC_5_15_5 { phase_controller_inst1.state_RNO[1], phase_controller_inst1.state[1] }
ble_pack phase_controller_inst1.start_timer_tr_LC_5_15_7 { phase_controller_inst1.start_timer_tr_RNO, phase_controller_inst1.start_timer_tr }
clb_pack LT_5_15 { phase_controller_inst1.state_0_LC_5_15_1, phase_controller_inst1.T01_LC_5_15_3, phase_controller_inst1.state_1_LC_5_15_5, phase_controller_inst1.start_timer_tr_LC_5_15_7 }
set_location LT_5_15 5 15
ble_pack phase_controller_slave.stoper_tr.target_time_4_LC_5_16_5 { phase_controller_inst1.stoper_tr.target_time_6_0_a3[4], phase_controller_slave.stoper_tr.target_time[4] }
ble_pack phase_controller_slave.stoper_tr.target_time_5_LC_5_16_6 { phase_controller_inst1.stoper_tr.target_time_6_0_a3[5], phase_controller_slave.stoper_tr.target_time[5] }
ble_pack phase_controller_slave.stoper_tr.target_time_1_LC_5_16_7 { phase_controller_inst1.stoper_tr.target_time_6_f0_0[1], phase_controller_slave.stoper_tr.target_time[1] }
clb_pack LT_5_16 { phase_controller_slave.stoper_tr.target_time_4_LC_5_16_5, phase_controller_slave.stoper_tr.target_time_5_LC_5_16_6, phase_controller_slave.stoper_tr.target_time_1_LC_5_16_7 }
set_location LT_5_16 5 16
ble_pack phase_controller_slave.stoper_tr.un1_accumulated_time_cry_1_c_inv_LC_5_17_0 { phase_controller_slave.stoper_tr.un1_accumulated_time_cry_1_c_inv, phase_controller_slave.stoper_tr.un1_accumulated_time_cry_1_c }
ble_pack phase_controller_slave.stoper_tr.un1_accumulated_time_cry_2_c_inv_LC_5_17_1 { phase_controller_slave.stoper_tr.un1_accumulated_time_cry_2_c_inv, phase_controller_slave.stoper_tr.un1_accumulated_time_cry_2_c }
ble_pack phase_controller_slave.stoper_tr.un1_accumulated_time_cry_3_c_inv_LC_5_17_2 { phase_controller_slave.stoper_tr.un1_accumulated_time_cry_3_c_inv, phase_controller_slave.stoper_tr.un1_accumulated_time_cry_3_c }
ble_pack phase_controller_slave.stoper_tr.un1_accumulated_time_cry_4_c_inv_LC_5_17_3 { phase_controller_slave.stoper_tr.un1_accumulated_time_cry_4_c_inv, phase_controller_slave.stoper_tr.un1_accumulated_time_cry_4_c }
ble_pack phase_controller_slave.stoper_tr.un1_accumulated_time_cry_5_c_inv_LC_5_17_4 { phase_controller_slave.stoper_tr.un1_accumulated_time_cry_5_c_inv, phase_controller_slave.stoper_tr.un1_accumulated_time_cry_5_c }
ble_pack phase_controller_slave.stoper_tr.un1_accumulated_time_cry_6_c_inv_LC_5_17_5 { phase_controller_slave.stoper_tr.un1_accumulated_time_cry_6_c_inv, phase_controller_slave.stoper_tr.un1_accumulated_time_cry_6_c }
ble_pack phase_controller_slave.stoper_tr.un1_accumulated_time_cry_7_c_inv_LC_5_17_6 { phase_controller_slave.stoper_tr.un1_accumulated_time_cry_7_c_inv, phase_controller_slave.stoper_tr.un1_accumulated_time_cry_7_c }
ble_pack phase_controller_slave.stoper_tr.un1_accumulated_time_cry_8_c_inv_LC_5_17_7 { phase_controller_slave.stoper_tr.un1_accumulated_time_cry_8_c_inv, phase_controller_slave.stoper_tr.un1_accumulated_time_cry_8_c }
clb_pack LT_5_17 { phase_controller_slave.stoper_tr.un1_accumulated_time_cry_1_c_inv_LC_5_17_0, phase_controller_slave.stoper_tr.un1_accumulated_time_cry_2_c_inv_LC_5_17_1, phase_controller_slave.stoper_tr.un1_accumulated_time_cry_3_c_inv_LC_5_17_2, phase_controller_slave.stoper_tr.un1_accumulated_time_cry_4_c_inv_LC_5_17_3, phase_controller_slave.stoper_tr.un1_accumulated_time_cry_5_c_inv_LC_5_17_4, phase_controller_slave.stoper_tr.un1_accumulated_time_cry_6_c_inv_LC_5_17_5, phase_controller_slave.stoper_tr.un1_accumulated_time_cry_7_c_inv_LC_5_17_6, phase_controller_slave.stoper_tr.un1_accumulated_time_cry_8_c_inv_LC_5_17_7 }
set_location LT_5_17 5 17
ble_pack phase_controller_slave.stoper_tr.un1_accumulated_time_cry_9_c_inv_LC_5_18_0 { phase_controller_slave.stoper_tr.un1_accumulated_time_cry_9_c_inv, phase_controller_slave.stoper_tr.un1_accumulated_time_cry_9_c }
ble_pack phase_controller_slave.stoper_tr.un1_accumulated_time_cry_10_c_inv_LC_5_18_1 { phase_controller_slave.stoper_tr.un1_accumulated_time_cry_10_c_inv, phase_controller_slave.stoper_tr.un1_accumulated_time_cry_10_c }
ble_pack phase_controller_slave.stoper_tr.un1_accumulated_time_cry_11_c_inv_LC_5_18_2 { phase_controller_slave.stoper_tr.un1_accumulated_time_cry_11_c_inv, phase_controller_slave.stoper_tr.un1_accumulated_time_cry_11_c }
ble_pack phase_controller_slave.stoper_tr.un1_accumulated_time_cry_12_c_inv_LC_5_18_3 { phase_controller_slave.stoper_tr.un1_accumulated_time_cry_12_c_inv, phase_controller_slave.stoper_tr.un1_accumulated_time_cry_12_c }
ble_pack phase_controller_slave.stoper_tr.un1_accumulated_time_cry_13_c_inv_LC_5_18_4 { phase_controller_slave.stoper_tr.un1_accumulated_time_cry_13_c_inv, phase_controller_slave.stoper_tr.un1_accumulated_time_cry_13_c }
ble_pack phase_controller_slave.stoper_tr.un1_accumulated_time_cry_14_c_inv_LC_5_18_5 { phase_controller_slave.stoper_tr.un1_accumulated_time_cry_14_c_inv, phase_controller_slave.stoper_tr.un1_accumulated_time_cry_14_c }
ble_pack phase_controller_slave.stoper_tr.un1_accumulated_time_cry_15_c_inv_LC_5_18_6 { phase_controller_slave.stoper_tr.un1_accumulated_time_cry_15_c_inv, phase_controller_slave.stoper_tr.un1_accumulated_time_cry_15_c }
ble_pack phase_controller_slave.stoper_tr.un1_accumulated_time_cry_16_c_inv_LC_5_18_7 { phase_controller_slave.stoper_tr.un1_accumulated_time_cry_16_c_inv, phase_controller_slave.stoper_tr.un1_accumulated_time_cry_16_c }
clb_pack LT_5_18 { phase_controller_slave.stoper_tr.un1_accumulated_time_cry_9_c_inv_LC_5_18_0, phase_controller_slave.stoper_tr.un1_accumulated_time_cry_10_c_inv_LC_5_18_1, phase_controller_slave.stoper_tr.un1_accumulated_time_cry_11_c_inv_LC_5_18_2, phase_controller_slave.stoper_tr.un1_accumulated_time_cry_12_c_inv_LC_5_18_3, phase_controller_slave.stoper_tr.un1_accumulated_time_cry_13_c_inv_LC_5_18_4, phase_controller_slave.stoper_tr.un1_accumulated_time_cry_14_c_inv_LC_5_18_5, phase_controller_slave.stoper_tr.un1_accumulated_time_cry_15_c_inv_LC_5_18_6, phase_controller_slave.stoper_tr.un1_accumulated_time_cry_16_c_inv_LC_5_18_7 }
set_location LT_5_18 5 18
ble_pack phase_controller_slave.stoper_tr.un1_accumulated_time_cry_17_c_inv_LC_5_19_0 { phase_controller_slave.stoper_tr.un1_accumulated_time_cry_17_c_inv, phase_controller_slave.stoper_tr.un1_accumulated_time_cry_17_c }
ble_pack phase_controller_slave.stoper_tr.un1_accumulated_time_cry_18_c_inv_LC_5_19_1 { phase_controller_slave.stoper_tr.un1_accumulated_time_cry_18_c_inv, phase_controller_slave.stoper_tr.un1_accumulated_time_cry_18_c }
ble_pack phase_controller_slave.stoper_tr.un1_accumulated_time_cry_19_c_inv_LC_5_19_2 { phase_controller_slave.stoper_tr.un1_accumulated_time_cry_19_c_inv, phase_controller_slave.stoper_tr.un1_accumulated_time_cry_19_c }
ble_pack phase_controller_slave.stoper_tr.un1_accumulated_time_cry_19_THRU_LUT4_0_LC_5_19_3 { phase_controller_slave.stoper_tr.un1_accumulated_time_cry_19_THRU_LUT4_0 }
ble_pack phase_controller_slave.stoper_tr.un1_accumulated_time_1_cry_0_0_c_RNO_LC_5_19_4 { phase_controller_slave.stoper_tr.un1_accumulated_time_1_cry_0_0_c_RNO }
ble_pack phase_controller_slave.stoper_tr.accumulated_time_RNO_0_1_LC_5_19_5 { phase_controller_slave.stoper_tr.accumulated_time_RNO_0[1] }
ble_pack phase_controller_inst1.stoper_tr.target_time_6_f1_0_i_i_o2_9_LC_5_19_6 { phase_controller_inst1.stoper_tr.target_time_6_f1_0_i_i_o2[9] }
ble_pack phase_controller_slave.stoper_tr.un1_accumulated_time_cry_19_c_RNIG1B6_LC_5_19_7 { phase_controller_slave.stoper_tr.un1_accumulated_time_cry_19_c_RNIG1B6 }
clb_pack LT_5_19 { phase_controller_slave.stoper_tr.un1_accumulated_time_cry_17_c_inv_LC_5_19_0, phase_controller_slave.stoper_tr.un1_accumulated_time_cry_18_c_inv_LC_5_19_1, phase_controller_slave.stoper_tr.un1_accumulated_time_cry_19_c_inv_LC_5_19_2, phase_controller_slave.stoper_tr.un1_accumulated_time_cry_19_THRU_LUT4_0_LC_5_19_3, phase_controller_slave.stoper_tr.un1_accumulated_time_1_cry_0_0_c_RNO_LC_5_19_4, phase_controller_slave.stoper_tr.accumulated_time_RNO_0_1_LC_5_19_5, phase_controller_inst1.stoper_tr.target_time_6_f1_0_i_i_o2_9_LC_5_19_6, phase_controller_slave.stoper_tr.un1_accumulated_time_cry_19_c_RNIG1B6_LC_5_19_7 }
set_location LT_5_19 5 19
ble_pack phase_controller_slave.stoper_tr.target_time_16_LC_5_20_0 { phase_controller_slave.stoper_tr.target_time_16_THRU_LUT4_0, phase_controller_slave.stoper_tr.target_time[16] }
ble_pack phase_controller_slave.stoper_tr.target_time_10_LC_5_20_1 { phase_controller_inst1.stoper_tr.N_76_i, phase_controller_slave.stoper_tr.target_time[10] }
ble_pack phase_controller_slave.stoper_tr.target_time_19_LC_5_20_2 { phase_controller_slave.stoper_tr.target_time_19_THRU_LUT4_0, phase_controller_slave.stoper_tr.target_time[19] }
ble_pack phase_controller_slave.stoper_tr.target_time_14_LC_5_20_3 { phase_controller_inst1.stoper_tr.target_time_6_f1_0_i_0[14], phase_controller_slave.stoper_tr.target_time[14] }
ble_pack phase_controller_slave.stoper_tr.target_time_15_LC_5_20_4 { phase_controller_inst1.stoper_tr.N_80_i, phase_controller_slave.stoper_tr.target_time[15] }
ble_pack phase_controller_slave.stoper_tr.target_time_13_LC_5_20_5 { phase_controller_inst1.stoper_tr.N_79_i, phase_controller_slave.stoper_tr.target_time[13] }
ble_pack phase_controller_slave.stoper_tr.target_time_18_LC_5_20_6 { phase_controller_slave.stoper_tr.target_time_18_THRU_LUT4_0, phase_controller_slave.stoper_tr.target_time[18] }
ble_pack phase_controller_slave.stoper_tr.target_time_17_LC_5_20_7 { phase_controller_slave.stoper_tr.target_time_17_THRU_LUT4_0, phase_controller_slave.stoper_tr.target_time[17] }
clb_pack LT_5_20 { phase_controller_slave.stoper_tr.target_time_16_LC_5_20_0, phase_controller_slave.stoper_tr.target_time_10_LC_5_20_1, phase_controller_slave.stoper_tr.target_time_19_LC_5_20_2, phase_controller_slave.stoper_tr.target_time_14_LC_5_20_3, phase_controller_slave.stoper_tr.target_time_15_LC_5_20_4, phase_controller_slave.stoper_tr.target_time_13_LC_5_20_5, phase_controller_slave.stoper_tr.target_time_18_LC_5_20_6, phase_controller_slave.stoper_tr.target_time_17_LC_5_20_7 }
set_location LT_5_20 5 20
ble_pack phase_controller_slave.stoper_tr.time_passed_LC_5_21_2 { phase_controller_slave.stoper_tr.time_passed_RNO, phase_controller_slave.stoper_tr.time_passed }
clb_pack LT_5_21 { phase_controller_slave.stoper_tr.time_passed_LC_5_21_2 }
set_location LT_5_21 5 21
ble_pack phase_controller_slave.state_4_LC_5_22_3 { phase_controller_slave.state_RNO[4], phase_controller_slave.state[4] }
ble_pack phase_controller_slave.start_timer_tr_LC_5_22_4 { phase_controller_slave.start_timer_tr_RNO, phase_controller_slave.start_timer_tr }
ble_pack phase_controller_slave.state_0_LC_5_22_7 { phase_controller_slave.state_RNO[0], phase_controller_slave.state[0] }
clb_pack LT_5_22 { phase_controller_slave.state_4_LC_5_22_3, phase_controller_slave.start_timer_tr_LC_5_22_4, phase_controller_slave.state_0_LC_5_22_7 }
set_location LT_5_22 5 22
ble_pack phase_controller_slave.start_timer_tr_RNO_0_LC_5_23_3 { phase_controller_slave.start_timer_tr_RNO_0 }
ble_pack phase_controller_slave.state_RNIVDE2_0_LC_5_23_5 { phase_controller_slave.state_RNIVDE2[0] }
clb_pack LT_5_23 { phase_controller_slave.start_timer_tr_RNO_0_LC_5_23_3, phase_controller_slave.state_RNIVDE2_0_LC_5_23_5 }
set_location LT_5_23 5 23
ble_pack phase_controller_slave.state_RNO_0_3_LC_5_24_1 { phase_controller_slave.state_RNO_0[3] }
ble_pack SB_DFF_inst_PH2_MAX_D2_LC_5_24_3 { SB_DFF_inst_PH2_MAX_D2_THRU_LUT4_0, SB_DFF_inst_PH2_MAX_D2 }
ble_pack phase_controller_slave.start_timer_hc_RNO_1_LC_5_24_4 { phase_controller_slave.start_timer_hc_RNO_1 }
ble_pack SB_DFF_inst_PH2_MAX_D1_LC_5_24_5 { SB_DFF_inst_PH2_MAX_D1_THRU_LUT4_0, SB_DFF_inst_PH2_MAX_D1 }
clb_pack LT_5_24 { phase_controller_slave.state_RNO_0_3_LC_5_24_1, SB_DFF_inst_PH2_MAX_D2_LC_5_24_3, phase_controller_slave.start_timer_hc_RNO_1_LC_5_24_4, SB_DFF_inst_PH2_MAX_D1_LC_5_24_5 }
set_location LT_5_24 5 24
ble_pack phase_controller_slave.state_1_LC_5_25_0 { phase_controller_slave.state_RNO[1], phase_controller_slave.state[1] }
ble_pack phase_controller_slave.state_3_LC_5_25_1 { phase_controller_slave.state_RNO[3], phase_controller_slave.state[3] }
ble_pack phase_controller_slave.state_2_LC_5_25_5 { phase_controller_slave.state_RNO[2], phase_controller_slave.state[2] }
ble_pack phase_controller_slave.start_timer_hc_LC_5_25_6 { phase_controller_slave.start_timer_hc_RNO, phase_controller_slave.start_timer_hc }
clb_pack LT_5_25 { phase_controller_slave.state_1_LC_5_25_0, phase_controller_slave.state_3_LC_5_25_1, phase_controller_slave.state_2_LC_5_25_5, phase_controller_slave.start_timer_hc_LC_5_25_6 }
set_location LT_5_25 5 25
ble_pack phase_controller_slave.start_timer_hc_RNO_0_LC_5_26_3 { phase_controller_slave.start_timer_hc_RNO_0 }
clb_pack LT_5_26 { phase_controller_slave.start_timer_hc_RNO_0_LC_5_26_3 }
set_location LT_5_26 5 26
ble_pack SB_DFF_inst_PH1_MAX_D1_LC_7_12_0 { SB_DFF_inst_PH1_MAX_D1_THRU_LUT4_0, SB_DFF_inst_PH1_MAX_D1 }
ble_pack SB_DFF_inst_PH2_MIN_D1_LC_7_12_1 { SB_DFF_inst_PH2_MIN_D1_THRU_LUT4_0, SB_DFF_inst_PH2_MIN_D1 }
ble_pack SB_DFF_inst_PH1_MAX_D2_LC_7_12_7 { SB_DFF_inst_PH1_MAX_D2_THRU_LUT4_0, SB_DFF_inst_PH1_MAX_D2 }
clb_pack LT_7_12 { SB_DFF_inst_PH1_MAX_D1_LC_7_12_0, SB_DFF_inst_PH2_MIN_D1_LC_7_12_1, SB_DFF_inst_PH1_MAX_D2_LC_7_12_7 }
set_location LT_7_12 7 12
ble_pack phase_controller_inst1.start_timer_hc_RNO_1_LC_7_13_0 { phase_controller_inst1.start_timer_hc_RNO_1 }
clb_pack LT_7_13 { phase_controller_inst1.start_timer_hc_RNO_1_LC_7_13_0 }
set_location LT_7_13 7 13
ble_pack SB_DFF_inst_PH1_MIN_D2_LC_7_14_3 { SB_DFF_inst_PH1_MIN_D2_THRU_LUT4_0, SB_DFF_inst_PH1_MIN_D2 }
ble_pack SB_DFF_inst_PH1_MIN_D1_LC_7_14_5 { SB_DFF_inst_PH1_MIN_D1_THRU_LUT4_0, SB_DFF_inst_PH1_MIN_D1 }
clb_pack LT_7_14 { SB_DFF_inst_PH1_MIN_D2_LC_7_14_3, SB_DFF_inst_PH1_MIN_D1_LC_7_14_5 }
set_location LT_7_14 7 14
ble_pack phase_controller_inst1.state_RNIR0JF_1_LC_7_15_0 { phase_controller_inst1.state_RNIR0JF[1] }
clb_pack LT_7_15 { phase_controller_inst1.state_RNIR0JF_1_LC_7_15_0 }
set_location LT_7_15 7 15
ble_pack phase_controller_slave.stoper_tr.accumulated_time_8_LC_7_17_0 { phase_controller_slave.stoper_tr.accumulated_time_RNO[8], phase_controller_slave.stoper_tr.accumulated_time[8] }
ble_pack phase_controller_slave.stoper_tr.accumulated_time_7_LC_7_17_1 { phase_controller_slave.stoper_tr.accumulated_time_RNO[7], phase_controller_slave.stoper_tr.accumulated_time[7] }
clb_pack LT_7_17 { phase_controller_slave.stoper_tr.accumulated_time_8_LC_7_17_0, phase_controller_slave.stoper_tr.accumulated_time_7_LC_7_17_1 }
set_location LT_7_17 7 17
ble_pack phase_controller_slave.stoper_tr.accumulated_time_16_LC_7_18_0 { phase_controller_slave.stoper_tr.accumulated_time_RNO[16], phase_controller_slave.stoper_tr.accumulated_time[16] }
ble_pack phase_controller_slave.stoper_tr.accumulated_time_12_LC_7_18_1 { phase_controller_slave.stoper_tr.accumulated_time_RNO[12], phase_controller_slave.stoper_tr.accumulated_time[12] }
ble_pack phase_controller_slave.stoper_tr.accumulated_time_15_LC_7_18_2 { phase_controller_slave.stoper_tr.accumulated_time_RNO[15], phase_controller_slave.stoper_tr.accumulated_time[15] }
ble_pack phase_controller_slave.stoper_tr.accumulated_time_14_LC_7_18_3 { phase_controller_slave.stoper_tr.accumulated_time_RNO[14], phase_controller_slave.stoper_tr.accumulated_time[14] }
ble_pack phase_controller_slave.stoper_tr.accumulated_time_11_LC_7_18_4 { phase_controller_slave.stoper_tr.accumulated_time_RNO[11], phase_controller_slave.stoper_tr.accumulated_time[11] }
ble_pack phase_controller_slave.stoper_tr.accumulated_time_13_LC_7_18_5 { phase_controller_slave.stoper_tr.accumulated_time_RNO[13], phase_controller_slave.stoper_tr.accumulated_time[13] }
ble_pack phase_controller_slave.stoper_tr.accumulated_time_9_LC_7_18_6 { phase_controller_slave.stoper_tr.accumulated_time_RNO[9], phase_controller_slave.stoper_tr.accumulated_time[9] }
ble_pack phase_controller_slave.stoper_tr.accumulated_time_10_LC_7_18_7 { phase_controller_slave.stoper_tr.accumulated_time_RNO[10], phase_controller_slave.stoper_tr.accumulated_time[10] }
clb_pack LT_7_18 { phase_controller_slave.stoper_tr.accumulated_time_16_LC_7_18_0, phase_controller_slave.stoper_tr.accumulated_time_12_LC_7_18_1, phase_controller_slave.stoper_tr.accumulated_time_15_LC_7_18_2, phase_controller_slave.stoper_tr.accumulated_time_14_LC_7_18_3, phase_controller_slave.stoper_tr.accumulated_time_11_LC_7_18_4, phase_controller_slave.stoper_tr.accumulated_time_13_LC_7_18_5, phase_controller_slave.stoper_tr.accumulated_time_9_LC_7_18_6, phase_controller_slave.stoper_tr.accumulated_time_10_LC_7_18_7 }
set_location LT_7_18 7 18
ble_pack phase_controller_slave.stoper_tr.accumulated_time_19_LC_7_19_0 { phase_controller_slave.stoper_tr.accumulated_time_RNO[19], phase_controller_slave.stoper_tr.accumulated_time[19] }
ble_pack phase_controller_slave.stoper_tr.accumulated_time_17_LC_7_19_6 { phase_controller_slave.stoper_tr.accumulated_time_RNO[17], phase_controller_slave.stoper_tr.accumulated_time[17] }
ble_pack phase_controller_slave.stoper_tr.accumulated_time_18_LC_7_19_7 { phase_controller_slave.stoper_tr.accumulated_time_RNO[18], phase_controller_slave.stoper_tr.accumulated_time[18] }
clb_pack LT_7_19 { phase_controller_slave.stoper_tr.accumulated_time_19_LC_7_19_0, phase_controller_slave.stoper_tr.accumulated_time_17_LC_7_19_6, phase_controller_slave.stoper_tr.accumulated_time_18_LC_7_19_7 }
set_location LT_7_19 7 19
ble_pack phase_controller_slave.stoper_tr.stoper_state_1_LC_7_20_7 { phase_controller_slave.stoper_tr.stoper_state_7_1_0_.m6, phase_controller_slave.stoper_tr.stoper_state[1] }
clb_pack LT_7_20 { phase_controller_slave.stoper_tr.stoper_state_1_LC_7_20_7 }
set_location LT_7_20 7 20
ble_pack delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIGUTL_6_LC_7_21_0 { delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIGUTL[6] }
ble_pack phase_controller_slave.stoper_tr.time_passed_RNO_0_LC_7_21_1 { phase_controller_slave.stoper_tr.time_passed_RNO_0 }
ble_pack delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNITRKR_4_LC_7_21_3 { delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNITRKR[4] }
ble_pack SB_DFF_inst_PH2_MIN_D2_LC_7_21_7 { SB_DFF_inst_PH2_MIN_D2_THRU_LUT4_0, SB_DFF_inst_PH2_MIN_D2 }
clb_pack LT_7_21 { delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIGUTL_6_LC_7_21_0, phase_controller_slave.stoper_tr.time_passed_RNO_0_LC_7_21_1, delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNITRKR_4_LC_7_21_3, SB_DFF_inst_PH2_MIN_D2_LC_7_21_7 }
set_location LT_7_21 7 21
ble_pack delay_measurement_inst.delay_hc_reg_esr_5_LC_7_22_0 { delay_measurement_inst.delay_hc_reg_esr_RNO[5], delay_measurement_inst.delay_hc_reg_esr[5] }
ble_pack delay_measurement_inst.delay_hc_reg_esr_2_LC_7_22_1 { delay_measurement_inst.delay_hc_reg_esr_RNO[2], delay_measurement_inst.delay_hc_reg_esr[2] }
ble_pack delay_measurement_inst.delay_hc_reg_esr_11_LC_7_22_2 { delay_measurement_inst.delay_hc_reg_esr_RNO[11], delay_measurement_inst.delay_hc_reg_esr[11] }
ble_pack delay_measurement_inst.delay_hc_reg_esr_12_LC_7_22_3 { delay_measurement_inst.delay_hc_reg_esr_RNO[12], delay_measurement_inst.delay_hc_reg_esr[12] }
ble_pack delay_measurement_inst.delay_hc_reg_ess_3_LC_7_22_4 { delay_measurement_inst.delay_hc_reg_ess_RNO[3], delay_measurement_inst.delay_hc_reg_ess[3] }
ble_pack delay_measurement_inst.delay_hc_reg_esr_4_LC_7_22_5 { delay_measurement_inst.delay_hc_reg_esr_RNO[4], delay_measurement_inst.delay_hc_reg_esr[4] }
ble_pack delay_measurement_inst.delay_hc_reg_ess_1_LC_7_22_6 { delay_measurement_inst.delay_hc_reg_ess_RNO[1], delay_measurement_inst.delay_hc_reg_ess[1] }
ble_pack delay_measurement_inst.delay_hc_reg_esr_10_LC_7_22_7 { delay_measurement_inst.delay_hc_reg_esr_RNO[10], delay_measurement_inst.delay_hc_reg_esr[10] }
clb_pack LT_7_22 { delay_measurement_inst.delay_hc_reg_esr_5_LC_7_22_0, delay_measurement_inst.delay_hc_reg_esr_2_LC_7_22_1, delay_measurement_inst.delay_hc_reg_esr_11_LC_7_22_2, delay_measurement_inst.delay_hc_reg_esr_12_LC_7_22_3, delay_measurement_inst.delay_hc_reg_ess_3_LC_7_22_4, delay_measurement_inst.delay_hc_reg_esr_4_LC_7_22_5, delay_measurement_inst.delay_hc_reg_ess_1_LC_7_22_6, delay_measurement_inst.delay_hc_reg_esr_10_LC_7_22_7 }
set_location LT_7_22 7 22
ble_pack delay_measurement_inst.delay_hc_reg_esr_9_LC_7_23_0 { delay_measurement_inst.delay_hc_reg_esr_RNO[9], delay_measurement_inst.delay_hc_reg_esr[9] }
ble_pack delay_measurement_inst.delay_hc_reg_esr_15_LC_7_23_1 { delay_measurement_inst.delay_hc_reg_esr_RNO[15], delay_measurement_inst.delay_hc_reg_esr[15] }
ble_pack delay_measurement_inst.delay_hc_reg_esr_19_LC_7_23_2 { delay_measurement_inst.delay_hc_reg_esr_RNO[19], delay_measurement_inst.delay_hc_reg_esr[19] }
ble_pack delay_measurement_inst.delay_hc_reg_esr_6_LC_7_23_3 { delay_measurement_inst.delay_hc_reg_esr_RNO[6], delay_measurement_inst.delay_hc_reg_esr[6] }
ble_pack delay_measurement_inst.delay_hc_reg_esr_17_LC_7_23_4 { delay_measurement_inst.delay_hc_reg_esr_RNO[17], delay_measurement_inst.delay_hc_reg_esr[17] }
ble_pack delay_measurement_inst.delay_hc_reg_esr_16_LC_7_23_5 { delay_measurement_inst.delay_hc_reg_esr_RNO[16], delay_measurement_inst.delay_hc_reg_esr[16] }
ble_pack delay_measurement_inst.delay_hc_reg_esr_14_LC_7_23_6 { delay_measurement_inst.delay_hc_reg_esr_RNO[14], delay_measurement_inst.delay_hc_reg_esr[14] }
ble_pack delay_measurement_inst.delay_hc_reg_esr_18_LC_7_23_7 { delay_measurement_inst.delay_hc_reg_esr_RNO[18], delay_measurement_inst.delay_hc_reg_esr[18] }
clb_pack LT_7_23 { delay_measurement_inst.delay_hc_reg_esr_9_LC_7_23_0, delay_measurement_inst.delay_hc_reg_esr_15_LC_7_23_1, delay_measurement_inst.delay_hc_reg_esr_19_LC_7_23_2, delay_measurement_inst.delay_hc_reg_esr_6_LC_7_23_3, delay_measurement_inst.delay_hc_reg_esr_17_LC_7_23_4, delay_measurement_inst.delay_hc_reg_esr_16_LC_7_23_5, delay_measurement_inst.delay_hc_reg_esr_14_LC_7_23_6, delay_measurement_inst.delay_hc_reg_esr_18_LC_7_23_7 }
set_location LT_7_23 7 23
ble_pack delay_measurement_inst.delay_hc_reg_7_LC_7_24_0 { delay_measurement_inst.delay_hc_reg_RNO[7], delay_measurement_inst.delay_hc_reg[7] }
ble_pack delay_measurement_inst.delay_hc_reg_8_LC_7_24_2 { delay_measurement_inst.delay_hc_reg_RNO[8], delay_measurement_inst.delay_hc_reg[8] }
clb_pack LT_7_24 { delay_measurement_inst.delay_hc_reg_7_LC_7_24_0, delay_measurement_inst.delay_hc_reg_8_LC_7_24_2 }
set_location LT_7_24 7 24
ble_pack delay_measurement_inst.delay_tr_timer.counter_0_LC_8_13_0 { delay_measurement_inst.delay_tr_timer.counter_RNO[0], delay_measurement_inst.delay_tr_timer.counter[0], delay_measurement_inst.delay_tr_timer.counter_cry_c[0] }
ble_pack delay_measurement_inst.delay_tr_timer.counter_1_LC_8_13_1 { delay_measurement_inst.delay_tr_timer.counter_RNO[1], delay_measurement_inst.delay_tr_timer.counter[1], delay_measurement_inst.delay_tr_timer.counter_cry_c[1] }
ble_pack delay_measurement_inst.delay_tr_timer.counter_2_LC_8_13_2 { delay_measurement_inst.delay_tr_timer.counter_RNO[2], delay_measurement_inst.delay_tr_timer.counter[2], delay_measurement_inst.delay_tr_timer.counter_cry_c[2] }
ble_pack delay_measurement_inst.delay_tr_timer.counter_3_LC_8_13_3 { delay_measurement_inst.delay_tr_timer.counter_RNO[3], delay_measurement_inst.delay_tr_timer.counter[3], delay_measurement_inst.delay_tr_timer.counter_cry_c[3] }
ble_pack delay_measurement_inst.delay_tr_timer.counter_4_LC_8_13_4 { delay_measurement_inst.delay_tr_timer.counter_RNO[4], delay_measurement_inst.delay_tr_timer.counter[4], delay_measurement_inst.delay_tr_timer.counter_cry_c[4] }
ble_pack delay_measurement_inst.delay_tr_timer.counter_5_LC_8_13_5 { delay_measurement_inst.delay_tr_timer.counter_RNO[5], delay_measurement_inst.delay_tr_timer.counter[5], delay_measurement_inst.delay_tr_timer.counter_cry_c[5] }
ble_pack delay_measurement_inst.delay_tr_timer.counter_6_LC_8_13_6 { delay_measurement_inst.delay_tr_timer.counter_RNO[6], delay_measurement_inst.delay_tr_timer.counter[6], delay_measurement_inst.delay_tr_timer.counter_cry_c[6] }
ble_pack delay_measurement_inst.delay_tr_timer.counter_7_LC_8_13_7 { delay_measurement_inst.delay_tr_timer.counter_RNO[7], delay_measurement_inst.delay_tr_timer.counter[7], delay_measurement_inst.delay_tr_timer.counter_cry_c[7] }
clb_pack LT_8_13 { delay_measurement_inst.delay_tr_timer.counter_0_LC_8_13_0, delay_measurement_inst.delay_tr_timer.counter_1_LC_8_13_1, delay_measurement_inst.delay_tr_timer.counter_2_LC_8_13_2, delay_measurement_inst.delay_tr_timer.counter_3_LC_8_13_3, delay_measurement_inst.delay_tr_timer.counter_4_LC_8_13_4, delay_measurement_inst.delay_tr_timer.counter_5_LC_8_13_5, delay_measurement_inst.delay_tr_timer.counter_6_LC_8_13_6, delay_measurement_inst.delay_tr_timer.counter_7_LC_8_13_7 }
set_location LT_8_13 8 13
ble_pack delay_measurement_inst.delay_tr_timer.counter_8_LC_8_14_0 { delay_measurement_inst.delay_tr_timer.counter_RNO[8], delay_measurement_inst.delay_tr_timer.counter[8], delay_measurement_inst.delay_tr_timer.counter_cry_c[8] }
ble_pack delay_measurement_inst.delay_tr_timer.counter_9_LC_8_14_1 { delay_measurement_inst.delay_tr_timer.counter_RNO[9], delay_measurement_inst.delay_tr_timer.counter[9], delay_measurement_inst.delay_tr_timer.counter_cry_c[9] }
ble_pack delay_measurement_inst.delay_tr_timer.counter_10_LC_8_14_2 { delay_measurement_inst.delay_tr_timer.counter_RNO[10], delay_measurement_inst.delay_tr_timer.counter[10], delay_measurement_inst.delay_tr_timer.counter_cry_c[10] }
ble_pack delay_measurement_inst.delay_tr_timer.counter_11_LC_8_14_3 { delay_measurement_inst.delay_tr_timer.counter_RNO[11], delay_measurement_inst.delay_tr_timer.counter[11], delay_measurement_inst.delay_tr_timer.counter_cry_c[11] }
ble_pack delay_measurement_inst.delay_tr_timer.counter_12_LC_8_14_4 { delay_measurement_inst.delay_tr_timer.counter_RNO[12], delay_measurement_inst.delay_tr_timer.counter[12], delay_measurement_inst.delay_tr_timer.counter_cry_c[12] }
ble_pack delay_measurement_inst.delay_tr_timer.counter_13_LC_8_14_5 { delay_measurement_inst.delay_tr_timer.counter_RNO[13], delay_measurement_inst.delay_tr_timer.counter[13], delay_measurement_inst.delay_tr_timer.counter_cry_c[13] }
ble_pack delay_measurement_inst.delay_tr_timer.counter_14_LC_8_14_6 { delay_measurement_inst.delay_tr_timer.counter_RNO[14], delay_measurement_inst.delay_tr_timer.counter[14], delay_measurement_inst.delay_tr_timer.counter_cry_c[14] }
ble_pack delay_measurement_inst.delay_tr_timer.counter_15_LC_8_14_7 { delay_measurement_inst.delay_tr_timer.counter_RNO[15], delay_measurement_inst.delay_tr_timer.counter[15], delay_measurement_inst.delay_tr_timer.counter_cry_c[15] }
clb_pack LT_8_14 { delay_measurement_inst.delay_tr_timer.counter_8_LC_8_14_0, delay_measurement_inst.delay_tr_timer.counter_9_LC_8_14_1, delay_measurement_inst.delay_tr_timer.counter_10_LC_8_14_2, delay_measurement_inst.delay_tr_timer.counter_11_LC_8_14_3, delay_measurement_inst.delay_tr_timer.counter_12_LC_8_14_4, delay_measurement_inst.delay_tr_timer.counter_13_LC_8_14_5, delay_measurement_inst.delay_tr_timer.counter_14_LC_8_14_6, delay_measurement_inst.delay_tr_timer.counter_15_LC_8_14_7 }
set_location LT_8_14 8 14
ble_pack delay_measurement_inst.delay_tr_timer.counter_16_LC_8_15_0 { delay_measurement_inst.delay_tr_timer.counter_RNO[16], delay_measurement_inst.delay_tr_timer.counter[16], delay_measurement_inst.delay_tr_timer.counter_cry_c[16] }
ble_pack delay_measurement_inst.delay_tr_timer.counter_17_LC_8_15_1 { delay_measurement_inst.delay_tr_timer.counter_RNO[17], delay_measurement_inst.delay_tr_timer.counter[17], delay_measurement_inst.delay_tr_timer.counter_cry_c[17] }
ble_pack delay_measurement_inst.delay_tr_timer.counter_18_LC_8_15_2 { delay_measurement_inst.delay_tr_timer.counter_RNO[18], delay_measurement_inst.delay_tr_timer.counter[18], delay_measurement_inst.delay_tr_timer.counter_cry_c[18] }
ble_pack delay_measurement_inst.delay_tr_timer.counter_19_LC_8_15_3 { delay_measurement_inst.delay_tr_timer.counter_RNO[19], delay_measurement_inst.delay_tr_timer.counter[19], delay_measurement_inst.delay_tr_timer.counter_cry_c[19] }
ble_pack delay_measurement_inst.delay_tr_timer.counter_20_LC_8_15_4 { delay_measurement_inst.delay_tr_timer.counter_RNO[20], delay_measurement_inst.delay_tr_timer.counter[20], delay_measurement_inst.delay_tr_timer.counter_cry_c[20] }
ble_pack delay_measurement_inst.delay_tr_timer.counter_21_LC_8_15_5 { delay_measurement_inst.delay_tr_timer.counter_RNO[21], delay_measurement_inst.delay_tr_timer.counter[21], delay_measurement_inst.delay_tr_timer.counter_cry_c[21] }
ble_pack delay_measurement_inst.delay_tr_timer.counter_22_LC_8_15_6 { delay_measurement_inst.delay_tr_timer.counter_RNO[22], delay_measurement_inst.delay_tr_timer.counter[22], delay_measurement_inst.delay_tr_timer.counter_cry_c[22] }
ble_pack delay_measurement_inst.delay_tr_timer.counter_23_LC_8_15_7 { delay_measurement_inst.delay_tr_timer.counter_RNO[23], delay_measurement_inst.delay_tr_timer.counter[23], delay_measurement_inst.delay_tr_timer.counter_cry_c[23] }
clb_pack LT_8_15 { delay_measurement_inst.delay_tr_timer.counter_16_LC_8_15_0, delay_measurement_inst.delay_tr_timer.counter_17_LC_8_15_1, delay_measurement_inst.delay_tr_timer.counter_18_LC_8_15_2, delay_measurement_inst.delay_tr_timer.counter_19_LC_8_15_3, delay_measurement_inst.delay_tr_timer.counter_20_LC_8_15_4, delay_measurement_inst.delay_tr_timer.counter_21_LC_8_15_5, delay_measurement_inst.delay_tr_timer.counter_22_LC_8_15_6, delay_measurement_inst.delay_tr_timer.counter_23_LC_8_15_7 }
set_location LT_8_15 8 15
ble_pack delay_measurement_inst.delay_tr_timer.counter_24_LC_8_16_0 { delay_measurement_inst.delay_tr_timer.counter_RNO[24], delay_measurement_inst.delay_tr_timer.counter[24], delay_measurement_inst.delay_tr_timer.counter_cry_c[24] }
ble_pack delay_measurement_inst.delay_tr_timer.counter_25_LC_8_16_1 { delay_measurement_inst.delay_tr_timer.counter_RNO[25], delay_measurement_inst.delay_tr_timer.counter[25], delay_measurement_inst.delay_tr_timer.counter_cry_c[25] }
ble_pack delay_measurement_inst.delay_tr_timer.counter_26_LC_8_16_2 { delay_measurement_inst.delay_tr_timer.counter_RNO[26], delay_measurement_inst.delay_tr_timer.counter[26], delay_measurement_inst.delay_tr_timer.counter_cry_c[26] }
ble_pack delay_measurement_inst.delay_tr_timer.counter_27_LC_8_16_3 { delay_measurement_inst.delay_tr_timer.counter_RNO[27], delay_measurement_inst.delay_tr_timer.counter[27], delay_measurement_inst.delay_tr_timer.counter_cry_c[27] }
ble_pack delay_measurement_inst.delay_tr_timer.counter_28_LC_8_16_4 { delay_measurement_inst.delay_tr_timer.counter_RNO[28], delay_measurement_inst.delay_tr_timer.counter[28], delay_measurement_inst.delay_tr_timer.counter_cry_c[28] }
ble_pack delay_measurement_inst.delay_tr_timer.counter_29_LC_8_16_5 { delay_measurement_inst.delay_tr_timer.counter_RNO[29], delay_measurement_inst.delay_tr_timer.counter[29] }
clb_pack LT_8_16 { delay_measurement_inst.delay_tr_timer.counter_24_LC_8_16_0, delay_measurement_inst.delay_tr_timer.counter_25_LC_8_16_1, delay_measurement_inst.delay_tr_timer.counter_26_LC_8_16_2, delay_measurement_inst.delay_tr_timer.counter_27_LC_8_16_3, delay_measurement_inst.delay_tr_timer.counter_28_LC_8_16_4, delay_measurement_inst.delay_tr_timer.counter_29_LC_8_16_5 }
set_location LT_8_16 8 16
ble_pack phase_controller_slave.stoper_tr.un1_accumulated_time_1_cry_0_0_c_LC_8_17_0 { phase_controller_slave.stoper_tr.un1_accumulated_time_1_cry_0_0_c }
ble_pack phase_controller_slave.stoper_tr.accumulated_time_RNO_0_2_LC_8_17_1 { phase_controller_slave.stoper_tr.accumulated_time_RNO_0[2], phase_controller_slave.stoper_tr.un1_accumulated_time_1_cry_1_c }
ble_pack phase_controller_slave.stoper_tr.accumulated_time_RNO_0_3_LC_8_17_2 { phase_controller_slave.stoper_tr.accumulated_time_RNO_0[3], phase_controller_slave.stoper_tr.un1_accumulated_time_1_cry_2_0_c }
ble_pack phase_controller_slave.stoper_tr.accumulated_time_RNO_0_4_LC_8_17_3 { phase_controller_slave.stoper_tr.accumulated_time_RNO_0[4], phase_controller_slave.stoper_tr.un1_accumulated_time_1_cry_3_c }
ble_pack phase_controller_slave.stoper_tr.accumulated_time_RNO_0_5_LC_8_17_4 { phase_controller_slave.stoper_tr.accumulated_time_RNO_0[5], phase_controller_slave.stoper_tr.un1_accumulated_time_1_cry_4_c }
ble_pack phase_controller_slave.stoper_tr.accumulated_time_RNO_0_6_LC_8_17_5 { phase_controller_slave.stoper_tr.accumulated_time_RNO_0[6], phase_controller_slave.stoper_tr.un1_accumulated_time_1_cry_5_c }
ble_pack phase_controller_slave.stoper_tr.accumulated_time_RNO_0_7_LC_8_17_6 { phase_controller_slave.stoper_tr.accumulated_time_RNO_0[7], phase_controller_slave.stoper_tr.un1_accumulated_time_1_cry_6_c }
ble_pack phase_controller_slave.stoper_tr.accumulated_time_RNO_0_8_LC_8_17_7 { phase_controller_slave.stoper_tr.accumulated_time_RNO_0[8], phase_controller_slave.stoper_tr.un1_accumulated_time_1_cry_7_c }
clb_pack LT_8_17 { phase_controller_slave.stoper_tr.un1_accumulated_time_1_cry_0_0_c_LC_8_17_0, phase_controller_slave.stoper_tr.accumulated_time_RNO_0_2_LC_8_17_1, phase_controller_slave.stoper_tr.accumulated_time_RNO_0_3_LC_8_17_2, phase_controller_slave.stoper_tr.accumulated_time_RNO_0_4_LC_8_17_3, phase_controller_slave.stoper_tr.accumulated_time_RNO_0_5_LC_8_17_4, phase_controller_slave.stoper_tr.accumulated_time_RNO_0_6_LC_8_17_5, phase_controller_slave.stoper_tr.accumulated_time_RNO_0_7_LC_8_17_6, phase_controller_slave.stoper_tr.accumulated_time_RNO_0_8_LC_8_17_7 }
set_location LT_8_17 8 17
ble_pack phase_controller_slave.stoper_tr.accumulated_time_RNO_0_9_LC_8_18_0 { phase_controller_slave.stoper_tr.accumulated_time_RNO_0[9], phase_controller_slave.stoper_tr.un1_accumulated_time_1_cry_8_c }
ble_pack phase_controller_slave.stoper_tr.accumulated_time_RNO_0_10_LC_8_18_1 { phase_controller_slave.stoper_tr.accumulated_time_RNO_0[10], phase_controller_slave.stoper_tr.un1_accumulated_time_1_cry_9_c }
ble_pack phase_controller_slave.stoper_tr.accumulated_time_RNO_0_11_LC_8_18_2 { phase_controller_slave.stoper_tr.accumulated_time_RNO_0[11], phase_controller_slave.stoper_tr.un1_accumulated_time_1_cry_10_c }
ble_pack phase_controller_slave.stoper_tr.accumulated_time_RNO_0_12_LC_8_18_3 { phase_controller_slave.stoper_tr.accumulated_time_RNO_0[12], phase_controller_slave.stoper_tr.un1_accumulated_time_1_cry_11_c }
ble_pack phase_controller_slave.stoper_tr.accumulated_time_RNO_0_13_LC_8_18_4 { phase_controller_slave.stoper_tr.accumulated_time_RNO_0[13], phase_controller_slave.stoper_tr.un1_accumulated_time_1_cry_12_c }
ble_pack phase_controller_slave.stoper_tr.accumulated_time_RNO_0_14_LC_8_18_5 { phase_controller_slave.stoper_tr.accumulated_time_RNO_0[14], phase_controller_slave.stoper_tr.un1_accumulated_time_1_cry_13_c }
ble_pack phase_controller_slave.stoper_tr.accumulated_time_RNO_0_15_LC_8_18_6 { phase_controller_slave.stoper_tr.accumulated_time_RNO_0[15], phase_controller_slave.stoper_tr.un1_accumulated_time_1_cry_14_c }
ble_pack phase_controller_slave.stoper_tr.accumulated_time_RNO_0_16_LC_8_18_7 { phase_controller_slave.stoper_tr.accumulated_time_RNO_0[16], phase_controller_slave.stoper_tr.un1_accumulated_time_1_cry_15_c }
clb_pack LT_8_18 { phase_controller_slave.stoper_tr.accumulated_time_RNO_0_9_LC_8_18_0, phase_controller_slave.stoper_tr.accumulated_time_RNO_0_10_LC_8_18_1, phase_controller_slave.stoper_tr.accumulated_time_RNO_0_11_LC_8_18_2, phase_controller_slave.stoper_tr.accumulated_time_RNO_0_12_LC_8_18_3, phase_controller_slave.stoper_tr.accumulated_time_RNO_0_13_LC_8_18_4, phase_controller_slave.stoper_tr.accumulated_time_RNO_0_14_LC_8_18_5, phase_controller_slave.stoper_tr.accumulated_time_RNO_0_15_LC_8_18_6, phase_controller_slave.stoper_tr.accumulated_time_RNO_0_16_LC_8_18_7 }
set_location LT_8_18 8 18
ble_pack phase_controller_slave.stoper_tr.accumulated_time_RNO_0_17_LC_8_19_0 { phase_controller_slave.stoper_tr.accumulated_time_RNO_0[17], phase_controller_slave.stoper_tr.un1_accumulated_time_1_cry_16_c }
ble_pack phase_controller_slave.stoper_tr.accumulated_time_RNO_0_18_LC_8_19_1 { phase_controller_slave.stoper_tr.accumulated_time_RNO_0[18], phase_controller_slave.stoper_tr.un1_accumulated_time_1_cry_17_c }
ble_pack phase_controller_slave.stoper_tr.accumulated_time_RNO_0_19_LC_8_19_2 { phase_controller_slave.stoper_tr.accumulated_time_RNO_0[19] }
ble_pack phase_controller_inst1.stoper_tr.target_time_6_f0_0_a3_1_LC_8_19_3 { phase_controller_inst1.stoper_tr.target_time_6_f0_0_a3[1] }
ble_pack phase_controller_slave.stoper_tr.stoper_state_RNI38A6_0_LC_8_19_4 { phase_controller_slave.stoper_tr.stoper_state_RNI38A6[0] }
ble_pack phase_controller_inst1.stoper_tr.target_time_6_f1_0_i_i_a3_0_6_LC_8_19_5 { phase_controller_inst1.stoper_tr.target_time_6_f1_0_i_i_a3_0[6] }
ble_pack phase_controller_inst1.stoper_tr.target_time_6_i_o2_15_LC_8_19_6 { phase_controller_inst1.stoper_tr.target_time_6_i_o2[15] }
ble_pack phase_controller_inst1.stoper_tr.target_time_6_f1_0_i_i_o2_6_LC_8_19_7 { phase_controller_inst1.stoper_tr.target_time_6_f1_0_i_i_o2[6] }
clb_pack LT_8_19 { phase_controller_slave.stoper_tr.accumulated_time_RNO_0_17_LC_8_19_0, phase_controller_slave.stoper_tr.accumulated_time_RNO_0_18_LC_8_19_1, phase_controller_slave.stoper_tr.accumulated_time_RNO_0_19_LC_8_19_2, phase_controller_inst1.stoper_tr.target_time_6_f0_0_a3_1_LC_8_19_3, phase_controller_slave.stoper_tr.stoper_state_RNI38A6_0_LC_8_19_4, phase_controller_inst1.stoper_tr.target_time_6_f1_0_i_i_a3_0_6_LC_8_19_5, phase_controller_inst1.stoper_tr.target_time_6_i_o2_15_LC_8_19_6, phase_controller_inst1.stoper_tr.target_time_6_f1_0_i_i_o2_6_LC_8_19_7 }
set_location LT_8_19 8 19
ble_pack phase_controller_slave.stoper_tr.stoper_state_0_LC_8_20_2 { phase_controller_slave.stoper_tr.stoper_state_7_1_0_.m3, phase_controller_slave.stoper_tr.stoper_state[0] }
clb_pack LT_8_20 { phase_controller_slave.stoper_tr.stoper_state_0_LC_8_20_2 }
set_location LT_8_20 8 20
ble_pack delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_2_LC_8_21_2 { delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_2_THRU_LUT4_0, delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1[2] }
ble_pack delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_1_LC_8_21_3 { delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_1_THRU_LUT4_0, delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1[1] }
clb_pack LT_8_21 { delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_2_LC_8_21_2, delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_1_LC_8_21_3 }
set_location LT_8_21 8 21
ble_pack delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNID3EH4_1_LC_8_22_0 { delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNID3EH4[1] }
ble_pack delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIIDD01_10_LC_8_22_1 { delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIIDD01[10] }
ble_pack delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI32LR_6_LC_8_22_2 { delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI32LR[6] }
ble_pack delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI3GIH1_1_LC_8_22_3 { delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI3GIH1[1] }
ble_pack delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI3HO31_6_LC_8_22_4 { delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI3HO31[6] }
ble_pack delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI0TRB1_18_LC_8_22_5 { delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI0TRB1[18] }
ble_pack delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI0QNN2_16_LC_8_22_6 { delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI0QNN2[16] }
ble_pack delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI2PJ34_14_LC_8_22_7 { delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI2PJ34[14] }
clb_pack LT_8_22 { delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNID3EH4_1_LC_8_22_0, delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIIDD01_10_LC_8_22_1, delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI32LR_6_LC_8_22_2, delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI3GIH1_1_LC_8_22_3, delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI3HO31_6_LC_8_22_4, delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI0TRB1_18_LC_8_22_5, delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI0QNN2_16_LC_8_22_6, delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI2PJ34_14_LC_8_22_7 }
set_location LT_8_22 8 22
ble_pack delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI4ESID_31_LC_8_23_0 { delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI4ESID[31] }
ble_pack delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIBNQQD_31_LC_8_23_1 { delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIBNQQD[31] }
ble_pack delay_measurement_inst.delay_hc_reg_esr_RNO_0_9_LC_8_23_2 { delay_measurement_inst.delay_hc_reg_esr_RNO_0[9] }
ble_pack delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI4TEU1_14_LC_8_23_3 { delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI4TEU1[14] }
ble_pack delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIE5L06_31_LC_8_23_4 { delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIE5L06[31] }
ble_pack delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIA6E01_16_LC_8_23_5 { delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIA6E01[16] }
ble_pack delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIBM7A4_14_LC_8_23_6 { delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIBM7A4[14] }
ble_pack delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIN2LL4_7_LC_8_23_7 { delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIN2LL4[7] }
clb_pack LT_8_23 { delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI4ESID_31_LC_8_23_0, delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIBNQQD_31_LC_8_23_1, delay_measurement_inst.delay_hc_reg_esr_RNO_0_9_LC_8_23_2, delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI4TEU1_14_LC_8_23_3, delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIE5L06_31_LC_8_23_4, delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIA6E01_16_LC_8_23_5, delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIBM7A4_14_LC_8_23_6, delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIN2LL4_7_LC_8_23_7 }
set_location LT_8_23 8 23
ble_pack delay_measurement_inst.delay_hc_reg_esr_13_LC_8_24_1 { delay_measurement_inst.delay_hc_reg_esr_RNO[13], delay_measurement_inst.delay_hc_reg_esr[13] }
clb_pack LT_8_24 { delay_measurement_inst.delay_hc_reg_esr_13_LC_8_24_1 }
set_location LT_8_24 8 24
ble_pack phase_controller_slave.S2_LC_8_26_3 { phase_controller_slave.S2_THRU_LUT4_0, phase_controller_slave.S2 }
clb_pack LT_8_26 { phase_controller_slave.S2_LC_8_26_3 }
set_location LT_8_26 8 26
ble_pack delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_3_LC_9_13_0 { delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNO[3], delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1[3], delay_measurement_inst.delay_tr_timer.un13_elapsed_time_ns_cry_2_c }
ble_pack delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_4_LC_9_13_1 { delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNO[4], delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1[4], delay_measurement_inst.delay_tr_timer.un13_elapsed_time_ns_cry_3_c }
ble_pack delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_5_LC_9_13_2 { delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNO[5], delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1[5], delay_measurement_inst.delay_tr_timer.un13_elapsed_time_ns_cry_4_c }
ble_pack delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_6_LC_9_13_3 { delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNO[6], delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1[6], delay_measurement_inst.delay_tr_timer.un13_elapsed_time_ns_cry_5_c }
ble_pack delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_7_LC_9_13_4 { delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNO[7], delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1[7], delay_measurement_inst.delay_tr_timer.un13_elapsed_time_ns_cry_6_c }
ble_pack delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_8_LC_9_13_5 { delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNO[8], delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1[8], delay_measurement_inst.delay_tr_timer.un13_elapsed_time_ns_cry_7_c }
ble_pack delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_9_LC_9_13_6 { delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNO[9], delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1[9], delay_measurement_inst.delay_tr_timer.un13_elapsed_time_ns_cry_8_c }
ble_pack delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_10_LC_9_13_7 { delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNO[10], delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1[10], delay_measurement_inst.delay_tr_timer.un13_elapsed_time_ns_cry_9_c }
clb_pack LT_9_13 { delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_3_LC_9_13_0, delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_4_LC_9_13_1, delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_5_LC_9_13_2, delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_6_LC_9_13_3, delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_7_LC_9_13_4, delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_8_LC_9_13_5, delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_9_LC_9_13_6, delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_10_LC_9_13_7 }
set_location LT_9_13 9 13
ble_pack delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_11_LC_9_14_0 { delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNO[11], delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1[11], delay_measurement_inst.delay_tr_timer.un13_elapsed_time_ns_cry_10_c }
ble_pack delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_12_LC_9_14_1 { delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNO[12], delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1[12], delay_measurement_inst.delay_tr_timer.un13_elapsed_time_ns_cry_11_c }
ble_pack delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_13_LC_9_14_2 { delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNO[13], delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1[13], delay_measurement_inst.delay_tr_timer.un13_elapsed_time_ns_cry_12_c }
ble_pack delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_14_LC_9_14_3 { delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNO[14], delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1[14], delay_measurement_inst.delay_tr_timer.un13_elapsed_time_ns_cry_13_c }
ble_pack delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_15_LC_9_14_4 { delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNO[15], delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1[15], delay_measurement_inst.delay_tr_timer.un13_elapsed_time_ns_cry_14_c }
ble_pack delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_16_LC_9_14_5 { delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNO[16], delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1[16], delay_measurement_inst.delay_tr_timer.un13_elapsed_time_ns_cry_15_c }
ble_pack delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_17_LC_9_14_6 { delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNO[17], delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1[17], delay_measurement_inst.delay_tr_timer.un13_elapsed_time_ns_cry_16_c }
ble_pack delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_18_LC_9_14_7 { delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNO[18], delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1[18], delay_measurement_inst.delay_tr_timer.un13_elapsed_time_ns_cry_17_c }
clb_pack LT_9_14 { delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_11_LC_9_14_0, delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_12_LC_9_14_1, delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_13_LC_9_14_2, delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_14_LC_9_14_3, delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_15_LC_9_14_4, delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_16_LC_9_14_5, delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_17_LC_9_14_6, delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_18_LC_9_14_7 }
set_location LT_9_14 9 14
ble_pack delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_19_LC_9_15_0 { delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNO[19], delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1[19], delay_measurement_inst.delay_tr_timer.un13_elapsed_time_ns_cry_18_c }
ble_pack delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_20_LC_9_15_1 { delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNO[20], delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1[20], delay_measurement_inst.delay_tr_timer.un13_elapsed_time_ns_cry_19_c }
ble_pack delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_21_LC_9_15_2 { delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNO[21], delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1[21], delay_measurement_inst.delay_tr_timer.un13_elapsed_time_ns_cry_20_c }
ble_pack delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_22_LC_9_15_3 { delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNO[22], delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1[22], delay_measurement_inst.delay_tr_timer.un13_elapsed_time_ns_cry_21_c }
ble_pack delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_23_LC_9_15_4 { delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNO[23], delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1[23], delay_measurement_inst.delay_tr_timer.un13_elapsed_time_ns_cry_22_c }
ble_pack delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_24_LC_9_15_5 { delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNO[24], delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1[24], delay_measurement_inst.delay_tr_timer.un13_elapsed_time_ns_cry_23_c }
ble_pack delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_25_LC_9_15_6 { delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNO[25], delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1[25], delay_measurement_inst.delay_tr_timer.un13_elapsed_time_ns_cry_24_c }
ble_pack delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_26_LC_9_15_7 { delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNO[26], delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1[26], delay_measurement_inst.delay_tr_timer.un13_elapsed_time_ns_cry_25_c }
clb_pack LT_9_15 { delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_19_LC_9_15_0, delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_20_LC_9_15_1, delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_21_LC_9_15_2, delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_22_LC_9_15_3, delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_23_LC_9_15_4, delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_24_LC_9_15_5, delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_25_LC_9_15_6, delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_26_LC_9_15_7 }
set_location LT_9_15 9 15
ble_pack delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_27_LC_9_16_0 { delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNO[27], delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1[27], delay_measurement_inst.delay_tr_timer.un13_elapsed_time_ns_cry_26_c }
ble_pack delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_28_LC_9_16_1 { delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNO[28], delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1[28], delay_measurement_inst.delay_tr_timer.un13_elapsed_time_ns_cry_27_c }
ble_pack delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_29_LC_9_16_2 { delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNO[29], delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1[29], delay_measurement_inst.delay_tr_timer.un13_elapsed_time_ns_cry_28_c }
ble_pack delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_30_LC_9_16_3 { delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNO[30], delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1[30], delay_measurement_inst.delay_tr_timer.un13_elapsed_time_ns_cry_29_c }
ble_pack delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_31_LC_9_16_4 { delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_31_THRU_LUT4_0, delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1[31] }
clb_pack LT_9_16 { delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_27_LC_9_16_0, delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_28_LC_9_16_1, delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_29_LC_9_16_2, delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_30_LC_9_16_3, delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_31_LC_9_16_4 }
set_location LT_9_16 9 16
ble_pack delay_measurement_inst.delay_tr_reg_esr_15_LC_9_17_0 { delay_measurement_inst.delay_tr_reg_esr_RNO[15], delay_measurement_inst.delay_tr_reg_esr[15] }
ble_pack delay_measurement_inst.delay_tr_reg_esr_9_LC_9_17_1 { delay_measurement_inst.delay_tr_reg_esr_RNO[9], delay_measurement_inst.delay_tr_reg_esr[9] }
ble_pack delay_measurement_inst.delay_tr_reg_esr_4_LC_9_17_2 { delay_measurement_inst.delay_tr_reg_esr_RNO[4], delay_measurement_inst.delay_tr_reg_esr[4] }
ble_pack delay_measurement_inst.delay_tr_reg_esr_5_LC_9_17_3 { delay_measurement_inst.delay_tr_reg_esr_RNO[5], delay_measurement_inst.delay_tr_reg_esr[5] }
ble_pack delay_measurement_inst.delay_tr_reg_esr_6_LC_9_17_4 { delay_measurement_inst.delay_tr_reg_esr_RNO[6], delay_measurement_inst.delay_tr_reg_esr[6] }
ble_pack delay_measurement_inst.delay_tr_reg_ess_1_LC_9_17_5 { delay_measurement_inst.delay_tr_reg_ess_RNO[1], delay_measurement_inst.delay_tr_reg_ess[1] }
ble_pack delay_measurement_inst.delay_tr_reg_esr_2_LC_9_17_6 { delay_measurement_inst.delay_tr_reg_esr_RNO[2], delay_measurement_inst.delay_tr_reg_esr[2] }
ble_pack delay_measurement_inst.delay_tr_reg_ess_3_LC_9_17_7 { delay_measurement_inst.delay_tr_reg_ess_RNO[3], delay_measurement_inst.delay_tr_reg_ess[3] }
clb_pack LT_9_17 { delay_measurement_inst.delay_tr_reg_esr_15_LC_9_17_0, delay_measurement_inst.delay_tr_reg_esr_9_LC_9_17_1, delay_measurement_inst.delay_tr_reg_esr_4_LC_9_17_2, delay_measurement_inst.delay_tr_reg_esr_5_LC_9_17_3, delay_measurement_inst.delay_tr_reg_esr_6_LC_9_17_4, delay_measurement_inst.delay_tr_reg_ess_1_LC_9_17_5, delay_measurement_inst.delay_tr_reg_esr_2_LC_9_17_6, delay_measurement_inst.delay_tr_reg_ess_3_LC_9_17_7 }
set_location LT_9_17 9 17
ble_pack delay_measurement_inst.delay_tr_reg_esr_10_LC_9_18_0 { delay_measurement_inst.delay_tr_reg_esr_RNO[10], delay_measurement_inst.delay_tr_reg_esr[10] }
ble_pack delay_measurement_inst.delay_tr_reg_esr_12_LC_9_18_1 { delay_measurement_inst.delay_tr_reg_esr_RNO[12], delay_measurement_inst.delay_tr_reg_esr[12] }
ble_pack delay_measurement_inst.delay_tr_reg_esr_16_LC_9_18_2 { delay_measurement_inst.delay_tr_reg_esr_RNO[16], delay_measurement_inst.delay_tr_reg_esr[16] }
ble_pack delay_measurement_inst.delay_tr_reg_esr_14_LC_9_18_3 { delay_measurement_inst.delay_tr_reg_esr_RNO[14], delay_measurement_inst.delay_tr_reg_esr[14] }
ble_pack delay_measurement_inst.delay_tr_reg_esr_17_LC_9_18_4 { delay_measurement_inst.delay_tr_reg_esr_RNO[17], delay_measurement_inst.delay_tr_reg_esr[17] }
ble_pack delay_measurement_inst.delay_tr_reg_esr_18_LC_9_18_5 { delay_measurement_inst.delay_tr_reg_esr_RNO[18], delay_measurement_inst.delay_tr_reg_esr[18] }
ble_pack delay_measurement_inst.delay_tr_reg_esr_11_LC_9_18_6 { delay_measurement_inst.delay_tr_reg_esr_RNO[11], delay_measurement_inst.delay_tr_reg_esr[11] }
ble_pack delay_measurement_inst.delay_tr_reg_esr_13_LC_9_18_7 { delay_measurement_inst.delay_tr_reg_esr_RNO[13], delay_measurement_inst.delay_tr_reg_esr[13] }
clb_pack LT_9_18 { delay_measurement_inst.delay_tr_reg_esr_10_LC_9_18_0, delay_measurement_inst.delay_tr_reg_esr_12_LC_9_18_1, delay_measurement_inst.delay_tr_reg_esr_16_LC_9_18_2, delay_measurement_inst.delay_tr_reg_esr_14_LC_9_18_3, delay_measurement_inst.delay_tr_reg_esr_17_LC_9_18_4, delay_measurement_inst.delay_tr_reg_esr_18_LC_9_18_5, delay_measurement_inst.delay_tr_reg_esr_11_LC_9_18_6, delay_measurement_inst.delay_tr_reg_esr_13_LC_9_18_7 }
set_location LT_9_18 9 18
ble_pack phase_controller_inst1.stoper_tr.target_time_6_f1_0_i_i_a2_1_6_LC_9_19_0 { phase_controller_inst1.stoper_tr.target_time_6_f1_0_i_i_a2_1[6] }
ble_pack phase_controller_inst1.stoper_tr.target_time_6_f0_0_a2_3_3_LC_9_19_1 { phase_controller_inst1.stoper_tr.target_time_6_f0_0_a2_3[3] }
ble_pack phase_controller_inst1.stoper_tr.target_time_6_f1_0_i_i_a2_0_6_LC_9_19_4 { phase_controller_inst1.stoper_tr.target_time_6_f1_0_i_i_a2_0[6] }
ble_pack phase_controller_inst1.stoper_tr.target_time_6_f1_0_i_i_a2_9_LC_9_19_5 { phase_controller_inst1.stoper_tr.target_time_6_f1_0_i_i_a2[9] }
ble_pack phase_controller_inst1.stoper_tr.target_time_6_f0_0_a2_3_LC_9_19_6 { phase_controller_inst1.stoper_tr.target_time_6_f0_0_a2[3] }
ble_pack phase_controller_inst1.stoper_tr.target_time_6_f0_0_a2_4_3_LC_9_19_7 { phase_controller_inst1.stoper_tr.target_time_6_f0_0_a2_4[3] }
clb_pack LT_9_19 { phase_controller_inst1.stoper_tr.target_time_6_f1_0_i_i_a2_1_6_LC_9_19_0, phase_controller_inst1.stoper_tr.target_time_6_f0_0_a2_3_3_LC_9_19_1, phase_controller_inst1.stoper_tr.target_time_6_f1_0_i_i_a2_0_6_LC_9_19_4, phase_controller_inst1.stoper_tr.target_time_6_f1_0_i_i_a2_9_LC_9_19_5, phase_controller_inst1.stoper_tr.target_time_6_f0_0_a2_3_LC_9_19_6, phase_controller_inst1.stoper_tr.target_time_6_f0_0_a2_4_3_LC_9_19_7 }
set_location LT_9_19 9 19
ble_pack phase_controller_inst1.S1_LC_9_20_3 { phase_controller_inst1.S1_THRU_LUT4_0, phase_controller_inst1.S1 }
clb_pack LT_9_20 { phase_controller_inst1.S1_LC_9_20_3 }
set_location LT_9_20 9 20
ble_pack delay_measurement_inst.delay_hc_timer.counter_0_LC_9_21_0 { delay_measurement_inst.delay_hc_timer.counter_RNO[0], delay_measurement_inst.delay_hc_timer.counter[0], delay_measurement_inst.delay_hc_timer.counter_cry_c[0] }
ble_pack delay_measurement_inst.delay_hc_timer.counter_1_LC_9_21_1 { delay_measurement_inst.delay_hc_timer.counter_RNO[1], delay_measurement_inst.delay_hc_timer.counter[1], delay_measurement_inst.delay_hc_timer.counter_cry_c[1] }
ble_pack delay_measurement_inst.delay_hc_timer.counter_2_LC_9_21_2 { delay_measurement_inst.delay_hc_timer.counter_RNO[2], delay_measurement_inst.delay_hc_timer.counter[2], delay_measurement_inst.delay_hc_timer.counter_cry_c[2] }
ble_pack delay_measurement_inst.delay_hc_timer.counter_3_LC_9_21_3 { delay_measurement_inst.delay_hc_timer.counter_RNO[3], delay_measurement_inst.delay_hc_timer.counter[3], delay_measurement_inst.delay_hc_timer.counter_cry_c[3] }
ble_pack delay_measurement_inst.delay_hc_timer.counter_4_LC_9_21_4 { delay_measurement_inst.delay_hc_timer.counter_RNO[4], delay_measurement_inst.delay_hc_timer.counter[4], delay_measurement_inst.delay_hc_timer.counter_cry_c[4] }
ble_pack delay_measurement_inst.delay_hc_timer.counter_5_LC_9_21_5 { delay_measurement_inst.delay_hc_timer.counter_RNO[5], delay_measurement_inst.delay_hc_timer.counter[5], delay_measurement_inst.delay_hc_timer.counter_cry_c[5] }
ble_pack delay_measurement_inst.delay_hc_timer.counter_6_LC_9_21_6 { delay_measurement_inst.delay_hc_timer.counter_RNO[6], delay_measurement_inst.delay_hc_timer.counter[6], delay_measurement_inst.delay_hc_timer.counter_cry_c[6] }
ble_pack delay_measurement_inst.delay_hc_timer.counter_7_LC_9_21_7 { delay_measurement_inst.delay_hc_timer.counter_RNO[7], delay_measurement_inst.delay_hc_timer.counter[7], delay_measurement_inst.delay_hc_timer.counter_cry_c[7] }
clb_pack LT_9_21 { delay_measurement_inst.delay_hc_timer.counter_0_LC_9_21_0, delay_measurement_inst.delay_hc_timer.counter_1_LC_9_21_1, delay_measurement_inst.delay_hc_timer.counter_2_LC_9_21_2, delay_measurement_inst.delay_hc_timer.counter_3_LC_9_21_3, delay_measurement_inst.delay_hc_timer.counter_4_LC_9_21_4, delay_measurement_inst.delay_hc_timer.counter_5_LC_9_21_5, delay_measurement_inst.delay_hc_timer.counter_6_LC_9_21_6, delay_measurement_inst.delay_hc_timer.counter_7_LC_9_21_7 }
set_location LT_9_21 9 21
ble_pack delay_measurement_inst.delay_hc_timer.counter_8_LC_9_22_0 { delay_measurement_inst.delay_hc_timer.counter_RNO[8], delay_measurement_inst.delay_hc_timer.counter[8], delay_measurement_inst.delay_hc_timer.counter_cry_c[8] }
ble_pack delay_measurement_inst.delay_hc_timer.counter_9_LC_9_22_1 { delay_measurement_inst.delay_hc_timer.counter_RNO[9], delay_measurement_inst.delay_hc_timer.counter[9], delay_measurement_inst.delay_hc_timer.counter_cry_c[9] }
ble_pack delay_measurement_inst.delay_hc_timer.counter_10_LC_9_22_2 { delay_measurement_inst.delay_hc_timer.counter_RNO[10], delay_measurement_inst.delay_hc_timer.counter[10], delay_measurement_inst.delay_hc_timer.counter_cry_c[10] }
ble_pack delay_measurement_inst.delay_hc_timer.counter_11_LC_9_22_3 { delay_measurement_inst.delay_hc_timer.counter_RNO[11], delay_measurement_inst.delay_hc_timer.counter[11], delay_measurement_inst.delay_hc_timer.counter_cry_c[11] }
ble_pack delay_measurement_inst.delay_hc_timer.counter_12_LC_9_22_4 { delay_measurement_inst.delay_hc_timer.counter_RNO[12], delay_measurement_inst.delay_hc_timer.counter[12], delay_measurement_inst.delay_hc_timer.counter_cry_c[12] }
ble_pack delay_measurement_inst.delay_hc_timer.counter_13_LC_9_22_5 { delay_measurement_inst.delay_hc_timer.counter_RNO[13], delay_measurement_inst.delay_hc_timer.counter[13], delay_measurement_inst.delay_hc_timer.counter_cry_c[13] }
ble_pack delay_measurement_inst.delay_hc_timer.counter_14_LC_9_22_6 { delay_measurement_inst.delay_hc_timer.counter_RNO[14], delay_measurement_inst.delay_hc_timer.counter[14], delay_measurement_inst.delay_hc_timer.counter_cry_c[14] }
ble_pack delay_measurement_inst.delay_hc_timer.counter_15_LC_9_22_7 { delay_measurement_inst.delay_hc_timer.counter_RNO[15], delay_measurement_inst.delay_hc_timer.counter[15], delay_measurement_inst.delay_hc_timer.counter_cry_c[15] }
clb_pack LT_9_22 { delay_measurement_inst.delay_hc_timer.counter_8_LC_9_22_0, delay_measurement_inst.delay_hc_timer.counter_9_LC_9_22_1, delay_measurement_inst.delay_hc_timer.counter_10_LC_9_22_2, delay_measurement_inst.delay_hc_timer.counter_11_LC_9_22_3, delay_measurement_inst.delay_hc_timer.counter_12_LC_9_22_4, delay_measurement_inst.delay_hc_timer.counter_13_LC_9_22_5, delay_measurement_inst.delay_hc_timer.counter_14_LC_9_22_6, delay_measurement_inst.delay_hc_timer.counter_15_LC_9_22_7 }
set_location LT_9_22 9 22
ble_pack delay_measurement_inst.delay_hc_timer.counter_16_LC_9_23_0 { delay_measurement_inst.delay_hc_timer.counter_RNO[16], delay_measurement_inst.delay_hc_timer.counter[16], delay_measurement_inst.delay_hc_timer.counter_cry_c[16] }
ble_pack delay_measurement_inst.delay_hc_timer.counter_17_LC_9_23_1 { delay_measurement_inst.delay_hc_timer.counter_RNO[17], delay_measurement_inst.delay_hc_timer.counter[17], delay_measurement_inst.delay_hc_timer.counter_cry_c[17] }
ble_pack delay_measurement_inst.delay_hc_timer.counter_18_LC_9_23_2 { delay_measurement_inst.delay_hc_timer.counter_RNO[18], delay_measurement_inst.delay_hc_timer.counter[18], delay_measurement_inst.delay_hc_timer.counter_cry_c[18] }
ble_pack delay_measurement_inst.delay_hc_timer.counter_19_LC_9_23_3 { delay_measurement_inst.delay_hc_timer.counter_RNO[19], delay_measurement_inst.delay_hc_timer.counter[19], delay_measurement_inst.delay_hc_timer.counter_cry_c[19] }
ble_pack delay_measurement_inst.delay_hc_timer.counter_20_LC_9_23_4 { delay_measurement_inst.delay_hc_timer.counter_RNO[20], delay_measurement_inst.delay_hc_timer.counter[20], delay_measurement_inst.delay_hc_timer.counter_cry_c[20] }
ble_pack delay_measurement_inst.delay_hc_timer.counter_21_LC_9_23_5 { delay_measurement_inst.delay_hc_timer.counter_RNO[21], delay_measurement_inst.delay_hc_timer.counter[21], delay_measurement_inst.delay_hc_timer.counter_cry_c[21] }
ble_pack delay_measurement_inst.delay_hc_timer.counter_22_LC_9_23_6 { delay_measurement_inst.delay_hc_timer.counter_RNO[22], delay_measurement_inst.delay_hc_timer.counter[22], delay_measurement_inst.delay_hc_timer.counter_cry_c[22] }
ble_pack delay_measurement_inst.delay_hc_timer.counter_23_LC_9_23_7 { delay_measurement_inst.delay_hc_timer.counter_RNO[23], delay_measurement_inst.delay_hc_timer.counter[23], delay_measurement_inst.delay_hc_timer.counter_cry_c[23] }
clb_pack LT_9_23 { delay_measurement_inst.delay_hc_timer.counter_16_LC_9_23_0, delay_measurement_inst.delay_hc_timer.counter_17_LC_9_23_1, delay_measurement_inst.delay_hc_timer.counter_18_LC_9_23_2, delay_measurement_inst.delay_hc_timer.counter_19_LC_9_23_3, delay_measurement_inst.delay_hc_timer.counter_20_LC_9_23_4, delay_measurement_inst.delay_hc_timer.counter_21_LC_9_23_5, delay_measurement_inst.delay_hc_timer.counter_22_LC_9_23_6, delay_measurement_inst.delay_hc_timer.counter_23_LC_9_23_7 }
set_location LT_9_23 9 23
ble_pack delay_measurement_inst.delay_hc_timer.counter_24_LC_9_24_0 { delay_measurement_inst.delay_hc_timer.counter_RNO[24], delay_measurement_inst.delay_hc_timer.counter[24], delay_measurement_inst.delay_hc_timer.counter_cry_c[24] }
ble_pack delay_measurement_inst.delay_hc_timer.counter_25_LC_9_24_1 { delay_measurement_inst.delay_hc_timer.counter_RNO[25], delay_measurement_inst.delay_hc_timer.counter[25], delay_measurement_inst.delay_hc_timer.counter_cry_c[25] }
ble_pack delay_measurement_inst.delay_hc_timer.counter_26_LC_9_24_2 { delay_measurement_inst.delay_hc_timer.counter_RNO[26], delay_measurement_inst.delay_hc_timer.counter[26], delay_measurement_inst.delay_hc_timer.counter_cry_c[26] }
ble_pack delay_measurement_inst.delay_hc_timer.counter_27_LC_9_24_3 { delay_measurement_inst.delay_hc_timer.counter_RNO[27], delay_measurement_inst.delay_hc_timer.counter[27], delay_measurement_inst.delay_hc_timer.counter_cry_c[27] }
ble_pack delay_measurement_inst.delay_hc_timer.counter_28_LC_9_24_4 { delay_measurement_inst.delay_hc_timer.counter_RNO[28], delay_measurement_inst.delay_hc_timer.counter[28], delay_measurement_inst.delay_hc_timer.counter_cry_c[28] }
ble_pack delay_measurement_inst.delay_hc_timer.counter_29_LC_9_24_5 { delay_measurement_inst.delay_hc_timer.counter_RNO[29], delay_measurement_inst.delay_hc_timer.counter[29] }
clb_pack LT_9_24 { delay_measurement_inst.delay_hc_timer.counter_24_LC_9_24_0, delay_measurement_inst.delay_hc_timer.counter_25_LC_9_24_1, delay_measurement_inst.delay_hc_timer.counter_26_LC_9_24_2, delay_measurement_inst.delay_hc_timer.counter_27_LC_9_24_3, delay_measurement_inst.delay_hc_timer.counter_28_LC_9_24_4, delay_measurement_inst.delay_hc_timer.counter_29_LC_9_24_5 }
set_location LT_9_24 9 24
ble_pack phase_controller_slave.S1_LC_9_30_2 { phase_controller_slave.S1_THRU_LUT4_0, phase_controller_slave.S1 }
clb_pack LT_9_30 { phase_controller_slave.S1_LC_9_30_2 }
set_location LT_9_30 9 30
ble_pack delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_1_LC_10_13_0 { delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_1_THRU_LUT4_0, delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1[1] }
ble_pack delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_2_LC_10_13_6 { delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_2_THRU_LUT4_0, delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1[2] }
clb_pack LT_10_13 { delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_1_LC_10_13_0, delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_2_LC_10_13_6 }
set_location LT_10_13 10 13
ble_pack delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNICA841_2_LC_10_14_1 { delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNICA841[2] }
ble_pack delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI5OTB1_6_LC_10_14_2 { delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI5OTB1[6] }
ble_pack delay_measurement_inst.delay_tr_timer.running_RNI2DO8_LC_10_14_5 { delay_measurement_inst.delay_tr_timer.running_RNI2DO8 }
ble_pack delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIJ7L7_4_LC_10_14_6 { delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIJ7L7[4] }
clb_pack LT_10_14 { delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNICA841_2_LC_10_14_1, delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI5OTB1_6_LC_10_14_2, delay_measurement_inst.delay_tr_timer.running_RNI2DO8_LC_10_14_5, delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIJ7L7_4_LC_10_14_6 }
set_location LT_10_14 10 14
ble_pack delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIF2PP_1_LC_10_15_0 { delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIF2PP[1] }
ble_pack delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI6T9P1_21_LC_10_15_1 { delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI6T9P1[21] }
ble_pack delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIEC841_7_LC_10_15_2 { delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIEC841[7] }
ble_pack delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIQMG82_16_LC_10_15_3 { delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIQMG82[16] }
ble_pack delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIKTUL_6_LC_10_15_5 { delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIKTUL[6] }
ble_pack delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNICHJG3_1_LC_10_15_6 { delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNICHJG3[1] }
ble_pack delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIM96P1_16_LC_10_15_7 { delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIM96P1[16] }
clb_pack LT_10_15 { delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIF2PP_1_LC_10_15_0, delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI6T9P1_21_LC_10_15_1, delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIEC841_7_LC_10_15_2, delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIQMG82_16_LC_10_15_3, delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIKTUL_6_LC_10_15_5, delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNICHJG3_1_LC_10_15_6, delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIM96P1_16_LC_10_15_7 }
set_location LT_10_15 10 15
ble_pack delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIO4MS_29_LC_10_16_2 { delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIO4MS[29] }
ble_pack delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIUG5P1_10_LC_10_16_3 { delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIUG5P1[10] }
ble_pack delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIMDAP1_25_LC_10_16_5 { delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIMDAP1[25] }
ble_pack delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIBSKT4_20_LC_10_16_6 { delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIBSKT4[20] }
ble_pack delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI8S8BA_6_LC_10_16_7 { delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI8S8BA[6] }
clb_pack LT_10_16 { delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIO4MS_29_LC_10_16_2, delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIUG5P1_10_LC_10_16_3, delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIMDAP1_25_LC_10_16_5, delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIBSKT4_20_LC_10_16_6, delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI8S8BA_6_LC_10_16_7 }
set_location LT_10_16 10 16
ble_pack delay_measurement_inst.delay_tr_reg_esr_RNO_0_9_LC_10_17_0 { delay_measurement_inst.delay_tr_reg_esr_RNO_0[9] }
ble_pack delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI2RFU6_7_LC_10_17_1 { delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI2RFU6[7] }
ble_pack delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIFON8L_31_LC_10_17_2 { delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIFON8L[31] }
ble_pack delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIM1MGL_31_LC_10_17_3 { delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIM1MGL[31] }
ble_pack delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIM4EJ7_14_LC_10_17_4 { delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIM4EJ7[14] }
ble_pack delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI18JP2_9_LC_10_17_5 { delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI18JP2[9] }
ble_pack delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIRTPU9_31_LC_10_17_6 { delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIRTPU9[31] }
ble_pack delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI654I_6_LC_10_17_7 { delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI654I[6] }
clb_pack LT_10_17 { delay_measurement_inst.delay_tr_reg_esr_RNO_0_9_LC_10_17_0, delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI2RFU6_7_LC_10_17_1, delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIFON8L_31_LC_10_17_2, delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIM1MGL_31_LC_10_17_3, delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIM4EJ7_14_LC_10_17_4, delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI18JP2_9_LC_10_17_5, delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIRTPU9_31_LC_10_17_6, delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNI654I_6_LC_10_17_7 }
set_location LT_10_17 10 17
ble_pack delay_measurement_inst.delay_tr_reg_7_LC_10_18_0 { delay_measurement_inst.delay_tr_reg_RNO[7], delay_measurement_inst.delay_tr_reg[7] }
ble_pack delay_measurement_inst.delay_tr_reg_8_LC_10_18_5 { delay_measurement_inst.delay_tr_reg_RNO[8], delay_measurement_inst.delay_tr_reg[8] }
clb_pack LT_10_18 { delay_measurement_inst.delay_tr_reg_7_LC_10_18_0, delay_measurement_inst.delay_tr_reg_8_LC_10_18_5 }
set_location LT_10_18 10 18
ble_pack delay_measurement_inst.delay_tr_reg_esr_19_LC_10_19_5 { delay_measurement_inst.delay_tr_reg_esr_RNO[19], delay_measurement_inst.delay_tr_reg_esr[19] }
clb_pack LT_10_19 { delay_measurement_inst.delay_tr_reg_esr_19_LC_10_19_5 }
set_location LT_10_19 10 19
ble_pack delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_3_LC_10_21_0 { delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNO[3], delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1[3], delay_measurement_inst.delay_hc_timer.un13_elapsed_time_ns_cry_2_c }
ble_pack delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_4_LC_10_21_1 { delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNO[4], delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1[4], delay_measurement_inst.delay_hc_timer.un13_elapsed_time_ns_cry_3_c }
ble_pack delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_5_LC_10_21_2 { delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNO[5], delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1[5], delay_measurement_inst.delay_hc_timer.un13_elapsed_time_ns_cry_4_c }
ble_pack delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_6_LC_10_21_3 { delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNO[6], delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1[6], delay_measurement_inst.delay_hc_timer.un13_elapsed_time_ns_cry_5_c }
ble_pack delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_7_LC_10_21_4 { delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNO[7], delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1[7], delay_measurement_inst.delay_hc_timer.un13_elapsed_time_ns_cry_6_c }
ble_pack delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_8_LC_10_21_5 { delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNO[8], delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1[8], delay_measurement_inst.delay_hc_timer.un13_elapsed_time_ns_cry_7_c }
ble_pack delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_9_LC_10_21_6 { delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNO[9], delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1[9], delay_measurement_inst.delay_hc_timer.un13_elapsed_time_ns_cry_8_c }
ble_pack delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_10_LC_10_21_7 { delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNO[10], delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1[10], delay_measurement_inst.delay_hc_timer.un13_elapsed_time_ns_cry_9_c }
clb_pack LT_10_21 { delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_3_LC_10_21_0, delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_4_LC_10_21_1, delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_5_LC_10_21_2, delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_6_LC_10_21_3, delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_7_LC_10_21_4, delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_8_LC_10_21_5, delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_9_LC_10_21_6, delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_10_LC_10_21_7 }
set_location LT_10_21 10 21
ble_pack delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_11_LC_10_22_0 { delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNO[11], delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1[11], delay_measurement_inst.delay_hc_timer.un13_elapsed_time_ns_cry_10_c }
ble_pack delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_12_LC_10_22_1 { delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNO[12], delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1[12], delay_measurement_inst.delay_hc_timer.un13_elapsed_time_ns_cry_11_c }
ble_pack delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_13_LC_10_22_2 { delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNO[13], delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1[13], delay_measurement_inst.delay_hc_timer.un13_elapsed_time_ns_cry_12_c }
ble_pack delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_14_LC_10_22_3 { delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNO[14], delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1[14], delay_measurement_inst.delay_hc_timer.un13_elapsed_time_ns_cry_13_c }
ble_pack delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_15_LC_10_22_4 { delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNO[15], delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1[15], delay_measurement_inst.delay_hc_timer.un13_elapsed_time_ns_cry_14_c }
ble_pack delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_16_LC_10_22_5 { delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNO[16], delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1[16], delay_measurement_inst.delay_hc_timer.un13_elapsed_time_ns_cry_15_c }
ble_pack delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_17_LC_10_22_6 { delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNO[17], delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1[17], delay_measurement_inst.delay_hc_timer.un13_elapsed_time_ns_cry_16_c }
ble_pack delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_18_LC_10_22_7 { delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNO[18], delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1[18], delay_measurement_inst.delay_hc_timer.un13_elapsed_time_ns_cry_17_c }
clb_pack LT_10_22 { delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_11_LC_10_22_0, delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_12_LC_10_22_1, delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_13_LC_10_22_2, delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_14_LC_10_22_3, delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_15_LC_10_22_4, delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_16_LC_10_22_5, delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_17_LC_10_22_6, delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_18_LC_10_22_7 }
set_location LT_10_22 10 22
ble_pack delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_19_LC_10_23_0 { delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNO[19], delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1[19], delay_measurement_inst.delay_hc_timer.un13_elapsed_time_ns_cry_18_c }
ble_pack delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_20_LC_10_23_1 { delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNO[20], delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1[20], delay_measurement_inst.delay_hc_timer.un13_elapsed_time_ns_cry_19_c }
ble_pack delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_21_LC_10_23_2 { delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNO[21], delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1[21], delay_measurement_inst.delay_hc_timer.un13_elapsed_time_ns_cry_20_c }
ble_pack delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_22_LC_10_23_3 { delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNO[22], delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1[22], delay_measurement_inst.delay_hc_timer.un13_elapsed_time_ns_cry_21_c }
ble_pack delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_23_LC_10_23_4 { delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNO[23], delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1[23], delay_measurement_inst.delay_hc_timer.un13_elapsed_time_ns_cry_22_c }
ble_pack delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_24_LC_10_23_5 { delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNO[24], delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1[24], delay_measurement_inst.delay_hc_timer.un13_elapsed_time_ns_cry_23_c }
ble_pack delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_25_LC_10_23_6 { delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNO[25], delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1[25], delay_measurement_inst.delay_hc_timer.un13_elapsed_time_ns_cry_24_c }
ble_pack delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_26_LC_10_23_7 { delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNO[26], delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1[26], delay_measurement_inst.delay_hc_timer.un13_elapsed_time_ns_cry_25_c }
clb_pack LT_10_23 { delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_19_LC_10_23_0, delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_20_LC_10_23_1, delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_21_LC_10_23_2, delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_22_LC_10_23_3, delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_23_LC_10_23_4, delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_24_LC_10_23_5, delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_25_LC_10_23_6, delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_26_LC_10_23_7 }
set_location LT_10_23 10 23
ble_pack delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_27_LC_10_24_0 { delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNO[27], delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1[27], delay_measurement_inst.delay_hc_timer.un13_elapsed_time_ns_cry_26_c }
ble_pack delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_28_LC_10_24_1 { delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNO[28], delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1[28], delay_measurement_inst.delay_hc_timer.un13_elapsed_time_ns_cry_27_c }
ble_pack delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_29_LC_10_24_2 { delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNO[29], delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1[29], delay_measurement_inst.delay_hc_timer.un13_elapsed_time_ns_cry_28_c }
ble_pack delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_30_LC_10_24_3 { delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNO[30], delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1[30], delay_measurement_inst.delay_hc_timer.un13_elapsed_time_ns_cry_29_c }
ble_pack delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_31_LC_10_24_4 { delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_31_THRU_LUT4_0, delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1[31] }
clb_pack LT_10_24 { delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_27_LC_10_24_0, delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_28_LC_10_24_1, delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_29_LC_10_24_2, delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_30_LC_10_24_3, delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_31_LC_10_24_4 }
set_location LT_10_24 10 24
ble_pack delay_measurement_inst.delay_tr_timer.running_LC_11_13_5 { delay_measurement_inst.delay_tr_timer.running_RNIUNOR_delay_measurement_inst.delay_tr_timer.running_REP_LUT4_0, delay_measurement_inst.delay_tr_timer.running }
clb_pack LT_11_13 { delay_measurement_inst.delay_tr_timer.running_LC_11_13_5 }
set_location LT_11_13 11 13
ble_pack delay_measurement_inst.delay_tr_timer.running_RNICNBI_LC_11_14_1 { delay_measurement_inst.delay_tr_timer.running_RNICNBI }
clb_pack LT_11_14 { delay_measurement_inst.delay_tr_timer.running_RNICNBI_LC_11_14_1 }
set_location LT_11_14 11 14
ble_pack phase_controller_inst1.S2_LC_11_19_6 { phase_controller_inst1.S2_THRU_LUT4_0, phase_controller_inst1.S2 }
clb_pack LT_11_19 { phase_controller_inst1.S2_LC_11_19_6 }
set_location LT_11_19 11 19
ble_pack delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIQPH01_21_LC_11_23_1 { delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIQPH01[21] }
ble_pack delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI2JIP2_20_LC_11_23_2 { delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI2JIP2[20] }
ble_pack delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIAAI01_25_LC_11_23_3 { delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIAAI01[25] }
clb_pack LT_11_23 { delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIQPH01_21_LC_11_23_1, delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI2JIP2_20_LC_11_23_2, delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNIAAI01_25_LC_11_23_3 }
set_location LT_11_23 11 23
ble_pack delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI23AG_29_LC_11_24_0 { delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI23AG[29] }
clb_pack LT_11_24 { delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI23AG_29_LC_11_24_0 }
set_location LT_11_24 11 24
ble_pack delay_measurement_inst.start_timer_tr_LC_12_12_2 { delay_measurement_inst.tr_state_RNIMR6L_0_delay_measurement_inst.start_timer_tr_REP_LUT4_0, delay_measurement_inst.start_timer_tr }
ble_pack delay_measurement_inst.prev_tr_sig_LC_12_12_6 { delay_measurement_inst.prev_tr_sig_THRU_LUT4_0, delay_measurement_inst.prev_tr_sig }
clb_pack LT_12_12 { delay_measurement_inst.start_timer_tr_LC_12_12_2, delay_measurement_inst.prev_tr_sig_LC_12_12_6 }
set_location LT_12_12 12 12
ble_pack delay_measurement_inst.stop_timer_tr_LC_12_13_3 { delay_measurement_inst.stop_timer_tr_RNO, delay_measurement_inst.stop_timer_tr }
ble_pack delay_measurement_inst.delay_tr_timer.running_RNIUNOR_LC_12_13_5 { delay_measurement_inst.delay_tr_timer.running_RNIUNOR }
clb_pack LT_12_13 { delay_measurement_inst.stop_timer_tr_LC_12_13_3, delay_measurement_inst.delay_tr_timer.running_RNIUNOR_LC_12_13_5 }
set_location LT_12_13 12 13
ble_pack SB_DFF_inst_DELAY_TR2_LC_13_12_1 { SB_DFF_inst_DELAY_TR2_THRU_LUT4_0, SB_DFF_inst_DELAY_TR2 }
ble_pack SB_DFF_inst_DELAY_TR1_LC_13_12_5 { SB_DFF_inst_DELAY_TR1_THRU_LUT4_0, SB_DFF_inst_DELAY_TR1 }
clb_pack LT_13_12 { SB_DFF_inst_DELAY_TR2_LC_13_12_1, SB_DFF_inst_DELAY_TR1_LC_13_12_5 }
set_location LT_13_12 13 12
ble_pack delay_measurement_inst.tr_state_0_LC_13_13_6 { delay_measurement_inst.tr_state_RNIMR6L[0], delay_measurement_inst.tr_state[0] }
clb_pack LT_13_13 { delay_measurement_inst.tr_state_0_LC_13_13_6 }
set_location LT_13_13 13 13
ble_pack SB_DFF_inst_DELAY_HC2_LC_13_17_3 { SB_DFF_inst_DELAY_HC2_THRU_LUT4_0, SB_DFF_inst_DELAY_HC2 }
ble_pack SB_DFF_inst_DELAY_HC1_LC_13_17_6 { SB_DFF_inst_DELAY_HC1_THRU_LUT4_0, SB_DFF_inst_DELAY_HC1 }
clb_pack LT_13_17 { SB_DFF_inst_DELAY_HC2_LC_13_17_3, SB_DFF_inst_DELAY_HC1_LC_13_17_6 }
set_location LT_13_17 13 17
ble_pack delay_measurement_inst.hc_state_0_LC_13_18_3 { delay_measurement_inst.hc_state_RNI5R3S_0_delay_measurement_inst.hc_state_0_REP_LUT4_0, delay_measurement_inst.hc_state[0] }
clb_pack LT_13_18 { delay_measurement_inst.hc_state_0_LC_13_18_3 }
set_location LT_13_18 13 18
ble_pack delay_measurement_inst.stop_timer_hc_LC_13_19_5 { delay_measurement_inst.stop_timer_hc_RNO, delay_measurement_inst.stop_timer_hc }
clb_pack LT_13_19 { delay_measurement_inst.stop_timer_hc_LC_13_19_5 }
set_location LT_13_19 13 19
ble_pack delay_measurement_inst.prev_hc_sig_LC_13_20_0 { delay_measurement_inst.prev_hc_sig_THRU_LUT4_0, delay_measurement_inst.prev_hc_sig }
ble_pack delay_measurement_inst.start_timer_hc_LC_13_20_2 { delay_measurement_inst.hc_state_RNI5R3S[0], delay_measurement_inst.start_timer_hc }
ble_pack delay_measurement_inst.delay_hc_timer.running_LC_13_20_5 { delay_measurement_inst.delay_hc_timer.running_RNIDNA11_delay_measurement_inst.delay_hc_timer.running_REP_LUT4_0, delay_measurement_inst.delay_hc_timer.running }
clb_pack LT_13_20 { delay_measurement_inst.prev_hc_sig_LC_13_20_0, delay_measurement_inst.start_timer_hc_LC_13_20_2, delay_measurement_inst.delay_hc_timer.running_LC_13_20_5 }
set_location LT_13_20 13 20
ble_pack delay_measurement_inst.delay_hc_timer.running_RNIM3UN_LC_13_21_2 { delay_measurement_inst.delay_hc_timer.running_RNIM3UN }
ble_pack delay_measurement_inst.delay_hc_timer.running_RNIDNA11_LC_13_21_6 { delay_measurement_inst.delay_hc_timer.running_RNIDNA11 }
ble_pack delay_measurement_inst.delay_hc_timer.running_RNI76BE_LC_13_21_7 { delay_measurement_inst.delay_hc_timer.running_RNI76BE }
clb_pack LT_13_21 { delay_measurement_inst.delay_hc_timer.running_RNIM3UN_LC_13_21_2, delay_measurement_inst.delay_hc_timer.running_RNIDNA11_LC_13_21_6, delay_measurement_inst.delay_hc_timer.running_RNI76BE_LC_13_21_7 }
set_location LT_13_21 13 21
ble_pack reset_ibuf_gb_io_RNI79U7_LC_13_25_4 { reset_ibuf_gb_io_RNI79U7 }
clb_pack LT_13_25 { reset_ibuf_gb_io_RNI79U7_LC_13_25_4 }
set_location LT_13_25 13 25
set_location delay_measurement_inst.delay_tr_timer.running_RNICNBI_0 6 31
set_location delay_measurement_inst.delay_hc_timer.running_RNIM3UN_0 13 31
set_location delay_measurement_inst.delay_tr_timer.running_RNIUNOR_0 12 0
set_io s3_phy 36
set_io il_min_comp2 48
set_io il_max_comp1 2
set_io s1_phy 31
set_io reset 20
set_io il_min_comp1 3
set_io delay_tr_input 9
set_io s4_phy 38
set_io start_stop 21
set_io s2_phy 34
set_io pwm_output 18
set_io il_max_comp2 46
set_io delay_hc_input 11
