read_verilog v/logic.v
hierarchy -top top
proc
equiv_opt -assert -map +/quicklogic/cells_sim.v synth_quicklogic -flatten
design -load postopt
cd top

stat
select -assert-count 1 t:LUT1
select -assert-count 6 t:LUT2
select -assert-count 1 t:LUT3
select -assert-count 1 t:LUT4
select -assert-count 4 t:inpad
select -assert-count 10 t:outpad
select -assert-count 23 t:*

