INFO: [vitis-run 60-1548] Creating build summary session with primary output /home/fran/Documentos/progra/sys_fir/lab/s2mm/s2mm/s2mm.hlsrun_package_summary, at Mon Mar  3 16:59:45 2025
INFO: [vitis-run 82-31] Launching vitis_hls: vitis_hls -nolog -run package -work_dir /home/fran/Documentos/progra/sys_fir/lab/s2mm/s2mm -config /home/fran/Documentos/progra/sys_fir/lab/s2mm/s2mm.cfg -cmdlineconfig /home/fran/Documentos/progra/sys_fir/lab/s2mm/s2mm/hls/config.cmdline

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
  **** SW Build 4023990 on Oct 11 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2023.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2023.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'fran' on host 'asus' (Linux_x86_64 version 6.8.0-52-generic) on Mon Mar 03 16:59:46 CET 2025
INFO: [HLS 200-10] On os Ubuntu 22.04.5 LTS
INFO: [HLS 200-10] In directory '/home/fran/Documentos/progra/sys_fir/lab/s2mm'
INFO: [HLS 200-1909] Reading HLS ini file /home/fran/Documentos/progra/sys_fir/lab/s2mm/s2mm.cfg
INFO: [HLS 200-1909] Reading HLS ini file /home/fran/Documentos/progra/sys_fir/lab/s2mm/s2mm/hls/config.cmdline
INFO: [HLS 200-2005] Using work_dir /home/fran/Documentos/progra/sys_fir/lab/s2mm/s2mm 
INFO: [HLS 200-1510] Running: open_project /home/fran/Documentos/progra/sys_fir/lab/s2mm/s2mm -diskless 
INFO: [HLS 200-1510] Running: open_solution hls 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1510] Running: apply_ini /home/fran/Documentos/progra/sys_fir/lab/s2mm/s2mm.cfg 
INFO: [HLS 200-1909] Reading HLS ini file /home/fran/Documentos/progra/sys_fir/lab/s2mm/s2mm.cfg
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/fran/Documentos/progra/sys_fir/fuentes/HLS/s2mm.cpp' at /home/fran/Documentos/progra/sys_fir/lab/s2mm/s2mm.cfg(7)
INFO: [HLS 200-10] Adding design file '/home/fran/Documentos/progra/sys_fir/fuentes/HLS/s2mm.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=s2mm' at /home/fran/Documentos/progra/sys_fir/lab/s2mm/s2mm.cfg(8)
INFO: [HLS 200-1465] Applying ini 'flow_target=vitis' at /home/fran/Documentos/progra/sys_fir/lab/s2mm/s2mm.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1465] Applying ini 'part=xcvc1902-vsva2197-2MP-e-S' at /home/fran/Documentos/progra/sys_fir/lab/s2mm/s2mm.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xcvc1902-vsva2197-2MP-e-S'
INFO: [HLS 200-1465] Applying ini 'clock=8ns' at /home/fran/Documentos/progra/sys_fir/lab/s2mm/s2mm.cfg(9)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1465] Applying ini 'clock_uncertainty=12%' at /home/fran/Documentos/progra/sys_fir/lab/s2mm/s2mm.cfg(10)
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.96ns.
INFO: [HLS 200-1465] Applying ini 'package.output.format=xo' at /home/fran/Documentos/progra/sys_fir/lab/s2mm/s2mm.cfg(5)
INFO: [HLS 200-1510] Running: apply_ini /home/fran/Documentos/progra/sys_fir/lab/s2mm/s2mm/hls/config.cmdline 
INFO: [HLS 200-1909] Reading HLS ini file /home/fran/Documentos/progra/sys_fir/lab/s2mm/s2mm/hls/config.cmdline
INFO: [HLS 200-1510] Running: export_design -flow none 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
Running package_xo -xo_path /home/fran/Documentos/progra/sys_fir/lab/s2mm/s2mm/s2mm.xo -kernel_name s2mm -kernel_xml /home/fran/Documentos/progra/sys_fir/lab/s2mm/s2mm/hls/impl/ip/../kernel/kernel.xml -kernel_files /home/fran/Documentos/progra/sys_fir/fuentes/HLS/s2mm.cpp -ip_directory /home/fran/Documentos/progra/sys_fir/lab/s2mm/s2mm/hls/impl/ip/ip_unzip_dir -design_xml /home/fran/Documentos/progra/sys_fir/lab/s2mm/s2mm/hls/.autopilot/db/s2mm.design.xml -debug_directory /home/fran/Documentos/progra/sys_fir/lab/s2mm/s2mm/hls/.debug -hls_directory /home/fran/Documentos/progra/sys_fir/lab/s2mm/s2mm/hls/impl/ip/hls_files -kernel_json /home/fran/Documentos/progra/sys_fir/lab/s2mm/s2mm/hls/hls_data.json
INFO: [Common 17-206] Exiting Vivado at Mon Mar  3 16:59:55 2025...
INFO: [HLS 200-802] Generated output file s2mm/s2mm.xo
INFO: [HLS 200-111] Finished Command export_design CPU user time: 8.85 seconds. CPU system time: 0.45 seconds. Elapsed time: 11.63 seconds; current allocated memory: 8.816 MB.
INFO: [HLS 200-1510] Running: close_project 
INFO: [HLS 200-112] Total CPU user time: 10.17 seconds. Total CPU system time: 0.61 seconds. Total elapsed time: 12.97 seconds; peak allocated memory: 299.055 MB.
INFO: [Common 17-206] Exiting vitis_hls at Mon Mar  3 16:59:59 2025...
INFO: [vitis-run 60-791] Total elapsed time: 0h 0m 16s
