# multicycle_IITB_RISC
CPU design in verilog for custom RISC ISA.
