module shifter_2(in, out);
	input logic [63:0] in;
	output logic [63:0] out;
	
	out[1:0] = 2'b00;
	
	for(int i = 2; i < 63; i++) begin
		out[i] = in[i-2];
	end
endmodule
