{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 26 16:47:25 2012 " "Info: Processing started: Mon Nov 26 16:47:25 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off AlarmSystemTop -c AlarmSystemTop " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off AlarmSystemTop -c AlarmSystemTop" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "PW_INSERTION_CONTROLER:c9\|reseter " "Warning: Node \"PW_INSERTION_CONTROLER:c9\|reseter\" is a latch" {  } { { "PW_INSERTION_CONTROLER.vhd" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/PW_INSERTION_CONTROLER.vhd" 41 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "PW_INSERTION_CONTROLER:c9\|dangers " "Warning: Node \"PW_INSERTION_CONTROLER:c9\|dangers\" is a latch" {  } { { "PW_INSERTION_CONTROLER.vhd" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/PW_INSERTION_CONTROLER.vhd" 41 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "SWITCH_1 " "Info: Assuming node \"SWITCH_1\" is an undefined clock" {  } { { "AlarmSystemTop.vhd" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/AlarmSystemTop.vhd" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SWITCH_1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "SWITCH_4 " "Info: Assuming node \"SWITCH_4\" is an undefined clock" {  } { { "AlarmSystemTop.vhd" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/AlarmSystemTop.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SWITCH_4" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "SWITCH_3 " "Info: Assuming node \"SWITCH_3\" is an undefined clock" {  } { { "AlarmSystemTop.vhd" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/AlarmSystemTop.vhd" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SWITCH_3" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "SWITCH_2 " "Info: Assuming node \"SWITCH_2\" is an undefined clock" {  } { { "AlarmSystemTop.vhd" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/AlarmSystemTop.vhd" 18 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SWITCH_2" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "CLOCK_GENERATOR_1HZ:c5\|inClock " "Info: Detected ripple clock \"CLOCK_GENERATOR_1HZ:c5\|inClock\" as buffer" {  } { { "CLOCK_GENERATOR_1HZ.vhd" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/CLOCK_GENERATOR_1HZ.vhd" 30 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_GENERATOR_1HZ:c5\|inClock" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "FPGA_ADCMAX1111:c2\|CLOCK_GENERATOR:clk1\|inClock " "Info: Detected ripple clock \"FPGA_ADCMAX1111:c2\|CLOCK_GENERATOR:clk1\|inClock\" as buffer" {  } { { "CLOCK_GENERATOR.vhdl" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/CLOCK_GENERATOR.vhdl" 30 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FPGA_ADCMAX1111:c2\|CLOCK_GENERATOR:clk1\|inClock" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "SysClk register FPGA_ADCMAX1111:c2\|indice\[30\] register FPGA_ADCMAX1111:c2\|estado.transfering -4.822 ns " "Info: Slack time is -4.822 ns for clock \"SysClk\" between source register \"FPGA_ADCMAX1111:c2\|indice\[30\]\" and destination register \"FPGA_ADCMAX1111:c2\|estado.transfering\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "40.57 MHz 24.646 ns " "Info: Fmax is 40.57 MHz (period= 24.646 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "2.475 ns + Largest register register " "Info: + Largest register to register requirement is 2.475 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "7.501 ns + " "Info: + Setup relationship between source and destination is 7.501 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 15.001 ns " "Info: + Latch edge is 15.001 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination SysClk 15.001 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"SysClk\" is 15.001 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 7.500 ns " "Info: - Launch edge is 7.500 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source SysClk 15.001 ns 7.500 ns inverted 50 " "Info: Clock period of Source clock \"SysClk\" is 15.001 ns with inverted offset of 7.500 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.317 ns + Largest " "Info: + Largest clock skew is -4.317 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SysClk destination 3.819 ns + Shortest register " "Info: + Shortest clock path from clock \"SysClk\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns SysClk 1 CLK PIN_H5 100 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 100; CLK Node = 'SysClk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SysClk } "NODE_NAME" } } { "AlarmSystemTop.vhd" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/AlarmSystemTop.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns FPGA_ADCMAX1111:c2\|estado.transfering 2 REG LC_X10_Y10_N8 37 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X10_Y10_N8; Fanout = 37; REG Node = 'FPGA_ADCMAX1111:c2\|estado.transfering'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { SysClk FPGA_ADCMAX1111:c2|estado.transfering } "NODE_NAME" } } { "FPGA_ADCMAX1111.vhdl" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/FPGA_ADCMAX1111.vhdl" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { SysClk FPGA_ADCMAX1111:c2|estado.transfering } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { SysClk {} SysClk~combout {} FPGA_ADCMAX1111:c2|estado.transfering {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SysClk source 8.136 ns - Longest register " "Info: - Longest clock path from clock \"SysClk\" to source register is 8.136 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns SysClk 1 CLK PIN_H5 100 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 100; CLK Node = 'SysClk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SysClk } "NODE_NAME" } } { "AlarmSystemTop.vhd" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/AlarmSystemTop.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns FPGA_ADCMAX1111:c2\|CLOCK_GENERATOR:clk1\|inClock 2 REG LC_X12_Y3_N9 42 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y3_N9; Fanout = 42; REG Node = 'FPGA_ADCMAX1111:c2\|CLOCK_GENERATOR:clk1\|inClock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { SysClk FPGA_ADCMAX1111:c2|CLOCK_GENERATOR:clk1|inClock } "NODE_NAME" } } { "CLOCK_GENERATOR.vhdl" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/CLOCK_GENERATOR.vhdl" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.023 ns) + CELL(0.918 ns) 8.136 ns FPGA_ADCMAX1111:c2\|indice\[30\] 3 REG LC_X14_Y10_N4 3 " "Info: 3: + IC(3.023 ns) + CELL(0.918 ns) = 8.136 ns; Loc. = LC_X14_Y10_N4; Fanout = 3; REG Node = 'FPGA_ADCMAX1111:c2\|indice\[30\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.941 ns" { FPGA_ADCMAX1111:c2|CLOCK_GENERATOR:clk1|inClock FPGA_ADCMAX1111:c2|indice[30] } "NODE_NAME" } } { "FPGA_ADCMAX1111.vhdl" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/FPGA_ADCMAX1111.vhdl" 178 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 41.48 % ) " "Info: Total cell delay = 3.375 ns ( 41.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.761 ns ( 58.52 % ) " "Info: Total interconnect delay = 4.761 ns ( 58.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.136 ns" { SysClk FPGA_ADCMAX1111:c2|CLOCK_GENERATOR:clk1|inClock FPGA_ADCMAX1111:c2|indice[30] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.136 ns" { SysClk {} SysClk~combout {} FPGA_ADCMAX1111:c2|CLOCK_GENERATOR:clk1|inClock {} FPGA_ADCMAX1111:c2|indice[30] {} } { 0.000ns 0.000ns 1.738ns 3.023ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { SysClk FPGA_ADCMAX1111:c2|estado.transfering } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { SysClk {} SysClk~combout {} FPGA_ADCMAX1111:c2|estado.transfering {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.136 ns" { SysClk FPGA_ADCMAX1111:c2|CLOCK_GENERATOR:clk1|inClock FPGA_ADCMAX1111:c2|indice[30] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.136 ns" { SysClk {} SysClk~combout {} FPGA_ADCMAX1111:c2|CLOCK_GENERATOR:clk1|inClock {} FPGA_ADCMAX1111:c2|indice[30] {} } { 0.000ns 0.000ns 1.738ns 3.023ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "FPGA_ADCMAX1111.vhdl" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/FPGA_ADCMAX1111.vhdl" 178 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns - " "Info: - Micro setup delay of destination is 0.333 ns" {  } { { "FPGA_ADCMAX1111.vhdl" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/FPGA_ADCMAX1111.vhdl" 45 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { SysClk FPGA_ADCMAX1111:c2|estado.transfering } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { SysClk {} SysClk~combout {} FPGA_ADCMAX1111:c2|estado.transfering {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.136 ns" { SysClk FPGA_ADCMAX1111:c2|CLOCK_GENERATOR:clk1|inClock FPGA_ADCMAX1111:c2|indice[30] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.136 ns" { SysClk {} SysClk~combout {} FPGA_ADCMAX1111:c2|CLOCK_GENERATOR:clk1|inClock {} FPGA_ADCMAX1111:c2|indice[30] {} } { 0.000ns 0.000ns 1.738ns 3.023ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.297 ns - Longest register register " "Info: - Longest register to register delay is 7.297 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns FPGA_ADCMAX1111:c2\|indice\[30\] 1 REG LC_X14_Y10_N4 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X14_Y10_N4; Fanout = 3; REG Node = 'FPGA_ADCMAX1111:c2\|indice\[30\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FPGA_ADCMAX1111:c2|indice[30] } "NODE_NAME" } } { "FPGA_ADCMAX1111.vhdl" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/FPGA_ADCMAX1111.vhdl" 178 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.807 ns) + CELL(0.511 ns) 2.318 ns FPGA_ADCMAX1111:c2\|Equal0~7 2 COMB LC_X15_Y10_N2 1 " "Info: 2: + IC(1.807 ns) + CELL(0.511 ns) = 2.318 ns; Loc. = LC_X15_Y10_N2; Fanout = 1; COMB Node = 'FPGA_ADCMAX1111:c2\|Equal0~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.318 ns" { FPGA_ADCMAX1111:c2|indice[30] FPGA_ADCMAX1111:c2|Equal0~7 } "NODE_NAME" } } { "FPGA_ADCMAX1111.vhdl" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/FPGA_ADCMAX1111.vhdl" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.203 ns) + CELL(0.511 ns) 4.032 ns FPGA_ADCMAX1111:c2\|Equal0~8 3 COMB LC_X14_Y10_N8 1 " "Info: 3: + IC(1.203 ns) + CELL(0.511 ns) = 4.032 ns; Loc. = LC_X14_Y10_N8; Fanout = 1; COMB Node = 'FPGA_ADCMAX1111:c2\|Equal0~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.714 ns" { FPGA_ADCMAX1111:c2|Equal0~7 FPGA_ADCMAX1111:c2|Equal0~8 } "NODE_NAME" } } { "FPGA_ADCMAX1111.vhdl" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/FPGA_ADCMAX1111.vhdl" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.858 ns) + CELL(0.511 ns) 6.401 ns FPGA_ADCMAX1111:c2\|estado~7 4 COMB LC_X10_Y10_N7 1 " "Info: 4: + IC(1.858 ns) + CELL(0.511 ns) = 6.401 ns; Loc. = LC_X10_Y10_N7; Fanout = 1; COMB Node = 'FPGA_ADCMAX1111:c2\|estado~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.369 ns" { FPGA_ADCMAX1111:c2|Equal0~8 FPGA_ADCMAX1111:c2|estado~7 } "NODE_NAME" } } { "FPGA_ADCMAX1111.vhdl" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/FPGA_ADCMAX1111.vhdl" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.591 ns) 7.297 ns FPGA_ADCMAX1111:c2\|estado.transfering 5 REG LC_X10_Y10_N8 37 " "Info: 5: + IC(0.305 ns) + CELL(0.591 ns) = 7.297 ns; Loc. = LC_X10_Y10_N8; Fanout = 37; REG Node = 'FPGA_ADCMAX1111:c2\|estado.transfering'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.896 ns" { FPGA_ADCMAX1111:c2|estado~7 FPGA_ADCMAX1111:c2|estado.transfering } "NODE_NAME" } } { "FPGA_ADCMAX1111.vhdl" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/FPGA_ADCMAX1111.vhdl" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.124 ns ( 29.11 % ) " "Info: Total cell delay = 2.124 ns ( 29.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.173 ns ( 70.89 % ) " "Info: Total interconnect delay = 5.173 ns ( 70.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.297 ns" { FPGA_ADCMAX1111:c2|indice[30] FPGA_ADCMAX1111:c2|Equal0~7 FPGA_ADCMAX1111:c2|Equal0~8 FPGA_ADCMAX1111:c2|estado~7 FPGA_ADCMAX1111:c2|estado.transfering } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.297 ns" { FPGA_ADCMAX1111:c2|indice[30] {} FPGA_ADCMAX1111:c2|Equal0~7 {} FPGA_ADCMAX1111:c2|Equal0~8 {} FPGA_ADCMAX1111:c2|estado~7 {} FPGA_ADCMAX1111:c2|estado.transfering {} } { 0.000ns 1.807ns 1.203ns 1.858ns 0.305ns } { 0.000ns 0.511ns 0.511ns 0.511ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { SysClk FPGA_ADCMAX1111:c2|estado.transfering } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { SysClk {} SysClk~combout {} FPGA_ADCMAX1111:c2|estado.transfering {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.136 ns" { SysClk FPGA_ADCMAX1111:c2|CLOCK_GENERATOR:clk1|inClock FPGA_ADCMAX1111:c2|indice[30] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.136 ns" { SysClk {} SysClk~combout {} FPGA_ADCMAX1111:c2|CLOCK_GENERATOR:clk1|inClock {} FPGA_ADCMAX1111:c2|indice[30] {} } { 0.000ns 0.000ns 1.738ns 3.023ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.297 ns" { FPGA_ADCMAX1111:c2|indice[30] FPGA_ADCMAX1111:c2|Equal0~7 FPGA_ADCMAX1111:c2|Equal0~8 FPGA_ADCMAX1111:c2|estado~7 FPGA_ADCMAX1111:c2|estado.transfering } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.297 ns" { FPGA_ADCMAX1111:c2|indice[30] {} FPGA_ADCMAX1111:c2|Equal0~7 {} FPGA_ADCMAX1111:c2|Equal0~8 {} FPGA_ADCMAX1111:c2|estado~7 {} FPGA_ADCMAX1111:c2|estado.transfering {} } { 0.000ns 1.807ns 1.203ns 1.858ns 0.305ns } { 0.000ns 0.511ns 0.511ns 0.511ns 0.591ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Clock Setup: 'SysClk' 32 " "Warning: Can't achieve timing requirement Clock Setup: 'SysClk' along 32 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "SWITCH_1 " "Info: No valid register-to-register data paths exist for clock \"SWITCH_1\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "SWITCH_4 register register FIRE_CONTROLER:c4\|estado FIRE_CONTROLER:c4\|estado 304.04 MHz Internal " "Info: Clock \"SWITCH_4\" Internal fmax is restricted to 304.04 MHz between source register \"FIRE_CONTROLER:c4\|estado\" and destination register \"FIRE_CONTROLER:c4\|estado\"" { { "Info" "ITDB_CLOCK_RATE" "clock 3.289 ns " "Info: fmax restricted to clock pin edge rate 3.289 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.485 ns + Longest register register " "Info: + Longest register to register delay is 1.485 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns FIRE_CONTROLER:c4\|estado 1 REG LC_X15_Y4_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X15_Y4_N2; Fanout = 2; REG Node = 'FIRE_CONTROLER:c4\|estado'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FIRE_CONTROLER:c4|estado } "NODE_NAME" } } { "FIRE_CONTROLER.vhd" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/FIRE_CONTROLER.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.894 ns) + CELL(0.591 ns) 1.485 ns FIRE_CONTROLER:c4\|estado 2 REG LC_X15_Y4_N2 2 " "Info: 2: + IC(0.894 ns) + CELL(0.591 ns) = 1.485 ns; Loc. = LC_X15_Y4_N2; Fanout = 2; REG Node = 'FIRE_CONTROLER:c4\|estado'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.485 ns" { FIRE_CONTROLER:c4|estado FIRE_CONTROLER:c4|estado } "NODE_NAME" } } { "FIRE_CONTROLER.vhd" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/FIRE_CONTROLER.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.591 ns ( 39.80 % ) " "Info: Total cell delay = 0.591 ns ( 39.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.894 ns ( 60.20 % ) " "Info: Total interconnect delay = 0.894 ns ( 60.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.485 ns" { FIRE_CONTROLER:c4|estado FIRE_CONTROLER:c4|estado } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.485 ns" { FIRE_CONTROLER:c4|estado {} FIRE_CONTROLER:c4|estado {} } { 0.000ns 0.894ns } { 0.000ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SWITCH_4 destination 4.129 ns + Shortest register " "Info: + Shortest clock path from clock \"SWITCH_4\" to destination register is 4.129 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns SWITCH_4 1 CLK PIN_R16 1 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_R16; Fanout = 1; CLK Node = 'SWITCH_4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SWITCH_4 } "NODE_NAME" } } { "AlarmSystemTop.vhd" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/AlarmSystemTop.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.079 ns) + CELL(0.918 ns) 4.129 ns FIRE_CONTROLER:c4\|estado 2 REG LC_X15_Y4_N2 2 " "Info: 2: + IC(2.079 ns) + CELL(0.918 ns) = 4.129 ns; Loc. = LC_X15_Y4_N2; Fanout = 2; REG Node = 'FIRE_CONTROLER:c4\|estado'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.997 ns" { SWITCH_4 FIRE_CONTROLER:c4|estado } "NODE_NAME" } } { "FIRE_CONTROLER.vhd" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/FIRE_CONTROLER.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 49.65 % ) " "Info: Total cell delay = 2.050 ns ( 49.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.079 ns ( 50.35 % ) " "Info: Total interconnect delay = 2.079 ns ( 50.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.129 ns" { SWITCH_4 FIRE_CONTROLER:c4|estado } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.129 ns" { SWITCH_4 {} SWITCH_4~combout {} FIRE_CONTROLER:c4|estado {} } { 0.000ns 0.000ns 2.079ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SWITCH_4 source 4.129 ns - Longest register " "Info: - Longest clock path from clock \"SWITCH_4\" to source register is 4.129 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns SWITCH_4 1 CLK PIN_R16 1 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_R16; Fanout = 1; CLK Node = 'SWITCH_4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SWITCH_4 } "NODE_NAME" } } { "AlarmSystemTop.vhd" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/AlarmSystemTop.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.079 ns) + CELL(0.918 ns) 4.129 ns FIRE_CONTROLER:c4\|estado 2 REG LC_X15_Y4_N2 2 " "Info: 2: + IC(2.079 ns) + CELL(0.918 ns) = 4.129 ns; Loc. = LC_X15_Y4_N2; Fanout = 2; REG Node = 'FIRE_CONTROLER:c4\|estado'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.997 ns" { SWITCH_4 FIRE_CONTROLER:c4|estado } "NODE_NAME" } } { "FIRE_CONTROLER.vhd" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/FIRE_CONTROLER.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 49.65 % ) " "Info: Total cell delay = 2.050 ns ( 49.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.079 ns ( 50.35 % ) " "Info: Total interconnect delay = 2.079 ns ( 50.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.129 ns" { SWITCH_4 FIRE_CONTROLER:c4|estado } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.129 ns" { SWITCH_4 {} SWITCH_4~combout {} FIRE_CONTROLER:c4|estado {} } { 0.000ns 0.000ns 2.079ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.129 ns" { SWITCH_4 FIRE_CONTROLER:c4|estado } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.129 ns" { SWITCH_4 {} SWITCH_4~combout {} FIRE_CONTROLER:c4|estado {} } { 0.000ns 0.000ns 2.079ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "FIRE_CONTROLER.vhd" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/FIRE_CONTROLER.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "FIRE_CONTROLER.vhd" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/FIRE_CONTROLER.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.485 ns" { FIRE_CONTROLER:c4|estado FIRE_CONTROLER:c4|estado } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.485 ns" { FIRE_CONTROLER:c4|estado {} FIRE_CONTROLER:c4|estado {} } { 0.000ns 0.894ns } { 0.000ns 0.591ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.129 ns" { SWITCH_4 FIRE_CONTROLER:c4|estado } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.129 ns" { SWITCH_4 {} SWITCH_4~combout {} FIRE_CONTROLER:c4|estado {} } { 0.000ns 0.000ns 2.079ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FIRE_CONTROLER:c4|estado } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { FIRE_CONTROLER:c4|estado {} } {  } {  } "" } } { "FIRE_CONTROLER.vhd" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/FIRE_CONTROLER.vhd" 27 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "SWITCH_3 " "Info: No valid register-to-register data paths exist for clock \"SWITCH_3\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "SWITCH_2 register register ATTEMPTS_CONTROLER:c8\|attempt\[2\] ATTEMPTS_CONTROLER:c8\|attempt\[2\] 304.04 MHz Internal " "Info: Clock \"SWITCH_2\" Internal fmax is restricted to 304.04 MHz between source register \"ATTEMPTS_CONTROLER:c8\|attempt\[2\]\" and destination register \"ATTEMPTS_CONTROLER:c8\|attempt\[2\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 3.289 ns " "Info: fmax restricted to clock pin edge rate 3.289 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.104 ns + Longest register register " "Info: + Longest register to register delay is 2.104 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ATTEMPTS_CONTROLER:c8\|attempt\[2\] 1 REG LC_X12_Y7_N5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y7_N5; Fanout = 2; REG Node = 'ATTEMPTS_CONTROLER:c8\|attempt\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATTEMPTS_CONTROLER:c8|attempt[2] } "NODE_NAME" } } { "ATTEMPTS_CONTROLER.vhd" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/ATTEMPTS_CONTROLER.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.921 ns) + CELL(1.183 ns) 2.104 ns ATTEMPTS_CONTROLER:c8\|attempt\[2\] 2 REG LC_X12_Y7_N5 2 " "Info: 2: + IC(0.921 ns) + CELL(1.183 ns) = 2.104 ns; Loc. = LC_X12_Y7_N5; Fanout = 2; REG Node = 'ATTEMPTS_CONTROLER:c8\|attempt\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.104 ns" { ATTEMPTS_CONTROLER:c8|attempt[2] ATTEMPTS_CONTROLER:c8|attempt[2] } "NODE_NAME" } } { "ATTEMPTS_CONTROLER.vhd" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/ATTEMPTS_CONTROLER.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.183 ns ( 56.23 % ) " "Info: Total cell delay = 1.183 ns ( 56.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.921 ns ( 43.77 % ) " "Info: Total interconnect delay = 0.921 ns ( 43.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.104 ns" { ATTEMPTS_CONTROLER:c8|attempt[2] ATTEMPTS_CONTROLER:c8|attempt[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.104 ns" { ATTEMPTS_CONTROLER:c8|attempt[2] {} ATTEMPTS_CONTROLER:c8|attempt[2] {} } { 0.000ns 0.921ns } { 0.000ns 1.183ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SWITCH_2 destination 6.447 ns + Shortest register " "Info: + Shortest clock path from clock \"SWITCH_2\" to destination register is 6.447 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns SWITCH_2 1 CLK PIN_R14 4 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_R14; Fanout = 4; CLK Node = 'SWITCH_2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SWITCH_2 } "NODE_NAME" } } { "AlarmSystemTop.vhd" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/AlarmSystemTop.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.397 ns) + CELL(0.918 ns) 6.447 ns ATTEMPTS_CONTROLER:c8\|attempt\[2\] 2 REG LC_X12_Y7_N5 2 " "Info: 2: + IC(4.397 ns) + CELL(0.918 ns) = 6.447 ns; Loc. = LC_X12_Y7_N5; Fanout = 2; REG Node = 'ATTEMPTS_CONTROLER:c8\|attempt\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.315 ns" { SWITCH_2 ATTEMPTS_CONTROLER:c8|attempt[2] } "NODE_NAME" } } { "ATTEMPTS_CONTROLER.vhd" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/ATTEMPTS_CONTROLER.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 31.80 % ) " "Info: Total cell delay = 2.050 ns ( 31.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.397 ns ( 68.20 % ) " "Info: Total interconnect delay = 4.397 ns ( 68.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.447 ns" { SWITCH_2 ATTEMPTS_CONTROLER:c8|attempt[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.447 ns" { SWITCH_2 {} SWITCH_2~combout {} ATTEMPTS_CONTROLER:c8|attempt[2] {} } { 0.000ns 0.000ns 4.397ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SWITCH_2 source 6.447 ns - Longest register " "Info: - Longest clock path from clock \"SWITCH_2\" to source register is 6.447 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns SWITCH_2 1 CLK PIN_R14 4 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_R14; Fanout = 4; CLK Node = 'SWITCH_2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SWITCH_2 } "NODE_NAME" } } { "AlarmSystemTop.vhd" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/AlarmSystemTop.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.397 ns) + CELL(0.918 ns) 6.447 ns ATTEMPTS_CONTROLER:c8\|attempt\[2\] 2 REG LC_X12_Y7_N5 2 " "Info: 2: + IC(4.397 ns) + CELL(0.918 ns) = 6.447 ns; Loc. = LC_X12_Y7_N5; Fanout = 2; REG Node = 'ATTEMPTS_CONTROLER:c8\|attempt\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.315 ns" { SWITCH_2 ATTEMPTS_CONTROLER:c8|attempt[2] } "NODE_NAME" } } { "ATTEMPTS_CONTROLER.vhd" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/ATTEMPTS_CONTROLER.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 31.80 % ) " "Info: Total cell delay = 2.050 ns ( 31.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.397 ns ( 68.20 % ) " "Info: Total interconnect delay = 4.397 ns ( 68.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.447 ns" { SWITCH_2 ATTEMPTS_CONTROLER:c8|attempt[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.447 ns" { SWITCH_2 {} SWITCH_2~combout {} ATTEMPTS_CONTROLER:c8|attempt[2] {} } { 0.000ns 0.000ns 4.397ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.447 ns" { SWITCH_2 ATTEMPTS_CONTROLER:c8|attempt[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.447 ns" { SWITCH_2 {} SWITCH_2~combout {} ATTEMPTS_CONTROLER:c8|attempt[2] {} } { 0.000ns 0.000ns 4.397ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "ATTEMPTS_CONTROLER.vhd" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/ATTEMPTS_CONTROLER.vhd" 43 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "ATTEMPTS_CONTROLER.vhd" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/ATTEMPTS_CONTROLER.vhd" 43 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.104 ns" { ATTEMPTS_CONTROLER:c8|attempt[2] ATTEMPTS_CONTROLER:c8|attempt[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.104 ns" { ATTEMPTS_CONTROLER:c8|attempt[2] {} ATTEMPTS_CONTROLER:c8|attempt[2] {} } { 0.000ns 0.921ns } { 0.000ns 1.183ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.447 ns" { SWITCH_2 ATTEMPTS_CONTROLER:c8|attempt[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.447 ns" { SWITCH_2 {} SWITCH_2~combout {} ATTEMPTS_CONTROLER:c8|attempt[2] {} } { 0.000ns 0.000ns 4.397ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATTEMPTS_CONTROLER:c8|attempt[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { ATTEMPTS_CONTROLER:c8|attempt[2] {} } {  } {  } "" } } { "ATTEMPTS_CONTROLER.vhd" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/ATTEMPTS_CONTROLER.vhd" 43 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "SysClk register FPGA_ADCMAX1111:c2\|CLOCK_GENERATOR:clk1\|inClock register FPGA_ADCMAX1111:c2\|CLOCK_GENERATOR:clk1\|inClock 1.65 ns " "Info: Minimum slack time is 1.65 ns for clock \"SysClk\" between source register \"FPGA_ADCMAX1111:c2\|CLOCK_GENERATOR:clk1\|inClock\" and destination register \"FPGA_ADCMAX1111:c2\|CLOCK_GENERATOR:clk1\|inClock\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.495 ns + Shortest register register " "Info: + Shortest register to register delay is 1.495 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns FPGA_ADCMAX1111:c2\|CLOCK_GENERATOR:clk1\|inClock 1 REG LC_X12_Y3_N9 42 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y3_N9; Fanout = 42; REG Node = 'FPGA_ADCMAX1111:c2\|CLOCK_GENERATOR:clk1\|inClock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FPGA_ADCMAX1111:c2|CLOCK_GENERATOR:clk1|inClock } "NODE_NAME" } } { "CLOCK_GENERATOR.vhdl" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/CLOCK_GENERATOR.vhdl" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.904 ns) + CELL(0.591 ns) 1.495 ns FPGA_ADCMAX1111:c2\|CLOCK_GENERATOR:clk1\|inClock 2 REG LC_X12_Y3_N9 42 " "Info: 2: + IC(0.904 ns) + CELL(0.591 ns) = 1.495 ns; Loc. = LC_X12_Y3_N9; Fanout = 42; REG Node = 'FPGA_ADCMAX1111:c2\|CLOCK_GENERATOR:clk1\|inClock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.495 ns" { FPGA_ADCMAX1111:c2|CLOCK_GENERATOR:clk1|inClock FPGA_ADCMAX1111:c2|CLOCK_GENERATOR:clk1|inClock } "NODE_NAME" } } { "CLOCK_GENERATOR.vhdl" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/CLOCK_GENERATOR.vhdl" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.591 ns ( 39.53 % ) " "Info: Total cell delay = 0.591 ns ( 39.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.904 ns ( 60.47 % ) " "Info: Total interconnect delay = 0.904 ns ( 60.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.495 ns" { FPGA_ADCMAX1111:c2|CLOCK_GENERATOR:clk1|inClock FPGA_ADCMAX1111:c2|CLOCK_GENERATOR:clk1|inClock } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.495 ns" { FPGA_ADCMAX1111:c2|CLOCK_GENERATOR:clk1|inClock {} FPGA_ADCMAX1111:c2|CLOCK_GENERATOR:clk1|inClock {} } { 0.000ns 0.904ns } { 0.000ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.155 ns - Smallest register register " "Info: - Smallest register to register requirement is -0.155 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination SysClk 15.001 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"SysClk\" is 15.001 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source SysClk 15.001 ns 0.000 ns  50 " "Info: Clock period of Source clock \"SysClk\" is 15.001 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SysClk destination 3.819 ns + Longest register " "Info: + Longest clock path from clock \"SysClk\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns SysClk 1 CLK PIN_H5 100 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 100; CLK Node = 'SysClk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SysClk } "NODE_NAME" } } { "AlarmSystemTop.vhd" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/AlarmSystemTop.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns FPGA_ADCMAX1111:c2\|CLOCK_GENERATOR:clk1\|inClock 2 REG LC_X12_Y3_N9 42 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X12_Y3_N9; Fanout = 42; REG Node = 'FPGA_ADCMAX1111:c2\|CLOCK_GENERATOR:clk1\|inClock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { SysClk FPGA_ADCMAX1111:c2|CLOCK_GENERATOR:clk1|inClock } "NODE_NAME" } } { "CLOCK_GENERATOR.vhdl" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/CLOCK_GENERATOR.vhdl" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { SysClk FPGA_ADCMAX1111:c2|CLOCK_GENERATOR:clk1|inClock } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { SysClk {} SysClk~combout {} FPGA_ADCMAX1111:c2|CLOCK_GENERATOR:clk1|inClock {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SysClk source 3.819 ns - Shortest register " "Info: - Shortest clock path from clock \"SysClk\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns SysClk 1 CLK PIN_H5 100 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 100; CLK Node = 'SysClk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SysClk } "NODE_NAME" } } { "AlarmSystemTop.vhd" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/AlarmSystemTop.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns FPGA_ADCMAX1111:c2\|CLOCK_GENERATOR:clk1\|inClock 2 REG LC_X12_Y3_N9 42 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X12_Y3_N9; Fanout = 42; REG Node = 'FPGA_ADCMAX1111:c2\|CLOCK_GENERATOR:clk1\|inClock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { SysClk FPGA_ADCMAX1111:c2|CLOCK_GENERATOR:clk1|inClock } "NODE_NAME" } } { "CLOCK_GENERATOR.vhdl" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/CLOCK_GENERATOR.vhdl" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { SysClk FPGA_ADCMAX1111:c2|CLOCK_GENERATOR:clk1|inClock } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { SysClk {} SysClk~combout {} FPGA_ADCMAX1111:c2|CLOCK_GENERATOR:clk1|inClock {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { SysClk FPGA_ADCMAX1111:c2|CLOCK_GENERATOR:clk1|inClock } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { SysClk {} SysClk~combout {} FPGA_ADCMAX1111:c2|CLOCK_GENERATOR:clk1|inClock {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "CLOCK_GENERATOR.vhdl" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/CLOCK_GENERATOR.vhdl" 30 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "CLOCK_GENERATOR.vhdl" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/CLOCK_GENERATOR.vhdl" 30 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { SysClk FPGA_ADCMAX1111:c2|CLOCK_GENERATOR:clk1|inClock } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { SysClk {} SysClk~combout {} FPGA_ADCMAX1111:c2|CLOCK_GENERATOR:clk1|inClock {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.495 ns" { FPGA_ADCMAX1111:c2|CLOCK_GENERATOR:clk1|inClock FPGA_ADCMAX1111:c2|CLOCK_GENERATOR:clk1|inClock } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.495 ns" { FPGA_ADCMAX1111:c2|CLOCK_GENERATOR:clk1|inClock {} FPGA_ADCMAX1111:c2|CLOCK_GENERATOR:clk1|inClock {} } { 0.000ns 0.904ns } { 0.000ns 0.591ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { SysClk FPGA_ADCMAX1111:c2|CLOCK_GENERATOR:clk1|inClock } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { SysClk {} SysClk~combout {} FPGA_ADCMAX1111:c2|CLOCK_GENERATOR:clk1|inClock {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "FIRE_CONTROLER:c4\|estado pw\[2\] SWITCH_4 8.251 ns register " "Info: tsu for register \"FIRE_CONTROLER:c4\|estado\" (data pin = \"pw\[2\]\", clock pin = \"SWITCH_4\") is 8.251 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.047 ns + Longest pin register " "Info: + Longest pin to register delay is 12.047 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns pw\[2\] 1 PIN PIN_J3 1 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_J3; Fanout = 1; PIN Node = 'pw\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pw[2] } "NODE_NAME" } } { "AlarmSystemTop.vhd" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/AlarmSystemTop.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.295 ns) + CELL(0.511 ns) 5.938 ns ATTEMPTS_CONTROLER:c8\|Equal0~0 2 COMB LC_X1_Y5_N2 4 " "Info: 2: + IC(4.295 ns) + CELL(0.511 ns) = 5.938 ns; Loc. = LC_X1_Y5_N2; Fanout = 4; COMB Node = 'ATTEMPTS_CONTROLER:c8\|Equal0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.806 ns" { pw[2] ATTEMPTS_CONTROLER:c8|Equal0~0 } "NODE_NAME" } } { "ATTEMPTS_CONTROLER.vhd" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/ATTEMPTS_CONTROLER.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.926 ns) + CELL(1.183 ns) 12.047 ns FIRE_CONTROLER:c4\|estado 3 REG LC_X15_Y4_N2 2 " "Info: 3: + IC(4.926 ns) + CELL(1.183 ns) = 12.047 ns; Loc. = LC_X15_Y4_N2; Fanout = 2; REG Node = 'FIRE_CONTROLER:c4\|estado'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.109 ns" { ATTEMPTS_CONTROLER:c8|Equal0~0 FIRE_CONTROLER:c4|estado } "NODE_NAME" } } { "FIRE_CONTROLER.vhd" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/FIRE_CONTROLER.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.826 ns ( 23.46 % ) " "Info: Total cell delay = 2.826 ns ( 23.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.221 ns ( 76.54 % ) " "Info: Total interconnect delay = 9.221 ns ( 76.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.047 ns" { pw[2] ATTEMPTS_CONTROLER:c8|Equal0~0 FIRE_CONTROLER:c4|estado } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.047 ns" { pw[2] {} pw[2]~combout {} ATTEMPTS_CONTROLER:c8|Equal0~0 {} FIRE_CONTROLER:c4|estado {} } { 0.000ns 0.000ns 4.295ns 4.926ns } { 0.000ns 1.132ns 0.511ns 1.183ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "FIRE_CONTROLER.vhd" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/FIRE_CONTROLER.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SWITCH_4 destination 4.129 ns - Shortest register " "Info: - Shortest clock path from clock \"SWITCH_4\" to destination register is 4.129 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns SWITCH_4 1 CLK PIN_R16 1 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_R16; Fanout = 1; CLK Node = 'SWITCH_4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SWITCH_4 } "NODE_NAME" } } { "AlarmSystemTop.vhd" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/AlarmSystemTop.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.079 ns) + CELL(0.918 ns) 4.129 ns FIRE_CONTROLER:c4\|estado 2 REG LC_X15_Y4_N2 2 " "Info: 2: + IC(2.079 ns) + CELL(0.918 ns) = 4.129 ns; Loc. = LC_X15_Y4_N2; Fanout = 2; REG Node = 'FIRE_CONTROLER:c4\|estado'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.997 ns" { SWITCH_4 FIRE_CONTROLER:c4|estado } "NODE_NAME" } } { "FIRE_CONTROLER.vhd" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/FIRE_CONTROLER.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 49.65 % ) " "Info: Total cell delay = 2.050 ns ( 49.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.079 ns ( 50.35 % ) " "Info: Total interconnect delay = 2.079 ns ( 50.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.129 ns" { SWITCH_4 FIRE_CONTROLER:c4|estado } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.129 ns" { SWITCH_4 {} SWITCH_4~combout {} FIRE_CONTROLER:c4|estado {} } { 0.000ns 0.000ns 2.079ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.047 ns" { pw[2] ATTEMPTS_CONTROLER:c8|Equal0~0 FIRE_CONTROLER:c4|estado } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.047 ns" { pw[2] {} pw[2]~combout {} ATTEMPTS_CONTROLER:c8|Equal0~0 {} FIRE_CONTROLER:c4|estado {} } { 0.000ns 0.000ns 4.295ns 4.926ns } { 0.000ns 1.132ns 0.511ns 1.183ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.129 ns" { SWITCH_4 FIRE_CONTROLER:c4|estado } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.129 ns" { SWITCH_4 {} SWITCH_4~combout {} FIRE_CONTROLER:c4|estado {} } { 0.000ns 0.000ns 2.079ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "SysClk LED_3 FPGA_ADCMAX1111:c2\|bitsDados\[4\] 14.573 ns register " "Info: tco from clock \"SysClk\" to destination pin \"LED_3\" through register \"FPGA_ADCMAX1111:c2\|bitsDados\[4\]\" is 14.573 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SysClk source 3.819 ns + Longest register " "Info: + Longest clock path from clock \"SysClk\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns SysClk 1 CLK PIN_H5 100 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 100; CLK Node = 'SysClk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SysClk } "NODE_NAME" } } { "AlarmSystemTop.vhd" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/AlarmSystemTop.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns FPGA_ADCMAX1111:c2\|bitsDados\[4\] 2 REG LC_X11_Y9_N8 1 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X11_Y9_N8; Fanout = 1; REG Node = 'FPGA_ADCMAX1111:c2\|bitsDados\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { SysClk FPGA_ADCMAX1111:c2|bitsDados[4] } "NODE_NAME" } } { "FPGA_ADCMAX1111.vhdl" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/FPGA_ADCMAX1111.vhdl" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { SysClk FPGA_ADCMAX1111:c2|bitsDados[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { SysClk {} SysClk~combout {} FPGA_ADCMAX1111:c2|bitsDados[4] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "FPGA_ADCMAX1111.vhdl" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/FPGA_ADCMAX1111.vhdl" 75 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.378 ns + Longest register pin " "Info: + Longest register to pin delay is 10.378 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns FPGA_ADCMAX1111:c2\|bitsDados\[4\] 1 REG LC_X11_Y9_N8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X11_Y9_N8; Fanout = 1; REG Node = 'FPGA_ADCMAX1111:c2\|bitsDados\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FPGA_ADCMAX1111:c2|bitsDados[4] } "NODE_NAME" } } { "FPGA_ADCMAX1111.vhdl" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/FPGA_ADCMAX1111.vhdl" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.377 ns) + CELL(0.511 ns) 1.888 ns FIRE_CONTROLER:c4\|FireOut~0 2 COMB LC_X12_Y9_N7 1 " "Info: 2: + IC(1.377 ns) + CELL(0.511 ns) = 1.888 ns; Loc. = LC_X12_Y9_N7; Fanout = 1; COMB Node = 'FIRE_CONTROLER:c4\|FireOut~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.888 ns" { FPGA_ADCMAX1111:c2|bitsDados[4] FIRE_CONTROLER:c4|FireOut~0 } "NODE_NAME" } } { "FIRE_CONTROLER.vhd" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/FIRE_CONTROLER.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.895 ns) + CELL(0.914 ns) 4.697 ns FIRE_CONTROLER:c4\|FireOut~2 3 COMB LC_X12_Y8_N9 1 " "Info: 3: + IC(1.895 ns) + CELL(0.914 ns) = 4.697 ns; Loc. = LC_X12_Y8_N9; Fanout = 1; COMB Node = 'FIRE_CONTROLER:c4\|FireOut~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.809 ns" { FIRE_CONTROLER:c4|FireOut~0 FIRE_CONTROLER:c4|FireOut~2 } "NODE_NAME" } } { "FIRE_CONTROLER.vhd" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/FIRE_CONTROLER.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.359 ns) + CELL(2.322 ns) 10.378 ns LED_3 4 PIN PIN_P13 0 " "Info: 4: + IC(3.359 ns) + CELL(2.322 ns) = 10.378 ns; Loc. = PIN_P13; Fanout = 0; PIN Node = 'LED_3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.681 ns" { FIRE_CONTROLER:c4|FireOut~2 LED_3 } "NODE_NAME" } } { "AlarmSystemTop.vhd" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/AlarmSystemTop.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.747 ns ( 36.11 % ) " "Info: Total cell delay = 3.747 ns ( 36.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.631 ns ( 63.89 % ) " "Info: Total interconnect delay = 6.631 ns ( 63.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.378 ns" { FPGA_ADCMAX1111:c2|bitsDados[4] FIRE_CONTROLER:c4|FireOut~0 FIRE_CONTROLER:c4|FireOut~2 LED_3 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.378 ns" { FPGA_ADCMAX1111:c2|bitsDados[4] {} FIRE_CONTROLER:c4|FireOut~0 {} FIRE_CONTROLER:c4|FireOut~2 {} LED_3 {} } { 0.000ns 1.377ns 1.895ns 3.359ns } { 0.000ns 0.511ns 0.914ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { SysClk FPGA_ADCMAX1111:c2|bitsDados[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { SysClk {} SysClk~combout {} FPGA_ADCMAX1111:c2|bitsDados[4] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.378 ns" { FPGA_ADCMAX1111:c2|bitsDados[4] FIRE_CONTROLER:c4|FireOut~0 FIRE_CONTROLER:c4|FireOut~2 LED_3 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.378 ns" { FPGA_ADCMAX1111:c2|bitsDados[4] {} FIRE_CONTROLER:c4|FireOut~0 {} FIRE_CONTROLER:c4|FireOut~2 {} LED_3 {} } { 0.000ns 1.377ns 1.895ns 3.359ns } { 0.000ns 0.511ns 0.914ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "FPGA_ADCMAX1111:c2\|bitsLidos\[18\] ADC_DOUT SysClk 2.497 ns register " "Info: th for register \"FPGA_ADCMAX1111:c2\|bitsLidos\[18\]\" (data pin = \"ADC_DOUT\", clock pin = \"SysClk\") is 2.497 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SysClk destination 8.136 ns + Longest register " "Info: + Longest clock path from clock \"SysClk\" to destination register is 8.136 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns SysClk 1 CLK PIN_H5 100 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 100; CLK Node = 'SysClk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SysClk } "NODE_NAME" } } { "AlarmSystemTop.vhd" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/AlarmSystemTop.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns FPGA_ADCMAX1111:c2\|CLOCK_GENERATOR:clk1\|inClock 2 REG LC_X12_Y3_N9 42 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y3_N9; Fanout = 42; REG Node = 'FPGA_ADCMAX1111:c2\|CLOCK_GENERATOR:clk1\|inClock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { SysClk FPGA_ADCMAX1111:c2|CLOCK_GENERATOR:clk1|inClock } "NODE_NAME" } } { "CLOCK_GENERATOR.vhdl" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/CLOCK_GENERATOR.vhdl" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.023 ns) + CELL(0.918 ns) 8.136 ns FPGA_ADCMAX1111:c2\|bitsLidos\[18\] 3 REG LC_X12_Y9_N4 2 " "Info: 3: + IC(3.023 ns) + CELL(0.918 ns) = 8.136 ns; Loc. = LC_X12_Y9_N4; Fanout = 2; REG Node = 'FPGA_ADCMAX1111:c2\|bitsLidos\[18\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.941 ns" { FPGA_ADCMAX1111:c2|CLOCK_GENERATOR:clk1|inClock FPGA_ADCMAX1111:c2|bitsLidos[18] } "NODE_NAME" } } { "FPGA_ADCMAX1111.vhdl" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/FPGA_ADCMAX1111.vhdl" 167 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 41.48 % ) " "Info: Total cell delay = 3.375 ns ( 41.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.761 ns ( 58.52 % ) " "Info: Total interconnect delay = 4.761 ns ( 58.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.136 ns" { SysClk FPGA_ADCMAX1111:c2|CLOCK_GENERATOR:clk1|inClock FPGA_ADCMAX1111:c2|bitsLidos[18] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.136 ns" { SysClk {} SysClk~combout {} FPGA_ADCMAX1111:c2|CLOCK_GENERATOR:clk1|inClock {} FPGA_ADCMAX1111:c2|bitsLidos[18] {} } { 0.000ns 0.000ns 1.738ns 3.023ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "FPGA_ADCMAX1111.vhdl" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/FPGA_ADCMAX1111.vhdl" 167 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.860 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.860 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns ADC_DOUT 1 PIN PIN_A11 7 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_A11; Fanout = 7; PIN Node = 'ADC_DOUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADC_DOUT } "NODE_NAME" } } { "AlarmSystemTop.vhd" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/AlarmSystemTop.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.137 ns) + CELL(0.591 ns) 5.860 ns FPGA_ADCMAX1111:c2\|bitsLidos\[18\] 2 REG LC_X12_Y9_N4 2 " "Info: 2: + IC(4.137 ns) + CELL(0.591 ns) = 5.860 ns; Loc. = LC_X12_Y9_N4; Fanout = 2; REG Node = 'FPGA_ADCMAX1111:c2\|bitsLidos\[18\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.728 ns" { ADC_DOUT FPGA_ADCMAX1111:c2|bitsLidos[18] } "NODE_NAME" } } { "FPGA_ADCMAX1111.vhdl" "" { Text "C:/Users/Pedro/Desktop/Alarm_System/FPGA_ADCMAX1111.vhdl" 167 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.723 ns ( 29.40 % ) " "Info: Total cell delay = 1.723 ns ( 29.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.137 ns ( 70.60 % ) " "Info: Total interconnect delay = 4.137 ns ( 70.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.860 ns" { ADC_DOUT FPGA_ADCMAX1111:c2|bitsLidos[18] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.860 ns" { ADC_DOUT {} ADC_DOUT~combout {} FPGA_ADCMAX1111:c2|bitsLidos[18] {} } { 0.000ns 0.000ns 4.137ns } { 0.000ns 1.132ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.136 ns" { SysClk FPGA_ADCMAX1111:c2|CLOCK_GENERATOR:clk1|inClock FPGA_ADCMAX1111:c2|bitsLidos[18] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.136 ns" { SysClk {} SysClk~combout {} FPGA_ADCMAX1111:c2|CLOCK_GENERATOR:clk1|inClock {} FPGA_ADCMAX1111:c2|bitsLidos[18] {} } { 0.000ns 0.000ns 1.738ns 3.023ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.860 ns" { ADC_DOUT FPGA_ADCMAX1111:c2|bitsLidos[18] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.860 ns" { ADC_DOUT {} ADC_DOUT~combout {} FPGA_ADCMAX1111:c2|bitsLidos[18] {} } { 0.000ns 0.000ns 4.137ns } { 0.000ns 1.132ns 0.591ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 7 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "166 " "Info: Peak virtual memory: 166 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 26 16:47:26 2012 " "Info: Processing ended: Mon Nov 26 16:47:26 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
