phy_addr	,	V_258
bnx2x_int_link_reset	,	F_87
MDIO_AN_REG_ADV_PAUSE	,	V_595
"gp_status 0x%x  phy_link_up %x line_speed %x\n"	,	L_60
ext_phy_link_up	,	V_555
bnx2x_8726_common_init_phy	,	F_178
NIG_STATUS_EMAC0_MI_INT	,	V_508
cos0_bw	,	V_26
BIGMAC_REGISTER_CNT_MAX_SIZE	,	V_194
MDIO_AN_REG_8481_LEGACY_AN_ADV	,	V_788
MDIO_REG_BANK_SERDES_DIGITAL	,	V_326
MISC_REGISTERS_GPIO_INT_OUTPUT_SET	,	V_744
"Download complete. fw version = 0x%x\n"	,	L_107
is_mi_int	,	V_575
nig_bmac_enable	,	V_207
MDIO_10G_PARALLEL_DETECT_PAR_DET_10G_LINK	,	V_334
"enabled external phy int\n"	,	L_68
"phy in index %d link is up\n"	,	L_87
BRB1_REG_FULL_1_XON_THRESHOLD_0	,	V_149
MDIO_REG_BANK_RX1	,	V_477
PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8727	,	V_547
"Active Copper cable detected\n"	,	L_149
llfc_high_priority_classes	,	V_183
MDIO_REG_BANK_RX0	,	V_424
PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8726	,	V_684
MDIO_REG_BANK_RX3	,	V_476
bnx2x_check_fallback_to_cl37	,	F_62
xcm_mask	,	V_151
version	,	V_523
"XGXS 8706 is initialized after %d ms\n"	,	L_183
bnx2x_link_int_ack	,	F_76
str_ptr	,	V_517
size	,	V_874
REG_RD_DMAE	,	F_11
rx_lane_swap	,	V_314
MDIO_CL73_IEEEB1_AN_ADV1_PAUSE_BOTH	,	V_394
MDIO_CTL_REG_84823_MEDIA_COPPER_CORE_DOWN	,	V_803
phy_84823	,	V_866
EMAC_REG_RX_PFC_PARAM	,	V_97
BIGMAC2_REGISTER_BMAC_CONTROL	,	V_124
bnx2x_get_edc_mode	,	F_116
control2	,	V_325
control1	,	V_397
bnx2x_populate_phy	,	F_169
bnx2x_null_format_ver	,	F_78
LOOPBACK_BMAC	,	V_905
"8706/8726 rx_sd 0x%x pcs_status 0x%x 1Gbps"	,	L_181
bnx2x_bits_dis	,	F_4
MDIO_CL73_IEEEB0_CL73_AN_CONTROL_AN_EN	,	V_365
"show module is present\n"	,	L_202
MDIO_PMA_REG_ROM_VER2	,	V_593
flow_ctrl	,	V_88
actual_phy_idx	,	V_903
rx_status	,	V_421
" link speed %d\n"	,	L_98
MDIO_PMA_REG_ROM_VER1	,	V_592
link_params	,	V_6
shmem_base_path	,	V_910
MDIO_AN_REG_LP_AUTO_NEG	,	V_600
bnx2x_populate_preemphasis	,	F_163
MDIO_GP_STATUS_TOP_AN_STATUS1	,	V_438
mac_type	,	V_114
phy_84833	,	V_867
NIG_REG_LLFC_LOW_PRIORITY_CLASSES_1	,	V_184
EMAC_RX_MODE_KEEP_MAC_CONTROL	,	V_100
BIGMAC2_REGISTER_PFC_CONTROL	,	V_122
NIG_REG_LLFC_LOW_PRIORITY_CLASSES_0	,	V_185
NIG_LLH0_XCM_MASK_REG_LLH0_XCM_MASK_BCN	,	V_162
PORT_FEATURE_FLOW_CONTROL_BOTH	,	V_897
XGXS_RESET_BITS	,	V_271
bnx2x_set_ieee_aneg_advertisment	,	F_56
PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8705	,	V_856
"read phy register failed\n"	,	L_29
MDIO_AN_REG_CL37_FC_LP	,	V_604
i	,	V_241
PFC_BRB_MAC_FULL_XON_THRESHOLD_PAUSEABLE	,	V_135
rx_cos0_priority_mask	,	V_177
MDIO_AN_REG_CL37_FC_LD	,	V_603
"10G parallel detect link on port %d\n"	,	L_45
pkt_priority_to_cos	,	V_158
netdev_err	,	F_36
GP_STATUS_16G	,	V_457
rx_cos1_priority_mask	,	V_180
bnx2x_emac_program	,	F_67
ver_p	,	V_525
MDIO_SERDES_DIGITAL_A_1000X_CONTROL1_MSTR_MODE	,	V_398
bnx2x_ext_phy_resolve_fc	,	F_98
initialize	,	V_795
PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8706	,	V_858
"XGXS 8706/8726\n"	,	L_179
MISC_REGISTERS_RESET_REG_2_RST_BMAC0	,	V_58
bnx2x_set_xgxs_loopback	,	F_80
EMAC_MODE_25G_MODE	,	V_471
new_line_speed	,	V_436
"Enable CL37 BAM on KR\n"	,	L_116
"phy_type 0x%x port %d found in index %d\n"	,	L_245
"SGMII\n"	,	L_65
link_status	,	V_203
MDIO_CL73_USERB0_CL73_BAM_CTRL1_BAM_EN	,	V_358
PORT_HW_CFG_LANE_SWAP_CFG_RX_MASK	,	V_316
bnx2x_set_gpio_int	,	F_130
DP	,	F_6
MISC_REGISTERS_GPIO_HIGH	,	V_737
MDIO_COMBO_IEEO_MII_CONTROL_AN_EN	,	V_344
"Error: Invalid fault led mode 0x%x\n"	,	L_173
enable_cl73	,	V_341
PORT_HW_CFG_SERDES_EXT_PHY_TYPE_NOT_CONN	,	V_498
"10G-base-T PMA status 0x%x-&gt;0x%x\n"	,	L_240
"Disabling TX on"	,	L_91
LINK_10GTFD	,	V_292
rx_sd	,	V_655
reg	,	V_3
tx_preemphasis	,	V_480
MDIO_CL73_USERB0_CL73_UCTRL	,	V_356
REG_WR_DMAE	,	F_20
bnx2x_reset_unicore	,	F_49
MDIO_PMA_REG_SFP_TWO_WIRE_BYTE_CNT	,	V_674
FLAGS_HW_LOCK_REQUIRED	,	V_880
EMAC_MDIO_COMM_START_BUSY	,	V_250
bnx2x_8727_power_module	,	F_122
PORT_FEATURE_LINK_SPEED_2_5G	,	V_891
default_cfg	,	V_629
ret	,	V_599
"Before rom RX_ALARM(port1): 0x%x\n"	,	L_114
bnx2x_8726_set_limiting_mode	,	F_123
MDIO_CTL_REG_84823_MEDIA_LINE_MASK	,	V_802
phy_blk	,	V_913
NIG_REG_XCM0_OUT_EN	,	V_172
MDIO_REG_BANK_TX1	,	V_467
EMAC_REG_EMAC_LED	,	V_544
adj	,	V_773
MDIO_REG_BANK_TX0	,	V_465
MDIO_REG_BANK_TX3	,	V_466
"Warning: Unqualified SFP+ module detected,"	,	L_163
"pin %x port %x mode %x\n"	,	L_172
MDIO_AN_REG_8727_MISC_CTRL	,	V_766
vendor_name	,	V_704
"8727 LASI status 0x%x\n"	,	L_205
NIG_REG_MASK_INTERRUPT_PORT0	,	V_499
bnx2x_8706_read_status	,	F_133
PORT_HW_CFG_XGXS_EXT_PHY_TYPE_SFX7101	,	V_868
ETH_PHY_XFP_FIBER	,	V_561
port	,	V_36
bnx2x_emac_enable	,	F_17
MDIO_AN_REG_STATUS	,	V_602
"control reg 0x%x (after %d ms)\n"	,	L_66
bnx2x_save_848xx_spirom_version	,	F_145
MDIO_XGXS_BLOCK2_TX_LN_SWAP	,	V_323
bnx2x_wait_reset_complete	,	F_73
pause_result	,	V_401
MDIO_SERDES_DIGITAL_MISC1_FORCE_SPEED_13G	,	V_376
PBF_REG_DISABLE_NEW_TASK_PROC_P0	,	V_213
swap_override	,	V_659
MDIO_SERDES_DIGITAL_MISC1_FORCE_SPEED_MASK	,	V_372
SPEED_10000	,	V_224
MDIO_10G_PARALLEL_DETECT_PAR_DET_10G_CONTROL_PARDET10G_EN	,	V_337
active_external_phy	,	V_578
full_xoff_th	,	V_132
bnx2x_848x3_config_init	,	F_149
EMAC_REG_RX_PFC_PARAM_PRIORITY_EN_BITSHIFT	,	V_99
MDIO_RX0_RX_EQ_BOOST	,	V_478
"bnx2x_restart_autoneg mii_control before = 0x%x\n"	,	L_43
MDIO_GP_STATUS_TOP_AN_STATUS1_LINK_STATUS	,	V_440
bnx2x_bits_en	,	F_1
cos0_pauseable	,	V_136
MDIO_REMOTE_PHY_MISC_RX_STATUS_CL37_FSM_RECEIVED_OVER1G_MSG	,	V_432
"Initializing BCM8726\n"	,	L_191
MDIO_PMA_REG_8727_TX_CTRL2	,	V_769
MDIO_PMA_REG_8727_TX_CTRL1	,	V_768
ETS_BW_LIMIT_CREDIT_UPPER_BOUND	,	V_25
link_config	,	V_843
ETH_OVREHEAD	,	V_105
MDIO_COMBO_IEEE0_AUTO_NEG_ADV_PAUSE_BOTH	,	V_389
o_buf	,	V_673
MDIO_PMA_REG_PLL_BANDWIDTH	,	V_646
req_fc_auto_adv	,	V_387
EMAC_MDIO_COMM_COMMAND_READ_45	,	V_256
"enabling EMAC\n"	,	L_12
BRB1_REG_PAUSE_0_XOFF_THRESHOLD_0	,	V_141
PBF_REG_P0_ARB_THRSH	,	V_222
bnx2x_8705_config_init	,	F_109
NIG_REG_LED_CONTROL_OVERRIDE_TRAFFIC_P0	,	V_548
bnx2x_8726_config_init	,	F_137
bnx2x_8073_resolve_fc	,	F_100
feature_config_flags	,	V_86
mii_ctrl	,	V_533
"bnx2x_set_led: port %x, mode %d\n"	,	L_79
BIGMAC2_REGISTER_TX_STAT_GTPP	,	V_39
PORT_HW_CFG_PHY_SELECTION_FIRST_PHY_PRIORITY	,	V_580
MDIO_PMA_REG_BCM_CTRL	,	V_617
EMAC_REG_RX_PFC_MODE_RX_EN	,	V_94
BIGMAC2_REGISTER_RX_MAX_SIZE	,	V_199
speed_cap_mask	,	V_328
E2_DEFAULT_PHY_DEV_ADDR	,	V_851
bnx2x_flow_ctrl_resolve	,	F_61
MDIO_XS_SFX7101_XGXS_TEST1	,	V_827
ld_pause	,	V_412
PORT_FEAT_CFG_OPT_MDL_ENFRCMNT_DISABLE_TX_LASER	,	V_740
tmp	,	V_239
LINK_100TXHD	,	V_285
MDIO_BAM_NEXT_PAGE_MP5_NEXT_PAGE_CTRL	,	V_352
bnx2x_emac_get_pfc_stat	,	F_12
MDIO_AN_REG_MASTER_STATUS	,	V_831
lp_up2	,	V_458
EMAC_REG_RX_PFC_STATS_XOFF_SENT	,	V_50
"Ignoring second phy\n"	,	L_82
MDIO_AN_REG_ADV_PAUSE_ASYMMETRIC	,	V_597
bnx2x_8073_common_init_phy	,	F_177
FEATURE_CONFIG_OVERRIDE_PREEMPHASIS_ENABLED	,	V_483
NIG_REG_LED_CONTROL_BLINK_RATE_P0	,	V_549
MDIO_CL73_USERB0_CL73_USTAT1_LINK_STATUS_CHECK	,	V_428
clear_latch_ind	,	V_908
MDIO_AN_REG_ADV	,	V_632
bnx2x_link_settings_status	,	F_64
NIG_REG_EMAC0_PAUSE_OUT_EN	,	V_111
bnx2x_test_link	,	F_83
MISC_REGISTERS_GPIO_LOW	,	V_739
" from SFP+ EEPROM\n"	,	L_148
cmd	,	V_701
MDIO_SERDES_DIGITAL_A_1000X_CONTROL1_INVERT_SIGNAL_DETECT	,	V_348
NIG_REG_P0_TX_ARB_NUM_STRICT_ARB_SLOTS	,	V_12
LINK_STATUS_LINK_PARTNER_SYMMETRIC_PAUSE	,	V_402
NIG_STATUS_XGXS0_LINK10G	,	V_510
"write phy register failed\n"	,	L_27
MDIO_OVER_1G_LP_UP2	,	V_461
PORT_HW_CFG_EXT_PHY_GPIO_RST_GPIO1_P1	,	V_929
PORT_HW_CFG_EXT_PHY_GPIO_RST_GPIO1_P0	,	V_925
MDIO_ACCESS_TIMEOUT	,	V_313
GP_STATUS_12_5G	,	V_454
"Download failed. fw version = 0x%x\n"	,	L_106
"Invalid TX_LASER_MDIO 0x%x\n"	,	L_142
PORT_HW_CFG_SWAP_PHY_POLARITY_ENABLED	,	V_625
NIG_REG_P0_TX_ARB_CLIENT_IS_STRICT	,	V_10
is_lb	,	V_119
bnx2x_8726_read_sfp_module_eeprom	,	F_113
tx_driver	,	V_459
NIG_REG_EGRESS_DRAIN0_MODE	,	V_572
"XAUI workaround has completed\n"	,	L_110
REG_WR	,	F_3
NIG_REG_PPP_ENABLE_1	,	V_169
NIG_REG_PPP_ENABLE_0	,	V_170
MDIO_COMBO_IEEO_MII_CONTROL_FULL_DUPLEX	,	V_368
MDIO_10G_PARALLEL_DETECT_PAR_DET_10G_LINK_CNT	,	V_335
" Please remove the SFP+ module and"	,	L_212
MDIO_AN_REG_8481_LEGACY_MII_CTRL	,	V_789
cnt	,	V_486
MDIO_XS_8706_REG_BANK_RX1	,	V_747
EMAC_REG_EMAC_MAC_MATCH	,	V_67
BRB1_REG_FULL_1_XOFF_THRESHOLD_0	,	V_148
MDIO_XS_8706_REG_BANK_RX0	,	V_746
p0_hwpfc_enable	,	V_157
MDIO_PMA_REG_8481_LED1_MASK	,	V_776
MDIO_PMA_DEVAD	,	V_488
"ustat_val(0x8371) = 0x%x\n"	,	L_53
MDIO_PMA_REG_8073_CHIP_REV	,	V_612
"Unable to determine module type 0x%x !!!\n"	,	L_155
MDIO_REG_BANK_XGXS_BLOCK2	,	V_306
SFP_EEPROM_PART_NO_SIZE	,	V_707
legacy_status	,	V_815
phy	,	V_237
"pfc statistic read from EMAC\n"	,	L_6
MDIO_PMA_REG_8481_LED3_BLINK	,	V_779
"XAUI work-around not required\n"	,	L_108
MDIO_PMA_REG_GEN_CTRL_ROM_MICRO_RESET	,	V_608
NIG_REG_LED_10G_P0	,	V_541
bnx2x_set_preemphasis	,	F_69
mode	,	V_470
SFP_EEPROM_CON_TYPE_ADDR	,	V_688
bnx2x_link_int_enable	,	F_74
LED_MODE_OFF	,	V_540
MAX_PHYS	,	V_530
MDIO_10G_PARALLEL_DETECT_PAR_DET_10G_CONTROL	,	V_336
"rx_status(0x80b0) = 0x%x\n"	,	L_51
PORT_FEATURE_LINK_SPEED_10M_HALF	,	V_886
EMAC_MDIO_MODE_CLOCK_CNT_BITSHIFT	,	V_247
PFC_BRB_MAC_PAUSE_XON_THRESHOLD_PAUSEABLE	,	V_131
"Add 2.5G\n"	,	L_119
NIG_REG_P0_TX_ARB_CLIENT_IS_SUBJECT2WFQ	,	V_11
autoneg_val	,	V_782
" reg 0x%x &lt;-- val 0x%x\n"	,	L_185
gpio_port	,	V_568
"PMA/PMD ext_phy_loopback: 8726\n"	,	L_189
bnx2x_ext_phy_10G_an_resolve	,	F_99
ieee_fc	,	V_383
"port %x: External link up in 2.5G\n"	,	L_130
SFP_EEPROM_FC_TX_TECH_BITMASK_COPPER_ACTIVE	,	V_692
mii_control	,	V_309
"No phy found for initialization !!\n"	,	L_259
"Port 0x%x: LED MODE ON\n"	,	L_234
shmem_base	,	V_204
EMAC_MDIO_COMM_DATA	,	V_257
PBF_REG_NUM_STRICT_ARB_SLOTS	,	V_24
fw_msgout	,	V_605
NIG_REG_P0_TX_ARB_CREDIT_WEIGHT_0	,	V_14
"enable bmac loopback\n"	,	L_17
PHY_XGXS_FLAG	,	V_71
MDIO_PMA_REG_SFP_TWO_WIRE_CTRL	,	V_676
EMAC_REG_RX_PFC_STATS_XON_RCVD	,	V_48
MDIO_CL73_USERB0_CL73_USTAT1	,	V_427
"Setting 8073 port %d into low power mode\n"	,	L_135
raw_ver	,	V_821
SHARED_HW_CFG_MDC_MDIO_ACCESS1_MASK	,	V_873
LOOPBACK_EXT	,	V_484
tmp1	,	V_621
tmp2	,	V_762
NIG_REG_P0_TX_ARB_CREDIT_WEIGHT_1	,	V_15
MDIO_COMBO_IEEO_MII_CONTROL_RESTART_AN	,	V_345
MDIO_PMA_REG_8727_TWO_WIRE_SLAVE_ADDR	,	V_767
ext_phy_fw_version2	,	V_876
MDIO_PMA_REG_CTRL	,	V_489
bnx2x_8706_config_init	,	F_132
crd	,	V_211
"Ext phy AN advertize 0x%x\n"	,	L_102
LINK_100TXFD	,	V_287
"Setting LINK_SIGNAL\n"	,	L_236
SINGLE_MEDIA_DIRECT	,	F_65
NIG_REG_STRAP_OVERRIDE	,	V_660
"About to read stats from BMAC\n"	,	L_9
EXT_PHY1	,	V_527
EXT_PHY2	,	V_531
"Setting 10M force\n"	,	L_223
bmac_addr	,	V_35
MDIO_AN_REG_ADV_PAUSE_BOTH	,	V_596
MDIO_CTL_REG_84823_MEDIA_PRIORITY_MASK	,	V_804
bnx2x_link_update	,	F_93
MDIO_XGXS_BLOCK2_UNICORE_MODE_10G_HIGIG_XGXS	,	V_340
MDIO_CL73_IEEEB0_CL73_AN_CONTROL	,	V_367
"EMAC timeout!\n"	,	L_11
status2_1000x	,	V_405
spirom_ver	,	V_521
bnx2x_8727_config_init	,	F_141
NIG_LLH1_XCM_MASK_REG_LLH1_XCM_MASK_BCN	,	V_161
"8727 RX_ALARM_STATUS 0x%x\n"	,	L_203
"pfc statistic read from BMAC\n"	,	L_5
NIG_MASK_XGXS0_LINK_STATUS	,	V_494
GRCBASE_EMAC0	,	V_43
MDIO_REG_BANK_CL73_IEEEB0	,	V_366
PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8073	,	V_611
GRCBASE_EMAC1	,	V_42
MDIO_REG_BANK_CL73_IEEEB1	,	V_361
"phy link down\n"	,	L_33
MDIO_PMA_REG_7107_LED_CNTL	,	V_828
" ext_phy_line_speed = %d\n"	,	L_95
shared_hw_config	,	V_871
format_fw_ver	,	V_529
LED_MODE_ON	,	V_546
bnx2x_ets_bw_limit_common	,	F_7
PORT_HW_CFG_SPEED_CAPABILITY_D0_100M_HALF	,	V_791
"took %d ms\n"	,	L_166
"show module is absent\n"	,	L_201
MDIO_AN_CL73_OR_37_COMPLETE	,	V_414
LINK_STATUS_RX_FLOW_CONTROL_ENABLED	,	V_301
MDIO_PMA_REG_SFP_TWO_WIRE_STATUS_COMPLETE	,	V_678
REG_RD	,	F_2
shift	,	V_518
NIG_STATUS_SERDES0_LINK_STATUS	,	V_512
PORT_HW_CFG_PHY_SELECTION_HARDWARE_DEFAULT	,	V_579
io_gpio	,	V_921
msleep	,	F_29
MDIO_PMA_REG_8073_XAUI_WA	,	V_615
SHARED_HW_CFG_LED_EXTPHY1	,	V_823
PORT_HW_CFG_EXT_PHY_GPIO_RST_GPIO3_P0	,	V_927
PORT_HW_CFG_EXT_PHY_GPIO_RST_GPIO3_P1	,	V_931
NIG_REG_PORT_SWAP	,	V_232
an_10_100_val	,	V_784
check_limiting_mode	,	V_686
len	,	V_516
"setting link speed &amp; duplex\n"	,	L_62
pfc_frames_received	,	V_34
external_phy_config	,	V_840
MDIO_REMOTE_PHY_MISC_RX_STATUS	,	V_431
PORT_HW_CFG_SPEED_CAPABILITY_D0_100M_FULL	,	V_790
bnx2x_7101_config_init	,	F_157
PORT_HW_CFG_XGXS_EXT_PHY_TYPE_DIRECT	,	V_331
"807x Autoneg Restart: Advertise 1G=%x, 10G=%x\n"	,	L_121
" 10G %x, XGXS_LINK %x\n"	,	L_72
PORT_HW_CFG_SPEED_CAPABILITY_D0_2_5G	,	V_377
bnx2x_848xx_cmn_config_init	,	F_147
bnx2x_848xx_read_status	,	F_150
"phy-&gt;speed_cap_mask = 0x%x, control2 = 0x%x\n"	,	L_39
bnx2x_8481_link_reset	,	F_153
"bnx2x_8073_8727_external_rom_boot port %x:"	,	L_105
bnx2x_ext_phy_hw_reset	,	F_94
NIG_REG_P0_HWPFC_ENABLE	,	V_173
MDIO_SERDES_DIGITAL_MISC1_FORCE_SPEED_SEL	,	V_373
" Port %d\n"	,	L_37
"Setting 100M force\n"	,	L_222
bnx2x_phy_write	,	F_39
phy_specific_func	,	V_583
bnx2x_phy_probe	,	F_171
MDIO_COMBO_IEEO_MII_CONTROL_MAN_SGMII_SP_1000	,	V_400
rx_alarm_ctrl_val	,	V_763
"updating pfc nig parameters\n"	,	L_18
"ext_phy 0x%x common init not required\n"	,	L_265
mdio_ctrl	,	V_242
bnx2x_set_serdes_access	,	F_43
SPEED_AUTO_NEG	,	V_343
" is_duplex_full= %d\n"	,	L_230
"flow_ctrl 0x%x\n"	,	L_48
EMAC_REG_EMAC_RX_MTU_SIZE	,	V_102
"bnx2x_restart_autoneg\n"	,	L_42
bnx2x_ets_bw_limit	,	F_8
NIG_REG_LLFC_OUT_EN_1	,	V_163
MDIO_SERDES_DIGITAL_A_1000X_CONTROL1_FIBER_MODE	,	V_349
ctrl	,	V_487
read_status	,	F_84
bnx2x_hw_reset_phy	,	F_185
LED_MODE_FRONT_PANEL_OFF	,	V_539
"read status 8705\n"	,	L_137
bnx2x_ext_phy_common_init	,	F_181
"enabled XGXS interrupt\n"	,	L_67
"Setting LIMITING MODE\n"	,	L_168
"phy link up gp_status=0x%x\n"	,	L_57
"1G parallel detect link on port %d\n"	,	L_44
req_flow_ctrl	,	V_385
bnx2x_common_init_phy	,	F_182
link_reset	,	V_909
req_duplex	,	V_370
" EXT_PHY2\n"	,	L_92
"BUG! init_crd 0x%x != crd 0x%x\n"	,	L_24
"Ext phy AN advertize cl37 0x%x\n"	,	L_112
SFP_EEPROM_VENDOR_NAME_SIZE	,	V_705
PORT_FEATURE_FLOW_CONTROL_AUTO	,	V_894
phy_8727	,	V_862
phy_8726	,	V_860
PORT_HW_CFG_PHY_SELECTION_SECOND_PHY	,	V_810
NIG_REG_LLFC_OUT_EN_0	,	V_164
BIGMAC_REGISTER_RX_LLFC_MSG_FLDS	,	V_195
total_bw	,	V_28
" = 0x%x\n"	,	L_228
PBF_REG_ETS_ENABLED	,	V_19
bnx2x_cl45_write	,	F_35
MDIO_XGXS_BLOCK2_UNICORE_MODE_10G_CX4_XGXS	,	V_339
EMAC_REG_RX_PFC_PARAM_OPCODE_BITSHIFT	,	V_98
EDC_MODE_PASSIVE_DAC	,	V_694
"Function 0x%x not supported by 8727\n"	,	L_170
bnx2x_8481_config_init	,	F_148
bnx2x_8706_8726_read_status	,	F_131
EMAC_LED_OVERRIDE	,	V_545
PORT_HW_CFG_SPEED_CAPABILITY_D0_10G	,	V_332
supported	,	V_585
MDIO_COMBO_IEEE0_AUTO_NEG_ADV_PAUSE_MASK	,	V_420
"bnx2x_8726_link_reset port %d\n"	,	L_196
"ETS enabled BW limit configuration\n"	,	L_2
config_loopback	,	F_175
"SFP+ module plugged in/out detected on port %d\n"	,	L_174
"bnx2x_serdes_deassert\n"	,	L_30
MISC_REGISTERS_GPIO_INPUT_HI_Z	,	V_753
MDIO_GP_STATUS_TOP_AN_STATUS1_CL73_AUTONEG_COMPLETE	,	V_415
cms_enable	,	V_798
val_xoff	,	V_45
FLAGS_REARM_LATCH_SIGNAL	,	V_588
NIG_REG_BMAC0_PAUSE_OUT_EN	,	V_108
NIG_REG_NIG_EMAC0_EN	,	V_101
NIG_REG_P0_RX_COS1_PRIORITY_MASK	,	V_179
EDC_MODE_LIMITING	,	V_687
phy_8706	,	V_859
ser_lane	,	V_72
MDIO_SERDES_DIGITAL_MISC1_REFCLK_SEL_156_25M	,	V_374
phy_8705	,	V_857
SFP_EEPROM_FC_TX_TECH_BITMASK_COPPER_PASSIVE	,	V_693
SPEED_16000	,	V_227
MDIO_PMA_REG_GEN_CTRL_ROM_RESET_INTERNAL_MP	,	V_609
PORT_MAX	,	V_912
MDIO_PMA_REG_8073_OPT_DIGITAL_CTRL	,	V_626
"Setting 1G force\n"	,	L_192
PORT_HW_CFG_SPEED_CAPABILITY_D0_10M_HALF	,	V_792
MISC_REG_GPIO_EVENT_EN	,	V_918
SPEED_10	,	V_217
PORT_HW_CFG_LANE_SWAP_CFG_TX_SHIFT	,	V_319
bnx2x_set_gpio	,	F_90
MDIO_SERDES_DIGITAL_A_1000X_CONTROL1	,	V_346
MDIO_SERDES_DIGITAL_A_1000X_CONTROL2	,	V_327
PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8481	,	V_863
BIGMAC2_REGISTER_TX_CONTROL	,	V_121
lasi_ctrl	,	V_772
MDIO_PMA_REG_MISC_CTRL	,	V_650
port_feature_config	,	V_709
ENABLE_TX	,	V_729
"8705 LASI status 0x%x\n"	,	L_138
MDIO_PMA_REG_8481_LINK_SIGNAL_LED4_ENABLE_MASK	,	V_825
MDIO_AN_REG_ADV_PAUSE_PAUSE	,	V_598
MISC_REG_AEU_ENABLE1_FUNC_0_OUT_0	,	V_754
phy_index	,	V_259
driver_loaded	,	V_522
PORT_HW_CFG_LANE_SWAP_CFG_MASTER_MASK	,	V_74
LINK_STATUS_AUTO_NEGOTIATE_ENABLED	,	V_439
NIG_REG_P0_PKT_PRIORITY_TO_COS	,	V_188
MDIO_PMA_REG_CDR_BANDWIDTH	,	V_647
bnx2x_8727_hw_reset	,	F_140
bnx2x_8727_handle_mod_abs	,	F_142
MDIO_10G_PARALLEL_DETECT_PAR_DET_10G_STATUS_PD_LINK	,	V_410
temp_vars	,	V_557
NIG_REG_LLFC_EGRESS_SRC_ENABLE_0	,	V_171
SHARED_HW_CFG_LED_MAC1	,	V_543
NIG_REG_INGRESS_BMAC0_MEM	,	V_38
MDIO_COMBO_IEEE0_AUTO_NEG_ADV_PAUSE_NONE	,	V_391
mdc_mdio_access	,	V_229
PHY_SGMII_FLAG	,	V_303
BIGMAC_REGISTER_TX_CONTROL	,	V_118
"enabled SerDes interrupt\n"	,	L_69
FEATURE_CONFIG_BC_SUPPORTS_OPT_MDL_VRFY	,	V_715
"init 8705\n"	,	L_136
"Set fault module-detected led "	,	L_171
MDIO_GP_STATUS_TOP_AN_STATUS1_DUPLEX_STATUS	,	V_441
EMAC_REG_RX_PFC_STATS_XON_SENT	,	V_52
"phy in index %d link is down\n"	,	L_88
tx_en	,	V_661
EMAC_RD	,	F_81
"port %x: External link up in 10G\n"	,	L_129
MISC_REGISTERS_RESET_REG_2_RST_EMAC0_HARD_CORE	,	V_62
phy_ver	,	V_634
"Invalid link indication"	,	L_89
"8705 1.c809 val=0x%x\n"	,	L_139
"KR PMA status 0x%x-&gt;0x%x,"	,	L_127
"Port 0x%x: LED MODE FRONT PANEL OFF\n"	,	L_233
PFC_BRB_MAC_FULL_XON_THRESHOLD_NON_PAUSEABLE	,	V_140
config_init	,	V_563
MDIO_COMBO_IEEO_MII_CONTROL_MAN_SGMII_SP_100	,	V_399
MDIO_OVER_1G_UP1_10G	,	V_379
PORT_1	,	V_916
PORT_0	,	V_915
MISC_REGISTERS_RESET_REG_2_CLEAR	,	V_61
MDIO_REMOTE_PHY_MISC_RX_STATUS_CL37_FSM_RECEIVED_BRCM_OUI_MSG	,	V_433
MDIO_PMA_REG_M8051_MSGOUT_REG	,	V_610
bnx2x_verify_sfp_module	,	F_117
remain_len	,	V_526
actual_phy_selection	,	V_797
MDIO_CL73_IEEEB1_AN_ADV2_ADVR_1000M_KX	,	V_364
EMAC_REG_RX_PFC_MODE_TX_EN	,	V_95
" init_preceding = %d\n"	,	L_100
GP_STATUS_1G_KX	,	V_446
"an_link_status=0x%x\n"	,	L_128
"Begin common phy init\n"	,	L_266
bnx2x_save_bcm_spirom_ver	,	F_96
phy_gpio_reset	,	V_923
PORT_FEATURE_CONNECTED_SWITCH_MASK	,	V_844
MDIO_PMA_REG_SFP_TWO_WIRE_MEM_ADDR	,	V_675
MDIO_XGXS_BLOCK2_RX_LN_SWAP_FORCE_ENABLE	,	V_322
llfc_enable	,	V_155
bnx2x_8073_is_snr_needed	,	F_102
SFP_EEPROM_OPTIONS_ADDR	,	V_698
options	,	V_696
PORT_HW_CFG_LANE_SWAP_CFG_MASTER_SHIFT	,	V_75
GP_STATUS_100M	,	V_444
MISC_REGISTERS_RESET_REG_3_CLEAR	,	V_267
bnx2x_7101_read_status	,	F_158
SPEED_12000	,	V_225
"Module verification failed!!\n"	,	L_176
"Link is up in %dMbps,"	,	L_229
MDIO_RX0_RX_STATUS	,	V_425
cl37_val	,	V_619
bnx2x_hw_lock_required	,	F_183
"Swapping polarity for the 8073\n"	,	L_115
bnx2x_handle_module_detect_int	,	F_128
strict_cos	,	V_32
MDIO_CTL_REG_84823_MEDIA_MAC_MASK	,	V_801
NIG_LATCH_BC_ENABLE_MI_INT	,	V_786
GP_STATUS_10M	,	V_443
NIG_REG_EMAC0_STATUS_MISC_MI_INT	,	V_501
PORT_FEAT_CFG_OPT_MDL_ENFRCMNT_NO_ENFORCEMENT	,	V_712
"Ext PHY pause result 0x%x\n"	,	L_103
FLAGS_FAN_FAILURE_DET_REQ	,	V_935
"Begin phy probe\n"	,	L_249
wb_data	,	V_116
bnx2x_8726_read_status	,	F_136
MDIO_PMA_REG_8726_TWO_WIRE_DATA_BUF	,	V_679
shmem2_region	,	V_875
LINK_STATUS_LINK_UP	,	V_277
"Setting TX_CTRL1 0x%x,"	,	L_194
PORT_HW_CFG_FAULT_MODULE_LED_GPIO0	,	V_733
PORT_HW_CFG_FAULT_MODULE_LED_GPIO1	,	V_734
PORT_HW_CFG_FAULT_MODULE_LED_GPIO2	,	V_735
bnx2x_ets_disabled	,	F_5
PORT_HW_CFG_FAULT_MODULE_LED_GPIO3	,	V_736
"Initializing BCM8727\n"	,	L_197
serdes_phy_type	,	V_556
xgxs_config2_rx	,	V_838
bnx2x_get_gpio	,	F_129
devad	,	V_238
bnx2x_set_brcm_cl37_advertisment	,	F_54
flags	,	V_564
BMAC_CONTROL_RX_ENABLE	,	V_208
bnx2x_wait_for_sfp_module_initialized	,	F_121
"Enabling BigMAC1\n"	,	L_21
MDIO_PMA_REG_MISC_CTRL0	,	V_725
SWITCH_CFG_1G	,	V_846
MDIO_PMA_REG_MISC_CTRL1	,	V_607
" link_status 0x%x\n"	,	L_182
lp_pause	,	V_413
set_serdes	,	V_308
PORT_HW_CFG_PHY_SWAPPED_ENABLED	,	V_901
EMAC_TX_MODE_EXT_PAUSE_EN	,	V_84
LOOPBACK_EMAC	,	V_906
PBF_REG_COS0_WEIGHT	,	V_20
offsetof	,	F_31
" Port %d from %s part number %s\n"	,	L_164
MDIO_COMBO_IEEO_MII_CONTROL_MAN_SGMII_SP_MASK	,	V_369
MDIO_PMA_REG_8481_PMD_SIGNAL	,	V_814
bnx2x_get_emac_base	,	F_34
MDIO_AN_DEVAD	,	V_594
pause_enable	,	V_153
copper_module_type	,	V_690
EMAC_MODE_PORT_MII_10M	,	V_472
"that SFP+ module has been removed"	,	L_210
return_cfg	,	V_900
MDIO_PMA_REG_RX_ALARM	,	V_624
MDIO_XGXS_BLOCK2_RX_LN_SWAP_ENABLE	,	V_321
"             addr=0x%x, mdio_ctl=0x%x\n"	,	L_246
FEATURE_CONFIG_BC_SUPPORTS_DUAL_PHY_OPT_MDL_VRFY	,	V_713
NIG_REG_INGRESS_BMAC1_MEM	,	V_37
gpio_val	,	V_741
"Phy Initialization started\n"	,	L_256
"verification\n"	,	L_161
"NOT enforcing module verification\n"	,	L_159
swap_val	,	V_658
NIG_REG_LATCH_BC_0	,	V_785
remove_leading_zeros	,	V_520
BNX2X_FLOW_CTRL_BOTH	,	V_388
num	,	V_514
MDIO_PMA_REG_84823_CTL_LED_CTL_1	,	V_780
SHARED_HW_CFG_LED_MODE_SHIFT	,	V_822
speed_capability_mask2	,	V_883
"ETS enabled strict configuration\n"	,	L_4
bnx2x_get_ext_phy_reset_gpio	,	F_179
SFP_EEPROM_FC_TX_TECH_ADDR	,	V_691
link_up	,	V_56
" different than the external"	,	L_97
"Port 0x%x: LED MODE OPER\n"	,	L_235
GP_STATUS_15G	,	V_456
MDIO_AN_REG_8481_LEGACY_AN_EXPANSION	,	V_820
bnx2x_phy_init	,	F_174
"ETS disabled configuration\n"	,	L_1
"807x autoneg val = 0x%x\n"	,	L_118
MDIO_TX0_TX_DRIVER_PREEMPHASIS_MASK	,	V_469
MDIO_AN_REG_8481_LEGACY_MII_STATUS	,	V_819
GP_STATUS_SPEED_MASK	,	V_442
bnx2x_link_reset	,	F_176
cl37_fsm_recieved	,	V_423
ver_addr	,	V_528
MDIO_CL73_IEEEB1_AN_ADV2_ADVR_10G_KX4	,	V_363
MDIO_BAM_NEXT_PAGE_MP5_NEXT_PAGE_CTRL_BAM_MODE	,	V_353
cur_limiting_mode	,	V_723
MDIO_PMA_REG_8727_PCS_OPT_CTRL	,	V_760
NIG_REG_EGRESS_EMAC0_OUT_EN	,	V_112
bnx2x_set_led	,	F_68
"(1) req_speed %d, req_flowctrl %d\n"	,	L_257
"MDIO_REG_BANK_SERDES_DIGITAL = 0x%x\n"	,	L_40
bnx2x_nig_brb_pfc_port_params	,	V_125
FW_MSG_CODE_VRFY_OPT_MDL_SUCCESS	,	V_717
def_md_devad	,	V_275
"duplex = 0x%x\n"	,	L_216
bnx2x_xgxs_deassert	,	F_45
"bnx2x_set_led: Invalid led mode %d\n"	,	L_81
" to prevent failure of the card."	,	L_211
MDIO_AN_REG_CTRL	,	V_618
SHARED_HW_CFG_MDC_MDIO_ACCESS2_MASK	,	V_877
NIG_REG_LLH0_XCM_MASK	,	V_160
"8727 RX_ALARM_STATUS  0x%x\n"	,	L_204
bnx2x_update_pfc_brb	,	F_22
"%d speed XGXS phy link up\n"	,	L_75
MDIO_REG_BANK_10G_PARALLEL_DETECT	,	V_333
MDIO_AN_REG_CL37_AN	,	V_635
PBF_REG_COS0_UPPER_BOUND	,	V_22
EMAC_MODE_HALF_DUPLEX	,	V_473
saved_mode	,	V_240
cnt1	,	V_613
bnx2x_8073_link_reset	,	F_108
PORT_FEATURE_LINK_SPEED_100M_HALF	,	V_888
MDIO_CL73_IEEEB1_AN_ADV2	,	V_362
bnx2x_8073_set_pause_cl37	,	F_105
MDIO_CL73_IEEEB1_AN_ADV1	,	V_393
GP_STATUS_13G	,	V_455
"Loading spirom for phy address 0x%x\n"	,	L_263
bnx2x_update_pfc	,	F_24
DEFAULT_PHY_DEV_ADDR	,	V_270
bnx2x_bmac_enable	,	F_28
exp_mi_int	,	V_505
addr	,	V_248
thresh	,	V_223
temp	,	V_796
MAC_TYPE_BMAC	,	V_174
MDIO_TX0_TX_DRIVER	,	V_468
EMAC_MODE_PORT_GMII	,	V_82
MDIO_COMBO_IEEE0_AUTO_NEG_LINK_PARTNER_ABILITY1	,	V_419
LOOPBACK_XGXS	,	V_482
bnx2x_set_sfp_module_fault_led	,	F_126
BIGMAC2_REGISTER_TX_SOURCE_ADDR	,	V_197
"type 0x%x !!!\n"	,	L_153
"BCM848xx: PMD_SIGNAL 1.a811 = 0x%x\n"	,	L_226
phy_idx	,	V_537
MDIO_CTL_REG_84823_MEDIA_PRIORITY_COPPER	,	V_808
"SFP+ module initialization "	,	L_165
"Failed to get valid module type\n"	,	L_175
val_xon	,	V_44
loopback_mode	,	V_481
bnx2x_link_initialize	,	F_85
bnx2x_8073_xaui_wa	,	F_103
PORT_HW_CFG_SPEED_CAPABILITY_D0_10M_FULL	,	V_485
"Swapping 1G polarity for"	,	L_133
phy_8073	,	V_855
"int_mask 0x%x MI_INT %x, SERDES_LINK %x\n"	,	L_86
bnx2x_phy	,	V_236
LINK_STATUS_SERDES_LINK	,	V_587
"Active external phy selected: %x\n"	,	L_93
MDIO_PMA_REG_10G_CTRL2	,	V_616
MDIO_CTL_REG_84823_USER_CTRL_CMS	,	V_813
EMAC_REG_RX_PFC_MODE	,	V_93
MISC_REGISTERS_GPIO_3	,	V_742
"SFP+ module is not initialized\n"	,	L_178
MISC_REGISTERS_GPIO_2	,	V_571
dev	,	V_252
bnx2x_initialize_sgmii_process	,	F_58
MISC_REGISTERS_GPIO_1	,	V_569
MISC_REGISTERS_GPIO_0	,	V_920
EMAC_MDIO_MODE_AUTO_POLL	,	V_244
"port %x, XGXS?%x, int_status 0x%x\n"	,	L_85
BIGMAC2_REGISTER_RX_CONTROL	,	V_120
BIGMAC_REGISTER_RX_MAX_SIZE	,	V_192
shmem_region	,	V_205
GP_STATUS_10G_HIG	,	V_451
NIG_REG_P1_RX_COS0_PRIORITY_MASK	,	V_175
FLAGS_INIT_XGXS_FIRST	,	V_565
"10G-base-T LASI status 0x%x-&gt;0x%x\n"	,	L_239
"req_flow_ctrl %x, req_line_speed %x,"	,	L_254
MDIO_PMA_REG_8727_TWO_WIRE_DATA_MASK	,	V_683
LINK_STATUS_AUTO_NEGOTIATE_COMPLETE	,	V_434
PORT_HW_CFG_TX_LASER_MASK	,	V_664
external_phy_config2	,	V_841
prio_cfg	,	V_899
MDIO_CL73_USERB0_CL73_USTAT1_AN_GOOD_CHECK_BAM37	,	V_429
"pause_result CL37 0x%x\n"	,	L_47
bnx2x_bmac2_get_pfc_stat	,	F_10
bnx2x_7101_format_ver	,	F_159
is_10g	,	V_509
"mode = %x\n"	,	L_141
fault_led_gpio	,	V_730
LINK_CONFIG_IDX	,	F_172
MISC_REG_AEU_ENABLE1_FUNC_1_OUT_0	,	V_757
bnx2x_8727_set_limiting_mode	,	F_124
PORT_HW_CFG_PHY_SELECTION_SECOND_PHY_PRIORITY	,	V_581
SHARED_HW_CFG_MDC_MDIO_ACCESS2_SHIFT	,	V_878
BP_PATH	,	F_89
PBF_REG_P0_CREDIT	,	V_215
" error.\n"	,	L_214
bp	,	V_2
bnx2x_set_swap_lanes	,	F_50
reg_val	,	V_342
bnx2x_7101_set_link_led	,	F_162
shmem2_base	,	V_852
emac_base	,	V_41
MDIO_PCS_REG_STATUS	,	V_643
PORT_HW_CFG_LANE_SWAP_CFG_RX_SHIFT	,	V_317
"Approved module\n"	,	L_162
SPEED_12500	,	V_295
bnx2x_8073_config_init	,	F_106
NIG_REG_LATCH_STATUS_0	,	V_507
"KR 0x9003 0x%x\n"	,	L_124
MDIO_COMBO_IEEE0_AUTO_NEG_ADV_PAUSE_ASYMMETRIC	,	V_390
MDIO_PMA_REG_TX_POWER_DOWN	,	V_917
phy_flags	,	V_70
link_vars	,	V_54
MDIO_SERDES_DIGITAL_MISC1_FORCE_SPEED_10G_CX4	,	V_375
MDIO_PMA_REG_8073_SPEED_LINK_STATUS	,	V_614
NIG_REG_LED_MODE_P0	,	V_542
pfc_frames_sent	,	V_33
MDIO_CTL_REG_84823_MEDIA_PRIORITY_FIBER	,	V_809
CL22_WR_OVER_CL45	,	F_41
PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8727_NOC	,	V_861
NIG_REG_XGXS_LANE_SEL_P0	,	V_76
EMAC_RX_MODE_KEEP_VLAN_TAG	,	V_91
bnx2x_8727_read_sfp_module_eeprom	,	F_114
"Advertising 100M\n"	,	L_220
"duplex %x  flow_ctrl 0x%x link_status 0x%x\n"	,	L_61
EMAC_REG_RX_PFC_STATS_XOFF_RCVD_COUNT	,	V_47
rx_alarm_status	,	V_771
req_line_speed	,	V_406
config	,	V_710
DRV_MSG_CODE_VRFY_SPECIFIC_PHY_OPT_MDL	,	V_714
MDIO_SERDES_DIGITAL_A_1000X_CONTROL1_SIGNAL_DETECT_EN	,	V_347
"8703 LASI status 0x%x\n"	,	L_122
MDIO_CTL_REG_84823_MEDIA_FIBER_1G	,	V_805
CHIP_REV_IS_SLOW	,	F_18
NIG_REG_EGRESS_EMAC0_PORT	,	V_69
MDIO_AN_REG_8481_EXPANSION_REG_ACCESS	,	V_817
ext_phy_line_speed	,	V_576
MDIO_PMA_REG_DIGITAL_CTRL	,	V_748
mac_addr	,	V_66
bnx2x_xgxs_an_resolve	,	F_63
bnx2x_bmac2_enable	,	F_27
BNX2X_FLOW_CTRL_TX	,	V_90
"8727 Power fault has been detected"	,	L_206
MDIO_COMBO_IEEE0_AUTO_NEG_ADV	,	V_392
PORT_FEATURE_FLOW_CONTROL_RX	,	V_896
digit	,	V_519
"ieee_fc = 0x%x\n"	,	L_41
"Disabling CL73, and restarting CL37 autoneg\n"	,	L_56
MDIO_CTL_REG_84823_USER_CTRL_REG	,	V_812
count	,	V_212
bnx2x	,	V_1
EMAC_MODE_PORT_MII	,	V_474
mod_abs	,	V_761
MDIO_CTL_REG_84823_MEDIA	,	V_800
reset_gpio	,	V_932
MDIO_CL73_IEEEB1_AN_ADV1_PAUSE_MASK	,	V_395
FEATURE_CONFIG_PFC_ENABLED	,	V_87
"populate phy failed\n"	,	L_264
"Setting the SFX7101 LASI indication\n"	,	L_237
shmem2_base_path	,	V_911
MDIO_PMA_REG_RX_ALARM_CTRL	,	V_622
aeu_gpio_mask	,	V_750
bnx2x_link_status_update	,	F_46
"port %x, is_xgxs %x, int_status 0x%x\n"	,	L_70
"link_status 0x%x  phy_link_up %x\n"	,	L_34
MDIO_PMA_REG_8481_LINK_SIGNAL	,	V_775
"vars-&gt;flow_ctrl = 0x%x, vars-&gt;link_status = 0x%x,"	,	L_94
bnx2x_ets_strict	,	F_9
MDIO_WIS_REG_LASI_STATUS	,	V_656
"(2) req_speed %d, req_flowctrl %d\n"	,	L_258
set_phy_vars	,	F_173
pcs_status	,	V_745
timeout	,	V_59
BIGMAC2_REGISTER_TX_MAX_SIZE	,	V_200
pause_xon_th	,	V_130
non_ext_phy	,	V_562
"EDC mode is set to 0x%x\n"	,	L_158
"Multi_phy config = 0x%x, Media control = 0x%x\n"	,	L_225
phy_type	,	V_853
"reset external PHY\n"	,	L_83
BIGMAC_REGISTER_TX_SOURCE_ADDR	,	V_190
MDIO_CL73_USERB0_CL73_BAM_CTRL1	,	V_357
MISC_REGISTERS_GPIO_INT_OUTPUT_CLR	,	V_743
SPEED_2500	,	V_220
is_power_up	,	V_720
tx_lane_swap	,	V_315
BIGMAC_REGISTER_BMAC_XGXS_CONTROL	,	V_189
BNX2X_FLOW_CTRL_RX	,	V_89
"No CL37 FSM were received. "	,	L_54
LINK_STATUS_TX_FLOW_CONTROL_ENABLED	,	V_300
"bnx2x_check_fallback_to_cl37\n"	,	L_49
PORT_FEATURE_FLOW_CONTROL_TX	,	V_895
"phy probe failed in phy index %d\n"	,	L_252
MDIO_PMA_REG_7107_LINK_LED_CNTL	,	V_833
EMAC_REG_RX_PFC_STATS_XOFF_SENT_COUNT	,	V_51
bnx2x_phy_read	,	F_38
gpio_pin	,	V_670
MDIO_REG_BANK_GP_STATUS	,	V_437
NIG_REG_P1_PKT_PRIORITY_TO_COS	,	V_187
SHARED_HW_CFG_MDC_MDIO_ACCESS1_SWAPPED	,	V_235
phy_serdes	,	V_848
byte_cnt	,	V_672
MDIO_PMA_REG_8727_TWO_WIRE_DATA_BUF	,	V_682
cos1_pauseable	,	V_145
val2	,	V_639
val1	,	V_638
"Unable to read 848xx phy fw version(1)\n"	,	L_217
MDIO_BAM_NEXT_PAGE_MP5_NEXT_PAGE_CTRL_TETON_AN	,	V_354
LINK_10THD	,	V_282
hw_reset	,	V_936
bnx2x_set_master_ln	,	F_47
bnx2x_calc_ieee_aneg_adv	,	F_55
MDIO_WIS_DEVAD	,	V_653
bnx2x_set_aer_mmd_xgxs	,	F_40
bnx2x_fw_command	,	F_120
SHARED_HW_CFG_MDC_MDIO_ACCESS1_PHY_TYPE	,	V_230
media_type	,	V_559
phy_link_up	,	V_278
bnx2x_8073_read_status	,	F_107
"XGXS 1G loopback enable\n"	,	L_78
action	,	V_728
"TX_CTRL2 0x%x\n"	,	L_195
NIG_REG_LED_CONTROL_TRAFFIC_P0	,	V_552
FLAGS_NOC	,	V_721
"807x PCS status 0x%x-&gt;0x%x\n"	,	L_123
BIGMAC2_REGISTER_RX_STAT_GRPP	,	V_40
PBF_REG_HIGH_PRIORITY_COS_NUM	,	V_18
LINK_16GTFD	,	V_299
bits	,	V_4
phy_8481	,	V_864
GP_STATUS_10G_CX4	,	V_452
"MOD_ABS indication "	,	L_200
params	,	V_7
MISC_REGISTERS_RESET_REG_3_SET	,	V_268
PORT_HW_CFG_EXT_PHY_GPIO_RST_GPIO0_P0	,	V_924
PORT_HW_CFG_EXT_PHY_GPIO_RST_GPIO0_P1	,	V_928
PFC_BRB_MAC_PAUSE_XOFF_THRESHOLD_NON_PAUSEABLE	,	V_137
"Got bad status 0x%x when reading from SFP+ EEPROM\n"	,	L_145
bnx2x_populate_int_phy	,	F_165
MDIO_PMA_REG_8727_OPT_CFG_REG	,	V_770
bnx2x_save_spirom_version	,	F_95
PORT_FEATURE_LINK_SPEED_10G_CX4	,	V_892
EMAC_REG_EMAC_MDIO_MODE	,	V_243
SPEED_1000	,	V_219
"Current Limiting mode is 0x%x\n"	,	L_167
SFP_EEPROM_CON_TYPE_VAL_COPPER	,	V_689
bnx2x_848x3_link_reset	,	F_154
status	,	V_524
"10G XGXS phy link up\n"	,	L_74
MDIO_AN_REG_8481_10GBASE_T_AN_CTRL	,	V_794
"PMA_REG_STATUS=0x%x\n"	,	L_126
MDIO_OVER_1G_UP1	,	V_381
PORT_HW_CFG_PHY_SELECTION_FIRST_PHY	,	V_567
LINK_10TFD	,	V_284
fw_cmd_param	,	V_703
"8706/8726 LASI status 0x%x--&gt; 0x%x\n"	,	L_180
MDIO_PMA_REG_SFP_TWO_WIRE_CTRL_STATUS_MASK	,	V_677
PFC_BRB_MAC_PAUSE_XOFF_THRESHOLD_PAUSEABLE	,	V_129
MDIO_REG_BANK_REMOTE_PHY	,	V_430
pfc_params	,	V_126
MDIO_OVER_1G_UP3	,	V_382
BRB1_REG_PAUSE_1_XOFF_THRESHOLD_0	,	V_146
"KR PCS status 0x%x\n"	,	L_125
MDIO_PMA_REG_8726_TWO_WIRE_DATA_MASK	,	V_680
"pfc statistic\n"	,	L_7
EMAC_WR	,	F_16
NIG_REG_XGXS0_STATUS_LINK10G	,	V_503
u16	,	T_3
DUPLEX_FULL	,	V_280
bnx2x_8727_common_init_phy	,	F_180
tx_en_mode	,	V_662
SHARED_HW_CFG_MDC_MDIO_ACCESS1_BOTH	,	V_234
MAC_TYPE_NONE	,	V_304
"Total BW can't be zero\n"	,	L_3
EMAC_RX_MTU_SIZE_JUMBO_ENA	,	V_103
SFP_EEPROM_PART_NO_ADDR	,	V_719
SHARED_HW_CFG_MDC_MDIO_ACCESS1_SHIFT	,	V_879
"populate_phy failed\n"	,	L_262
EFAULT	,	V_253
NIG_STATUS_XGXS0_LINK_STATUS	,	V_511
"not SGMII, no AN\n"	,	L_63
NIG_REG_P0_TX_ARB_CREDIT_UPPER_BOUND_1	,	V_17
NIG_REG_P0_TX_ARB_CREDIT_UPPER_BOUND_0	,	V_16
bnx2x_rearm_latch_signal	,	F_75
"Internal link speed %d is"	,	L_96
bnx2x_7101_config_loopback	,	F_156
SWITCH_CFG_10G	,	V_492
line_speed	,	V_209
lb	,	V_68
MDIO_COMBO_IEEE0_AUTO_NEG_ADV_PAUSE_SYMMETRIC	,	V_620
"Warning: PHY was not initialized,"	,	L_36
" actual_phy_idx %x\n"	,	L_251
ETH_MAX_JUMBO_PACKET_SIZE	,	V_104
PBF_REG_INIT_P0	,	V_228
"Advertising 1G\n"	,	L_219
cos1_credit_weight	,	V_30
bnx2x_bmac_rx_disable	,	F_32
"CL73 state-machine is not stable. "	,	L_52
bnx2x_init_internal_phy	,	F_70
ext_phy_type	,	V_933
edc_mode	,	V_685
LINK_2500TFD	,	V_291
"misc_rx_status(0x8330) = 0x%x\n"	,	L_55
config2	,	V_854
phy_7101	,	V_869
set_pfc	,	V_127
PORT_FEATURE_FLOW_CONTROL_MASK	,	V_893
MDIO_PMA_REG_RX_SD	,	V_657
PORT_HW_CFG_PHY_SELECTION_MASK	,	V_902
chip_id	,	V_842
NIG_REG_SERDES0_CTRL_MD_ST	,	V_265
NIG_REG_BMAC0_REGS_OUT_EN	,	V_113
PORT_FEATURE_LINK_SPEED_100M_FULL	,	V_889
u32	,	T_1
pd_10g	,	V_404
EMAC_TX_MODE_RESET	,	V_81
MDIO_PMA_REG_84823_LED3_STRETCH_EN	,	V_781
"Num of phys on board: %d\n"	,	L_260
"FW version 0x%x:0x%x for port %d\n"	,	L_101
cur_link_up	,	V_574
MDIO_PMA_REG_8481_LED3_MASK	,	V_778
BIGMAC_REGISTER_RX_CONTROL	,	V_117
ETS_BW_LIMIT_CREDIT_WEIGHT	,	V_31
bnx2x_8726_link_reset	,	F_138
bnx2x_pfc_statistic	,	F_13
SPEED_100	,	V_218
"Enabling 8727 TX laser if SFP is approved\n"	,	L_215
fan_failure_det_req	,	V_934
"Unable to read 848xx phy fw version(2)\n"	,	L_218
"Optic module detected\n"	,	L_154
"pause_result CL73 0x%x\n"	,	L_46
"Invalid switch_cfg\n"	,	L_243
"FW does not support OPT MDL "	,	L_160
LINK_1000TFD	,	V_289
EMAC_MDIO_COMM_COMMAND_ADDRESS	,	V_249
bnx2x_update_mng	,	F_30
MDIO_PMA_REG_PHY_IDENTIFIER	,	V_651
FW_PARAM_SET	,	F_119
bnx2x_init_xgxs	,	F_72
GRCBASE_MISC	,	V_60
PORT_FEAT_CFG_OPT_MDL_ENFRCMNT_POWER_DOWN	,	V_738
"Port 0x%x: LED MODE OFF\n"	,	L_232
PORT_HW_CFG_TX_LASER_GPIO0	,	V_666
prev_line_speed	,	V_577
bnx2x_sfp_module_detection	,	F_127
LINK_2500THD	,	V_290
PORT_HW_CFG_TX_LASER_GPIO3	,	V_669
NIG_STATUS_XGXS0_LINK_STATUS_SIZE	,	V_513
PORT_HW_CFG_TX_LASER_GPIO2	,	V_668
"Setting the SFX7101 LED to blink on traffic\n"	,	L_238
bnx2x_phy_def_cfg	,	F_170
MDIO_SERDES_DIGITAL_A_1000X_STATUS2_AN_DISABLED	,	V_408
PORT_HW_CFG_TX_LASER_GPIO1	,	V_667
ext_phy_config	,	V_839
bnx2x_emac_init	,	F_14
is_serdes	,	V_554
phy_xgxs	,	V_850
EMAC_REG_RX_PFC_MODE_PRIORITIES	,	V_96
MDIO_SERDES_DIGITAL_A_1000X_CONTROL1_AUTODET	,	V_350
"Legacy speed status"	,	L_227
MDIO_CTL_REG_84823_CTRL_MAC_XFI	,	V_806
GP_STATUS_6G	,	V_449
"End phy probe. #phys found %x\n"	,	L_253
"Advertising 10G\n"	,	L_224
phy_vars	,	V_573
PORT_FEAT_CFG_OPT_MDL_ENFRCMNT_MASK	,	V_711
XGXS_EXT_PHY_TYPE	,	F_167
LED_BLINK_RATE_VAL	,	V_550
CHIP_IS_E1	,	F_82
CHIP_IS_E2	,	F_25
"MDC/MDIO access timeout\n"	,	L_28
LINK_1000THD	,	V_288
MDIO_AN_REG_CL37_CL73	,	V_749
PORT_HW_CFG_EXT_PHY_GPIO_RST_GPIO2_P1	,	V_930
bnx2x_set_autoneg	,	F_52
MDIO_PMA_REG_8727_PCS_GP	,	V_765
MDIO_PMA_REG_LASI_CTRL	,	V_623
NIG_MASK_SERDES0_LINK_STATUS	,	V_497
"the 8073\n"	,	L_134
PORT_HW_CFG_EXT_PHY_GPIO_RST_GPIO2_P0	,	V_926
"Setting transmitter tx_en=%x for port %x "	,	L_140
cos1_bw	,	V_27
GP_STATUS_5G	,	V_448
MDIO_PMA_REG_8727_GPIO_CTRL	,	V_722
bnx2x_8073_8727_external_rom_boot	,	F_101
PORT_HW_CFG_XGXS_EXT_PHY_TYPE_NOT_CONN	,	V_881
EMAC_MDIO_COMM_COMMAND_WRITE_45	,	V_254
" is limited to 0xf\n"	,	L_144
MDIO_CL73_IEEEB1_AN_LP_ADV1	,	V_417
NIG_REG_BMAC0_OUT_EN	,	V_109
MDIO_XGXS_BLOCK2_TX_LN_SWAP_ENABLE	,	V_324
"EMAC reset reg is %u\n"	,	L_10
bank	,	V_460
MDIO_PMA_REG_STATUS	,	V_644
NIG_REG_XGXS0_CTRL_PHY_ADDR	,	V_849
vars	,	V_55
bnx2x_pause_resolve	,	F_59
full_xon_th	,	V_134
PORT_HW_CFG_TX_LASER_MDIO	,	V_665
EMAC_TX_MODE_FLOW_EN	,	V_85
init_crd	,	V_210
MDIO_REG_BANK_AER_BLOCK	,	V_263
NIG_MASK_XGXS0_LINK10G	,	V_493
s8	,	T_4
BRB1_REG_PAUSE_1_XON_THRESHOLD_0	,	V_147
MDIO_PCS_DEVAD	,	V_642
EMAC_REG_RX_PFC_STATS_XOFF_RCVD	,	V_46
NIG_REG_NIG_INGRESS_EMAC0_NO_CRC	,	V_106
PORT_FEATURE_LINK_SPEED_1G	,	V_890
str	,	V_515
rc	,	V_202
EMAC_REG_EMAC_MODE	,	V_64
EMAC_REG_EMAC_RX_MODE	,	V_78
BRB1_REG_FULL_0_XOFF_THRESHOLD_0	,	V_143
MDIO_SERDES_DIGITAL_A_1000X_STATUS2	,	V_407
MDIO_XGXS_BLOCK2_TEST_MODE_LANE	,	V_307
aer_val	,	V_262
MDIO_PMA_REG_8481_LED5_MASK	,	V_824
MDIO_OVER_1G_LP_UP2_PREEMPHASIS_MASK	,	V_462
BIGMAC2_REGISTER_BMAC_XGXS_CONTROL	,	V_196
SPEED_15000	,	V_298
"Enabling TXONOFF_PWRDN_DIS\n"	,	L_188
"About to read stats from EMAC\n"	,	L_8
gp_status	,	V_411
fw_resp	,	V_702
"Default config phy idx %x cfg 0x%x speed_cap_mask"	,	L_247
"Failed to read Option"	,	L_156
bnx2x_8726_external_rom_boot	,	F_135
MDIO_AN_REG_ADV_PAUSE_MASK	,	V_601
rx	,	V_834
nig_params	,	V_150
NIG_REG_SERDES0_CTRL_PHY_ADDR	,	V_847
MDIO_PMA_REG_8726_TX_CTRL1	,	V_751
SFP_EEPROM_VENDOR_NAME_ADDR	,	V_718
NIG_REG_PAUSE_ENABLE_0	,	V_168
MISC_REGISTERS_GPIO_OUTPUT_LOW	,	V_570
bnx2x_fan_failure_det_req	,	F_184
LINK_STATUS_PARALLEL_DETECTION_USED	,	V_435
NIG_REG_PAUSE_ENABLE_1	,	V_167
MDIO_REG_BANK_OVER_1G	,	V_380
"SFX7101 AN status 0x%x-&gt;Master=%x\n"	,	L_241
cos0_credit_weight	,	V_29
FLAGS_SFP_NOT_APPROVED	,	V_708
"1.7 = 0x%x\n"	,	L_198
u8	,	T_2
legacy_speed	,	V_816
lasi_ctrl_val	,	V_764
PORT_HW_CFG_XGXS_EXT_PHY_TYPE_FAILURE	,	V_495
rom_ver2_val	,	V_727
MDIO_PMA_REG_GEN_CTRL	,	V_606
MDIO_XGXS_BLOCK2_UNICORE_MODE_10G	,	V_338
BNX2X_FLOW_CTRL_AUTO	,	V_386
MDIO_XS_DEVAD	,	V_648
MDIO_AER_BLOCK_AER_REG	,	V_264
LOOPBACK_EXT_PHY	,	V_566
phy_null	,	V_870
GP_STATUS_12G_HIG	,	V_453
NIG_MASK_MI_INT	,	V_496
LINK_12_5GTFD	,	V_294
DRV_MSG_CODE_VRFY_FIRST_PHY_OPT_MDL	,	V_716
"Failed to read copper-cable-type"	,	L_147
GP_STATUS_1G	,	V_445
MDIO_PMA_REG_CMU_PLL_BYPASS	,	V_652
EMAC_MDIO_MODE_CLOCK_CNT	,	V_245
tx	,	V_835
sfp_ctrl	,	V_663
duplex	,	V_279
an_1000_val	,	V_783
"Enabling BigMAC2\n"	,	L_22
NIG_REG_LED_CONTROL_BLINK_RATE_ENA_P0	,	V_551
"PFC is enabled\n"	,	L_15
EMAC_REG_RX_PFC_STATS_XON_SENT_COUNT	,	V_53
bnx2x_update_link_up	,	F_92
MDIO_AN_REG_8073_2_5G	,	V_633
PBF_REG_P0_INIT_CRD	,	V_214
MDIO_PMA_REG_LRM_MODE	,	V_724
NIG_REG_XGXS0_CTRL_MD_ST	,	V_272
"Disable 2.5G\n"	,	L_120
MDIO_PMA_REG_EDC_FFE_MAIN	,	V_636
MDIO_AN_REG_8481_AUX_CTRL	,	V_793
NETIF_MSG_LINK	,	V_8
bnx2x_get_ext_phy_fw_version	,	F_79
"Setting RX Equalizer to BCM8706"	,	L_184
PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM84823	,	V_865
EMAC_REG_EMAC_MDIO_COMM	,	V_251
MDIO_SERDES_DIGITAL_MISC1	,	V_371
NIG_REG_LLH1_XCM_MASK	,	V_159
multi_phy_config	,	V_582
MDIO_WIS_REG_LASI_CNTL	,	V_654
EMAC_RX_MODE_PROMISCUOUS	,	V_92
MISC_REGISTERS_GPIO_PORT_SHIFT	,	V_919
XGXS_EXT_PHY_ADDR	,	F_168
bnx2x_8481_hw_reset	,	F_152
ext_phy_fw_version	,	V_872
ppp_enable	,	V_152
NIG_REG_BMAC0_IN_EN	,	V_107
"Internal phy port=%d, addr=0x%x, mdio_ctl=0x%x\n"	,	L_244
NIG_REG_XGXS_SERDES0_MODE_SEL	,	V_77
bnx2x_pbf_update	,	F_33
"Init 8073\n"	,	L_113
NIG_REG_XGXS0_CTRL_MD_DEVAD	,	V_273
AEU_INPUTS_ATTN_BITS_GPIO3_FUNCTION_0	,	V_756
port_mb	,	V_206
AEU_INPUTS_ATTN_BITS_GPIO3_FUNCTION_1	,	V_755
LINK_15GTFD	,	V_297
PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM84833	,	V_774
MDIO_PMA_REG_7101_VER2	,	V_830
PFC_BRB_MAC_FULL_XOFF_THRESHOLD_PAUSEABLE	,	V_133
MDIO_PMA_REG_7101_VER1	,	V_829
bnx2x_phy_selection	,	F_86
EMAC_REG_RX_PFC_STATS_XON_RCVD_COUNT	,	V_49
io_port	,	V_922
MISC_REGISTERS_RESET_REG_2_SET	,	V_63
BIGMAC2_REGISTER_RX_LLFC_MSG_FLDS	,	V_198
MDIO_CL73_IEEEB0_CL73_AN_CONTROL_RESTART_AN	,	V_396
"Not doing common init; phy ver is 0x%x\n"	,	L_267
PBF_REG_COS1_UPPER_BOUND	,	V_23
LINK_STATUS_LINK_PARTNER_ASYMMETRIC_PAUSE	,	V_403
SFP_EEPROM_OPTIONS_LINEAR_RX_OUT_MASK	,	V_699
"Setting LRM MODE\n"	,	L_169
MDIO_REG_BANK_COMBO_IEEE0	,	V_310
bnx2x_cl45_read	,	F_37
" restart the system to clear this"	,	L_213
lane_config	,	V_73
MDIO_CL73_USERB0_CL73_BAM_CTRL1_BAM_STATION_MNGR_EN	,	V_359
" int_mask 0x%x, MI_INT %x, SERDES_LINK %x\n"	,	L_71
bnx2x_get_gpio_port	,	F_111
"Invalid phy_index %d\n"	,	L_242
MISC_REG_RESET_REG_2	,	V_57
bnx2x_get_ext_phy_config	,	F_164
md_devad	,	V_532
speed	,	V_535
bnx2x_8727_specific_func	,	F_125
MDIO_COMBO_IEEO_MII_CONTROL_RESET	,	V_312
"Failed to read from SFP+ module EEPROM\n"	,	L_146
bnx2x_read_sfp_module_eeprom	,	F_115
PBF_REG_COS1_WEIGHT	,	V_21
NIG_REG_STATUS_INTERRUPT_PORT0	,	V_500
SERDES_RESET_BITS	,	V_266
speed_capability_mask	,	V_884
MDIO_AN_REG_8481_1000T_CTRL	,	V_787
bnx2x_8727_set_link_led	,	F_139
bnx2x_set_gmii_tx_driver	,	F_66
" 0x%x\n"	,	L_248
"Reading from eeprom is"	,	L_143
MDIO_CL73_IEEEB1_AN_LP_ADV1_PAUSE_MASK	,	V_418
PORT_HW_CFG_LANE_SWAP_CFG_TX_MASK	,	V_318
mask	,	V_490
hw_led_mode	,	V_536
led_mode_bitmask	,	V_758
"port %x: External link is down\n"	,	L_132
MDIO_GP_STATUS_TOP_AN_STATUS1_CL73_MR_LP_NP_AN_ABLE	,	V_416
ETH_PHY_SFP_FIBER	,	V_560
"Shutdown SFP+ module!!\n"	,	L_177
NIG_REG_P0_TX_ARB_CLIENT_CREDIT_MAP	,	V_13
MDIO_SERDES_DIGITAL_A_1000X_CONTROL2_PRL_DT_EN	,	V_330
"mpc=0x%x. DISABLING LINK !!!\n"	,	L_90
NIG_REG_SERDES0_CTRL_MD_DEVAD	,	V_269
BIGMAC_REGISTER_BMAC_CONTROL	,	V_191
bnx2x_sfx7101_sp_sw_reset	,	F_160
PORT_HW_CFG_FAULT_MODULE_LED_MASK	,	V_731
CL22_RD_OVER_CL45	,	F_48
MDIO_CTL_DEVAD	,	V_799
"Passive Copper"	,	L_150
MDIO_PMA_REG_7101_RESET	,	V_832
EMAC_REG_EMAC_TX_MODE	,	V_80
MAC_TYPE_EMAC	,	V_115
"ext_phy_link_up = %d, int_link_up = %d,"	,	L_99
" field from module EEPROM\n"	,	L_157
GP_STATUS_2_5G	,	V_447
"XGXS 10G loopback enable\n"	,	L_77
" speed_cap_mask %x\n"	,	L_255
NIG_REG_EMAC0_IN_EN	,	V_110
" cable detected\n"	,	L_151
NIG_REG_LLFC_HIGH_PRIORITY_CLASSES_1	,	V_181
dev_info	,	V_627
NIG_REG_LLFC_HIGH_PRIORITY_CLASSES_0	,	V_182
"PFC is disabled\n"	,	L_16
"About to update PFC in BMAC\n"	,	L_20
MDIO_AN_REG_LINK_STATUS	,	V_645
"speed 0x%x, hw_led_mode 0x%x\n"	,	L_80
vendor_pn	,	V_706
gpio_pins_bitmask	,	V_759
PFC_BRB_MAC_PAUSE_XON_THRESHOLD_NON_PAUSEABLE	,	V_138
bnx2x_direct_parallel_detect_used	,	F_60
MDIO_TX0_TX_DRIVER_PREEMPHASIS_SHIFT	,	V_464
"Invalid line_speed 0x%x\n"	,	L_25
MDIO_PMA_REG_SFP_TWO_WIRE_STATUS_IDLE	,	V_681
MDIO_OVER_1G_LP_UP2_PREEMPHASIS_SHIFT	,	V_463
"SerDes phy link up\n"	,	L_76
val	,	V_5
NIG_REG_XGXS0_STATUS_LINK_STATUS	,	V_504
GP_STATUS_10G_KX4	,	V_450
PBF_REG_P0_PAUSE_ENABLE	,	V_221
bnx2x_ext_phy_set_pause	,	F_97
"init_crd 0x%x  crd 0x%x\n"	,	L_23
bnx2x_init_serdes	,	F_71
new_master_ln	,	V_305
llfc_out_en	,	V_154
DISABLE_TX	,	V_584
bnx2x_8727_read_status	,	F_143
xgxs_config_tx	,	V_837
EMAC_MDIO_MODE_CLAUSE_45	,	V_246
MDIO_AN_REG_ADV2	,	V_637
"Setting 1G clause37\n"	,	L_193
NIG_REG_P0_RX_COS0_PRIORITY_MASK	,	V_176
LED_MODE_OPER	,	V_475
"XGXS\n"	,	L_13
ESRCH	,	V_558
SFP_EEPROM_OPTIONS_SIZE	,	V_697
LINK_STATUS_SPEED_AND_DUPLEX_MASK	,	V_281
MDIO_AN_REG_8481_EXPANSION_REG_RD_RW	,	V_818
NIG_REG_LLFC_ENABLE_0	,	V_166
NIG_REG_LLFC_ENABLE_1	,	V_165
MDIO_PMA_REG_LASI_STATUS	,	V_641
gpio_mode	,	V_671
num_phys	,	V_260
latch_status	,	V_506
NIG_REG_SERDES0_STATUS_LINK_STATUS	,	V_502
" on port %d\n"	,	L_207
"Forced speed 10G on 807X\n"	,	L_117
bnx2x_8727_link_reset	,	F_144
link_10g	,	V_276
llfc_low_priority_classes	,	V_186
an1000_status	,	V_640
BIGMAC2_REGISTER_CNT_MAX_SIZE	,	V_201
"XGXS 8706 AutoNeg\n"	,	L_187
"Resetting the link of port %d\n"	,	L_261
"Unknown copper-cable-"	,	L_152
"Tx is disabled\n"	,	L_190
MDIO_COMBO_IEEE0_AUTO_NEG_ADV_FULL_DUPLEX	,	V_384
PORT_HW_CFG_FAULT_MODULE_LED_DISABLED	,	V_732
phy_config_swapped	,	V_898
"Ext PHY CL37 pause result 0x%x\n"	,	L_104
MDIO_REG_BANK_CL73_USERB0	,	V_355
set_link_led	,	V_538
EMAC_MODE_RESET	,	V_65
LINK_12GTFD	,	V_293
rx_preemphasis	,	V_479
bnx2x_restart_autoneg	,	F_57
bnx2x_848xx_set_link_led	,	F_155
bnx2x_set_aer_mmd_serdes	,	F_42
"phy link up\n"	,	L_32
EINVAL	,	V_216
MDIO_AN_REG_8073_BAM	,	V_631
MDIO_RX0_RX_STATUS_SIGDET	,	V_426
bnx2x_848xx_format_ver	,	F_151
PORT_HW_CFG_SPEED_CAPABILITY_D0_1G	,	V_329
xgxs_config_rx	,	V_836
MISC_REG_CHIP_NUM	,	V_845
"BUG! XGXS is still in reset!\n"	,	L_38
udelay	,	F_15
"Warning: XAUI work-around timeout !!!\n"	,	L_111
link_cfg_idx	,	V_904
"phy_config_swapped %x, phy_index %x,"	,	L_250
DUAL_MEDIA	,	F_118
xcm0_out_en	,	V_156
INT_PHY	,	V_274
"Error:  Power fault on Port %d has"	,	L_208
MDIO_CL73_USERB0_CL73_BAM_CTRL1_BAM_NP_AFTER_BP_EN	,	V_360
NIG_REG_P1_RX_COS1_PRIORITY_MASK	,	V_178
"link speed unsupported gp_status 0x%x\n"	,	L_59
MDIO_PMA_REG_8481_LED2_MASK	,	V_777
MDIO_COMBO_IEEE0_MII_CONTROL	,	V_311
phy_identifier	,	V_726
bnx2x_848xx_set_led	,	F_146
switch_cfg	,	V_491
bnx2x_populate_ext_phy	,	F_166
bnx2x_7101_hw_reset	,	F_161
"bit 15 went off\n"	,	L_109
PFC_BRB_MAC_FULL_XOFF_THRESHOLD_NON_PAUSEABLE	,	V_139
reset_ext_phy	,	V_907
BIGMAC2_REGISTER_TX_PAUSE_CONTROL	,	V_123
MDIO_XGXS_BLOCK2_RX_LN_SWAP	,	V_320
MDIO_XS_REG_8073_RX_CTRL_PCIE	,	V_649
MDIO_PMA_REG_8481_LINK_SIGNAL_LED4_ENABLE_SHIFT	,	V_826
"not SGMII, AN\n"	,	L_64
bnx2x_bmac1_enable	,	F_26
bnx2x_serdes_deassert	,	F_44
" been detected and the power to "	,	L_209
"PBF updated to speed %d credit %d\n"	,	L_26
bnx2x_program_serdes	,	F_53
"Advertising 10M\n"	,	L_221
EMAC_RX_MODE_RESET	,	V_79
DUPLEX_HALF	,	V_283
fw_ver1	,	V_590
fw_ver2	,	V_591
offset	,	V_261
NIG_REG_P0_TX_ARB_PRIORITY_CLIENT	,	V_9
bnx2x_format_ver	,	F_77
bnx2x_8726_config_loopback	,	F_134
pause_xoff_th	,	V_128
"Setting TX_CTRL1 0x%x, TX_CTRL2 0x%x\n"	,	L_199
bnx2x_update_pfc_nig	,	F_23
MDIO_OVER_1G_UP1_2_5G	,	V_378
MDIO_PMA_REG_8726_TX_CTRL2	,	V_752
bnx2x_update_link_down	,	F_91
bnx2x_8705_read_status	,	F_110
port_of_path	,	V_914
PORT_HW_CFG_ENABLE_BAM_ON_KR_ENABLED	,	V_630
MDIO_REG_BANK_BAM_NEXT_PAGE	,	V_351
bnx2x_update_pfc_bmac2	,	F_21
bnx2x_update_pfc_bmac1	,	F_19
link_config2	,	V_882
LINK_100T4	,	V_286
port_hw_config	,	V_628
BNX2X_FLOW_CTRL_NONE	,	V_302
LINK_13GTFD	,	V_296
bnx2x_set_parallel_detection	,	F_51
"link speed unsupported  gp_status 0x%x\n"	,	L_58
BRB1_REG_PAUSE_0_XON_THRESHOLD_0	,	V_142
SUPPORTED_FIBRE	,	V_586
SFP_EEPROM_CON_TYPE_VAL_LC	,	V_695
"SerDes\n"	,	L_14
MDIO_COMBO_IEEO_MII_CONTROL_LOOPBACK	,	V_534
MDIO_CTL_REG_84823_MEDIA_LINE_XAUI_L	,	V_807
SHARED_HW_CFG_MDC_MDIO_ACCESS1_EMAC1	,	V_233
EDC_MODE_LINEAR	,	V_700
SHARED_HW_CFG_MDC_MDIO_ACCESS1_EMAC0	,	V_231
MDIO_10G_PARALLEL_DETECT_PAR_DET_10G_STATUS	,	V_409
PORT_HW_CFG_ENABLE_CMS_MASK	,	V_811
bnx2x_807x_force_10G	,	F_104
NIG_REG_LED_CONTROL_BLINK_TRAFFIC_P0	,	V_553
BIGMAC_REGISTER_TX_MAX_SIZE	,	V_193
"line_speed %x  duplex %x  flow_ctrl 0x%x\n"	,	L_35
ret_val	,	V_255
EMAC_RX_MODE_FLOW_EN	,	V_83
bnx2x_common_ext_link_reset	,	F_88
"port %x: External link up in 1G\n"	,	L_131
bnx2x_sfp_set_transmitter	,	F_112
PORT_FEATURE_LINK_SPEED_MASK	,	V_885
PORT_FEATURE_LINK_SPEED_10M_FULL	,	V_887
BRB1_REG_FULL_0_XON_THRESHOLD_0	,	V_144
"latch_status = 0x%x\n"	,	L_73
"About to update PFC in EMAC\n"	,	L_19
MISC_REGISTERS_GPIO_OUTPUT_HIGH	,	V_589
"XGXS 8706 force 10Gbps\n"	,	L_186
SPEED_13000	,	V_226
"Port %x: Link is down\n"	,	L_84
"bnx2x_xgxs_deassert\n"	,	L_31
ustat_val	,	V_422
"Signal is not detected. Restoring CL73."	,	L_50
"BCM84823: link speed is %d\n"	,	L_231
