{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1487189060036 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1487189060041 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 15 15:04:19 2017 " "Processing started: Wed Feb 15 15:04:19 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1487189060041 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487189060041 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487189060041 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1487189060514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zdw7287/downloads/embedded-systems-design-i/cpet561/lab3/part1/src/lab3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zdw7287/downloads/embedded-systems-design-i/cpet561/lab3/part1/src/lab3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab3-lab3_arch " "Found design unit 1: lab3-lab3_arch" {  } { { "../src/lab3.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab3/part1/src/lab3.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487189069683 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab3 " "Found entity 1: lab3" {  } { { "../src/lab3.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab3/part1/src/lab3.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487189069683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487189069683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zdw7287/downloads/embedded-systems-design-i/cpet561/lab3/part1/src/synchronizer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zdw7287/downloads/embedded-systems-design-i/cpet561/lab3/part1/src/synchronizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synchronizer-synchronizer_arch " "Found design unit 1: synchronizer-synchronizer_arch" {  } { { "../src/synchronizer.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab3/part1/src/synchronizer.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487189069686 ""} { "Info" "ISGN_ENTITY_NAME" "1 synchronizer " "Found entity 1: synchronizer" {  } { { "../src/synchronizer.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab3/part1/src/synchronizer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487189069686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487189069686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zdw7287/downloads/embedded-systems-design-i/cpet561/lab3/part1/src/debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zdw7287/downloads/embedded-systems-design-i/cpet561/lab3/part1/src/debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-debounce_arch " "Found design unit 1: debounce-debounce_arch" {  } { { "../src/debounce.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab3/part1/src/debounce.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487189069690 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "../src/debounce.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab3/part1/src/debounce.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487189069690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487189069690 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab3 " "Elaborating entity \"lab3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1487189069733 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AUD_DACDAT lab3.vhd(17) " "VHDL Signal Declaration warning at lab3.vhd(17): used implicit default value for signal \"AUD_DACDAT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src/lab3.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab3/part1/src/lab3.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1487189069734 "|lab3"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AUD_XCK lab3.vhd(19) " "VHDL Signal Declaration warning at lab3.vhd(19): used implicit default value for signal \"AUD_XCK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src/lab3.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab3/part1/src/lab3.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1487189069734 "|lab3"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_ADDR lab3.vhd(28) " "VHDL Signal Declaration warning at lab3.vhd(28): used implicit default value for signal \"DRAM_ADDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src/lab3.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab3/part1/src/lab3.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1487189069734 "|lab3"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_BA lab3.vhd(29) " "VHDL Signal Declaration warning at lab3.vhd(29): used implicit default value for signal \"DRAM_BA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src/lab3.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab3/part1/src/lab3.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1487189069734 "|lab3"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CAS_N lab3.vhd(30) " "VHDL Signal Declaration warning at lab3.vhd(30): used implicit default value for signal \"DRAM_CAS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src/lab3.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab3/part1/src/lab3.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1487189069735 "|lab3"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CKE lab3.vhd(31) " "VHDL Signal Declaration warning at lab3.vhd(31): used implicit default value for signal \"DRAM_CKE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src/lab3.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab3/part1/src/lab3.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1487189069735 "|lab3"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CLK lab3.vhd(32) " "VHDL Signal Declaration warning at lab3.vhd(32): used implicit default value for signal \"DRAM_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src/lab3.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab3/part1/src/lab3.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1487189069735 "|lab3"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CS_N lab3.vhd(33) " "VHDL Signal Declaration warning at lab3.vhd(33): used implicit default value for signal \"DRAM_CS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src/lab3.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab3/part1/src/lab3.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1487189069735 "|lab3"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_LDQM lab3.vhd(35) " "VHDL Signal Declaration warning at lab3.vhd(35): used implicit default value for signal \"DRAM_LDQM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src/lab3.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab3/part1/src/lab3.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1487189069735 "|lab3"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_RAS_N lab3.vhd(36) " "VHDL Signal Declaration warning at lab3.vhd(36): used implicit default value for signal \"DRAM_RAS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src/lab3.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab3/part1/src/lab3.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1487189069735 "|lab3"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_UDQM lab3.vhd(37) " "VHDL Signal Declaration warning at lab3.vhd(37): used implicit default value for signal \"DRAM_UDQM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src/lab3.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab3/part1/src/lab3.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1487189069735 "|lab3"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_WE_N lab3.vhd(38) " "VHDL Signal Declaration warning at lab3.vhd(38): used implicit default value for signal \"DRAM_WE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src/lab3.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab3/part1/src/lab3.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1487189069735 "|lab3"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FPGA_I2C_SCLK lab3.vhd(41) " "VHDL Signal Declaration warning at lab3.vhd(41): used implicit default value for signal \"FPGA_I2C_SCLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src/lab3.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab3/part1/src/lab3.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1487189069735 "|lab3"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX0 lab3.vhd(45) " "VHDL Signal Declaration warning at lab3.vhd(45): used implicit default value for signal \"HEX0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src/lab3.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab3/part1/src/lab3.vhd" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1487189069735 "|lab3"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX1 lab3.vhd(46) " "VHDL Signal Declaration warning at lab3.vhd(46): used implicit default value for signal \"HEX1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src/lab3.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab3/part1/src/lab3.vhd" 46 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1487189069735 "|lab3"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX2 lab3.vhd(47) " "VHDL Signal Declaration warning at lab3.vhd(47): used implicit default value for signal \"HEX2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src/lab3.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab3/part1/src/lab3.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1487189069736 "|lab3"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX3 lab3.vhd(48) " "VHDL Signal Declaration warning at lab3.vhd(48): used implicit default value for signal \"HEX3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src/lab3.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab3/part1/src/lab3.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1487189069736 "|lab3"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX4 lab3.vhd(49) " "VHDL Signal Declaration warning at lab3.vhd(49): used implicit default value for signal \"HEX4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src/lab3.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab3/part1/src/lab3.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1487189069736 "|lab3"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX5 lab3.vhd(50) " "VHDL Signal Declaration warning at lab3.vhd(50): used implicit default value for signal \"HEX5\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src/lab3.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab3/part1/src/lab3.vhd" 50 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1487189069736 "|lab3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SWsync lab3.vhd(74) " "Verilog HDL or VHDL warning at lab3.vhd(74): object \"SWsync\" assigned a value but never read" {  } { { "../src/lab3.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab3/part1/src/lab3.vhd" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1487189069737 "|lab3"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[9..8\] lab3.vhd(56) " "Using initial value X (don't care) for net \"LEDR\[9..8\]\" at lab3.vhd(56)" {  } { { "../src/lab3.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab3/part1/src/lab3.vhd" 56 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1487189069738 "|lab3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synchronizer synchronizer:synchronizer_inst " "Elaborating entity \"synchronizer\" for hierarchy \"synchronizer:synchronizer_inst\"" {  } { { "../src/lab3.vhd" "synchronizer_inst" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab3/part1/src/lab3.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487189069762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:debounce_inst1 " "Elaborating entity \"debounce\" for hierarchy \"debounce:debounce_inst1\"" {  } { { "../src/lab3.vhd" "debounce_inst1" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab3/part1/src/lab3.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487189069766 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "nios_unit nios_system " "Node instance \"nios_unit\" instantiates undefined entity \"nios_system\". Make sure that the required user library paths are specified correctly. If the project contains EDIF Input Files (.edf), make sure that you specified the EDA synthesis tool settings correctly. Otherwise, define the specified entity or change the calling entity. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../src/lab3.vhd" "nios_unit" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab3/part1/src/lab3.vhd" 136 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Make sure that the required user library paths are specified correctly. If the project contains EDIF Input Files (.edf), make sure that you specified the EDA synthesis tool settings correctly. Otherwise, define the specified entity or change the calling entity. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1487189069790 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 21 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "863 " "Peak virtual memory: 863 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1487189069981 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Feb 15 15:04:29 2017 " "Processing ended: Wed Feb 15 15:04:29 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1487189069981 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1487189069981 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1487189069981 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1487189069981 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 21 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 21 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1487189070597 ""}
