# Reading D:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do PIPELINE_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/projects/Pipeline/PIPE_FETCH.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:23:28 on Jul 27,2023
# vcom -reportprogress 300 -93 -work work D:/projects/Pipeline/PIPE_FETCH.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PIPE_FETCH
# -- Compiling architecture behavioral of PIPE_FETCH
# End time: 01:23:28 on Jul 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/projects/Pipeline/PIPELINE.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:23:28 on Jul 27,2023
# vcom -reportprogress 300 -93 -work work D:/projects/Pipeline/PIPELINE.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PIPELINE
# -- Compiling architecture behavioral of PIPELINE
# End time: 01:23:28 on Jul 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/projects/Pipeline/MI.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:23:28 on Jul 27,2023
# vcom -reportprogress 300 -93 -work work D:/projects/Pipeline/MI.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity MI
# -- Compiling architecture RTL of MI
# End time: 01:23:28 on Jul 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/projects/Pipeline/PC.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:23:28 on Jul 27,2023
# vcom -reportprogress 300 -93 -work work D:/projects/Pipeline/PC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture Behavioral of PC
# End time: 01:23:28 on Jul 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/projects/Pipeline/Mux21.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:23:28 on Jul 27,2023
# vcom -reportprogress 300 -93 -work work D:/projects/Pipeline/Mux21.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Mux21
# -- Compiling architecture Behavioral of Mux21
# End time: 01:23:28 on Jul 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/projects/Pipeline/PIPE_IF_ID.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:23:28 on Jul 27,2023
# vcom -reportprogress 300 -93 -work work D:/projects/Pipeline/PIPE_IF_ID.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PIPE_IF_ID
# -- Compiling architecture arch of PIPE_IF_ID
# End time: 01:23:28 on Jul 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/projects/Pipeline/PIPE_DECODE.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:23:28 on Jul 27,2023
# vcom -reportprogress 300 -93 -work work D:/projects/Pipeline/PIPE_DECODE.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PIPE_DECODE
# -- Compiling architecture behavioral of PIPE_DECODE
# End time: 01:23:28 on Jul 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/projects/Pipeline/Controle.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:23:28 on Jul 27,2023
# vcom -reportprogress 300 -93 -work work D:/projects/Pipeline/Controle.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity Controle
# -- Compiling architecture behavioral of Controle
# End time: 01:23:28 on Jul 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/projects/Pipeline/X_REG.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:23:28 on Jul 27,2023
# vcom -reportprogress 300 -93 -work work D:/projects/Pipeline/X_REG.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity X_REG
# -- Compiling architecture main of X_REG
# End time: 01:23:28 on Jul 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/projects/Pipeline/genImm32.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:23:28 on Jul 27,2023
# vcom -reportprogress 300 -93 -work work D:/projects/Pipeline/genImm32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity genImm32
# -- Compiling architecture a of genImm32
# End time: 01:23:28 on Jul 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/projects/Pipeline/PIPE_ID_EX.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:23:29 on Jul 27,2023
# vcom -reportprogress 300 -93 -work work D:/projects/Pipeline/PIPE_ID_EX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PIPE_ID_EX
# -- Compiling architecture main of PIPE_ID_EX
# End time: 01:23:29 on Jul 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/projects/Pipeline/PIPE_EXECUTE.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:23:29 on Jul 27,2023
# vcom -reportprogress 300 -93 -work work D:/projects/Pipeline/PIPE_EXECUTE.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PIPE_EXECUTE
# -- Compiling architecture behavioral of PIPE_EXECUTE
# End time: 01:23:29 on Jul 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/projects/Pipeline/ULA.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:23:29 on Jul 27,2023
# vcom -reportprogress 300 -93 -work work D:/projects/Pipeline/ULA.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ULA
# -- Compiling architecture ULA_arch of ULA
# End time: 01:23:29 on Jul 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/projects/Pipeline/PIPE_EX_MEM.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:23:29 on Jul 27,2023
# vcom -reportprogress 300 -93 -work work D:/projects/Pipeline/PIPE_EX_MEM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PIPE_EX_MEM
# -- Compiling architecture main of PIPE_EX_MEM
# End time: 01:23:29 on Jul 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/projects/Pipeline/PIPE_MEM.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:23:29 on Jul 27,2023
# vcom -reportprogress 300 -93 -work work D:/projects/Pipeline/PIPE_MEM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PIPE_MEM
# -- Compiling architecture behavioral of PIPE_MEM
# End time: 01:23:29 on Jul 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/projects/Pipeline/MD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:23:29 on Jul 27,2023
# vcom -reportprogress 300 -93 -work work D:/projects/Pipeline/MD.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity MD
# -- Compiling architecture RTL of MD
# End time: 01:23:29 on Jul 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/projects/Pipeline/PIPE_WB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:23:31 on Jul 27,2023
# vcom -reportprogress 300 -93 -work work D:/projects/Pipeline/PIPE_WB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PIPE_WB
# -- Compiling architecture behavioral of PIPE_WB
# End time: 01:23:31 on Jul 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/projects/Pipeline/ADD_PC.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:23:32 on Jul 27,2023
# vcom -reportprogress 300 -93 -work work D:/projects/Pipeline/ADD_PC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ADD_PC
# -- Compiling architecture Behavioral of ADD_PC
# End time: 01:23:32 on Jul 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {D:/projects/Pipeline/PIPELINE_TB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:23:32 on Jul 27,2023
# vcom -reportprogress 300 -93 -work work D:/projects/Pipeline/PIPELINE_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PIPELINE_TB
# -- Compiling architecture behavior of PIPELINE_TB
# ** Error (suppressible): D:/projects/Pipeline/PIPELINE_TB.vhd(32): (vcom-1272) Length of formal "RS1" is 32; length of actual is 5.
# ** Error (suppressible): D:/projects/Pipeline/PIPELINE_TB.vhd(33): (vcom-1272) Length of formal "RS2" is 32; length of actual is 5.
# ** Error: D:/projects/Pipeline/PIPELINE_TB.vhd(63): VHDL Compiler exiting
# End time: 01:23:32 on Jul 27,2023, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: D:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./PIPELINE_run_msim_rtl_vhdl.do line 27
# D:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {D:/projects/Pipeline/PIPELINE_TB.vhd}"
