# SPDX-FileCopyrightText: 2020 Efabless Corporation
#
# Licensed under the Apache License, Version 2.0 (the "License");
# you may not use this file except in compliance with the License.
# You may obtain a copy of the License at
#
#      http://www.apache.org/licenses/LICENSE-2.0
#
# Unless required by applicable law or agreed to in writing, software
# distributed under the License is distributed on an "AS IS" BASIS,
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
# See the License for the specific language governing permissions and
# limitations under the License.
# SPDX-License-Identifier: Apache-2.0

# Caravel user project includes
-v $(USER_PROJECT_VERILOG)/rtl/user_project_wrapper.v
#-v $(USER_PROJECT_VERILOG)/rtl/user_proj_example.v
-v $(USER_PROJECT_VERILOG)/rtl/nebula_ii.v

# Wishbone Bus Wrap includes
-v $(USER_PROJECT_VERILOG)/rtl/wb_wrapper.vh
-v $(USER_PROJECT_VERILOG)/dv/tb_macros.vh
#-v $(USER_PROJECT_VERILOG)/dv/wb_tasks.vh

# Wishbone Interconnect  
-v $(USER_PROJECT_VERILOG)/rtl/wishbone_interconnect/wishbone_arbitrator.sv
-v $(USER_PROJECT_VERILOG)/rtl/wishbone_interconnect/wishbone_decoder.sv

# Wishbone Manager Control
-v $(USER_PROJECT_VERILOG)/rtl/wishbone_manager/wishbone_manager.sv

# GPIO Control
-v $(USER_PROJECT_VERILOG)/rtl/gpio_control/gpio_control_WB.sv
-v $(USER_PROJECT_VERILOG)/rtl/gpio_control/gpio_control_Wrapper.v
-v $(USER_PROJECT_VERILOG)/rtl/gpio_control/gpio_control.sv
 
# LA Control
-v $(USER_PROJECT_VERILOG)/rtl/la_control/la_control_WB.v
-v $(USER_PROJECT_VERILOG)/rtl/la_control/la_control_Wrapper.v
-v $(USER_PROJECT_VERILOG)/rtl/la_control/la_control.sv

# Sample Team project
-v $(USER_PROJECT_VERILOG)/rtl/sample_team_proj/sample_team_proj_Wrapper.sv
-v $(USER_PROJECT_VERILOG)/rtl/sample_team_proj/sample_team_proj_WB.v
-v $(USER_PROJECT_VERILOG)/rtl/sample_team_proj/sample_team_proj.sv
-v $(USER_PROJECT_VERILOG)/rtl/sample_team_proj/src/decoder_for_GPIO.sv
-v $(USER_PROJECT_VERILOG)/rtl/sample_team_proj/src/flex_counter.sv

# Team 03 project
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_03/team_03.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_03/IO_mod_enable.sv

-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_03/core.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_03/ALU.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_03/branch_logic.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_03/byte_demux.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_03/clock_controller.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_03/control_logic_unit.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_03/decoder.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_03/imm_generator.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_03/pc.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_03/register_file.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_03/request_unit.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_03/typedef.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_03/writeback.sv



-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_03/team_03_Wrapper.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_03/team_03_WB.v

# SRAM
-v $(USER_PROJECT_VERILOG)/../ip/EF_SRAM_1024x32/hdl/SRAM_1024x32.v
-v $(USER_PROJECT_VERILOG)/../ip/EF_SRAM_1024x32/hdl/ram_controller.v
-v $(USER_PROJECT_VERILOG)/../ip/EF_SRAM_1024x32/hdl/EF_SRAM_1024x32_wrapper.v
-v $(USER_PROJECT_VERILOG)/../ip/EF_SRAM_1024x32/hdl/beh_models/EF_SRAM_1024x32.tt_180V_25C.v
#-v $(USER_PROJECT_VERILOG)/../ip/EF_SRAM_1024x32/hdl/EF_SRAM_1024x32_wrapper_LVS.v
