# uart_ip

This is Verilog Code of UART IP Project.

Version1 - 2019-05-22
1. Full-Duplex transfer
2. No parity
3. 8bit data
4. AXI-Lite interface for register accessing
5. No BUSRT transfer
6. No Dual UART
7. No Quad UART
8. No interrupt function
