                         Lattice Mapping Report File
Design:  top
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:  High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 2023.1.0.43.3
Mapped on: Sun Apr 13 23:50:56 2025

Design Information
------------------

Command line:   map -i camera_output_impl_1_syn.udb -pdc
     Z:/senior_design/0v7670_Verilog/camera_output/pins.pdc -o
     camera_output_impl_1_map.udb -mp camera_output_impl_1.mrp -hierrpt -gui

Design Summary
--------------

   Number of slice registers: 211 out of  5280 (4%)
   Number of I/O registers:      0 out of   117 (0%)
   Number of LUT4s:           623 out of  5280 (12%)
      Number of logic LUT4s:             474
      Number of inserted feedthru LUT4s:  41
      Number of ripple logic:             54 (108 LUT4s)
   Number of IO sites used:   30 out of 39 (77%)
      Number of IO sites used for general PIO: 30
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 30 out of 36 (83%)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 30 out of 39 (77%)
   Number of DSPs:             1 out of 8 (12%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  0 out of 1 (0%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            1 out of 4 (25%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             0 out of 30 (0%)
   Number of PLLs:             1 out of 1 (100%)
   Number of Clocks:  3
      Net clk_25MHz_c: 187 loads, 187 rising, 0 falling (Driver: Pin
     my_pll.lscc_pll_inst.u_PLL_B/OUTCORE)
      Net clk_12MHz_c: 1 loads, 1 rising, 0 falling (Driver: Port clk_12MHz)
      Net CAMERA_PCLOCK_c: 12 loads, 12 rising, 0 falling (Driver: Port
     CAMERA_PCLOCK)
   Number of Clock Enables:  15
      Net un1_fsm_state_3: 1 loads, 1 SLICEs
      Net WR: 1 loads, 0 SLICEs
      Net VCC: 5 loads, 0 SLICEs
      Net config_1.timer_2_sqmuxa: 16 loads, 16 SLICEs
      Net config_1.timer_0_sqmuxa_d_0_0_0: 3 loads, 3 SLICEs
      Net SCCB1.latched_address_0_sqmuxa: 16 loads, 16 SLICEs
      Net SCCB1.un1_FSM_state_18_0_i: 8 loads, 8 SLICEs

                                    Page 1





Design Summary (cont)
---------------------
      Net SCCB1.un1_FSM_state_22_0_i: 1 loads, 1 SLICEs
      Net SCCB1.un1_FSM_state_26_0: 1 loads, 1 SLICEs
      Net SCCB1.un1_FSM_state_28_0: 28 loads, 28 SLICEs
      Net SCCB1.un1_FSM_state_21_0_i: 1 loads, 1 SLICEs
      Net reader.FSM_state[0]: 1 loads, 1 SLICEs
      Net reader.pixel_half_RNIKJ0O: 8 loads, 8 SLICEs
      Net un1_start_config9_3_0: 9 loads, 9 SLICEs
      Net vga_inst.col11: 4 loads, 4 SLICEs
   Number of LSRs:  5
      Net rom_addr[7]: 16 loads, 16 SLICEs
      Net config_1.FSM_state_RNI5NH1_0[0]: 8 loads, 8 SLICEs
      Net config_1.timer_1_sqmuxa: 29 loads, 29 SLICEs
      Net SCCB1.FSM_state_cnst_1_i: 1 loads, 1 SLICEs
      Net un1_fsm_state_2: 9 loads, 9 SLICEs
   Top 10 highest fanout non-clock nets:
      Net rom_addr[0]: 71 loads
      Net rom_addr[1]: 67 loads
      Net rom_addr[5]: 66 loads
      Net rom_addr[2]: 63 loads
      Net rom_addr[4]: 52 loads
      Net config_1.FSM_state[1]: 45 loads
      Net config_1.timer_2_sqmuxa: 45 loads
      Net config_1.FSM_state[0]: 43 loads
      Net VCC: 39 loads
      Net rom_addr[3]: 36 loads




   Number of warnings:  0
   Number of errors:    0

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| clk_12MHz           | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| start               | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| CAMERA_VSYNC_IN     | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| CAMERA_HREF_IN      | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| CAMERA_DATA_IN[0]   | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| CAMERA_DATA_IN[1]   | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| CAMERA_DATA_IN[2]   | INPUT     |           |       |       |           |

                                    Page 2





IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+-------+-------+-----------+
| CAMERA_DATA_IN[3]   | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| CAMERA_DATA_IN[4]   | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| CAMERA_DATA_IN[5]   | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| CAMERA_DATA_IN[6]   | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| CAMERA_DATA_IN[7]   | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| CAMERA_PCLOCK       | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| sioc                | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| siod                | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| done                | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| frame_done          | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| pixel_valid         | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| debug_state[0]      | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| debug_state[1]      | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| RGB[0]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| RGB[1]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| RGB[2]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| RGB[3]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| RGB[4]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| RGB[5]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| VGA_HSYNC           | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| VGA_VSYNC           | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| clk_25MHz           | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| TEST                | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

PLL/DLL Summary
---------------

PLL 1:                                 Pin/Node Value
  PLL Instance Name:                            my_pll/lscc_pll_inst/u_PLL_B
  Input Reference Clock:               PIN      clk_12MHz_c
  Output Clock(CoreA):                 PIN,NODE clk_25MHz_c
  Output Clock(GlobalA):                        NONE
  Output Clock(CoreB):                          NONE

                                    Page 3





PLL/DLL Summary (cont)
----------------------
  Output Clock(GlobalB):                        NONE
  Feedback input:                      NODE     my_pll.lscc_pll_inst.intfbout_w
  Internal Feedback output:            NODE     my_pll.lscc_pll_inst.intfbout_w
  BYPASS signal:                                GND
  LATCH signal:                                 GND
  Lock Signal:                                  NONE
  Input Clock Frequency (MHz):                  NA
  Reference Divider:                            0
  Feedback Divider:                             66
  VCO Divider:                                  5
  ENABLE_ICEGATE_PORTA:                         0
  ENABLE_ICEGATE_PORTB:                         0
  PLLOUT_SELECT_PORTA:                          GENCLK
  PLLOUT_SELECT_PORTB:                          GENCLK
  SHIFTREG_DIV_MODE:                            0
  DELAY_ADJUSTMENT_MODE_RELATIVE:               FIXED
  FDA_RELATIVE:                                 0
  FEEDBACK_PATH:                                SIMPLE
  DELAY_ADJUSTMENT_MODE_FEEDBACK:               FIXED
  FDA_FEEDBACK:                                 0
  FILTER_RANGE:                                 1
  EXTERNAL_DIVIDE_FACTOR:                       NONE
  TEST Mode:                                    0

ASIC Components
---------------

Instance Name: un1_vga_read_address_raw_mulonly_0[10:0]
         Type: DSP
Instance Name: my_pll/lscc_pll_inst/u_PLL_B
         Type: PLL
Instance Name: SPRAM1.vfb_b_inst
         Type: SRAM

Constraint Summary
------------------

   Total number of constraints: 29
   Total number of constraints dropped: 0

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs
   Total REAL Time: 0 secs
   Peak Memory Usage: 65 MB












                                    Page 4


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor
     Corporation,  All rights reserved.
