// Seed: 3959153674
module module_0 (
    input supply1 id_0,
    input uwire id_1,
    output supply0 id_2,
    input tri1 id_3,
    output tri id_4,
    input uwire id_5,
    output supply1 id_6,
    input supply1 id_7,
    input supply1 id_8,
    input uwire id_9,
    input tri0 id_10,
    input supply1 id_11,
    input tri0 id_12,
    input supply1 id_13,
    input tri id_14,
    output supply0 id_15,
    input uwire id_16,
    input tri0 id_17,
    input supply1 id_18,
    input supply1 id_19,
    input wor id_20,
    input supply1 id_21,
    input tri0 id_22,
    input tri1 id_23
    , id_35,
    input uwire id_24,
    input tri0 id_25,
    output uwire id_26,
    input tri0 id_27,
    input wor id_28,
    output tri1 id_29,
    input tri1 id_30,
    input tri1 id_31,
    output supply1 id_32,
    input supply0 id_33
);
  assign id_26 = id_35;
endmodule
module module_1 (
    input uwire id_0,
    input wor id_1,
    input wor id_2,
    output supply1 id_3,
    input tri1 id_4
    , id_14,
    input wor id_5,
    input tri0 id_6,
    input uwire id_7,
    input wand id_8,
    input supply1 id_9
    , id_15,
    output wor id_10,
    input supply1 id_11,
    output tri0 id_12
);
  wire id_16;
  module_0(
      id_6,
      id_5,
      id_10,
      id_5,
      id_10,
      id_1,
      id_10,
      id_4,
      id_0,
      id_11,
      id_2,
      id_8,
      id_6,
      id_11,
      id_1,
      id_3,
      id_0,
      id_6,
      id_8,
      id_7,
      id_8,
      id_7,
      id_8,
      id_7,
      id_7,
      id_5,
      id_10,
      id_5,
      id_0,
      id_12,
      id_0,
      id_9,
      id_3,
      id_5
  );
endmodule
