/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [3:0] _00_;
  reg [38:0] _01_;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [3:0] celloutsig_0_15z;
  wire [19:0] celloutsig_0_1z;
  wire [2:0] celloutsig_0_2z;
  wire [3:0] celloutsig_0_3z;
  wire [16:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [12:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire [14:0] celloutsig_1_3z;
  wire [18:0] celloutsig_1_4z;
  wire [18:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _01_ <= 39'h0000000000;
    else _01_ <= in_data[92:54];
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _00_ <= 4'h0;
    else _00_ <= { celloutsig_0_1z[12:11], celloutsig_0_6z, celloutsig_0_7z };
  assign celloutsig_1_3z = in_data[160:146] & { in_data[102:97], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_18z = { in_data[131:130], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_1z } >= { celloutsig_1_5z[17:13], celloutsig_1_9z };
  assign celloutsig_0_6z = in_data[69:53] >= in_data[62:46];
  assign celloutsig_0_7z = celloutsig_0_3z >= celloutsig_0_3z;
  assign celloutsig_0_13z = celloutsig_0_1z[19:12] >= { celloutsig_0_4z[8:4], celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_6z };
  assign celloutsig_1_0z = in_data[170:161] >= in_data[168:159];
  assign celloutsig_1_6z = { celloutsig_1_3z[13:0], celloutsig_1_0z } >= in_data[110:96];
  assign celloutsig_1_19z = ! celloutsig_1_3z[6:3];
  assign celloutsig_0_3z = _01_[12:9] * { _01_[34], celloutsig_0_2z };
  assign celloutsig_1_4z = { celloutsig_1_2z[3:2], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_0z } * in_data[159:141];
  assign celloutsig_1_5z = { celloutsig_1_3z[12:10], celloutsig_1_3z, celloutsig_1_0z } * { celloutsig_1_4z[12:9], celloutsig_1_3z };
  assign celloutsig_0_15z = celloutsig_0_9z[2] ? celloutsig_0_4z[13:10] : { _01_[18:16], celloutsig_0_7z };
  assign celloutsig_1_2z = { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z } | in_data[131:128];
  assign celloutsig_0_14z = | { celloutsig_0_13z, _00_, in_data[43:38] };
  assign celloutsig_1_9z = | { celloutsig_1_3z[7:4], celloutsig_1_2z };
  assign celloutsig_0_5z = ~^ { _01_[29:22], celloutsig_0_3z };
  assign celloutsig_1_1z = ~^ in_data[165:157];
  assign celloutsig_0_4z = in_data[42:26] <<< { in_data[42:29], celloutsig_0_2z };
  assign celloutsig_0_9z = { in_data[23:19], celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_2z } - in_data[40:28];
  assign celloutsig_0_1z = in_data[93:74] - in_data[24:5];
  assign celloutsig_0_2z = _01_[29:27] - in_data[52:50];
  assign { out_data[128], out_data[96], out_data[32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_14z, celloutsig_0_15z };
endmodule
